{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "6ee8630c",
   "metadata": {},
   "source": [
    "# Bitstream Generation\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "a62a80f2",
   "metadata": {
    "tags": []
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-07-04 23:28:44.979049: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  SSE4.1 SSE4.2 AVX AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    }
   ],
   "source": [
    "from tensorflow.keras.models import load_model\n",
    "from qkeras.utils import _add_supported_quantized_objects\n",
    "\n",
    "co = {}\n",
    "_add_supported_quantized_objects(co)\n",
    "import os\n",
    "\n",
    "os.environ['PATH'] = os.environ['XILINX_VIVADO'] + '/bin:' + os.environ['PATH']\n",
    "os.environ['LD_PRELOAD'] = '/lib/x86_64-linux-gnu/libudev.so.1'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "f5115f5c-3142-493b-ac91-f84d6606968e",
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow.keras.datasets import mnist\n",
    "from tensorflow.keras.utils import to_categorical\n",
    "\n",
    "(x_train, y_train), (x_test, y_test) = mnist.load_data()\n",
    "\n",
    "x_train = x_train.astype('float32') / 255.0\n",
    "x_test = x_test.astype('float32') / 255.0\n",
    "\n",
    "y_train = to_categorical(y_train)\n",
    "y_test = to_categorical(y_test)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b2c75d93",
   "metadata": {},
   "source": [
    "## Load model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "800575f6",
   "metadata": {
    "tags": []
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-07-04 23:28:47.023168: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  SSE4.1 SSE4.2 AVX AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /opt/conda/lib/python3.10/site-packages/tensorflow/python/autograph/pyct/static_analysis/liveness.py:83: Analyzer.lamba_check (from tensorflow.python.autograph.pyct.static_analysis.liveness) is deprecated and will be removed after 2023-09-23.\n",
      "Instructions for updating:\n",
      "Lambda fuctions will be no more assumed to be used in the statement where they are used, or at least in the same block. https://github.com/tensorflow/tensorflow/issues/56089\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /opt/conda/lib/python3.10/site-packages/tensorflow/python/autograph/pyct/static_analysis/liveness.py:83: Analyzer.lamba_check (from tensorflow.python.autograph.pyct.static_analysis.liveness) is deprecated and will be removed after 2023-09-23.\n",
      "Instructions for updating:\n",
      "Lambda fuctions will be no more assumed to be used in the statement where they are used, or at least in the same block. https://github.com/tensorflow/tensorflow/issues/56089\n",
      "/opt/conda/lib/python3.10/site-packages/keras/initializers/initializers_v2.py:120: UserWarning: The initializer LecunUniform is unseeded and being called multiple times, which will return identical values  each time (even if the initializer is unseeded). Please update your code to provide a seed to the initializer, or avoid using the same initalizer instance more than once.\n",
      "  warnings.warn(\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:No training configuration found in the save file, so the model was *not* compiled. Compile it manually.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:No training configuration found in the save file, so the model was *not* compiled. Compile it manually.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"sequential\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " conv1 (QConv2D)             (None, 24, 24, 16)        416       \n",
      "                                                                 \n",
      " relu1 (QActivation)         (None, 24, 24, 16)        0         \n",
      "                                                                 \n",
      " pool1 (MaxPooling2D)        (None, 12, 12, 16)        0         \n",
      "                                                                 \n",
      " conv2 (QConv2D)             (None, 8, 8, 4)           1604      \n",
      "                                                                 \n",
      " relu2 (QActivation)         (None, 8, 8, 4)           0         \n",
      "                                                                 \n",
      " pool2 (MaxPooling2D)        (None, 4, 4, 4)           0         \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 64)                0         \n",
      "                                                                 \n",
      " fc1 (QDense)                (None, 30)                1950      \n",
      "                                                                 \n",
      " fc2 (QDense)                (None, 10)                310       \n",
      "                                                                 \n",
      " softmax (Activation)        (None, 10)                0         \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 4,280\n",
      "Trainable params: 4,280\n",
      "Non-trainable params: 0\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "model = load_model('LeNet_Prune_Model.h5', custom_objects=co)\n",
    "model.summary()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3ce14d31",
   "metadata": {},
   "source": [
    "## Convert to hls4ml"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "53a76ca8",
   "metadata": {
    "scrolled": true,
    "tags": []
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 28, 28, 1]], output shape: [None, 28, 28, 1]\n",
      "Layer name: conv1, layer type: QConv2D, input shapes: [[None, 28, 28, 1]], output shape: [None, 24, 24, 16]\n",
      "Layer name: relu1, layer type: Activation, input shapes: [[None, 24, 24, 16]], output shape: [None, 24, 24, 16]\n",
      "Layer name: pool1, layer type: MaxPooling2D, input shapes: [[None, 24, 24, 16]], output shape: [None, 12, 12, 16]\n",
      "Layer name: conv2, layer type: QConv2D, input shapes: [[None, 12, 12, 16]], output shape: [None, 8, 8, 4]\n",
      "Layer name: relu2, layer type: Activation, input shapes: [[None, 8, 8, 4]], output shape: [None, 8, 8, 4]\n",
      "Layer name: pool2, layer type: MaxPooling2D, input shapes: [[None, 8, 8, 4]], output shape: [None, 4, 4, 4]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 4, 4, 4]], output shape: [None, 64]\n",
      "Layer name: fc1, layer type: QDense, input shapes: [[None, 64]], output shape: [None, 30]\n",
      "Layer name: fc2, layer type: QDense, input shapes: [[None, 30]], output shape: [None, 10]\n",
      "Layer name: softmax, layer type: Softmax, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "-----------------------------------\n",
      "Model\n",
      "  Precision:         ap_fixed<12,6>\n",
      "  ReuseFactor:       1\n",
      "  Strategy:          Latency\n",
      "  BramFactor:        1000000000\n",
      "  TraceOutput:       False\n",
      "LayerName\n",
      "  input_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  conv1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "      weight:        fixed<8,5>\n",
      "      bias:          fixed<8,5>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  conv1_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  relu1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<4,0,RND_CONV,SAT>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  pool1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  conv2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "      weight:        fixed<8,5>\n",
      "      bias:          fixed<8,5>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  conv2_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  relu2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<4,0,RND_CONV,SAT>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  pool2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  flatten\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  fc1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "      weight:        fixed<8,5>\n",
      "      bias:          fixed<8,5>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  fc1_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  fc2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "      weight:        fixed<8,5>\n",
      "      bias:          fixed<8,5>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  fc2_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "    Strategy:        Latency\n",
      "    ReuseFactor:     1\n",
      "  softmax\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<16,6>\n",
      "    Strategy:        Stable\n",
      "    ReuseFactor:     1\n",
      "-----------------------------------\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 28, 28, 1]], output shape: [None, 28, 28, 1]\n",
      "Layer name: conv1, layer type: QConv2D, input shapes: [[None, 28, 28, 1]], output shape: [None, 24, 24, 16]\n",
      "Layer name: relu1, layer type: Activation, input shapes: [[None, 24, 24, 16]], output shape: [None, 24, 24, 16]\n",
      "Layer name: pool1, layer type: MaxPooling2D, input shapes: [[None, 24, 24, 16]], output shape: [None, 12, 12, 16]\n",
      "Layer name: conv2, layer type: QConv2D, input shapes: [[None, 12, 12, 16]], output shape: [None, 8, 8, 4]\n",
      "Layer name: relu2, layer type: Activation, input shapes: [[None, 8, 8, 4]], output shape: [None, 8, 8, 4]\n",
      "Layer name: pool2, layer type: MaxPooling2D, input shapes: [[None, 8, 8, 4]], output shape: [None, 4, 4, 4]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 4, 4, 4]], output shape: [None, 64]\n",
      "Layer name: fc1, layer type: QDense, input shapes: [[None, 64]], output shape: [None, 30]\n",
      "Layer name: fc2, layer type: QDense, input shapes: [[None, 30]], output shape: [None, 10]\n",
      "Layer name: softmax, layer type: Softmax, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Creating HLS model\n",
      "WARNING: Cannot use \"Latency\" model strategy for conv1 layer. Switching to \"Resource\" strategy.\n",
      "WARNING: You set a Part that does not correspond to the Board you specified. The correct Part is now set.\n",
      "Writing HLS project\n",
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:Compiled the loaded model, but the compiled metrics have yet to be built. `model.compile_metrics` will be empty until you train or evaluate the model.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Done\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "import plotting\n",
    "\n",
    "config = hls4ml.utils.config_from_keras_model(model, granularity='name')\n",
    "\n",
    "config['Model']['Precision'] = 'ap_fixed<12,6>'\n",
    "config['Model']['ReuseFactor'] = 1\n",
    "\n",
    "for Layer in config['LayerName'].keys():\n",
    "    config['LayerName'][Layer]['Strategy'] = 'Latency'\n",
    "    config['LayerName'][Layer]['ReuseFactor'] = 1\n",
    "    #config['LayerName'][Layer]['Precision'] = 'ap_fixed<8,4>'\n",
    "\n",
    "config['LayerName']['softmax']['Strategy'] = 'Stable'\n",
    "'''\n",
    "for layer in ['conv1', 'conv2'] :\n",
    "    config['LayerName'][layer]['Precision'] = 'ap_fixed<8,4>'\n",
    "'''\n",
    "print(\"-----------------------------------\")\n",
    "plotting.print_dict(config)\n",
    "print(\"-----------------------------------\")\n",
    "\n",
    "cfg = hls4ml.converters.create_config(backend='VivadoAccelerator')\n",
    "cfg['IOType'] = 'io_stream'\n",
    "cfg['HLSConfig'] = config\n",
    "cfg['KerasModel'] = model\n",
    "cfg['OutputDir'] = 'LeNet_ZCU104'\n",
    "cfg['Board'] = 'zcu104'\n",
    "\n",
    "hls_model = hls4ml.converters.keras_to_hls(cfg)\n",
    "\n",
    "hls_model.compile()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9c4bf01d",
   "metadata": {},
   "source": [
    "## Predict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "2b1a8e8c-d71d-493c-ac07-f84c2eac81fa",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "313/313 [==============================] - 1s 3ms/step\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "y_keras = model.predict(x_test)\n",
    "x_test = np.ascontiguousarray(x_test)\n",
    "y_hls = hls_model.predict(x_test)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "9f32faa0-9f3a-4b18-acd7-e14ffbbf6860",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Keras  Accuracy: 0.9529\n",
      "hls4ml Accuracy: 0.9421\n"
     ]
    }
   ],
   "source": [
    "from sklearn.metrics import accuracy_score\n",
    "\n",
    "print(\"Keras  Accuracy: {}\".format(accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_keras, axis=1))))\n",
    "print(\"hls4ml Accuracy: {}\".format(accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_hls, axis=1))))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "id": "3412fa7c",
   "metadata": {},
   "source": [
    "## Synthesize and make bitfile\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "555b1243",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'jovyan' on host '6307b0c947c6' (Linux_x86_64 version 4.15.0-212-generic) on Tue Jul 04 23:30:55 UTC 2023\n",
      "INFO: [HLS 200-10] In directory '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_prj/solution1'.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:68\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:77\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 861.297 ; gain = 457.035 ; free physical = 6741 ; free virtual = 42536\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 861.297 ; gain = 457.035 ; free physical = 6741 ; free virtual = 42536\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:244).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 925.297 ; gain = 521.035 ; free physical = 6627 ; free virtual = 42428\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 925.297 ; gain = 521.035 ; free physical = 6600 ; free virtual = 42405\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_1.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer15_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 256-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 480-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 256-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 16-bit variable.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 25.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 25.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 399.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 400.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 400.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.\n",
      "INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.5' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): \n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'\n",
      "\t 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): \n",
      "\t 'Loop_1_proc351'\n",
      "\t 'myproject'\n",
      "\t 'Block_myproject_axi_.exit35_proc'\n",
      "\t 'Loop_2_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'... converting 41 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>'... converting 13 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>'... converting 49 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:17:48) in function 'Loop_1_proc351'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...256 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_mult.h:17:9)...1377 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...316 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...730 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:08 ; elapsed = 00:05:11 . Memory (MB): peak = 5053.328 ; gain = 4649.066 ; free physical = 4209 ; free virtual = 36510\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' to 'relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' to 'relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' to 'pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' to 'dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' to 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' to 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:01 ; elapsed = 00:06:04 . Memory (MB): peak = 5053.328 ; gain = 4649.066 ; free physical = 3340 ; free virtual = 35658\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4>' to 'relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8>' to 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>' to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' to 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' to 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit35_proc' to 'Block_myproject_axi_exit35_proc'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>': cannot find any operation of 'mul'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc351' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 364.79 seconds; current allocated memory: 455.695 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 456.035 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' consists of the following:\n",
      "\t'load' operation ('sX_2_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_2' [124]  (0 ns)\n",
      "\t'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [1069]  (2.55 ns)\n",
      "\t'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [1070]  (0.698 ns)\n",
      "\t'store' operation ('sX_2_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_2' [1071]  (1.77 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 459.857 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 463.746 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 465.180 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 466.940 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [516]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 468.935 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 470.995 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s' consists of the following:\n",
      "\t'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_3' [1362]  (0 ns)\n",
      "\t'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [4187]  (2.55 ns)\n",
      "\t'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [4188]  (0.698 ns)\n",
      "\t'store' operation ('sX_3_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_3' [4189]  (1.77 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.68 seconds; current allocated memory: 484.863 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.55 seconds; current allocated memory: 499.063 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.07 seconds; current allocated memory: 500.120 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 500.648 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [156]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 501.329 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 502.027 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 511.396 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.99 seconds; current allocated memory: 522.525 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.73 seconds; current allocated memory: 524.549 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 526.525 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.48 seconds; current allocated memory: 529.886 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 533.064 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 533.526 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 534.243 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 534.691 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 535.001 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 23.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 536.480 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 538.050 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 538.409 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 538.786 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 539.822 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 13.11 seconds; current allocated memory: 548.172 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit35_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.47 seconds; current allocated memory: 550.773 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 550.950 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 551.206 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 551.580 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 551.832 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.57 seconds; current allocated memory: 555.985 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc351' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc351'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.73 seconds; current allocated memory: 559.256 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufcud' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_buffer_Array_V_1_2_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufdEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_buffer_Array_V_1_3_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufeOg' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 567.051 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.67 seconds; current allocated memory: 588.194 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_g8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_ibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_jbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_kbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_lbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_ocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_pcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_rcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_sc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_tde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_udo' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_12_1_1': 16 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 598.470 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_176' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_177' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_179' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_181' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_182' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_183' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_184' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_186' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_188' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_189' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_190' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_191' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_256' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_258' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_260' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_261' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_262' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_263' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_264' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_265' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_266' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_267' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_268' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_269' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_270' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_271' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_336' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_337' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_338' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_339' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_340' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_341' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_342' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_343' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_344' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_346' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_347' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_348' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_349' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_351' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_127' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_192' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_193' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_194' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_275' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_276' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_277' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_278' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_279' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_280' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_281' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_282' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_283' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_284' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_285' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_286' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_287' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_352' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_353' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_355' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_357' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_358' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_359' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_360' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_361' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_362' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_363' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_365' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_366' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_128' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_129' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_130' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_131' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_133' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_134' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_135' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_136' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_138' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_139' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_140' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_141' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_142' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_143' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_208' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_216' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_218' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_219' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_220' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_221' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_222' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_223' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_288' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_289' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_290' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_291' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_292' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_293' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_294' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_295' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_296' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_297' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_298' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_299' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_300' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_301' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_302' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_303' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_368' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_369' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_370' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_371' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_372' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_373' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_374' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_375' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_377' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_378' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_379' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_380' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_381' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_382' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_144' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_145' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_146' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_147' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_148' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_149' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_150' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_151' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_152' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_153' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_154' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_155' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_156' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_157' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_158' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_224' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_225' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_226' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_227' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_228' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_229' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_230' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_231' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_232' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_233' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_234' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_235' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_236' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_304' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_306' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_307' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_308' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_309' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_311' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_312' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_314' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_316' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_317' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_318' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_319' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_384' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_385' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_386' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_387' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_388' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_389' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_391' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_392' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_393' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_394' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_395' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_396' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_397' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_398' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_399' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_248' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_255' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_257' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_259' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_320' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_321' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_322' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_323' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_324' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_325' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_326' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_327' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_328' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_329' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_330' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_331' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_332' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_333' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_334' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_335' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_345' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_350' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_354' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_356' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_364' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_367' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_132' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_137' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_217' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_376' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_383' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_159' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_305' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_310' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_313' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_315' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_390' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_0' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufwdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_0' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufxdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_0' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufyd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_1' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufzec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_1' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufAem' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_1' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufBew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_1' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufCeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_2' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufDeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_2' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufEe0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_2' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufFfa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_2' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufGfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_3' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufHfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_3' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufIfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_3' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufJfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_3' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufKfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_4' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufLf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_4' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufMgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_4' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_4' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_5' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_5' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufQgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_5' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_5' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufShg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_6' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufThq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_6' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufUhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_6' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_6' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_7' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_7' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufYie' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_7' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufZio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_7' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_8' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_8' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf2iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_8' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_8' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf4jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_9' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf5jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_9' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf6jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_9' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf7jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_9' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf8jQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_10' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf9j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_10' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_10' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_10' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_11' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_11' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbek' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_11' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_11' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbgk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_12' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_12' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_12' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbjl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_12' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbkl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_13' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbll' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_13' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbml' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_13' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbnm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_13' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbom' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_14' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbpm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_14' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbqm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_14' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbrm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_14' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbsm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_15' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbtn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_15' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbun' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_15' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbvn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_15' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbwn' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 9.43 seconds; current allocated memory: 629.918 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 13.94 seconds; current allocated memory: 697.946 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbyn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbzo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbAo' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_12_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 700.903 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' is 15842 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.01 seconds; current allocated memory: 725.171 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 16.37 seconds; current allocated memory: 780.555 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.56 seconds; current allocated memory: 791.761 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.72 seconds; current allocated memory: 808.033 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_18_1_0': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.37 seconds; current allocated memory: 810.002 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_table3' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_table4' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_17ns_18s_26_2_1': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.41 seconds; current allocated memory: 814.102 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.77 seconds; current allocated memory: 820.345 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0' to 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.27 seconds; current allocated memory: 825.700 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit35_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit35_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 13.19 seconds; current allocated memory: 833.112 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.79 seconds; current allocated memory: 834.370 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.\n",
      "WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit35_proc with non-FIFO I/O\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.09 seconds; current allocated memory: 836.796 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 199.24 MHz\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_0'\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w4_d576_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d144_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w4_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w4_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w4_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w4_d64_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0_U(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_U(start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo_U(start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0_U(start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0_U(start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit35_proc_U0_U(start_for_Block_myproject_axi_exit35_proc_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:37 ; elapsed = 00:09:56 . Memory (MB): peak = 5053.328 ; gain = 4649.066 ; free physical = 2311 ; free virtual = 35487\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h9m54s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Jul  4 23:41:05 2023...\n",
      "***** EXPORT IP COMPLETED IN 0h0m24s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 620.95 seconds; peak allocated memory: 836.796 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Tue Jul  4 23:41:16 2023...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivadoaccelerator\"\n",
      "## variable part\n",
      "## set part \"xc7z020clg400-1\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${project_name}_vivado_accelerator -part xc7z020clg400-1 -force\n",
      "# set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]\n",
      "# set_property  ip_repo_paths  ${project_name}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.\n",
      "# create_bd_design \"design_1\"\n",
      "Wrote  : </home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0\n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external \"FIXED_IO, DDR\" apply_board_preset \"1\" Master \"Disable\" Slave \"Disable\" }  [get_bd_cells processing_system7_0]\n",
      "# startgroup\n",
      "# set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]\n",
      "CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0\n",
      "# endgroup\n",
      "# set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]\n",
      "# set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width ${bit_width_hls_input} CONFIG.c_m_axis_mm2s_tdata_width ${bit_width_hls_input} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s_axis_s2mm_tdata_width ${bit_width_hls_output} CONFIG.c_s_axis_s2mm_data_width ${bit_width_hls_output} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]\n",
      "CRITICAL WARNING: [BD 41-1276] Cannot set the parameter c_s_axis_s2mm_data_width on /axi_dma_0. Parameter does not exist\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4040_0000 [ 64K ]>\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]\n",
      "Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x0000_0000 [ 512M ]>\n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]\n",
      "Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x0000_0000 [ 512M ]>\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:hls:${project_name}_axi:1.0 ${project_name}_axi_0\n",
      "# endgroup\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ${project_name}_axi_0/in_r]\n",
      "# connect_bd_intf_net [get_bd_intf_pins ${project_name}_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ${project_name}_axi_0/ap_clk]\n",
      "# group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells ${project_name}_axi_0]\n",
      "# make_wrapper -files [get_files ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "Wrote  : </home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# add_files -norecurse ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# reset_run impl_1\n",
      "# reset_run synth_1\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .\n",
      "WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .\n",
      "Exporting to file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\n",
      "Generated Block Design Tcl file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl\n",
      "Generated Hardware Definition File /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef\n",
      "INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs\n",
      "[Tue Jul  4 23:42:06 2023] Launched design_1_rst_ps7_0_100M_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_us_1_synth_1, design_1_xbar_0_synth_1, design_1_auto_us_0_synth_1, design_1_auto_pc_1_synth_1, design_1_myproject_axi_0_0_synth_1, design_1_axi_dma_0_0_synth_1, synth_1...\n",
      "Run output will be captured here:\n",
      "design_1_rst_ps7_0_100M_0_synth_1: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log\n",
      "design_1_processing_system7_0_0_synth_1: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log\n",
      "design_1_auto_pc_0_synth_1: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_0_synth_1/runme.log\n",
      "design_1_auto_us_1_synth_1: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_1_synth_1/runme.log\n",
      "design_1_xbar_0_synth_1: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/design_1_xbar_0_synth_1/runme.log\n",
      "design_1_auto_us_0_synth_1: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_0_synth_1/runme.log\n",
      "design_1_auto_pc_1_synth_1: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_1_synth_1/runme.log\n",
      "design_1_myproject_axi_0_0_synth_1: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/runme.log\n",
      "design_1_axi_dma_0_0_synth_1: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log\n",
      "synth_1: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/synth_1/runme.log\n",
      "[Tue Jul  4 23:42:06 2023] Launched impl_1...\n",
      "Run output will be captured here: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/impl_1/runme.log\n",
      "launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1925.867 ; gain = 229.102 ; free physical = 3802 ; free virtual = 36881\n",
      "# wait_on_run -timeout 360 impl_1\n",
      "[Tue Jul  4 23:42:06 2023] Waiting for impl_1 to finish (timeout in 360 minutes)...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design_1_wrapper.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.\n",
      "Command: link_design -top design_1_wrapper -part xc7z020clg400-1\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/hier_0/axi_dma_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0.dcp' for cell 'design_1_i/hier_0/myproject_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1785.277 ; gain = 0.000 ; free physical = 15758 ; free virtual = 39578\n",
      "INFO: [Netlist 29-17] Analyzing 10086 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2019.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Finished Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]\n",
      "WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]\n",
      "Finished Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Finished Parsing XDC File [/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2142.379 ; gain = 0.000 ; free physical = 15451 ; free virtual = 39273\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 6 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "\n",
      "19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 2142.379 ; gain = 710.344 ; free physical = 15452 ; free virtual = 39273\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2142.379 ; gain = 0.000 ; free physical = 15359 ; free virtual = 39181\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 1a94fdd4f\n",
      "\n",
      "Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2594.852 ; gain = 452.473 ; free physical = 14193 ; free virtual = 38030\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: cf8d45a0\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2750.695 ; gain = 1.000 ; free physical = 14143 ; free virtual = 37980\n",
      "INFO: [Opt 31-389] Phase Retarget created 25 cells and removed 123 cells\n",
      "INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 170ec8ca4\n",
      "\n",
      "Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2750.695 ; gain = 1.000 ; free physical = 13872 ; free virtual = 37709\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 498 cells and removed 2659 cells\n",
      "INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 131bb4b86\n",
      "\n",
      "Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2750.695 ; gain = 1.000 ; free physical = 13662 ; free virtual = 37499\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 693 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.\n",
      "INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.\n",
      "INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).\n",
      "Phase 4 BUFG optimization | Checksum: 131bb4b86\n",
      "\n",
      "Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2750.695 ; gain = 1.000 ; free physical = 13579 ; free virtual = 37416\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: 131bb4b86\n",
      "\n",
      "Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2750.695 ; gain = 1.000 ; free physical = 13572 ; free virtual = 37409\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 131bb4b86\n",
      "\n",
      "Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2750.695 ; gain = 1.000 ; free physical = 13673 ; free virtual = 37510\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |              25  |             123  |                                             24  |\n",
      "|  Constant propagation         |             498  |            2659  |                                             24  |\n",
      "|  Sweep                        |               0  |             693  |                                             96  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                             33  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2750.695 ; gain = 0.000 ; free physical = 13580 ; free virtual = 37417\n",
      "Ending Logic Optimization Task | Checksum: 15007737b\n",
      "\n",
      "Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2750.695 ; gain = 1.000 ; free physical = 13567 ; free virtual = 37407\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.381 | TNS=0.000 |\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 57 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 49 WE to EN ports\n",
      "Number of BRAM Ports augmented: 4 newly gated: 49 Total Ports: 114\n",
      "Number of Flops added for Enable Generation: 3\n",
      "\n",
      "Ending PowerOpt Patch Enables Task | Checksum: 1790e2cbb\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 13054 ; free virtual = 36895\n",
      "Ending Power Optimization Task | Checksum: 1790e2cbb\n",
      "\n",
      "Time (s): cpu = 00:01:00 ; elapsed = 00:00:22 . Memory (MB): peak = 3517.160 ; gain = 766.465 ; free physical = 13119 ; free virtual = 36961\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.\n",
      "INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.\n",
      "INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).\n",
      "Ending Logic Optimization Task | Checksum: 10be0b084\n",
      "\n",
      "Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12955 ; free virtual = 36823\n",
      "Ending Final Cleanup Task | Checksum: 10be0b084\n",
      "\n",
      "Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 13190 ; free virtual = 37059\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 13190 ; free virtual = 37059\n",
      "Ending Netlist Obfuscation Task | Checksum: 10be0b084\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 13186 ; free virtual = 37056\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "53 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:26 . Memory (MB): peak = 3517.160 ; gain = 1374.781 ; free physical = 13194 ; free virtual = 37063\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 13188 ; free virtual = 37057\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 13231 ; free virtual = 37105\n",
      "INFO: [Common 17-1381] The checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 13449 ; free virtual = 37321\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 13356 ; free virtual = 37258\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ea87f03d\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 13356 ; free virtual = 37258\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 13353 ; free virtual = 37255\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4617790b\n",
      "\n",
      "Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 13149 ; free virtual = 37037\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "WARNING: [Place 30-770] High register utilization is forcing place_design to place up to 8 registers per slice which may impact placement success and/or routing congestion.\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: f4ca82d5\n",
      "\n",
      "Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12721 ; free virtual = 36610\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: f4ca82d5\n",
      "\n",
      "Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12698 ; free virtual = 36587\n",
      "Phase 1 Placer Initialization | Checksum: f4ca82d5\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12692 ; free virtual = 36581\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 9700abea\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12645 ; free virtual = 36535\n",
      "\n",
      "Phase 2.2 Global Placement Core\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-1018] Found 1279 candidate LUT instances to create LUTNM shape\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 549 nets or cells. Created 0 new cell, deleted 549 existing cells and moved 0 existing cell\n",
      "INFO: [Physopt 32-65] No nets found for high-fanout optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.\n",
      "INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-949] No candidate nets found for HD net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12439 ; free virtual = 36331\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  LUT Combining                                    |            0  |            549  |                   549  |           0  |           1  |  00:00:02  |\n",
      "|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |\n",
      "|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                                            |            0  |            549  |                   549  |           0  |           7  |  00:00:03  |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16d4bc727\n",
      "\n",
      "Time (s): cpu = 00:02:56 ; elapsed = 00:01:14 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12431 ; free virtual = 36324\n",
      "Phase 2.2 Global Placement Core | Checksum: 1edef0d7b\n",
      "\n",
      "Time (s): cpu = 00:03:00 ; elapsed = 00:01:15 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12420 ; free virtual = 36313\n",
      "Phase 2 Global Placement | Checksum: 1edef0d7b\n",
      "\n",
      "Time (s): cpu = 00:03:00 ; elapsed = 00:01:15 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12441 ; free virtual = 36334\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 1dff10572\n",
      "\n",
      "Time (s): cpu = 00:03:10 ; elapsed = 00:01:19 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12509 ; free virtual = 36402\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15c4dccda\n",
      "\n",
      "Time (s): cpu = 00:03:35 ; elapsed = 00:01:32 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12435 ; free virtual = 36328\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 148e24e1c\n",
      "\n",
      "Time (s): cpu = 00:03:36 ; elapsed = 00:01:33 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12439 ; free virtual = 36332\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 15707890e\n",
      "\n",
      "Time (s): cpu = 00:03:37 ; elapsed = 00:01:33 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12435 ; free virtual = 36329\n",
      "\n",
      "Phase 3.5 Fast Optimization\n",
      "Phase 3.5 Fast Optimization | Checksum: 12145e20f\n",
      "\n",
      "Time (s): cpu = 00:03:53 ; elapsed = 00:01:39 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12439 ; free virtual = 36332\n",
      "\n",
      "Phase 3.6 Small Shape Detail Placement\n",
      "Phase 3.6 Small Shape Detail Placement | Checksum: 146c2d1c5\n",
      "\n",
      "Time (s): cpu = 00:04:20 ; elapsed = 00:02:03 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12364 ; free virtual = 36258\n",
      "\n",
      "Phase 3.7 Re-assign LUT pins\n",
      "Phase 3.7 Re-assign LUT pins | Checksum: 1c0a6282e\n",
      "\n",
      "Time (s): cpu = 00:04:25 ; elapsed = 00:02:08 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12351 ; free virtual = 36245\n",
      "\n",
      "Phase 3.8 Pipeline Register Optimization\n",
      "Phase 3.8 Pipeline Register Optimization | Checksum: 16a85eb2d\n",
      "\n",
      "Time (s): cpu = 00:04:26 ; elapsed = 00:02:09 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12342 ; free virtual = 36236\n",
      "\n",
      "Phase 3.9 Fast Optimization\n",
      "Phase 3.9 Fast Optimization | Checksum: a09016a3\n",
      "\n",
      "Time (s): cpu = 00:04:50 ; elapsed = 00:02:16 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12398 ; free virtual = 36292\n",
      "Phase 3 Detail Placement | Checksum: a09016a3\n",
      "\n",
      "Time (s): cpu = 00:04:50 ; elapsed = 00:02:17 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12393 ; free virtual = 36287\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 1489db58a\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_0_V_U/SR[0], BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/line_buffer_Array_V_1305_11_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U/E[0], BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/add_ln703_1931_reg_257390, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/trunc_ln708_766_reg_25541_pp0_iter3_reg[9]_i_1_n_1, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/add_ln703_1908_reg_266380, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/line_buffer_Array_V_0_6_U/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U/icmp_ln79_reg_24463_reg[0], BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/kernel_data_V_391_loc_1_reg_3494, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0/add_ln703_1602_reg_66850, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/add_ln703_1912_reg_273930, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-56] BUFG insertion identified 9 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 9, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 1489db58a\n",
      "\n",
      "Time (s): cpu = 00:05:27 ; elapsed = 00:02:31 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12434 ; free virtual = 36328\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.051. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1 Post Placement Optimization | Checksum: 2c19f0edb\n",
      "\n",
      "Time (s): cpu = 00:06:22 ; elapsed = 00:03:02 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12423 ; free virtual = 36318\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 2c19f0edb\n",
      "\n",
      "Time (s): cpu = 00:06:23 ; elapsed = 00:03:03 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12420 ; free virtual = 36314\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 2c19f0edb\n",
      "\n",
      "Time (s): cpu = 00:06:25 ; elapsed = 00:03:04 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12481 ; free virtual = 36375\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 2c19f0edb\n",
      "\n",
      "Time (s): cpu = 00:06:25 ; elapsed = 00:03:05 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12485 ; free virtual = 36379\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12467 ; free virtual = 36365\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 268de52e5\n",
      "\n",
      "Time (s): cpu = 00:06:26 ; elapsed = 00:03:06 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12406 ; free virtual = 36350\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 268de52e5\n",
      "\n",
      "Time (s): cpu = 00:06:27 ; elapsed = 00:03:07 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12397 ; free virtual = 36347\n",
      "Ending Placer Task | Checksum: 187ffbe76\n",
      "\n",
      "Time (s): cpu = 00:06:27 ; elapsed = 00:03:07 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12387 ; free virtual = 36342\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "95 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:06:36 ; elapsed = 00:03:11 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12449 ; free virtual = 36405\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12447 ; free virtual = 36405\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12172 ; free virtual = 36360\n",
      "INFO: [Common 17-1381] The checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12510 ; free virtual = 36460\n",
      "INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12503 ; free virtual = 36452\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12437 ; free virtual = 36433\n",
      "Command: phys_opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12286 ; free virtual = 36385\n",
      "\n",
      "Starting Physical Synthesis Task\n",
      "\n",
      "Phase 1 Physical Synthesis Initialization\n",
      "INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.445 | TNS=-0.967 |\n",
      "Phase 1 Physical Synthesis Initialization | Checksum: 11f098ced\n",
      "\n",
      "Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12330 ; free virtual = 36307\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.445 | TNS=-0.967 |\n",
      "\n",
      "Phase 2 DSP Register Optimization\n",
      "INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.\n",
      "INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Phase 2 DSP Register Optimization | Checksum: 11f098ced\n",
      "\n",
      "Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12333 ; free virtual = 36311\n",
      "\n",
      "Phase 3 Critical Path Optimization\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.445 | TNS=-0.967 |\n",
      "INFO: [Physopt 32-702] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_14_V_U/q_buf[4]. Optimizations did not improve timing on the net.\n",
      "INFO: [Physopt 32-663] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/ap_enable_reg_pp0_iter10_reg_n_1.  Re-placed instance design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/ap_enable_reg_pp0_iter10_reg\n",
      "INFO: [Physopt 32-735] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/ap_enable_reg_pp0_iter10_reg_n_1. Optimization improves timing on the net.\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.411 | TNS=-0.729 |\n",
      "INFO: [Physopt 32-663] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_2_V_U/layer6_out_V_data_2_V_full_n.  Re-placed instance design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_2_V_U/internal_full_n_reg\n",
      "INFO: [Physopt 32-735] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_2_V_U/layer6_out_V_data_2_V_full_n. Optimization improves timing on the net.\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.400 | TNS=-0.652 |\n",
      "INFO: [Physopt 32-663] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_4_V_U/layer5_out_V_data_4_V_empty_n.  Re-placed instance design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_4_V_U/dout_valid_reg\n",
      "INFO: [Physopt 32-735] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_4_V_U/layer5_out_V_data_4_V_empty_n. Optimization improves timing on the net.\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.315 | TNS=-0.346 |\n",
      "INFO: [Physopt 32-662] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/ap_enable_reg_pp0_iter10_reg_n_1.  Did not re-place instance design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/ap_enable_reg_pp0_iter10_reg\n",
      "INFO: [Physopt 32-572] Net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/ap_enable_reg_pp0_iter10_reg_n_1 was not replicated.\n",
      "Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.\n",
      "INFO: [Physopt 32-702] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/ap_enable_reg_pp0_iter10_reg_n_1. Optimizations did not improve timing on the net.\n",
      "INFO: [Physopt 32-663] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_14_V_U/mem_reg_i_13__33_n_1.  Re-placed instance design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_14_V_U/mem_reg_i_13__33\n",
      "INFO: [Physopt 32-735] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_14_V_U/mem_reg_i_13__33_n_1. Optimization improves timing on the net.\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-0.416 |\n",
      "INFO: [Physopt 32-663] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_14_V_U/mem_reg_i_13__33_n_1.  Re-placed instance design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_14_V_U/mem_reg_i_13__33\n",
      "INFO: [Physopt 32-735] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_14_V_U/mem_reg_i_13__33_n_1. Optimization improves timing on the net.\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.069 | TNS=0.000 |\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.069 | TNS=0.000 |\n",
      "Phase 3 Critical Path Optimization | Checksum: 11f098ced\n",
      "\n",
      "Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12378 ; free virtual = 36356\n",
      "\n",
      "Phase 4 Critical Path Optimization\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.069 | TNS=0.000 |\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.069 | TNS=0.000 |\n",
      "Phase 4 Critical Path Optimization | Checksum: 11f098ced\n",
      "\n",
      "Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12378 ; free virtual = 36356\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12371 ; free virtual = 36351\n",
      "INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.069 | TNS=0.000 |\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "-------------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Critical Path  |          0.514  |          0.967  |            0  |              0  |                     5  |           0  |           2  |  00:00:01  |\n",
      "|  Total          |          0.514  |          0.967  |            0  |              0  |                     5  |           0  |           3  |  00:00:02  |\n",
      "-------------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12343 ; free virtual = 36335\n",
      "Ending Physical Synthesis Task | Checksum: 11f098ced\n",
      "\n",
      "Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12332 ; free virtual = 36331\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "131 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "phys_opt_design completed successfully\n",
      "phys_opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12368 ; free virtual = 36371\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12365 ; free virtual = 36376\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12072 ; free virtual = 36320\n",
      "INFO: [Common 17-1381] The checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 12200 ; free virtual = 36231\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: fbb4ef5a ConstDB: 0 ShapeSum: d6a718c9 RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 124b44dfc\n",
      "\n",
      "Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11838 ; free virtual = 35897\n",
      "Post Restoration Checksum: NetGraph: 302f45a6 NumContArr: f4850856 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Create Timer\n",
      "Phase 2.1 Create Timer | Checksum: 124b44dfc\n",
      "\n",
      "Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11827 ; free virtual = 35886\n",
      "\n",
      "Phase 2.2 Fix Topology Constraints\n",
      "Phase 2.2 Fix Topology Constraints | Checksum: 124b44dfc\n",
      "\n",
      "Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11790 ; free virtual = 35849\n",
      "\n",
      "Phase 2.3 Pre Route Cleanup\n",
      "Phase 2.3 Pre Route Cleanup | Checksum: 124b44dfc\n",
      "\n",
      "Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11790 ; free virtual = 35848\n",
      " Number of Nodes with overlaps = 0\n",
      "\n",
      "Phase 2.4 Update Timing\n",
      "Phase 2.4 Update Timing | Checksum: 22c626dbe\n",
      "\n",
      "Time (s): cpu = 00:01:25 ; elapsed = 00:00:45 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11634 ; free virtual = 35693\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.360  | TNS=0.000  | WHS=-0.299 | THS=-348.576|\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 1bb43894d\n",
      "\n",
      "Time (s): cpu = 00:01:44 ; elapsed = 00:00:51 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11611 ; free virtual = 35670\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0 %\n",
      "  Global Horizontal Routing Utilization  = 0 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 77211\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 77211\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: 1b557b489\n",
      "\n",
      "Time (s): cpu = 00:02:05 ; elapsed = 00:00:57 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11588 ; free virtual = 35647\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 3641\n",
      " Number of Nodes with overlaps = 404\n",
      " Number of Nodes with overlaps = 125\n",
      " Number of Nodes with overlaps = 46\n",
      " Number of Nodes with overlaps = 16\n",
      " Number of Nodes with overlaps = 5\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.356 | TNS=-0.431 | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 2958e103d\n",
      "\n",
      "Time (s): cpu = 00:03:17 ; elapsed = 00:01:32 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11605 ; free virtual = 35664\n",
      "\n",
      "Phase 4.2 Global Iteration 1\n",
      " Number of Nodes with overlaps = 59\n",
      " Number of Nodes with overlaps = 10\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.004 | TNS=-0.004 | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.2 Global Iteration 1 | Checksum: 138b2ea34\n",
      "\n",
      "Time (s): cpu = 00:03:32 ; elapsed = 00:01:45 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11594 ; free virtual = 35653\n",
      "\n",
      "Phase 4.3 Global Iteration 2\n",
      " Number of Nodes with overlaps = 52\n",
      " Number of Nodes with overlaps = 11\n",
      " Number of Nodes with overlaps = 5\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.037 | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.3 Global Iteration 2 | Checksum: 209e547ce\n",
      "\n",
      "Time (s): cpu = 00:03:41 ; elapsed = 00:01:52 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11595 ; free virtual = 35654\n",
      "Phase 4 Rip-up And Reroute | Checksum: 209e547ce\n",
      "\n",
      "Time (s): cpu = 00:03:41 ; elapsed = 00:01:53 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11595 ; free virtual = 35654\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "\n",
      "Phase 5.1 Delay CleanUp\n",
      "\n",
      "Phase 5.1.1 Update Timing\n",
      "Phase 5.1.1 Update Timing | Checksum: 19a7a3469\n",
      "\n",
      "Time (s): cpu = 00:03:49 ; elapsed = 00:01:55 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11587 ; free virtual = 35646\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.111  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 5.1 Delay CleanUp | Checksum: 19a7a3469\n",
      "\n",
      "Time (s): cpu = 00:03:49 ; elapsed = 00:01:55 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11589 ; free virtual = 35648\n",
      "\n",
      "Phase 5.2 Clock Skew Optimization\n",
      "Phase 5.2 Clock Skew Optimization | Checksum: 19a7a3469\n",
      "\n",
      "Time (s): cpu = 00:03:49 ; elapsed = 00:01:55 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11587 ; free virtual = 35647\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 19a7a3469\n",
      "\n",
      "Time (s): cpu = 00:03:49 ; elapsed = 00:01:56 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11587 ; free virtual = 35646\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "\n",
      "Phase 6.1.1 Update Timing\n",
      "Phase 6.1.1 Update Timing | Checksum: 19819210b\n",
      "\n",
      "Time (s): cpu = 00:04:01 ; elapsed = 00:02:00 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11579 ; free virtual = 35638\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.111  | TNS=0.000  | WHS=0.014  | THS=0.000  |\n",
      "\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 191a21741\n",
      "\n",
      "Time (s): cpu = 00:04:01 ; elapsed = 00:02:00 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11584 ; free virtual = 35643\n",
      "Phase 6 Post Hold Fix | Checksum: 191a21741\n",
      "\n",
      "Time (s): cpu = 00:04:01 ; elapsed = 00:02:00 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11584 ; free virtual = 35643\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 27.9202 %\n",
      "  Global Horizontal Routing Utilization  = 30.5211 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 18ac917c9\n",
      "\n",
      "Time (s): cpu = 00:04:02 ; elapsed = 00:02:01 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11586 ; free virtual = 35645\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 18ac917c9\n",
      "\n",
      "Time (s): cpu = 00:04:02 ; elapsed = 00:02:01 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11585 ; free virtual = 35644\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 18f9982a5\n",
      "\n",
      "Time (s): cpu = 00:04:09 ; elapsed = 00:02:08 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11599 ; free virtual = 35686\n",
      "\n",
      "Phase 10 Post Router Timing\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=0.111  | TNS=0.000  | WHS=0.014  | THS=0.000  |\n",
      "\n",
      "INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.\n",
      "Phase 10 Post Router Timing | Checksum: 18f9982a5\n",
      "\n",
      "Time (s): cpu = 00:04:10 ; elapsed = 00:02:09 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11597 ; free virtual = 35693\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:04:10 ; elapsed = 00:02:09 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11671 ; free virtual = 35767\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "148 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:04:21 ; elapsed = 00:02:14 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11669 ; free virtual = 35766\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11667 ; free virtual = 35766\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11418 ; free virtual = 35813\n",
      "INFO: [Common 17-1381] The checkpoint '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11467 ; free virtual = 35670\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3517.160 ; gain = 0.000 ; free physical = 11473 ; free virtual = 35783\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "report_methodology: Time (s): cpu = 00:01:00 ; elapsed = 00:00:19 . Memory (MB): peak = 3607.059 ; gain = 89.898 ; free physical = 11373 ; free virtual = 35530\n",
      "INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.\n",
      "Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.\n",
      "160 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "report_power: Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 3631.070 ; gain = 24.012 ; free physical = 11127 ; free virtual = 35312\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt\n",
      "report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3631.070 ; gain = 0.000 ; free physical = 11048 ; free virtual = 35248\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "Command: write_bitstream -force design_1_wrapper.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).\n",
      "INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings\n",
      "INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.\n",
      "INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.\n",
      "Loading data files...\n",
      "Loading site data...\n",
      "Loading route data...\n",
      "Processing options...\n",
      "Creating bitmap...\n",
      "Creating bitstream...\n",
      "Writing bitstream ./design_1_wrapper.bit...\n",
      "INFO: [Vivado 12-1842] Bitgen Completed Successfully.\n",
      "INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.\n",
      "INFO: [Common 17-186] '/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jul  5 00:07:18 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "183 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "write_bitstream completed successfully\n",
      "write_bitstream: Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3869.219 ; gain = 238.148 ; free physical = 12619 ; free virtual = 36834\n",
      "INFO: [Common 17-206] Exiting Vivado at Wed Jul  5 00:07:18 2023...\n",
      "[Wed Jul  5 00:07:23 2023] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:20:36 ; elapsed = 00:25:17 . Memory (MB): peak = 1925.867 ; gain = 0.000 ; free physical = 14969 ; free virtual = 39188\n",
      "# open_run impl_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1997.102 ; gain = 0.000 ; free physical = 16298 ; free virtual = 40518\n",
      "INFO: [Netlist 29-17] Analyzing 9465 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2019.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Timing 38-478] Restoring timing data from binary archive.\n",
      "INFO: [Timing 38-479] Binary timing data restore complete.\n",
      "INFO: [Project 1-856] Restoring constraints from binary archive.\n",
      "INFO: [Project 1-853] Binary constraint restore complete.\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2831.633 ; gain = 110.898 ; free physical = 14055 ; free virtual = 38282\n",
      "Restored from archive | CPU: 7.520000 secs | Memory: 89.472450 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2831.633 ; gain = 110.898 ; free physical = 14055 ; free virtual = 38282\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2831.633 ; gain = 0.000 ; free physical = 14091 ; free virtual = 38318\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 9 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "  SRLC32E => SRL16E: 3 instances\n",
      "\n",
      "open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 2831.633 ; gain = 905.766 ; free physical = 14091 ; free virtual = 38318\n",
      "# report_utilization -file util.rpt -hierarchical -hierarchical_percentages\n",
      "INFO: [Common 17-206] Exiting Vivado at Wed Jul  5 00:08:28 2023...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '5.019',\n",
       "  'BestLatency': '6273',\n",
       "  'WorstLatency': '6273',\n",
       "  'IntervalMin': '6274',\n",
       "  'IntervalMax': '6274',\n",
       "  'BRAM_18K': '55',\n",
       "  'DSP': '10',\n",
       "  'FF': '64307',\n",
       "  'LUT': '72549',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '280',\n",
       "  'AvailableDSP': '220',\n",
       "  'AvailableFF': '106400',\n",
       "  'AvailableLUT': '53200',\n",
       "  'AvailableURAM': '0'},\n",
       " 'TimingReport': {'WNS': 0.142,\n",
       "  'TNS': 0.0,\n",
       "  'WHS': 0.015,\n",
       "  'THS': 0.0,\n",
       "  'WPWS': 3.75,\n",
       "  'TPWS': 0.0}}"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False, export=True, bitfile=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "b00c1adc",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "+----------------------------+-------+-------+-----------+-------+\n",
      "|          Site Type         |  Used | Fixed | Available | Util% |\n",
      "+----------------------------+-------+-------+-----------+-------+\n",
      "| Slice LUTs                 | 39796 |     0 |     53200 | 74.80 |\n",
      "|   LUT as Logic             | 38718 |     0 |     53200 | 72.78 |\n",
      "|   LUT as Memory            |  1078 |     0 |     17400 |  6.20 |\n",
      "|     LUT as Distributed RAM |    22 |     0 |           |       |\n",
      "|     LUT as Shift Register  |  1056 |     0 |           |       |\n",
      "| Slice Registers            | 51081 |     0 |    106400 | 48.01 |\n",
      "|   Register as Flip Flop    | 51081 |     0 |    106400 | 48.01 |\n",
      "|   Register as Latch        |     0 |     0 |    106400 |  0.00 |\n",
      "| F7 Muxes                   |    98 |     0 |     26600 |  0.37 |\n",
      "| F8 Muxes                   |     1 |     0 |     13300 | <0.01 |\n",
      "+----------------------------+-------+-------+-----------+-------+\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!sed -n '30,45p' LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_utilization_placed.rpt"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "id": "aac3541d",
   "metadata": {},
   "source": [
    "## Preparations for deployment\n",
    "\n",
    "- bitfile: `model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper.bit` -> `hls4ml_nn.bit`\n",
    "- hardware handoff: `model_3/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh` -> `hls4ml_nn.hwh`\n",
    "- driver: `model_3/hls4ml_prj_pynq/axi_stream_driver.py` -> `axi_stream_driver.py`\n",
    "- data: `X_test.npy`, `y_test.npy`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "3ca20d05",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "./\n",
      "./axi_stream_driver.py\n",
      "./hls4ml_nn.bit\n",
      "./y_test.npy\n",
      "./X_test.npy\n",
      "./hls4ml_nn.hwh\n"
     ]
    }
   ],
   "source": [
    "!mkdir LeNet_Package_ZCU104\n",
    "!cp LeNet_ZCU104/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper.bit LeNet_Package_ZCU104/hls4ml_nn.bit\n",
    "!cp LeNet_ZCU104/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh LeNet_Package_ZCU104/hls4ml_nn.hwh\n",
    "!cp LeNet_ZCU104/axi_stream_driver.py LeNet_Package_ZCU104/\n",
    "!cp X_test.npy y_test.npy LeNet_Package_ZCU104\n",
    "#!cp part7b_deployment.ipynb model_3/hls4ml_prj_pynq/package\n",
    "!tar -czvf LeNet_Package_PYNQ.tar.gz -C LeNet_Package_ZCU104/ ."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "daa29099-de83-4739-baeb-077d131a4894",
   "metadata": {},
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "\n",
    "y_hw = np.load('y_hw.npy')\n",
    "y_test = np.load('y_test.npy')\n",
    "classes = ['0', '1', '2', '3', '4', '5', '6', '7', '8', '9']\n",
    "y_hls = hls_model.predict(x_test)\n",
    "y_qkeras = model.predict(x_test)\n",
    "\n",
    "print(\"Accuracy Keras, CPU:     {}\".format(accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_qkeras, axis=1))))\n",
    "print(\"Accuracy hls4ml, CPU: {}\".format(accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_hls, axis=1))))\n",
    "print(\"Accuracy hls4ml, pynq-z2: {}\".format(accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_hw, axis=1))))\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(9, 9))\n",
    "_ = plotting.makeRoc(y_test, y_qkeras, classes, linestyle='-')\n",
    "plt.gca().set_prop_cycle(None)  # reset the colors\n",
    "_ = plotting.makeRoc(y_test, y_hls, classes, linestyle='--')\n",
    "plt.gca().set_prop_cycle(None)  # reset the colors\n",
    "_ = plotting.makeRoc(y_test, y_hw, classes, linestyle='-.')\n",
    "\n",
    "from matplotlib.lines import Line2D\n",
    "\n",
    "lines = [Line2D([0], [0], ls='-'), Line2D([0], [0], ls='--'), Line2D([0], [0], ls='-.')]\n",
    "from matplotlib.legend import Legend\n",
    "\n",
    "leg = Legend(ax, lines, labels=['Keras, CPU', 'hls4ml, CPU', 'hls4ml, pynq-z2'], loc='lower right', frameon=False)\n",
    "ax.add_artist(leg)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "03079968-d64d-4662-93b3-e2e8ff152fb8",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.11"
  },
  "vscode": {
   "interpreter": {
    "hash": "606c0b78d9e04732b14ee9e45c5bfff9d12dee0e0feabd86b8db33116293c133"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
