{"sha": "82600dfc0706b072408737916e99d5b879cdba19", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODI2MDBkZmMwNzA2YjA3MjQwODczNzkxNmU5OWQ1Yjg3OWNkYmExOQ==", "commit": {"author": {"name": "Prakhar Bahuguna", "email": "prakhar.bahuguna@arm.com", "date": "2017-05-12T14:16:52Z"}, "committer": {"name": "Thomas Preud'homme", "email": "thopre01@gcc.gnu.org", "date": "2017-05-12T14:16:52Z"}, "message": "[ARM] Add missing TARGET_32BIT conditional to movsi\n\n2017-05-12  Prakhar Bahuguna  <prakhar.bahuguna@arm.com>\n\n    gcc/\n    * config/arm/arm.md (movsi): Add TARGET_32BIT in addition to the\n    TARGET_HAVE_MOVT conditional.\n    (movt splitter): Likewise.\n\nFrom-SVN: r247971", "tree": {"sha": "919d9c38b12d9076844b6ccb50e9a361caed6318", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/919d9c38b12d9076844b6ccb50e9a361caed6318"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/82600dfc0706b072408737916e99d5b879cdba19", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/82600dfc0706b072408737916e99d5b879cdba19", "html_url": "https://github.com/Rust-GCC/gccrs/commit/82600dfc0706b072408737916e99d5b879cdba19", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/82600dfc0706b072408737916e99d5b879cdba19/comments", "author": null, "committer": null, "parents": [{"sha": "9206028e8c65941431301ad405d2c87cd3eb2f7f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9206028e8c65941431301ad405d2c87cd3eb2f7f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9206028e8c65941431301ad405d2c87cd3eb2f7f"}], "stats": {"total": 10, "additions": 8, "deletions": 2}, "files": [{"sha": "aa408f1ee750b0a7daae3e0fbc2329f5050eae27", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/82600dfc0706b072408737916e99d5b879cdba19/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/82600dfc0706b072408737916e99d5b879cdba19/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=82600dfc0706b072408737916e99d5b879cdba19", "patch": "@@ -1,3 +1,9 @@\n+2017-05-12  Prakhar Bahuguna  <prakhar.bahuguna@arm.com>\n+\n+\t* config/arm/arm.md (movsi): Add TARGET_32BIT in addition to the\n+\tTARGET_HAVE_MOVT conditional.\n+\t(movt splitter): Likewise.\n+\n 2017-05-12  Richard Biener  <rguenther@suse.de>\n \n \t* tree-ssa-sccvn.h (has_VN_INFO): Declare."}, {"sha": "e6e1ac54a850c35807d683804f5294fbef1487ad", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/82600dfc0706b072408737916e99d5b879cdba19/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/82600dfc0706b072408737916e99d5b879cdba19/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=82600dfc0706b072408737916e99d5b879cdba19", "patch": "@@ -5969,7 +5969,7 @@\n   {\n   rtx base, offset, tmp;\n \n-  if (TARGET_HAVE_MOVT)\n+  if (TARGET_32BIT || TARGET_HAVE_MOVT)\n     {\n       /* Everything except mem = const or mem = mem can be done easily.  */\n       if (MEM_P (operands[0]))\n@@ -6093,7 +6093,7 @@\n (define_split\n   [(set (match_operand:SI 0 \"arm_general_register_operand\" \"\")\n \t(match_operand:SI 1 \"const_int_operand\" \"\"))]\n-  \"TARGET_HAVE_MOVT\n+  \"(TARGET_32BIT || TARGET_HAVE_MOVT)\n   && (!(const_ok_for_arm (INTVAL (operands[1]))\n         || const_ok_for_arm (~INTVAL (operands[1]))))\"\n   [(clobber (const_int 0))]"}]}