# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../Lab1_HalfAdderFullAdder/halfadder/halfadder.srcs/sources_1/new/halfadder.v" \
"../../../../../../lab2_ReducedFA_FunctionForms/reduced full adder/reduced full adder.srcs/sources_1/new/reducedFullAdder.v" \
"../../../../4BitRCA.srcs/sources_1/new/RCA.v" \
"../../../../../simTemplateRCA.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
