// Seed: 1641008900
module module_0 (
    id_1
);
  output wire id_1;
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
endmodule
module module_1 (
    input  wor id_0,
    output wor id_1,
    input  tri id_2
);
  tri1 id_4 = 1;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    input logic id_0,
    inout tri1 id_1,
    input wor id_2,
    output logic id_3,
    input tri1 id_4,
    input logic id_5,
    output tri0 id_6,
    input logic id_7,
    output uwire id_8,
    input tri0 id_9,
    output logic id_10,
    input uwire id_11,
    output tri1 id_12,
    output tri1 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input supply1 id_16
);
  assign id_10 = id_7;
  supply0 id_18;
  assign id_18 = (1'h0);
  always @(posedge 1) begin : LABEL_0
    id_10 <= id_7;
  end
  assign id_13 = 1;
  module_0 modCall_1 (id_18);
  id_19(
      .id_0(1),
      .id_1(id_12++),
      .id_2(1),
      .id_3(1),
      .id_4({id_0, id_10, id_5, 1}),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(id_12)
  );
  assign id_3 = id_5;
  wire id_20;
  wire id_21;
  wire id_22;
endmodule
