{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 16:55:12 2016 " "Info: Processing started: Wed Mar 30 16:55:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Nahoda -c Nahoda --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Nahoda -c Nahoda --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_hz " "Info: Detected ripple clock \"clk_hz\" as buffer" {  } { { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 47 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regosm\[15\] " "Info: Detected ripple clock \"regosm\[15\]\" as buffer" {  } { { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regosm\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[18\] register clk_hz 137.38 MHz 7.279 ns Internal " "Info: Clock \"clk\" has Internal fmax of 137.38 MHz between source register \"count\[18\]\" and destination register \"clk_hz\" (period= 7.279 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.582 ns + Longest register register " "Info: + Longest register to register delay is 6.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[18\] 1 REG LCFF_X1_Y6_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 3; REG Node = 'count\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[18] } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(0.206 ns) 2.795 ns Equal0~5 2 COMB LCCOMB_X15_Y11_N14 1 " "Info: 2: + IC(2.589 ns) + CELL(0.206 ns) = 2.795 ns; Loc. = LCCOMB_X15_Y11_N14; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { count[18] Equal0~5 } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.370 ns) 3.570 ns Equal0~9 3 COMB LCCOMB_X15_Y11_N22 11 " "Info: 3: + IC(0.405 ns) + CELL(0.370 ns) = 3.570 ns; Loc. = LCCOMB_X15_Y11_N22; Fanout = 11; COMB Node = 'Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { Equal0~5 Equal0~9 } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.698 ns) + CELL(0.206 ns) 6.474 ns clk_hz~0 4 COMB LCCOMB_X1_Y6_N20 1 " "Info: 4: + IC(2.698 ns) + CELL(0.206 ns) = 6.474 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'clk_hz~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { Equal0~9 clk_hz~0 } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.582 ns clk_hz 5 REG LCFF_X1_Y6_N21 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 6.582 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'clk_hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { clk_hz~0 clk_hz } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.890 ns ( 13.52 % ) " "Info: Total cell delay = 0.890 ns ( 13.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.692 ns ( 86.48 % ) " "Info: Total interconnect delay = 5.692 ns ( 86.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.582 ns" { count[18] Equal0~5 Equal0~9 clk_hz~0 clk_hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.582 ns" { count[18] {} Equal0~5 {} Equal0~9 {} clk_hz~0 {} clk_hz {} } { 0.000ns 2.589ns 0.405ns 2.698ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.433 ns - Smallest " "Info: - Smallest clock skew is -0.433 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.288 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.666 ns) 2.288 ns clk_hz 2 REG LCFF_X1_Y6_N21 2 " "Info: 2: + IC(0.522 ns) + CELL(0.666 ns) = 2.288 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'clk_hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { clk clk_hz } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 77.19 % ) " "Info: Total cell delay = 1.766 ns ( 77.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.522 ns ( 22.81 % ) " "Info: Total interconnect delay = 0.522 ns ( 22.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { clk clk_hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.288 ns" { clk {} clk~combout {} clk_hz {} } { 0.000ns 0.000ns 0.522ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.721 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 46 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns count\[18\] 3 REG LCFF_X1_Y6_N9 3 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 3; REG Node = 'count\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { clk~clkctrl count[18] } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl count[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} count[18] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { clk clk_hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.288 ns" { clk {} clk~combout {} clk_hz {} } { 0.000ns 0.000ns 0.522ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl count[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} count[18] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.582 ns" { count[18] Equal0~5 Equal0~9 clk_hz~0 clk_hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.582 ns" { count[18] {} Equal0~5 {} Equal0~9 {} clk_hz~0 {} clk_hz {} } { 0.000ns 2.589ns 0.405ns 2.698ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { clk clk_hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.288 ns" { clk {} clk~combout {} clk_hz {} } { 0.000ns 0.000ns 0.522ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { clk clk~clkctrl count[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { clk {} clk~combout {} clk~clkctrl {} count[18] {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segment\[1\] reg\[6\] 24.133 ns register " "Info: tco from clock \"clk\" to destination pin \"segment\[1\]\" through register \"reg\[6\]\" is 24.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.728 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.970 ns) 3.664 ns regosm\[15\] 2 REG LCFF_X4_Y11_N29 2 " "Info: 2: + IC(1.594 ns) + CELL(0.970 ns) = 3.664 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 2; REG Node = 'regosm\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { clk regosm[15] } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.568 ns) + CELL(0.000 ns) 6.232 ns regosm\[15\]~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.568 ns) + CELL(0.000 ns) = 6.232 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'regosm\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { regosm[15] regosm[15]~clkctrl } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 7.728 ns reg\[6\] 4 REG LCFF_X22_Y7_N19 5 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 7.728 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 5; REG Node = 'reg\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { regosm[15]~clkctrl reg[6] } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.40 % ) " "Info: Total cell delay = 2.736 ns ( 35.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.992 ns ( 64.60 % ) " "Info: Total interconnect delay = 4.992 ns ( 64.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.728 ns" { clk regosm[15] regosm[15]~clkctrl reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.728 ns" { clk {} clk~combout {} regosm[15] {} regosm[15]~clkctrl {} reg[6] {} } { 0.000ns 0.000ns 1.594ns 2.568ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.101 ns + Longest register pin " "Info: + Longest register to pin delay is 16.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg\[6\] 1 REG LCFF_X22_Y7_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N19; Fanout = 5; REG Node = 'reg\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg[6] } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.651 ns) 2.621 ns Mux5~4 2 COMB LCCOMB_X21_Y9_N18 14 " "Info: 2: + IC(1.970 ns) + CELL(0.651 ns) = 2.621 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 14; COMB Node = 'Mux5~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { reg[6] Mux5~4 } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.577 ns) 3.681 ns Mux6~4 3 COMB LCCOMB_X21_Y9_N6 1 " "Info: 3: + IC(0.483 ns) + CELL(0.577 ns) = 3.681 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 1; COMB Node = 'Mux6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { Mux5~4 Mux6~4 } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.651 ns) 4.726 ns Mux6~5 4 COMB LCCOMB_X21_Y9_N20 1 " "Info: 4: + IC(0.394 ns) + CELL(0.651 ns) = 4.726 ns; Loc. = LCCOMB_X21_Y9_N20; Fanout = 1; COMB Node = 'Mux6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { Mux6~4 Mux6~5 } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.370 ns) 7.000 ns Mux6~6 5 COMB LCCOMB_X19_Y2_N10 1 " "Info: 5: + IC(1.904 ns) + CELL(0.370 ns) = 7.000 ns; Loc. = LCCOMB_X19_Y2_N10; Fanout = 1; COMB Node = 'Mux6~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { Mux6~5 Mux6~6 } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.650 ns) 8.036 ns Mux6~12 6 COMB LCCOMB_X19_Y2_N18 1 " "Info: 6: + IC(0.386 ns) + CELL(0.650 ns) = 8.036 ns; Loc. = LCCOMB_X19_Y2_N18; Fanout = 1; COMB Node = 'Mux6~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { Mux6~6 Mux6~12 } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.650 ns) 10.187 ns Mux6~13 7 COMB LCCOMB_X22_Y6_N16 1 " "Info: 7: + IC(1.501 ns) + CELL(0.650 ns) = 10.187 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 1; COMB Node = 'Mux6~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { Mux6~12 Mux6~13 } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(3.236 ns) 16.101 ns segment\[1\] 8 PIN PIN_52 0 " "Info: 8: + IC(2.678 ns) + CELL(3.236 ns) = 16.101 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'segment\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { Mux6~13 segment[1] } "NODE_NAME" } } { "Nahoda.vhd" "" { Text "D:/xA/Škola/CST/CST - Nahoda/Nahoda.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.785 ns ( 42.14 % ) " "Info: Total cell delay = 6.785 ns ( 42.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.316 ns ( 57.86 % ) " "Info: Total interconnect delay = 9.316 ns ( 57.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.101 ns" { reg[6] Mux5~4 Mux6~4 Mux6~5 Mux6~6 Mux6~12 Mux6~13 segment[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.101 ns" { reg[6] {} Mux5~4 {} Mux6~4 {} Mux6~5 {} Mux6~6 {} Mux6~12 {} Mux6~13 {} segment[1] {} } { 0.000ns 1.970ns 0.483ns 0.394ns 1.904ns 0.386ns 1.501ns 2.678ns } { 0.000ns 0.651ns 0.577ns 0.651ns 0.370ns 0.650ns 0.650ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.728 ns" { clk regosm[15] regosm[15]~clkctrl reg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.728 ns" { clk {} clk~combout {} regosm[15] {} regosm[15]~clkctrl {} reg[6] {} } { 0.000ns 0.000ns 1.594ns 2.568ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.101 ns" { reg[6] Mux5~4 Mux6~4 Mux6~5 Mux6~6 Mux6~12 Mux6~13 segment[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.101 ns" { reg[6] {} Mux5~4 {} Mux6~4 {} Mux6~5 {} Mux6~6 {} Mux6~12 {} Mux6~13 {} segment[1] {} } { 0.000ns 1.970ns 0.483ns 0.394ns 1.904ns 0.386ns 1.501ns 2.678ns } { 0.000ns 0.651ns 0.577ns 0.651ns 0.370ns 0.650ns 0.650ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 16:55:13 2016 " "Info: Processing ended: Wed Mar 30 16:55:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
