

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_65_3'
================================================================
* Date:           Thu Jul 21 11:39:51 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        reuse_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.366 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |conv_U0                                      |conv                                      |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |store_c_U0                                   |store_c                                   |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |load_a_U0                                    |load_a                                    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |load_b_U0                                    |load_b                                    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |dataflow_in_loop_VITIS_LOOP_65_3_entry83_U0  |dataflow_in_loop_VITIS_LOOP_65_3_entry83  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +---------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|      891|      603|    -|
|Instance             |        1|    33|     4420|     2634|    -|
|Memory               |        6|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        7|    33|     5311|     3243|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     1|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                   Instance                  |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |conv_U0                                      |conv                                      |        1|  18|  1328|  1207|    0|
    |dataflow_in_loop_VITIS_LOOP_65_3_entry83_U0  |dataflow_in_loop_VITIS_LOOP_65_3_entry83  |        0|   0|     3|    65|    0|
    |load_a_U0                                    |load_a                                    |        0|   5|   831|   440|    0|
    |load_b_U0                                    |load_b                                    |        0|   5|   831|   422|    0|
    |store_c_U0                                   |store_c                                   |        0|   5|  1427|   500|    0|
    +---------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                        |                                          |        1|  33|  4420|  2634|    0|
    +---------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |a_buf_U  |dataflow_in_loop_VITIS_LOOP_65_3_a_buf  |        2|  0|   0|    0|   100|   32|     1|         3200|
    |b_buf_U  |dataflow_in_loop_VITIS_LOOP_65_3_a_buf  |        2|  0|   0|    0|   100|   32|     1|         3200|
    |c_buf_U  |dataflow_in_loop_VITIS_LOOP_65_3_a_buf  |        2|  0|   0|    0|   100|   32|     1|         3200|
    +---------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                        |        6|  0|   0|    0|   300|   96|     3|         9600|
    +---------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------+---------+----+----+-----+------+-----+---------+
    |      Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+----+----+-----+------+-----+---------+
    |tilen_c4_U     |        0|  99|   0|    -|     2|   32|       64|
    |tilen_c5_U     |        0|  99|   0|    -|     2|   32|       64|
    |tilen_c_U      |        0|  99|   0|    -|     2|   32|       64|
    |tilenuma_c1_U  |        0|  99|   0|    -|     2|   32|       64|
    |tilenuma_c3_U  |        0|  99|   0|    -|     2|   32|       64|
    |tilenuma_c_U   |        0|  99|   0|    -|     2|   32|       64|
    |tilenumc_c2_U  |        0|  99|   0|    -|     3|   32|       96|
    |tilenumc_c6_U  |        0|  99|   0|    -|     2|   32|       64|
    |tilenumc_c_U   |        0|  99|   0|    -|     2|   32|       64|
    +---------------+---------+----+----+-----+------+-----+---------+
    |Total          |        0| 891|   0|    0|    19|  288|      608|
    +---------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                   |    and   |   0|  0|   2|           1|           1|
    |conv_U0_ap_start                                          |    and   |   0|  0|   2|           1|           1|
    |dataflow_in_loop_VITIS_LOOP_65_3_entry83_U0_start_full_n  |    and   |   0|  0|   2|           1|           1|
    +----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                     |          |   0|  0|   6|           3|           3|
    +----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|ap_done          | out |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|A                |  in |   32|  ap_stable |                 A                |    pointer   |
|A_ap_vld         |  in |    1|  ap_stable |                 A                |    pointer   |
|tilenuma         |  in |   32|   ap_none  |             tilenuma             |    scalar    |
|tilenuma_ap_vld  |  in |    1|   ap_none  |             tilenuma             |    scalar    |
|tilen            |  in |   32|   ap_none  |               tilen              |    scalar    |
|tilen_ap_vld     |  in |    1|   ap_none  |               tilen              |    scalar    |
|B                |  in |   32|  ap_stable |                 B                |    pointer   |
|B_ap_vld         |  in |    1|  ap_stable |                 B                |    pointer   |
|tilenumc         |  in |   32|   ap_none  |             tilenumc             |    scalar    |
|tilenumc_ap_vld  |  in |    1|   ap_none  |             tilenumc             |    scalar    |
|C_i              |  in |   32|  ap_stable |                 C                |    pointer   |
|C_o              | out |   32|  ap_stable |                 C                |    pointer   |
|C_i_ap_vld       |  in |    1|  ap_stable |                 C                |    pointer   |
|C_o_ap_vld       | out |    1|  ap_stable |                 C                |    pointer   |
+-----------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tilenumc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilenumc" [reuse_test/before.cpp:73]   --->   Operation 8 'read' 'tilenumc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tilen_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilen" [reuse_test/before.cpp:73]   --->   Operation 9 'read' 'tilen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tilenuma_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilenuma" [reuse_test/before.cpp:73]   --->   Operation 10 'read' 'tilenuma_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tilenumc_c6 = alloca i64" [reuse_test/before.cpp:73]   --->   Operation 11 'alloca' 'tilenumc_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tilen_c5 = alloca i64" [reuse_test/before.cpp:73]   --->   Operation 12 'alloca' 'tilen_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tilen_c4 = alloca i64" [reuse_test/before.cpp:71]   --->   Operation 13 'alloca' 'tilen_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tilenuma_c3 = alloca i64" [reuse_test/before.cpp:71]   --->   Operation 14 'alloca' 'tilenuma_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tilenumc_c2 = alloca i64" [reuse_test/before.cpp:72]   --->   Operation 15 'alloca' 'tilenumc_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tilenumc_c = alloca i64" [reuse_test/before.cpp:72]   --->   Operation 16 'alloca' 'tilenumc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tilen_c = alloca i64" [reuse_test/before.cpp:71]   --->   Operation 17 'alloca' 'tilen_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tilenuma_c1 = alloca i64" [reuse_test/before.cpp:71]   --->   Operation 18 'alloca' 'tilenuma_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tilenuma_c = alloca i64" [reuse_test/before.cpp:71]   --->   Operation 19 'alloca' 'tilenuma_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (1.15ns)   --->   "%a_buf = alloca i64" [reuse_test/before.cpp:60]   --->   Operation 20 'alloca' 'a_buf' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 21 [1/1] (1.15ns)   --->   "%b_buf = alloca i64" [reuse_test/before.cpp:61]   --->   Operation 21 'alloca' 'b_buf' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 22 [1/1] (1.15ns)   --->   "%c_buf = alloca i64" [reuse_test/before.cpp:62]   --->   Operation 22 'alloca' 'c_buf' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 23 [1/1] (1.45ns)   --->   "%call_ln73 = call void @dataflow_in_loop_VITIS_LOOP_65_3.entry83, i32 %tilenuma_read, i32 %tilen_read, i32 %tilenumc_read, i32 %tilenuma_c, i32 %tilenuma_c1, i32 %tilen_c, i32 %tilenumc_c, i32 %tilenumc_c2" [reuse_test/before.cpp:73]   --->   Operation 23 'call' 'call_ln73' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln71 = call void @load_a, i32 %A, i32 %a_buf, i32 %tilenuma_c, i32 %tilen_c, i32 %tilenuma_c3, i32 %tilen_c4, void %call_ln73, void %call_ln73" [reuse_test/before.cpp:71]   --->   Operation 24 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln72 = call void @load_b, i32 %B, i32 %b_buf, i32 %tilenuma_c1, i32 %tilenumc_c, void %call_ln73" [reuse_test/before.cpp:72]   --->   Operation 25 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln71 = call void @load_a, i32 %A, i32 %a_buf, i32 %tilenuma_c, i32 %tilen_c, i32 %tilenuma_c3, i32 %tilen_c4, void %call_ln73, void %call_ln73" [reuse_test/before.cpp:71]   --->   Operation 26 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln72 = call void @load_b, i32 %B, i32 %b_buf, i32 %tilenuma_c1, i32 %tilenumc_c, void %call_ln73" [reuse_test/before.cpp:72]   --->   Operation 27 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln73 = call void @conv, i32 %a_buf, i32 %b_buf, i32 %c_buf, i32 %tilen_c4, i32 %tilenuma_c3, i32 %tilenumc_c2, i32 %tilen_c5, i32 %tilenumc_c6, void %call_ln72, void %call_ln71, void %call_ln71, void %call_ln71" [reuse_test/before.cpp:73]   --->   Operation 28 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln73 = call void @conv, i32 %a_buf, i32 %b_buf, i32 %c_buf, i32 %tilen_c4, i32 %tilenuma_c3, i32 %tilenumc_c2, i32 %tilen_c5, i32 %tilenumc_c6, void %call_ln72, void %call_ln71, void %call_ln71, void %call_ln71" [reuse_test/before.cpp:73]   --->   Operation 29 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln74 = call void @store_c, i32 %C, i32 %c_buf, i32 %tilenumc_c6, i32 %tilen_c5, void %call_ln73, void %call_ln73, void %call_ln73" [reuse_test/before.cpp:74]   --->   Operation 30 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.03>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %A, void"   --->   Operation 31 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %B, void"   --->   Operation 32 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %C, void"   --->   Operation 33 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln65 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_8" [reuse_test/before.cpp:65]   --->   Operation 34 'specdataflowpipeline' 'specdataflowpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @tilenuma_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenuma_c, i32 %tilenuma_c" [reuse_test/before.cpp:71]   --->   Operation 35 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln71 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenuma_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:71]   --->   Operation 36 'specinterface' 'specinterface_ln71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%empty_21 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenuma_c1_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenuma_c1, i32 %tilenuma_c1" [reuse_test/before.cpp:71]   --->   Operation 37 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln71 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenuma_c1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:71]   --->   Operation 38 'specinterface' 'specinterface_ln71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%empty_22 = specchannel i32 @_ssdm_op_SpecChannel, void @tilen_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilen_c, i32 %tilen_c" [reuse_test/before.cpp:71]   --->   Operation 39 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln71 = specinterface void @_ssdm_op_SpecInterface, i32 %tilen_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:71]   --->   Operation 40 'specinterface' 'specinterface_ln71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%empty_23 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenumc_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenumc_c, i32 %tilenumc_c" [reuse_test/before.cpp:72]   --->   Operation 41 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln72 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenumc_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:72]   --->   Operation 42 'specinterface' 'specinterface_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%empty_24 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenumc_c2_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenumc_c2, i32 %tilenumc_c2" [reuse_test/before.cpp:72]   --->   Operation 43 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln72 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenumc_c2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:72]   --->   Operation 44 'specinterface' 'specinterface_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenuma_c3_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenuma_c3, i32 %tilenuma_c3" [reuse_test/before.cpp:71]   --->   Operation 45 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln71 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenuma_c3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:71]   --->   Operation 46 'specinterface' 'specinterface_ln71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @tilen_c4_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilen_c4, i32 %tilen_c4" [reuse_test/before.cpp:71]   --->   Operation 47 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln71 = specinterface void @_ssdm_op_SpecInterface, i32 %tilen_c4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:71]   --->   Operation 48 'specinterface' 'specinterface_ln71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @tilen_c5_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilen_c5, i32 %tilen_c5" [reuse_test/before.cpp:73]   --->   Operation 49 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln73 = specinterface void @_ssdm_op_SpecInterface, i32 %tilen_c5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:73]   --->   Operation 50 'specinterface' 'specinterface_ln73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenumc_c6_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenumc_c6, i32 %tilenumc_c6" [reuse_test/before.cpp:73]   --->   Operation 51 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln73 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenumc_c6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/before.cpp:73]   --->   Operation 52 'specinterface' 'specinterface_ln73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/2] (2.03ns)   --->   "%call_ln74 = call void @store_c, i32 %C, i32 %c_buf, i32 %tilenumc_c6, i32 %tilen_c5, void %call_ln73, void %call_ln73, void %call_ln73" [reuse_test/before.cpp:74]   --->   Operation 53 'call' 'call_ln74' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [reuse_test/before.cpp:74]   --->   Operation 54 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ tilenuma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tilen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ tilenumc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tilenumc_read             (read                ) [ 00000000]
tilen_read                (read                ) [ 00000000]
tilenuma_read             (read                ) [ 00000000]
tilenumc_c6               (alloca              ) [ 00111111]
tilen_c5                  (alloca              ) [ 00111111]
tilen_c4                  (alloca              ) [ 00111111]
tilenuma_c3               (alloca              ) [ 00111111]
tilenumc_c2               (alloca              ) [ 01111111]
tilenumc_c                (alloca              ) [ 01111111]
tilen_c                   (alloca              ) [ 01111111]
tilenuma_c1               (alloca              ) [ 01111111]
tilenuma_c                (alloca              ) [ 01111111]
a_buf                     (alloca              ) [ 00111100]
b_buf                     (alloca              ) [ 00111100]
c_buf                     (alloca              ) [ 00111111]
call_ln73                 (call                ) [ 00000000]
call_ln71                 (call                ) [ 00000000]
call_ln72                 (call                ) [ 00000000]
call_ln73                 (call                ) [ 00000000]
specstablecontent_ln0     (specstablecontent   ) [ 00000000]
specstablecontent_ln0     (specstablecontent   ) [ 00000000]
specstablecontent_ln0     (specstablecontent   ) [ 00000000]
specdataflowpipeline_ln65 (specdataflowpipeline) [ 00000000]
empty                     (specchannel         ) [ 00000000]
specinterface_ln71        (specinterface       ) [ 00000000]
empty_21                  (specchannel         ) [ 00000000]
specinterface_ln71        (specinterface       ) [ 00000000]
empty_22                  (specchannel         ) [ 00000000]
specinterface_ln71        (specinterface       ) [ 00000000]
empty_23                  (specchannel         ) [ 00000000]
specinterface_ln72        (specinterface       ) [ 00000000]
empty_24                  (specchannel         ) [ 00000000]
specinterface_ln72        (specinterface       ) [ 00000000]
empty_25                  (specchannel         ) [ 00000000]
specinterface_ln71        (specinterface       ) [ 00000000]
empty_26                  (specchannel         ) [ 00000000]
specinterface_ln71        (specinterface       ) [ 00000000]
empty_27                  (specchannel         ) [ 00000000]
specinterface_ln73        (specinterface       ) [ 00000000]
empty_28                  (specchannel         ) [ 00000000]
specinterface_ln73        (specinterface       ) [ 00000000]
call_ln74                 (call                ) [ 00000000]
ret_ln74                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tilenuma">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenuma"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tilen">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilen"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tilenumc">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenumc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_65_3.entry83"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_a"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_b"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_c"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenuma_c_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenuma_c1_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilen_c_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenumc_c_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenumc_c2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenuma_c3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilen_c4_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilen_c5_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenumc_c6_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tilenumc_c6_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilenumc_c6/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tilen_c5_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilen_c5/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tilen_c4_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilen_c4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tilenuma_c3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilenuma_c3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tilenumc_c2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilenumc_c2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tilenumc_c_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilenumc_c/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tilen_c_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilen_c/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tilenuma_c1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilenuma_c1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tilenuma_c_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilenuma_c/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="a_buf_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_buf/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="b_buf_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_buf/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="c_buf_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_buf/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tilenumc_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilenumc_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tilen_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilen_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tilenuma_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilenuma_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_conv_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="4" bw="32" slack="3"/>
<pin id="144" dir="0" index="5" bw="32" slack="3"/>
<pin id="145" dir="0" index="6" bw="32" slack="3"/>
<pin id="146" dir="0" index="7" bw="32" slack="3"/>
<pin id="147" dir="0" index="8" bw="32" slack="3"/>
<pin id="148" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_store_c_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="3" bw="32" slack="5"/>
<pin id="155" dir="0" index="4" bw="32" slack="5"/>
<pin id="156" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_load_a_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="3" bw="32" slack="1"/>
<pin id="164" dir="0" index="4" bw="32" slack="1"/>
<pin id="165" dir="0" index="5" bw="32" slack="1"/>
<pin id="166" dir="0" index="6" bw="32" slack="1"/>
<pin id="167" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_load_b_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="3" bw="32" slack="1"/>
<pin id="175" dir="0" index="4" bw="32" slack="1"/>
<pin id="176" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="call_ln73_dataflow_in_loop_VITIS_LOOP_65_3_entry83_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="0" index="3" bw="32" slack="0"/>
<pin id="184" dir="0" index="4" bw="32" slack="0"/>
<pin id="185" dir="0" index="5" bw="32" slack="0"/>
<pin id="186" dir="0" index="6" bw="32" slack="0"/>
<pin id="187" dir="0" index="7" bw="32" slack="0"/>
<pin id="188" dir="0" index="8" bw="32" slack="0"/>
<pin id="189" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="tilenumc_c6_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="3"/>
<pin id="196" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tilenumc_c6 "/>
</bind>
</comp>

<comp id="200" class="1005" name="tilen_c5_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="3"/>
<pin id="202" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tilen_c5 "/>
</bind>
</comp>

<comp id="206" class="1005" name="tilen_c4_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tilen_c4 "/>
</bind>
</comp>

<comp id="212" class="1005" name="tilenuma_c3_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tilenuma_c3 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tilenumc_c2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tilenumc_c2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="tilenumc_c_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tilenumc_c "/>
</bind>
</comp>

<comp id="230" class="1005" name="tilen_c_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tilen_c "/>
</bind>
</comp>

<comp id="236" class="1005" name="tilenuma_c1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tilenuma_c1 "/>
</bind>
</comp>

<comp id="242" class="1005" name="tilenuma_c_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tilenuma_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="132" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="192"><net_src comp="126" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="193"><net_src comp="120" pin="2"/><net_sink comp="179" pin=3"/></net>

<net id="197"><net_src comp="72" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="138" pin=8"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="150" pin=3"/></net>

<net id="203"><net_src comp="76" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="138" pin=7"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="209"><net_src comp="80" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="159" pin=6"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="215"><net_src comp="84" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="138" pin=5"/></net>

<net id="221"><net_src comp="88" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="179" pin=8"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="138" pin=6"/></net>

<net id="227"><net_src comp="92" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="179" pin=7"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="233"><net_src comp="96" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="179" pin=6"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="239"><net_src comp="100" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="179" pin=5"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="245"><net_src comp="104" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="159" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: B | {}
	Port: C | {6 7 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_65_3 : A | {2 3 }
	Port: dataflow_in_loop_VITIS_LOOP_65_3 : tilenuma | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_65_3 : tilen | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_65_3 : B | {2 3 }
	Port: dataflow_in_loop_VITIS_LOOP_65_3 : tilenumc | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_65_3 : C | {6 7 }
  - Chain level:
	State 1
		call_ln73 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                      grp_conv_fu_138                      |    1    |    18   | 6.04425 |   934   |   971   |
|          |                     grp_store_c_fu_150                    |    0    |    5    | 1.22025 |   413   |   345   |
|   call   |                     grp_load_a_fu_159                     |    0    |    5    | 0.61725 |   406   |   297   |
|          |                     grp_load_b_fu_170                     |    0    |    5    | 0.61725 |   406   |   297   |
|          | call_ln73_dataflow_in_loop_VITIS_LOOP_65_3_entry83_fu_179 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 tilenumc_read_read_fu_120                 |    0    |    0    |    0    |    0    |    0    |
|   read   |                   tilen_read_read_fu_126                  |    0    |    0    |    0    |    0    |    0    |
|          |                 tilenuma_read_read_fu_132                 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                           |    1    |    33   |  8.499  |   2159  |   1910  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|a_buf|    2   |    0   |    0   |
|b_buf|    2   |    0   |    0   |
|c_buf|    2   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    6   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  tilen_c4_reg_206 |   32   |
|  tilen_c5_reg_200 |   32   |
|  tilen_c_reg_230  |   32   |
|tilenuma_c1_reg_236|   32   |
|tilenuma_c3_reg_212|   32   |
| tilenuma_c_reg_242|   32   |
|tilenumc_c2_reg_218|   32   |
|tilenumc_c6_reg_194|   32   |
| tilenumc_c_reg_224|   32   |
+-------------------+--------+
|       Total       |   288  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   33   |    8   |  2159  |  1910  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   288  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   33   |    8   |  2447  |  1910  |
+-----------+--------+--------+--------+--------+--------+
