#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
  position: right # position of the sidebar : left or right
  about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
  education: True # set to False if you want education in main section instead of in sidebar

  # Profile information
  name: Kyungjun Min
  tagline: M.S. - Ph. D. Student at POSTECH
  avatar: profile.png #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

  # Sidebar links
  email: kj.min@postech.ac.kr
  linkedin: 97kjmin
  github: 97kjmin

  languages:
    title: Languages
    info:
    - idiom: Korean
      level: Native

    - idiom: English
      level: Professional

  interests:
    title: Interests
    info:
    - item: VLSI CAD
      link:

    - item: Physical Design 
      link:

    - item: ML EDA
      link:

    - item: LLMs
      link:

career-profile:
  title: Career Profile
  summary: |
    Kyungjun Min received a B.S. degree in electrical engineering from 
    the Pohang University of Science and Technology (POSTECH), South Korea, 
    in 2021. He is pursuing a Ph.D. degree in CAD & SoC Design Lab. 
    at Pohang University of Science and Technology (POSTECH), South Korea. 
    His current research interests include VLSI physical design optimization, 
    AI-driven EDA and LLMs.
    
education:
  title: Education
  info:
  - degree: B.S. in Electrical Engineering
    university: Pohang University of Science and Technology (POSTECH)
    time: Feb.2016 - Feb.2021
  - degree: M.S. - Ph.D. in Electrical Engineering 
    university: Pohang University of Science and Technology (POSTECH)
    time: Feb.2021 - Current 

experiences:
    title: Experiences
    info:
    - role: Graduate Student Researcher
      time: Feb.2021 - Current 
      company: CAD & SoC Design Lab(CSDL) in POSTECH, Prof, Seokhyeong Kang
    - role: Research Internship
      time: July.2023 - Aug.2023
      company: Design Technology Team, Memory Business in Samsung Electronics 
    - role: Undergraduated Student Researcher
      time: Sep.2020 - Feb.2021
      company: CAD & SoC Design Lab(CSDL) in POSTECH, Prof, Seokhyeong Kang
    - role: Undergraduated Student Researcher
      time: Jan.2019 - Feb.2019
      company: CAD & SoC Design Lab(CSDL) in POSTECH, Prof, Seokhyeong Kang

projects:
  title: Projects
  intro: >
  assignments:
    - title: "Wafer-Scale Physics Modeling – ISPD Contest"
    - title: "AI Semiconductor Design Software Development – National Research Foundation of Korea"
    - title: "Virtual Netlist Development Considering Standard Cell Usage – Samsung Electronics"
    - title: "Functional ECO with Behavioral Change Guidance – ICCAD Contest"
    - title: "Research on Physical Design (Place & Route) Optimization – Samsung Electronics"
    - title: "Machine Learning Based Electronic Design Automation Software Development – Samsung Electronics"
    - title: "Artificial Design Generation using Generative AI Models – Samsung Electronics"
    - title: "LLM-Assisted Hardware Code Generation – ICCAD Contest"
    - title: "AI-based IC Design Techniques – LX Semicon"

publications:
  title: Publications
  intro: |
  papers:
    - title: "(Co-Author) Signal-Integrity-Aware Interposer Bus Routing in 2.5D Heterogeneous Integration"
      link: "#"
      conference: "IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC 2022)"

    - title: "(Co-Author) CTRL-B: Back-End-Of-Line Configuration Pathfinding using Cross-Technology Transferable Reinforcement Learning"
      link: "#"
      conference: "IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE 2023)"

    - title: "(Co-Author) Construction of Realistic Place-and-route Benchmarks for Machine Learning Applications"
      link: "#"
      conference: "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD 2023)"

    - title: "(1st Author) ClusterNet: Routing Congestion Prediction and Optimization using Netlist Clustering and Graph Neural Networks"
      link: "#"
      conference: "IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2023)"

    - title: "(1st Author) PPA-Relevant Clustering-Driven Placement for Large-Scale VLSI Designs"
      link: "#"
      conference: "ACM/IEEE Design Automation Conference (DAC 2024)"

    - title: "(Co-Author) Leveraging Machine Learning Techniques for Traditional EDA Workflow Enhancement"
      link: "#"
      conference: "IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC 2025)"

    - title: "(1st Author) Improving LLM-based Verilog Code Generation with Data Augmentation and RL"
      link: "#"
      conference: "IEEE/ACM Design, Automation and Test in Europe Conference and Exhibition (DATE 2025)"

    - title: "(1st Author) REvolution: An Evolutionary Framework for RTL Generation driven by Large Language Models"
      link: "#"
      conference: "IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC 2026))"

awards:
  title: Awards
  awards:
    - title: "(2nd prize) ReSynthAI: Physical-Aware Logic Resynthesis for Timing Optimization Using AI
      link: "#"
      conference: "ACM/IEEE International Symposium on Machine Learning for CAD (MLCAD 2025)"

footer: >
  Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
