// Seed: 3554025976
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input wire id_2,
    output wand id_3,
    output tri1 id_4,
    input supply1 id_5,
    id_27,
    input uwire id_6,
    input wire id_7,
    input supply0 id_8,
    output supply0 id_9,
    output wire id_10,
    input tri1 id_11,
    input supply0 id_12,
    input wire id_13,
    input wor id_14,
    inout wire id_15,
    output tri id_16,
    inout supply1 id_17,
    input uwire id_18#(id_13 - id_18),
    output wand id_19,
    output wor id_20,
    output uwire id_21,
    input tri id_22,
    output wand id_23,
    output wor id_24,
    input wire id_25
);
  assign module_1.id_9 = 0;
  wire id_28;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    output uwire id_7,
    input wand id_8,
    output tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wor id_12,
    output wand id_13,
    input tri0 id_14,
    input wire id_15,
    input wor id_16
);
  wor id_18, id_19, id_20, id_21;
  assign id_4 = id_18;
  assign id_4 = 1'b0;
  module_0 modCall_1 (
      id_21,
      id_15,
      id_14,
      id_2,
      id_2,
      id_3,
      id_14,
      id_19,
      id_14,
      id_20,
      id_9,
      id_12,
      id_19,
      id_20,
      id_0,
      id_20,
      id_21,
      id_21,
      id_1,
      id_9,
      id_18,
      id_6,
      id_21,
      id_4,
      id_4,
      id_5
  );
endmodule
