
ecu_user_board.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00005d28  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80007e00  80007e00  00008200  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000234  80008000  80008000  00008400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  80008234  80008234  00008634  2**0
                  ALLOC
  6 .data         000001fc  00000004  80008238  00008804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .hsb_ram_loc  00000200  00000200  80008434  00008a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0000cc28  00000400  80008634  00008c00  2**2
                  ALLOC
  9 .comment      00000030  00000000  00000000  00008c00  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000e70  00000000  00000000  00008c30  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00002f25  00000000  00000000  00009aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00018bd5  00000000  00000000  0000c9c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000039fb  00000000  00000000  0002559a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00011fd5  00000000  00000000  00028f95  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002458  00000000  00000000  0003af6c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006277  00000000  00000000  0003d3c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00006283  00000000  00000000  0004363b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 0202fb45  00000000  00000000  000498be  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 20 .debug_ranges 00000eb8  00000000  00000000  02079408  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf b4 e8 	sub	pc,pc,-19224

Disassembly of section .text:

80002004 <getBaudDiv>:
80002004:	f8 c8 00 01 	sub	r8,r12,1
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002008:	f0 0b 00 0b 	add	r11,r8,r11
8000200c:	f6 0c 0d 0a 	divu	r10,r11,r12
80002010:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002012:	f4 c8 00 01 	sub	r8,r10,1
80002016:	e0 48 00 fe 	cp.w	r8,254
8000201a:	e0 88 00 03 	brls	80002020 <getBaudDiv+0x1c>
8000201e:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002020:	5c 8c       	casts.h	r12
}
80002022:	5e fc       	retal	r12

80002024 <spi_enable>:
	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002024:	30 18       	mov	r8,1
80002026:	99 08       	st.w	r12[0x0],r8
}
80002028:	5e fc       	retal	r12
8000202a:	d7 03       	nop

8000202c <spi_unselectChip>:

	return SPI_OK;
}

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000202c:	d4 01       	pushm	lr
8000202e:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002032:	c0 58       	rjmp	8000203c <spi_unselectChip+0x10>
		if (!timeout--) {
80002034:	58 08       	cp.w	r8,0
80002036:	c0 21       	brne	8000203a <spi_unselectChip+0xe>
80002038:	da 0a       	popm	pc,r12=1
8000203a:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000203c:	78 49       	ld.w	r9,r12[0x10]
8000203e:	e2 19 02 00 	andl	r9,0x200,COH
80002042:	cf 90       	breq	80002034 <spi_unselectChip+0x8>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002044:	78 18       	ld.w	r8,r12[0x4]
80002046:	ea 18 00 0f 	orh	r8,0xf
8000204a:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000204c:	fc 18 01 00 	movh	r8,0x100
80002050:	99 08       	st.w	r12[0x0],r8

#ifdef FREERTOS_USED
	xSemaphoreGive(xSPIMutex);
80002052:	30 09       	mov	r9,0
80002054:	12 9a       	mov	r10,r9
80002056:	12 9b       	mov	r11,r9
80002058:	48 38       	lddpc	r8,80002064 <spi_unselectChip+0x38>
8000205a:	70 0c       	ld.w	r12,r8[0x0]
8000205c:	f0 1f 00 03 	mcall	80002068 <spi_unselectChip+0x3c>
80002060:	d8 0a       	popm	pc,r12=0
80002062:	00 00       	add	r0,r0
80002064:	00 00       	add	r0,r0
80002066:	cf 50       	breq	80002050 <spi_unselectChip+0x24>
80002068:	80 00       	ld.sh	r0,r0[0x0]
8000206a:	2e c8       	sub	r8,-20

8000206c <spi_selectChip>:

	return SPI_OK;
}

spi_status_t spi_selectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000206c:	eb cd 40 f8 	pushm	r3-r7,lr
80002070:	18 94       	mov	r4,r12
80002072:	16 93       	mov	r3,r11
#ifdef FREERTOS_USED
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
80002074:	49 a6       	lddpc	r6,800020dc <spi_selectChip+0x70>
80002076:	30 07       	mov	r7,0
80002078:	31 45       	mov	r5,20
8000207a:	0e 99       	mov	r9,r7
8000207c:	0a 9a       	mov	r10,r5
8000207e:	0e 9b       	mov	r11,r7
80002080:	6c 0c       	ld.w	r12,r6[0x0]
80002082:	f0 1f 00 18 	mcall	800020e0 <spi_selectChip+0x74>
80002086:	cf a0       	breq	8000207a <spi_selectChip+0xe>
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002088:	68 18       	ld.w	r8,r4[0x4]
8000208a:	ea 18 00 0f 	orh	r8,0xf
8000208e:	89 18       	st.w	r4[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002090:	68 18       	ld.w	r8,r4[0x4]
80002092:	e2 18 00 04 	andl	r8,0x4,COH
80002096:	c1 10       	breq	800020b8 <spi_selectChip+0x4c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002098:	30 e8       	mov	r8,14
8000209a:	f0 03 18 00 	cp.b	r3,r8
8000209e:	e0 8b 00 1c 	brhi	800020d6 <spi_selectChip+0x6a>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
800020a2:	68 19       	ld.w	r9,r4[0x4]
800020a4:	e6 08 15 10 	lsl	r8,r3,0x10
800020a8:	ea 18 ff f0 	orh	r8,0xfff0
800020ac:	e8 18 ff ff 	orl	r8,0xffff
800020b0:	12 68       	and	r8,r9
800020b2:	89 18       	st.w	r4[0x4],r8
800020b4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
800020b8:	30 38       	mov	r8,3
800020ba:	f0 03 18 00 	cp.b	r3,r8
800020be:	e0 8b 00 0c 	brhi	800020d6 <spi_selectChip+0x6a>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800020c2:	68 19       	ld.w	r9,r4[0x4]
800020c4:	2f 03       	sub	r3,-16
800020c6:	30 18       	mov	r8,1
800020c8:	f0 03 09 48 	lsl	r8,r8,r3
800020cc:	5c d8       	com	r8
800020ce:	12 68       	and	r8,r9
800020d0:	89 18       	st.w	r4[0x4],r8
800020d2:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
800020d6:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
800020d8:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800020dc:	00 00       	add	r0,r0
800020de:	cf 50       	breq	800020c8 <spi_selectChip+0x5c>
800020e0:	80 00       	ld.sh	r0,r0[0x0]
800020e2:	2d ac       	sub	r12,-38

800020e4 <wdt_set_ctrl>:
 *
 * \note The KEY bit-field of \a ctrl is assumed to be zero.
 */
static void wdt_set_ctrl(uint32_t ctrl)
{
	AVR32_WDT.ctrl = ctrl | (AVR32_WDT_KEY_VALUE << AVR32_WDT_CTRL_KEY_OFFSET);
800020e4:	18 99       	mov	r9,r12
800020e6:	ea 19 55 00 	orh	r9,0x5500
800020ea:	fe 78 10 00 	mov	r8,-61440
800020ee:	91 09       	st.w	r8[0x0],r9
	AVR32_WDT.ctrl = ctrl | ((uint32_t) (~AVR32_WDT_KEY_VALUE << AVR32_WDT_CTRL_KEY_OFFSET) & AVR32_WDT_CTRL_KEY_MASK);
800020f0:	ea 1c aa 00 	orh	r12,0xaa00
800020f4:	91 0c       	st.w	r8[0x0],r12
}
800020f6:	5e fc       	retal	r12

800020f8 <wdt_get_us_timeout_period>:

int64_t wdt_get_us_timeout_period(wdt_opt_t *opt)
{
800020f8:	eb cd 40 c0 	pushm	r6-r7,lr
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
800020fc:	f9 39 00 10 	ld.ub	r9,r12[16]
80002100:	30 08       	mov	r8,0
80002102:	f0 09 18 00 	cp.b	r9,r8
80002106:	c3 11       	brne	80002168 <wdt_get_us_timeout_period+0x70>
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002108:	fe 78 10 00 	mov	r8,-61440
8000210c:	70 08       	ld.w	r8,r8[0x0]
8000210e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002112:	c0 41       	brne	8000211a <wdt_get_us_timeout_period+0x22>
80002114:	3f f8       	mov	r8,-1
80002116:	3f f9       	mov	r9,-1
80002118:	c5 78       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
8000211a:	fe 78 10 00 	mov	r8,-61440
8000211e:	70 08       	ld.w	r8,r8[0x0]
int64_t wdt_get_us_timeout_period(wdt_opt_t *opt)
{
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002120:	f1 d8 c1 05 	bfextu	r8,r8,0x8,0x5
80002124:	2f f8       	sub	r8,-1
80002126:	10 9c       	mov	r12,r8
80002128:	e2 1c 00 20 	andl	r12,0x20,COH
8000212c:	30 09       	mov	r9,0
8000212e:	f0 07 11 ff 	rsub	r7,r8,-1
80002132:	e6 7e a1 20 	mov	lr,500000
80002136:	fc 07 0a 4b 	lsr	r11,lr,r7
8000213a:	ee 77 42 40 	mov	r7,1000000
8000213e:	ee 08 09 4a 	lsl	r10,r7,r8
80002142:	12 3c       	cp.w	r12,r9
80002144:	f4 0b 17 10 	movne	r11,r10
80002148:	f2 0a 17 10 	movne	r10,r9
8000214c:	e0 78 c2 00 	mov	r8,115200
80002150:	30 09       	mov	r9,0
80002152:	e0 66 e1 00 	mov	r6,57600
80002156:	30 07       	mov	r7,0
80002158:	0c 0a       	add	r10,r6
8000215a:	f6 07 00 4b 	adc	r11,r11,r7
8000215e:	f0 1f 00 1d 	mcall	800021d0 <wdt_get_us_timeout_period+0xd8>
80002162:	16 99       	mov	r9,r11
80002164:	14 98       	mov	r8,r10
80002166:	c3 08       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_RCOSC_FREQUENCY / 2) / AVR32_SCIF_RCOSC_FREQUENCY :
				-1ULL;
	} else {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002168:	fe 78 10 00 	mov	r8,-61440
8000216c:	70 08       	ld.w	r8,r8[0x0]
8000216e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002172:	c0 41       	brne	8000217a <wdt_get_us_timeout_period+0x82>
80002174:	3f f8       	mov	r8,-1
80002176:	3f f9       	mov	r9,-1
80002178:	c2 78       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
8000217a:	fe 78 10 00 	mov	r8,-61440
8000217e:	70 0a       	ld.w	r10,r8[0x0]
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_RCOSC_FREQUENCY / 2) / AVR32_SCIF_RCOSC_FREQUENCY :
				-1ULL;
	} else {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002180:	f5 da c1 05 	bfextu	r10,r10,0x8,0x5
80002184:	2f fa       	sub	r10,-1
80002186:	14 9c       	mov	r12,r10
80002188:	e2 1c 00 20 	andl	r12,0x20,COH
8000218c:	30 0b       	mov	r11,0
8000218e:	f4 0e 11 ff 	rsub	lr,r10,-1
80002192:	e6 77 a1 20 	mov	r7,500000
80002196:	ee 0e 0a 49 	lsr	r9,r7,lr
8000219a:	ee 7e 42 40 	mov	lr,1000000
8000219e:	fc 0a 09 48 	lsl	r8,lr,r10
800021a2:	16 3c       	cp.w	r12,r11
800021a4:	f0 09 17 10 	movne	r9,r8
800021a8:	f6 08 17 10 	movne	r8,r11
800021ac:	e0 6a 40 00 	mov	r10,16384
800021b0:	30 0b       	mov	r11,0
800021b2:	f0 0a 00 0a 	add	r10,r8,r10
800021b6:	f2 0b 00 4b 	adc	r11,r9,r11
800021ba:	f4 08 16 0f 	lsr	r8,r10,0xf
800021be:	f1 eb 11 18 	or	r8,r8,r11<<0x11
800021c2:	f6 09 16 0f 	lsr	r9,r11,0xf
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_OSC32_FREQUENCY / 2) / AVR32_SCIF_OSC32_FREQUENCY :
				-1ULL;
	}
}
800021c6:	12 9b       	mov	r11,r9
800021c8:	10 9a       	mov	r10,r8
800021ca:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800021ce:	00 00       	add	r0,r0
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	79 52       	ld.w	r2,r12[0x54]

800021d4 <wdt_disable>:
				-1ULL;
	}
}

void wdt_disable(void)
{
800021d4:	d4 01       	pushm	lr
	wdt_set_ctrl(AVR32_WDT.ctrl & ~AVR32_WDT_CTRL_EN_MASK);
800021d6:	fe 78 10 00 	mov	r8,-61440
800021da:	70 0c       	ld.w	r12,r8[0x0]
800021dc:	a1 cc       	cbr	r12,0x0
800021de:	f0 1f 00 02 	mcall	800021e4 <wdt_disable+0x10>
}
800021e2:	d8 02       	popm	pc
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	20 e4       	sub	r4,14

800021e8 <wdt_reenable>:
	// Return the actual wdt period in us.
	return wdt_get_us_timeout_period(opt);
}

void wdt_reenable(void)
{
800021e8:	d4 01       	pushm	lr
	wdt_set_ctrl(AVR32_WDT.ctrl | AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK );
800021ea:	fe 78 10 00 	mov	r8,-61440
800021ee:	70 0c       	ld.w	r12,r8[0x0]
800021f0:	ea 1c 00 01 	orh	r12,0x1
800021f4:	e8 1c 00 01 	orl	r12,0x1
800021f8:	f0 1f 00 02 	mcall	80002200 <wdt_reenable+0x18>
}
800021fc:	d8 02       	popm	pc
800021fe:	00 00       	add	r0,r0
80002200:	80 00       	ld.sh	r0,r0[0x0]
80002202:	20 e4       	sub	r4,14

80002204 <wdt_clear>:

void wdt_clear(void)
{
	while (!(AVR32_WDT.sr & AVR32_WDT_SR_CLEARED_MASK));
80002204:	fe 78 10 00 	mov	r8,-61440
80002208:	70 29       	ld.w	r9,r8[0x8]
8000220a:	e2 19 00 02 	andl	r9,0x2,COH
8000220e:	cf d0       	breq	80002208 <wdt_clear+0x4>
	AVR32_WDT.clr = ( (AVR32_WDT_KEY_VALUE << AVR32_WDT_KEY_OFFSET) | AVR32_WDT_CLR_WDTCLR_MASK );
80002210:	fe 78 10 00 	mov	r8,-61440
80002214:	30 19       	mov	r9,1
80002216:	ea 19 55 00 	orh	r9,0x5500
8000221a:	91 19       	st.w	r8[0x4],r9
	AVR32_WDT.clr = ( (~AVR32_WDT_KEY_VALUE << AVR32_WDT_KEY_OFFSET) | AVR32_WDT_CLR_WDTCLR_MASK );
8000221c:	30 19       	mov	r9,1
8000221e:	ea 19 aa 00 	orh	r9,0xaa00
80002222:	91 19       	st.w	r8[0x4],r9
}
80002224:	5e fc       	retal	r12
80002226:	d7 03       	nop

80002228 <wdt_enable>:
{
	wdt_set_ctrl(AVR32_WDT.ctrl & ~AVR32_WDT_CTRL_EN_MASK);
}

uint64_t wdt_enable(wdt_opt_t *opt)
{
80002228:	d4 31       	pushm	r0-r7,lr
8000222a:	18 97       	mov	r7,r12
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
8000222c:	f9 38 00 10 	ld.ub	r8,r12[16]
80002230:	58 08       	cp.w	r8,0
80002232:	e0 81 00 88 	brne	80002342 <wdt_enable+0x11a>
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
				(opt->dar << AVR32_WDT_CTRL_DAR_OFFSET) |
80002236:	f9 35 00 14 	ld.ub	r5,r12[20]
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
8000223a:	f9 36 00 13 	ld.ub	r6,r12[19]
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
8000223e:	f9 34 00 12 	ld.ub	r4,r12[18]
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
80002242:	f9 33 00 11 	ld.ub	r3,r12[17]
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_RCSYS), MAX_US_TIMEOUT_PERIOD_RCSYS) *
80002246:	f8 e8 00 00 	ld.d	r8,r12[0]
8000224a:	e0 6a e3 8d 	mov	r10,58253
8000224e:	ea 1a ae 38 	orh	r10,0xae38
80002252:	30 8b       	mov	r11,8
80002254:	14 38       	cp.w	r8,r10
80002256:	f6 09 13 00 	cpc	r9,r11
8000225a:	e0 88 00 04 	brls	80002262 <wdt_enable+0x3a>
8000225e:	3f f2       	mov	r2,-1
80002260:	c2 58       	rjmp	800022aa <wdt_enable+0x82>
80002262:	59 18       	cp.w	r8,17
80002264:	5c 29       	cpc	r9
80002266:	f9 b8 03 11 	movlo	r8,17
8000226a:	f9 b9 03 00 	movlo	r9,0
8000226e:	e0 7c c2 00 	mov	r12,115200
80002272:	f0 0c 06 4a 	mulu.d	r10,r8,r12
80002276:	f8 09 03 4b 	mac	r11,r12,r9
8000227a:	ee 78 42 40 	mov	r8,1000000
8000227e:	30 09       	mov	r9,0
80002280:	e6 70 a1 20 	mov	r0,500000
80002284:	30 01       	mov	r1,0
80002286:	00 0a       	add	r10,r0
80002288:	f6 01 00 4b 	adc	r11,r11,r1
8000228c:	f0 1f 00 5c 	mcall	800023fc <wdt_enable+0x1d4>
80002290:	14 0a       	add	r10,r10
80002292:	f6 0b 00 4b 	adc	r11,r11,r11
80002296:	3f f8       	mov	r8,-1
80002298:	3f f9       	mov	r9,-1
8000229a:	f4 08 00 08 	add	r8,r10,r8
8000229e:	f6 09 00 49 	adc	r9,r11,r9
800022a2:	f0 02 16 01 	lsr	r2,r8,0x1
800022a6:	e5 e9 11 f2 	or	r2,r2,r9<<0x1f
800022aa:	e4 02 12 00 	clz	r2,r2
				AVR32_SCIF_RCOSC_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeban_period, MIN_US_TIMEBAN_PERIOD_RCSYS), MAX_US_TIMEBAN_PERIOD_RCSYS) *
800022ae:	ee e8 00 08 	ld.d	r8,r7[8]
800022b2:	e0 6a e3 8d 	mov	r10,58253
800022b6:	ea 1a ae 38 	orh	r10,0xae38
800022ba:	30 8b       	mov	r11,8
800022bc:	14 38       	cp.w	r8,r10
800022be:	f6 09 13 00 	cpc	r9,r11
800022c2:	e0 88 00 04 	brls	800022ca <wdt_enable+0xa2>
800022c6:	3f fc       	mov	r12,-1
800022c8:	c2 58       	rjmp	80002312 <wdt_enable+0xea>
800022ca:	59 18       	cp.w	r8,17
800022cc:	5c 29       	cpc	r9
800022ce:	f9 b8 03 11 	movlo	r8,17
800022d2:	f9 b9 03 00 	movlo	r9,0
800022d6:	e0 7c c2 00 	mov	r12,115200
800022da:	f0 0c 06 4a 	mulu.d	r10,r8,r12
800022de:	f8 09 03 4b 	mac	r11,r12,r9
800022e2:	ee 78 42 40 	mov	r8,1000000
800022e6:	30 09       	mov	r9,0
800022e8:	e6 70 a1 20 	mov	r0,500000
800022ec:	30 01       	mov	r1,0
800022ee:	00 0a       	add	r10,r0
800022f0:	f6 01 00 4b 	adc	r11,r11,r1
800022f4:	f0 1f 00 42 	mcall	800023fc <wdt_enable+0x1d4>
800022f8:	14 0a       	add	r10,r10
800022fa:	f6 0b 00 4b 	adc	r11,r11,r11
800022fe:	3f f8       	mov	r8,-1
80002300:	3f f9       	mov	r9,-1
80002302:	f4 08 00 08 	add	r8,r10,r8
80002306:	f6 09 00 49 	adc	r9,r11,r9
8000230a:	f0 0c 16 01 	lsr	r12,r8,0x1
8000230e:	f9 e9 11 fc 	or	r12,r12,r9<<0x1f
80002312:	f8 0c 12 00 	clz	r12,r12
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
80002316:	a3 66       	lsl	r6,0x2
80002318:	ed e5 10 15 	or	r5,r6,r5<<0x1
8000231c:	ea 15 00 01 	orh	r5,0x1
80002320:	e8 15 00 01 	orl	r5,0x1
80002324:	eb e4 10 34 	or	r4,r5,r4<<0x3
80002328:	e9 e3 10 73 	or	r3,r4,r3<<0x7
8000232c:	e4 02 11 1f 	rsub	r2,r2,31
80002330:	e7 e2 10 83 	or	r3,r3,r2<<0x8
80002334:	f8 0c 11 1f 	rsub	r12,r12,31
80002338:	e7 ec 11 2c 	or	r12,r3,r12<<0x12
8000233c:	f0 1f 00 31 	mcall	80002400 <wdt_enable+0x1d8>
80002340:	c5 58       	rjmp	800023ea <wdt_enable+0x1c2>
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
				(opt->dar << AVR32_WDT_CTRL_DAR_OFFSET) |
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
80002342:	f9 39 00 14 	ld.ub	r9,r12[20]
80002346:	f9 36 00 13 	ld.ub	r6,r12[19]
8000234a:	a3 66       	lsl	r6,0x2
8000234c:	ed e9 10 16 	or	r6,r6,r9<<0x1
80002350:	ea 16 00 01 	orh	r6,0x1
80002354:	e8 16 00 01 	orl	r6,0x1
80002358:	f9 39 00 12 	ld.ub	r9,r12[18]
8000235c:	ed e9 10 36 	or	r6,r6,r9<<0x3
80002360:	f9 39 00 11 	ld.ub	r9,r12[17]
80002364:	ed e9 10 76 	or	r6,r6,r9<<0x7
80002368:	ed e8 11 16 	or	r6,r6,r8<<0x11
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_OSC32K), MAX_US_TIMEOUT_PERIOD_OSC32K) *
8000236c:	f8 e8 00 00 	ld.d	r8,r12[0]
80002370:	e0 6a ff ff 	mov	r10,65535
80002374:	ea 1a 84 7f 	orh	r10,0x847f
80002378:	31 eb       	mov	r11,30
8000237a:	14 38       	cp.w	r8,r10
8000237c:	f6 09 13 00 	cpc	r9,r11
80002380:	e0 8b 00 39 	brhi	800023f2 <wdt_enable+0x1ca>
80002384:	e0 48 00 3d 	cp.w	r8,61
80002388:	5c 29       	cpc	r9
8000238a:	f9 b8 03 3d 	movlo	r8,61
8000238e:	f9 b9 03 00 	movlo	r9,0
80002392:	f2 0b 15 0f 	lsl	r11,r9,0xf
80002396:	f7 e8 13 1b 	or	r11,r11,r8>>0x11
8000239a:	f0 0a 15 0f 	lsl	r10,r8,0xf
8000239e:	ee 78 42 40 	mov	r8,1000000
800023a2:	30 09       	mov	r9,0
800023a4:	e6 74 a1 20 	mov	r4,500000
800023a8:	30 05       	mov	r5,0
800023aa:	08 0a       	add	r10,r4
800023ac:	f6 05 00 4b 	adc	r11,r11,r5
800023b0:	f0 1f 00 13 	mcall	800023fc <wdt_enable+0x1d4>
800023b4:	14 0a       	add	r10,r10
800023b6:	f6 0b 00 4b 	adc	r11,r11,r11
800023ba:	3f f8       	mov	r8,-1
800023bc:	3f f9       	mov	r9,-1
800023be:	f4 08 00 08 	add	r8,r10,r8
800023c2:	f6 09 00 49 	adc	r9,r11,r9
800023c6:	f0 0a 16 01 	lsr	r10,r8,0x1
800023ca:	f5 e9 11 f8 	or	r8,r10,r9<<0x1f
800023ce:	f0 09 12 00 	clz	r9,r8
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
800023d2:	f2 09 11 1f 	rsub	r9,r9,31
800023d6:	ed e9 10 86 	or	r6,r6,r9<<0x8
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEBAN_PERIOD_OSC32K), MAX_US_TIMEBAN_PERIOD_OSC32K) *
800023da:	f0 08 12 00 	clz	r8,r8
				AVR32_SCIF_RCOSC_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_TBAN_OFFSET));
	} else {
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fROSC32K
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fROSC32K
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
800023de:	f0 0c 11 1f 	rsub	r12,r8,31
800023e2:	ed ec 11 2c 	or	r12,r6,r12<<0x12
800023e6:	f0 1f 00 07 	mcall	80002400 <wdt_enable+0x1d8>
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEBAN_PERIOD_OSC32K), MAX_US_TIMEBAN_PERIOD_OSC32K) *
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_TBAN_OFFSET));
	}
	// Return the actual wdt period in us.
	return wdt_get_us_timeout_period(opt);
800023ea:	0e 9c       	mov	r12,r7
800023ec:	f0 1f 00 06 	mcall	80002404 <wdt_enable+0x1dc>
}
800023f0:	d8 32       	popm	r0-r7,pc
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_OSC32K), MAX_US_TIMEOUT_PERIOD_OSC32K) *
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
800023f2:	e8 16 1f 00 	orl	r6,0x1f00
800023f6:	3f f8       	mov	r8,-1
800023f8:	cf 1b       	rjmp	800023da <wdt_enable+0x1b2>
800023fa:	00 00       	add	r0,r0
800023fc:	80 00       	ld.sh	r0,r0[0x0]
800023fe:	79 52       	ld.w	r2,r12[0x54]
80002400:	80 00       	ld.sh	r0,r0[0x0]
80002402:	20 e4       	sub	r4,14
80002404:	80 00       	ld.sh	r0,r0[0x0]
80002406:	20 f8       	sub	r8,15

80002408 <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80002408:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
8000240c:	58 0a       	cp.w	r10,0
8000240e:	c0 61       	brne	8000241a <spi_read_packet+0x12>
80002410:	c2 28       	rjmp	80002454 <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002412:	58 08       	cp.w	r8,0
80002414:	c1 d0       	breq	8000244e <spi_read_packet+0x46>
80002416:	20 18       	sub	r8,1
80002418:	c0 68       	rjmp	80002424 <spi_read_packet+0x1c>
8000241a:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000241e:	e0 67 00 ff 	mov	r7,255
80002422:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002424:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002426:	e2 19 00 02 	andl	r9,0x2,COH
8000242a:	cf 40       	breq	80002412 <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000242c:	99 37       	st.w	r12[0xc],r7
8000242e:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002430:	c0 48       	rjmp	80002438 <spi_read_packet+0x30>
			if (!timeout--) {
80002432:	58 08       	cp.w	r8,0
80002434:	c0 d0       	breq	8000244e <spi_read_packet+0x46>
80002436:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
80002438:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
8000243a:	e2 19 02 01 	andl	r9,0x201,COH
8000243e:	e0 49 02 01 	cp.w	r9,513
80002442:	cf 81       	brne	80002432 <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80002444:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
80002446:	16 c8       	st.b	r11++,r8
		i++;
		len--;
80002448:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
8000244a:	ce c1       	brne	80002422 <spi_read_packet+0x1a>
8000244c:	c0 48       	rjmp	80002454 <spi_read_packet+0x4c>
8000244e:	3f dc       	mov	r12,-3
80002450:	e3 cd 80 80 	ldm	sp++,r7,pc
80002454:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80002458 <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
80002458:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
8000245a:	58 0a       	cp.w	r10,0
8000245c:	c0 81       	brne	8000246c <spi_write_packet+0x14>
8000245e:	c1 28       	rjmp	80002482 <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002460:	58 08       	cp.w	r8,0
80002462:	c0 31       	brne	80002468 <spi_write_packet+0x10>
80002464:	3f dc       	mov	r12,-3
80002466:	d8 02       	popm	pc
80002468:	20 18       	sub	r8,1
8000246a:	c0 48       	rjmp	80002472 <spi_write_packet+0x1a>
8000246c:	e0 6e 3a 98 	mov	lr,15000
80002470:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002472:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002474:	e2 19 00 02 	andl	r9,0x2,COH
80002478:	cf 40       	breq	80002460 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000247a:	17 38       	ld.ub	r8,r11++
8000247c:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
8000247e:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002480:	cf 81       	brne	80002470 <spi_write_packet+0x18>
80002482:	d8 0a       	popm	pc,r12=0

80002484 <spi_master_setup_device>:
#endif

void spi_master_setup_device(volatile avr32_spi_t *spi,
		struct spi_device *device, spi_flags_t flags, uint32_t baud_rate,
		board_spi_select_id_t sel_id)
{
80002484:	eb cd 40 e0 	pushm	r5-r7,lr
80002488:	18 97       	mov	r7,r12
8000248a:	16 96       	mov	r6,r11
8000248c:	14 95       	mov	r5,r10
static inline void spi_set_chipselect_delay_bct(volatile avr32_spi_t *spi,
		uint8_t chip_select, uint8_t delay)
{
	Assert(chip_select <= 3);

	switch (chip_select) {
8000248e:	17 88       	ld.ub	r8,r11[0x0]
80002490:	30 1a       	mov	r10,1
80002492:	f4 08 18 00 	cp.b	r8,r10
80002496:	c1 10       	breq	800024b8 <spi_master_setup_device+0x34>
80002498:	c0 a3       	brcs	800024ac <spi_master_setup_device+0x28>
8000249a:	30 2a       	mov	r10,2
8000249c:	f4 08 18 00 	cp.b	r8,r10
800024a0:	c1 20       	breq	800024c4 <spi_master_setup_device+0x40>
800024a2:	30 3a       	mov	r10,3
800024a4:	f4 08 18 00 	cp.b	r8,r10
800024a8:	c1 91       	brne	800024da <spi_master_setup_device+0x56>
800024aa:	c1 38       	rjmp	800024d0 <spi_master_setup_device+0x4c>
	case 0:
		spi->CSR0.dlybct = delay;
800024ac:	78 c8       	ld.w	r8,r12[0x30]
800024ae:	30 0a       	mov	r10,0
800024b0:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024b4:	99 c8       	st.w	r12[0x30],r8
800024b6:	c1 28       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 1:
		spi->CSR1.dlybct  = delay;
800024b8:	78 d8       	ld.w	r8,r12[0x34]
800024ba:	30 0a       	mov	r10,0
800024bc:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024c0:	99 d8       	st.w	r12[0x34],r8
800024c2:	c0 c8       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 2:
		spi->CSR2.dlybct  = delay;
800024c4:	78 e8       	ld.w	r8,r12[0x38]
800024c6:	30 0a       	mov	r10,0
800024c8:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024cc:	99 e8       	st.w	r12[0x38],r8
800024ce:	c0 68       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 3:
		spi->CSR3.dlybct  = delay;
800024d0:	78 f8       	ld.w	r8,r12[0x3c]
800024d2:	30 0a       	mov	r10,0
800024d4:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024d8:	99 f8       	st.w	r12[0x3c],r8
static inline void spi_set_chipselect_delay_bs(volatile avr32_spi_t *spi,
		uint8_t chip_select, uint8_t delay)
{
	Assert(chip_select <= 3);

	switch (chip_select) {
800024da:	0d 88       	ld.ub	r8,r6[0x0]
800024dc:	30 1a       	mov	r10,1
800024de:	f4 08 18 00 	cp.b	r8,r10
800024e2:	c1 10       	breq	80002504 <spi_master_setup_device+0x80>
800024e4:	c0 a3       	brcs	800024f8 <spi_master_setup_device+0x74>
800024e6:	30 2a       	mov	r10,2
800024e8:	f4 08 18 00 	cp.b	r8,r10
800024ec:	c1 20       	breq	80002510 <spi_master_setup_device+0x8c>
800024ee:	30 3a       	mov	r10,3
800024f0:	f4 08 18 00 	cp.b	r8,r10
800024f4:	c1 91       	brne	80002526 <spi_master_setup_device+0xa2>
800024f6:	c1 38       	rjmp	8000251c <spi_master_setup_device+0x98>
	case 0:
		spi->CSR0.dlybs = delay;
800024f8:	6e c8       	ld.w	r8,r7[0x30]
800024fa:	30 0a       	mov	r10,0
800024fc:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002500:	8f c8       	st.w	r7[0x30],r8
80002502:	c1 28       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 1:
		spi->CSR1.dlybs  = delay;
80002504:	6e d8       	ld.w	r8,r7[0x34]
80002506:	30 0a       	mov	r10,0
80002508:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
8000250c:	8f d8       	st.w	r7[0x34],r8
8000250e:	c0 c8       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 2:
		spi->CSR2.dlybs  = delay;
80002510:	6e e8       	ld.w	r8,r7[0x38]
80002512:	30 0a       	mov	r10,0
80002514:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002518:	8f e8       	st.w	r7[0x38],r8
8000251a:	c0 68       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 3:
		spi->CSR3.dlybs  = delay;
8000251c:	6e f8       	ld.w	r8,r7[0x3c]
8000251e:	30 0a       	mov	r10,0
80002520:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002524:	8f f8       	st.w	r7[0x3c],r8
		uint8_t chip_select,
		uint8_t len)
{
	Assert((len >= 8) && (len <= 16));

	switch (chip_select) {
80002526:	0d 88       	ld.ub	r8,r6[0x0]
80002528:	30 1a       	mov	r10,1
8000252a:	f4 08 18 00 	cp.b	r8,r10
8000252e:	c1 10       	breq	80002550 <spi_master_setup_device+0xcc>
80002530:	c0 a3       	brcs	80002544 <spi_master_setup_device+0xc0>
80002532:	30 2a       	mov	r10,2
80002534:	f4 08 18 00 	cp.b	r8,r10
80002538:	c1 20       	breq	8000255c <spi_master_setup_device+0xd8>
8000253a:	30 3a       	mov	r10,3
8000253c:	f4 08 18 00 	cp.b	r8,r10
80002540:	c1 91       	brne	80002572 <spi_master_setup_device+0xee>
80002542:	c1 38       	rjmp	80002568 <spi_master_setup_device+0xe4>
	case 0:
		spi->CSR0.bits = len - 8;
80002544:	6e c8       	ld.w	r8,r7[0x30]
80002546:	30 0a       	mov	r10,0
80002548:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
8000254c:	8f c8       	st.w	r7[0x30],r8
8000254e:	c1 28       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 1:
		spi->CSR1.bits  = len - 8;
80002550:	6e d8       	ld.w	r8,r7[0x34]
80002552:	30 0a       	mov	r10,0
80002554:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002558:	8f d8       	st.w	r7[0x34],r8
8000255a:	c0 c8       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 2:
		spi->CSR2.bits  = len - 8;
8000255c:	6e e8       	ld.w	r8,r7[0x38]
8000255e:	30 0a       	mov	r10,0
80002560:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002564:	8f e8       	st.w	r7[0x38],r8
80002566:	c0 68       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 3:
		spi->CSR3.bits  = len - 8;
80002568:	6e f8       	ld.w	r8,r7[0x3c]
8000256a:	30 0a       	mov	r10,0
8000256c:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002570:	8f f8       	st.w	r7[0x3c],r8
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
	/* Fallthroughs intended for modules sharing the same peripheral bus. */
	switch ((uintptr_t)module) {
80002572:	fe 57 10 00 	cp.w	r7,-61440
80002576:	e0 80 00 87 	breq	80002684 <spi_master_setup_device+0x200>
8000257a:	e0 8b 00 41 	brhi	800025fc <spi_master_setup_device+0x178>
8000257e:	fe 47 00 00 	cp.w	r7,-131072
80002582:	e0 80 00 86 	breq	8000268e <spi_master_setup_device+0x20a>
80002586:	e0 8b 00 1c 	brhi	800025be <spi_master_setup_device+0x13a>
8000258a:	fc 57 18 00 	cp.w	r7,-190464
8000258e:	e0 80 00 85 	breq	80002698 <spi_master_setup_device+0x214>
80002592:	e0 8b 00 0c 	brhi	800025aa <spi_master_setup_device+0x126>
80002596:	fc 57 10 00 	cp.w	r7,-192512
8000259a:	c7 f0       	breq	80002698 <spi_master_setup_device+0x214>
8000259c:	fc 57 14 00 	cp.w	r7,-191488
800025a0:	c7 c0       	breq	80002698 <spi_master_setup_device+0x214>
800025a2:	fc 57 00 00 	cp.w	r7,-196608
800025a6:	c6 d1       	brne	80002680 <spi_master_setup_device+0x1fc>
800025a8:	c7 88       	rjmp	80002698 <spi_master_setup_device+0x214>
800025aa:	fc 57 20 00 	cp.w	r7,-188416
800025ae:	c7 50       	breq	80002698 <spi_master_setup_device+0x214>
800025b0:	fc 57 24 00 	cp.w	r7,-187392
800025b4:	c7 20       	breq	80002698 <spi_master_setup_device+0x214>
800025b6:	fc 57 1c 00 	cp.w	r7,-189440
800025ba:	c6 31       	brne	80002680 <spi_master_setup_device+0x1fc>
800025bc:	c6 e8       	rjmp	80002698 <spi_master_setup_device+0x214>
800025be:	fe 47 30 00 	cp.w	r7,-118784
800025c2:	c6 60       	breq	8000268e <spi_master_setup_device+0x20a>
800025c4:	e0 8b 00 0c 	brhi	800025dc <spi_master_setup_device+0x158>
800025c8:	fe 47 20 00 	cp.w	r7,-122880
800025cc:	c6 10       	breq	8000268e <spi_master_setup_device+0x20a>
800025ce:	fe 47 24 00 	cp.w	r7,-121856
800025d2:	c5 e0       	breq	8000268e <spi_master_setup_device+0x20a>
800025d4:	fe 47 10 00 	cp.w	r7,-126976
800025d8:	c5 41       	brne	80002680 <spi_master_setup_device+0x1fc>
800025da:	c5 a8       	rjmp	8000268e <spi_master_setup_device+0x20a>
800025dc:	fe 57 04 00 	cp.w	r7,-64512
800025e0:	c5 20       	breq	80002684 <spi_master_setup_device+0x200>
800025e2:	e0 8b 00 06 	brhi	800025ee <spi_master_setup_device+0x16a>
800025e6:	fe 57 00 00 	cp.w	r7,-65536
800025ea:	c4 b1       	brne	80002680 <spi_master_setup_device+0x1fc>
800025ec:	c4 c8       	rjmp	80002684 <spi_master_setup_device+0x200>
800025ee:	fe 57 08 00 	cp.w	r7,-63488
800025f2:	c4 90       	breq	80002684 <spi_master_setup_device+0x200>
800025f4:	fe 57 0c 00 	cp.w	r7,-62464
800025f8:	c4 41       	brne	80002680 <spi_master_setup_device+0x1fc>
800025fa:	c4 58       	rjmp	80002684 <spi_master_setup_device+0x200>
800025fc:	fe 57 40 00 	cp.w	r7,-49152
80002600:	c4 20       	breq	80002684 <spi_master_setup_device+0x200>
80002602:	e0 8b 00 21 	brhi	80002644 <spi_master_setup_device+0x1c0>
80002606:	fe 57 28 00 	cp.w	r7,-55296
8000260a:	c3 d0       	breq	80002684 <spi_master_setup_device+0x200>
8000260c:	e0 8b 00 0c 	brhi	80002624 <spi_master_setup_device+0x1a0>
80002610:	fe 57 18 00 	cp.w	r7,-59392
80002614:	c3 80       	breq	80002684 <spi_master_setup_device+0x200>
80002616:	fe 57 20 00 	cp.w	r7,-57344
8000261a:	c3 50       	breq	80002684 <spi_master_setup_device+0x200>
8000261c:	fe 57 14 00 	cp.w	r7,-60416
80002620:	c3 01       	brne	80002680 <spi_master_setup_device+0x1fc>
80002622:	c3 18       	rjmp	80002684 <spi_master_setup_device+0x200>
80002624:	fe 57 30 00 	cp.w	r7,-53248
80002628:	c2 e0       	breq	80002684 <spi_master_setup_device+0x200>
8000262a:	e0 8b 00 06 	brhi	80002636 <spi_master_setup_device+0x1b2>
8000262e:	fe 57 2c 00 	cp.w	r7,-54272
80002632:	c2 71       	brne	80002680 <spi_master_setup_device+0x1fc>
80002634:	c2 88       	rjmp	80002684 <spi_master_setup_device+0x200>
80002636:	fe 57 38 00 	cp.w	r7,-51200
8000263a:	c2 50       	breq	80002684 <spi_master_setup_device+0x200>
8000263c:	fe 57 3c 00 	cp.w	r7,-50176
80002640:	c2 01       	brne	80002680 <spi_master_setup_device+0x1fc>
80002642:	c2 18       	rjmp	80002684 <spi_master_setup_device+0x200>
80002644:	fe 57 50 00 	cp.w	r7,-45056
80002648:	c1 e0       	breq	80002684 <spi_master_setup_device+0x200>
8000264a:	e0 8b 00 0c 	brhi	80002662 <spi_master_setup_device+0x1de>
8000264e:	fe 57 48 00 	cp.w	r7,-47104
80002652:	c1 90       	breq	80002684 <spi_master_setup_device+0x200>
80002654:	fe 57 4c 00 	cp.w	r7,-46080
80002658:	c1 60       	breq	80002684 <spi_master_setup_device+0x200>
8000265a:	fe 57 44 00 	cp.w	r7,-48128
8000265e:	c1 11       	brne	80002680 <spi_master_setup_device+0x1fc>
80002660:	c1 28       	rjmp	80002684 <spi_master_setup_device+0x200>
80002662:	fe 57 60 00 	cp.w	r7,-40960
80002666:	c0 f0       	breq	80002684 <spi_master_setup_device+0x200>
80002668:	e0 8b 00 06 	brhi	80002674 <spi_master_setup_device+0x1f0>
8000266c:	fe 57 5c 00 	cp.w	r7,-41984
80002670:	c0 81       	brne	80002680 <spi_master_setup_device+0x1fc>
80002672:	c0 98       	rjmp	80002684 <spi_master_setup_device+0x200>
80002674:	fe 57 68 00 	cp.w	r7,-38912
80002678:	c0 60       	breq	80002684 <spi_master_setup_device+0x200>
8000267a:	fe 57 70 00 	cp.w	r7,-36864
8000267e:	c0 30       	breq	80002684 <spi_master_setup_device+0x200>
80002680:	30 0b       	mov	r11,0
80002682:	c0 f8       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80002684:	e0 6b 36 00 	mov	r11,13824
80002688:	ea 1b 01 6e 	orh	r11,0x16e
8000268c:	c0 a8       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus B clock, in Hz.
 */
static inline uint32_t sysclk_get_pbb_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBB_DIV;
8000268e:	e0 6b 36 00 	mov	r11,13824
80002692:	ea 1b 01 6e 	orh	r11,0x16e
80002696:	c0 58       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus C clock, in Hz.
 */
static inline uint32_t sysclk_get_pbc_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBC_DIV;
80002698:	e0 6b 36 00 	mov	r11,13824
8000269c:	ea 1b 01 6e 	orh	r11,0x16e
	spi_set_chipselect_delay_bct(spi,device->id,CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_chipselect_delay_bs(spi,device->id,CONFIG_SPI_MASTER_DELAY_BS);
	spi_set_bits_per_transfer(spi,device->id,
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_register(spi,device->id,
			getBaudDiv(baud_rate, sysclk_get_peripheral_bus_hz(spi)));
800026a0:	12 9c       	mov	r12,r9
800026a2:	f0 1f 00 54 	mcall	800027f0 <spi_master_setup_device+0x36c>
{
	spi_set_chipselect_delay_bct(spi,device->id,CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_chipselect_delay_bs(spi,device->id,CONFIG_SPI_MASTER_DELAY_BS);
	spi_set_bits_per_transfer(spi,device->id,
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_register(spi,device->id,
800026a6:	5c 5c       	castu.b	r12
 */
static inline void spi_set_baudrate_register(volatile avr32_spi_t *spi,
		uint8_t chip_select,
		uint8_t scbr)
{
	switch (chip_select) {
800026a8:	0d 88       	ld.ub	r8,r6[0x0]
800026aa:	30 19       	mov	r9,1
800026ac:	f2 08 18 00 	cp.b	r8,r9
800026b0:	c1 00       	breq	800026d0 <spi_master_setup_device+0x24c>
800026b2:	c0 a3       	brcs	800026c6 <spi_master_setup_device+0x242>
800026b4:	30 29       	mov	r9,2
800026b6:	f2 08 18 00 	cp.b	r8,r9
800026ba:	c1 00       	breq	800026da <spi_master_setup_device+0x256>
800026bc:	30 39       	mov	r9,3
800026be:	f2 08 18 00 	cp.b	r8,r9
800026c2:	c1 51       	brne	800026ec <spi_master_setup_device+0x268>
800026c4:	c1 08       	rjmp	800026e4 <spi_master_setup_device+0x260>
	case 0:
		spi->CSR0.scbr = scbr;
800026c6:	6e c8       	ld.w	r8,r7[0x30]
800026c8:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026cc:	8f c8       	st.w	r7[0x30],r8
800026ce:	c0 f8       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 1:
		spi->CSR1.scbr  = scbr;
800026d0:	6e d8       	ld.w	r8,r7[0x34]
800026d2:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026d6:	8f d8       	st.w	r7[0x34],r8
800026d8:	c0 a8       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 2:
		spi->CSR2.scbr  = scbr;
800026da:	6e e8       	ld.w	r8,r7[0x38]
800026dc:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026e0:	8f e8       	st.w	r7[0x38],r8
800026e2:	c0 58       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 3:
		spi->CSR3.scbr  = scbr;
800026e4:	6e f8       	ld.w	r8,r7[0x3c]
800026e6:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026ea:	8f f8       	st.w	r7[0x3c],r8
 * \param chip_select Chip Select.
 */
static inline void spi_enable_active_mode(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	switch (chip_select) {
800026ec:	0d 88       	ld.ub	r8,r6[0x0]
800026ee:	30 19       	mov	r9,1
800026f0:	f2 08 18 00 	cp.b	r8,r9
800026f4:	c1 10       	breq	80002716 <spi_master_setup_device+0x292>
800026f6:	c0 a3       	brcs	8000270a <spi_master_setup_device+0x286>
800026f8:	30 29       	mov	r9,2
800026fa:	f2 08 18 00 	cp.b	r8,r9
800026fe:	c1 20       	breq	80002722 <spi_master_setup_device+0x29e>
80002700:	30 39       	mov	r9,3
80002702:	f2 08 18 00 	cp.b	r8,r9
80002706:	c1 91       	brne	80002738 <spi_master_setup_device+0x2b4>
80002708:	c1 38       	rjmp	8000272e <spi_master_setup_device+0x2aa>
	case 0:
		spi->CSR0.csaat = 1;
8000270a:	6e c8       	ld.w	r8,r7[0x30]
8000270c:	30 19       	mov	r9,1
8000270e:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80002712:	8f c8       	st.w	r7[0x30],r8
80002714:	c1 28       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 1:
		spi->CSR1.csaat  = 1;
80002716:	6e d8       	ld.w	r8,r7[0x34]
80002718:	30 19       	mov	r9,1
8000271a:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000271e:	8f d8       	st.w	r7[0x34],r8
80002720:	c0 c8       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 2:
		spi->CSR2.csaat  = 1;
80002722:	6e e8       	ld.w	r8,r7[0x38]
80002724:	30 19       	mov	r9,1
80002726:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000272a:	8f e8       	st.w	r7[0x38],r8
8000272c:	c0 68       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 3:
		spi->CSR3.csaat  = 1;
8000272e:	6e f8       	ld.w	r8,r7[0x3c]
80002730:	30 19       	mov	r9,1
80002732:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80002736:	8f f8       	st.w	r7[0x3c],r8
			getBaudDiv(baud_rate, sysclk_get_peripheral_bus_hz(spi)));
	spi_enable_active_mode(spi,device->id);
	spi_set_mode(spi,device->id,flags);
80002738:	0a 99       	mov	r9,r5
 * \param flags       SPI Mode.
 */
static inline void spi_set_mode(volatile avr32_spi_t *spi, uint8_t chip_select,
		uint8_t flags)
{
	switch (chip_select) {
8000273a:	0d 88       	ld.ub	r8,r6[0x0]
8000273c:	30 1a       	mov	r10,1
8000273e:	f4 08 18 00 	cp.b	r8,r10
80002742:	c1 80       	breq	80002772 <spi_master_setup_device+0x2ee>
80002744:	c0 a3       	brcs	80002758 <spi_master_setup_device+0x2d4>
80002746:	30 2a       	mov	r10,2
80002748:	f4 08 18 00 	cp.b	r8,r10
8000274c:	c2 00       	breq	8000278c <spi_master_setup_device+0x308>
8000274e:	30 3a       	mov	r10,3
80002750:	f4 08 18 00 	cp.b	r8,r10
80002754:	c3 51       	brne	800027be <spi_master_setup_device+0x33a>
80002756:	c2 88       	rjmp	800027a6 <spi_master_setup_device+0x322>
	case 0:
		spi->CSR0.cpol = flags >> 1;
80002758:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
8000275c:	6e c8       	ld.w	r8,r7[0x30]
8000275e:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80002762:	8f c8       	st.w	r7[0x30],r8
		spi->CSR0.ncpha = (flags & 0x1) ^ 0x1;
80002764:	ec 19 00 01 	eorl	r9,0x1
80002768:	6e c8       	ld.w	r8,r7[0x30]
8000276a:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
8000276e:	8f c8       	st.w	r7[0x30],r8
80002770:	c2 78       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 1:
		spi->CSR1.cpol  = flags >> 1;
80002772:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80002776:	6e d8       	ld.w	r8,r7[0x34]
80002778:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
8000277c:	8f d8       	st.w	r7[0x34],r8
		spi->CSR1.ncpha = (flags & 0x1) ^ 0x1;
8000277e:	ec 19 00 01 	eorl	r9,0x1
80002782:	6e d8       	ld.w	r8,r7[0x34]
80002784:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80002788:	8f d8       	st.w	r7[0x34],r8
8000278a:	c1 a8       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 2:
		spi->CSR2.cpol  = flags >> 1;
8000278c:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80002790:	6e e8       	ld.w	r8,r7[0x38]
80002792:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80002796:	8f e8       	st.w	r7[0x38],r8
		spi->CSR2.ncpha = (flags & 0x1) ^ 0x1;
80002798:	ec 19 00 01 	eorl	r9,0x1
8000279c:	6e e8       	ld.w	r8,r7[0x38]
8000279e:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
800027a2:	8f e8       	st.w	r7[0x38],r8
800027a4:	c0 d8       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 3:
		spi->CSR3.cpol  = flags >> 1;
800027a6:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
800027aa:	6e f8       	ld.w	r8,r7[0x3c]
800027ac:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
800027b0:	8f f8       	st.w	r7[0x3c],r8
		spi->CSR3.ncpha = (flags & 0x1) ^ 0x1;
800027b2:	ec 19 00 01 	eorl	r9,0x1
800027b6:	6e f8       	ld.w	r8,r7[0x3c]
800027b8:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
800027bc:	8f f8       	st.w	r7[0x3c],r8

#ifdef FREERTOS_USED
	if (!xSPIMutex) {
800027be:	48 e8       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027c0:	70 08       	ld.w	r8,r8[0x0]
800027c2:	58 08       	cp.w	r8,0
800027c4:	c1 41       	brne	800027ec <spi_master_setup_device+0x368>
		// Create the SPI mutex.
		vSemaphoreCreateBinary(xSPIMutex);
800027c6:	30 0a       	mov	r10,0
800027c8:	14 9b       	mov	r11,r10
800027ca:	30 1c       	mov	r12,1
800027cc:	f0 1f 00 0b 	mcall	800027f8 <spi_master_setup_device+0x374>
800027d0:	48 98       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027d2:	91 0c       	st.w	r8[0x0],r12
800027d4:	58 0c       	cp.w	r12,0
800027d6:	c0 a0       	breq	800027ea <spi_master_setup_device+0x366>
800027d8:	30 09       	mov	r9,0
800027da:	12 9a       	mov	r10,r9
800027dc:	12 9b       	mov	r11,r9
800027de:	f0 1f 00 08 	mcall	800027fc <spi_master_setup_device+0x378>
		if (!xSPIMutex) {
800027e2:	48 58       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027e4:	70 08       	ld.w	r8,r8[0x0]
800027e6:	58 08       	cp.w	r8,0
800027e8:	c0 21       	brne	800027ec <spi_master_setup_device+0x368>
800027ea:	c0 08       	rjmp	800027ea <spi_master_setup_device+0x366>
800027ec:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800027f0:	80 00       	ld.sh	r0,r0[0x0]
800027f2:	20 04       	sub	r4,0
800027f4:	00 00       	add	r0,r0
800027f6:	cf 50       	breq	800027e0 <spi_master_setup_device+0x35c>
800027f8:	80 00       	ld.sh	r0,r0[0x0]
800027fa:	30 44       	mov	r4,4
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	2e c8       	sub	r8,-20

80002800 <ecu_can_send_slip_current>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_slip_current(uint16_t slip, uint16_t current) {
80002800:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_slip_current.can_msg->data.u64		= 0x0LL;
80002804:	48 de       	lddpc	lr,80002838 <ecu_can_send_slip_current+0x38>
80002806:	7c 18       	ld.w	r8,lr[0x4]
80002808:	30 06       	mov	r6,0
8000280a:	30 07       	mov	r7,0
8000280c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_slip_current.can_msg->data.u16[0]	= slip;
80002810:	7c 18       	ld.w	r8,lr[0x4]
80002812:	b0 4c       	st.h	r8[0x8],r12
	mob_slip_current.can_msg->data.u16[1]	= current;
80002814:	7c 18       	ld.w	r8,lr[0x4]
80002816:	b0 5b       	st.h	r8[0xa],r11
	
	mob_slip_current.can_msg->id = (CANR_FCN_DATA_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID7_ID);
80002818:	7c 18       	ld.w	r8,lr[0x4]
8000281a:	e0 69 06 37 	mov	r9,1591
8000281e:	91 09       	st.w	r8[0x0],r9
	mob_slip_current.dlc = 4;
80002820:	30 48       	mov	r8,4
80002822:	fd 68 00 08 	st.b	lr[8],r8
	
	can_tx(CAN_BUS_0,
80002826:	7c 18       	ld.w	r8,lr[0x4]
80002828:	30 09       	mov	r9,0
8000282a:	30 4a       	mov	r10,4
8000282c:	1d 8b       	ld.ub	r11,lr[0x0]
8000282e:	12 9c       	mov	r12,r9
80002830:	f0 1f 00 03 	mcall	8000283c <ecu_can_send_slip_current+0x3c>
	mob_slip_current.handle,
	mob_slip_current.dlc,
	CAN_DATA_FRAME,
	mob_slip_current.can_msg);
}
80002834:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002838:	00 00       	add	r0,r0
8000283a:	00 e8       	st.h	--r0,r8
8000283c:	80 00       	ld.sh	r0,r0[0x0]
8000283e:	4b 24       	lddpc	r4,80002904 <ecu_can_send_alive+0x4>

80002840 <ecu_can_send_launch_stop>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_launch_stop(void) {
80002840:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
80002844:	48 db       	lddpc	r11,80002878 <ecu_can_send_launch_stop+0x38>
80002846:	76 18       	ld.w	r8,r11[0x4]
80002848:	30 06       	mov	r6,0
8000284a:	30 07       	mov	r7,0
8000284c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 255;
80002850:	76 18       	ld.w	r8,r11[0x4]
80002852:	3f f9       	mov	r9,-1
80002854:	f1 69 00 08 	st.b	r8[8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
80002858:	76 18       	ld.w	r8,r11[0x4]
8000285a:	e0 69 02 31 	mov	r9,561
8000285e:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 1;
80002860:	30 18       	mov	r8,1
80002862:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002866:	76 18       	ld.w	r8,r11[0x4]
80002868:	30 09       	mov	r9,0
8000286a:	30 1a       	mov	r10,1
8000286c:	17 8b       	ld.ub	r11,r11[0x0]
8000286e:	12 9c       	mov	r12,r9
80002870:	f0 1f 00 03 	mcall	8000287c <ecu_can_send_launch_stop+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002874:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002878:	00 00       	add	r0,r0
8000287a:	00 a0       	st.w	r0++,r0
8000287c:	80 00       	ld.sh	r0,r0[0x0]
8000287e:	4b 24       	lddpc	r4,80002944 <ecu_can_send_alive+0x44>

80002880 <ecu_can_send_launch_ready>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_launch_ready(void) {
80002880:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
80002884:	48 db       	lddpc	r11,800028b8 <ecu_can_send_launch_ready+0x38>
80002886:	76 18       	ld.w	r8,r11[0x4]
80002888:	30 06       	mov	r6,0
8000288a:	30 07       	mov	r7,0
8000288c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 0x2;
80002890:	76 18       	ld.w	r8,r11[0x4]
80002892:	30 29       	mov	r9,2
80002894:	f1 69 00 08 	st.b	r8[8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
80002898:	76 18       	ld.w	r8,r11[0x4]
8000289a:	e0 69 02 31 	mov	r9,561
8000289e:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 1;
800028a0:	30 18       	mov	r8,1
800028a2:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800028a6:	76 18       	ld.w	r8,r11[0x4]
800028a8:	30 09       	mov	r9,0
800028aa:	30 1a       	mov	r10,1
800028ac:	17 8b       	ld.ub	r11,r11[0x0]
800028ae:	12 9c       	mov	r12,r9
800028b0:	f0 1f 00 03 	mcall	800028bc <ecu_can_send_launch_ready+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800028b4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800028b8:	00 00       	add	r0,r0
800028ba:	00 a0       	st.w	r0++,r0
800028bc:	80 00       	ld.sh	r0,r0[0x0]
800028be:	4b 24       	lddpc	r4,80002984 <ecu_can_send_drive_disabled+0x24>

800028c0 <ecu_can_confirm_activate_launch>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_confirm_activate_launch(void) {
800028c0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
800028c4:	48 db       	lddpc	r11,800028f8 <ecu_can_confirm_activate_launch+0x38>
800028c6:	76 18       	ld.w	r8,r11[0x4]
800028c8:	30 06       	mov	r6,0
800028ca:	30 07       	mov	r7,0
800028cc:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 0x1;
800028d0:	76 19       	ld.w	r9,r11[0x4]
800028d2:	30 18       	mov	r8,1
800028d4:	f3 68 00 08 	st.b	r9[8],r8
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
800028d8:	76 19       	ld.w	r9,r11[0x4]
800028da:	e0 6a 02 31 	mov	r10,561
800028de:	93 0a       	st.w	r9[0x0],r10
	mob_tx_dash.dlc = 1;
800028e0:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800028e4:	76 18       	ld.w	r8,r11[0x4]
800028e6:	30 09       	mov	r9,0
800028e8:	30 1a       	mov	r10,1
800028ea:	17 8b       	ld.ub	r11,r11[0x0]
800028ec:	12 9c       	mov	r12,r9
800028ee:	f0 1f 00 04 	mcall	800028fc <ecu_can_confirm_activate_launch+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800028f2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800028f6:	00 00       	add	r0,r0
800028f8:	00 00       	add	r0,r0
800028fa:	00 a0       	st.w	r0++,r0
800028fc:	80 00       	ld.sh	r0,r0[0x0]
800028fe:	4b 24       	lddpc	r4,800029c4 <ecu_can_send_ready_to_drive+0x24>

80002900 <ecu_can_send_alive>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_alive(uint8_t error) {
80002900:	d4 01       	pushm	lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002902:	49 68       	lddpc	r8,80002958 <ecu_can_send_alive+0x58>
80002904:	70 19       	ld.w	r9,r8[0x4]
80002906:	30 0a       	mov	r10,0
80002908:	30 0b       	mov	r11,0
8000290a:	f2 eb 00 08 	st.d	r9[8],r10
	mob_tx_dash.can_msg->data.u8[0]  = CANR_CMD_ALIVE;
8000290e:	70 19       	ld.w	r9,r8[0x4]
80002910:	30 9a       	mov	r10,9
80002912:	f3 6a 00 08 	st.b	r9[8],r10
	mob_tx_dash.can_msg->data.u8[1]  = DASH_ALIVE_ECU;
80002916:	70 18       	ld.w	r8,r8[0x4]
80002918:	30 09       	mov	r9,0
8000291a:	f1 69 00 09 	st.b	r8[9],r9
	if (error == 0) {
8000291e:	58 0c       	cp.w	r12,0
80002920:	c0 71       	brne	8000292e <ecu_can_send_alive+0x2e>
		mob_tx_dash.can_msg->data.u8[2]  = CANR_ALIVE_STATE_OPERATIVE;
80002922:	48 e8       	lddpc	r8,80002958 <ecu_can_send_alive+0x58>
80002924:	70 18       	ld.w	r8,r8[0x4]
80002926:	30 19       	mov	r9,1
80002928:	f1 69 00 0a 	st.b	r8[10],r9
8000292c:	c0 68       	rjmp	80002938 <ecu_can_send_alive+0x38>
		} else {
		mob_tx_dash.can_msg->data.u8[2]  = CANR_ALIVE_STATE_ERROR;
8000292e:	48 b8       	lddpc	r8,80002958 <ecu_can_send_alive+0x58>
80002930:	70 18       	ld.w	r8,r8[0x4]
80002932:	30 09       	mov	r9,0
80002934:	f1 69 00 0a 	st.b	r8[10],r9
	}
	
	mob_tx_dash.can_msg->id = CANR_FCN_DATA_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID7_ID;
80002938:	48 8b       	lddpc	r11,80002958 <ecu_can_send_alive+0x58>
8000293a:	76 18       	ld.w	r8,r11[0x4]
8000293c:	e0 69 06 67 	mov	r9,1639
80002940:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 3;
80002942:	30 38       	mov	r8,3
80002944:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002948:	76 18       	ld.w	r8,r11[0x4]
8000294a:	30 09       	mov	r9,0
8000294c:	30 3a       	mov	r10,3
8000294e:	17 8b       	ld.ub	r11,r11[0x0]
80002950:	12 9c       	mov	r12,r9
80002952:	f0 1f 00 03 	mcall	8000295c <ecu_can_send_alive+0x5c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002956:	d8 02       	popm	pc
80002958:	00 00       	add	r0,r0
8000295a:	00 a0       	st.w	r0++,r0
8000295c:	80 00       	ld.sh	r0,r0[0x0]
8000295e:	4b 24       	lddpc	r4,80002a24 <ecu_can_send_tractive_system_active+0x8>

80002960 <ecu_can_send_drive_disabled>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_drive_disabled(void) {
80002960:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002964:	48 db       	lddpc	r11,80002998 <ecu_can_send_drive_disabled+0x38>
80002966:	76 18       	ld.w	r8,r11[0x4]
80002968:	30 06       	mov	r6,0
8000296a:	30 07       	mov	r7,0
8000296c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x4;
80002970:	76 18       	ld.w	r8,r11[0x4]
80002972:	30 49       	mov	r9,4
80002974:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
80002976:	76 18       	ld.w	r8,r11[0x4]
80002978:	e0 69 02 30 	mov	r9,560
8000297c:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
8000297e:	30 28       	mov	r8,2
80002980:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002984:	76 18       	ld.w	r8,r11[0x4]
80002986:	30 09       	mov	r9,0
80002988:	30 2a       	mov	r10,2
8000298a:	17 8b       	ld.ub	r11,r11[0x0]
8000298c:	12 9c       	mov	r12,r9
8000298e:	f0 1f 00 04 	mcall	8000299c <ecu_can_send_drive_disabled+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002992:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002996:	00 00       	add	r0,r0
80002998:	00 00       	add	r0,r0
8000299a:	00 a0       	st.w	r0++,r0
8000299c:	80 00       	ld.sh	r0,r0[0x0]
8000299e:	4b 24       	lddpc	r4,80002a64 <ecu_can_send_slow_data+0x8>

800029a0 <ecu_can_send_ready_to_drive>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_ready_to_drive(void) {
800029a0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
800029a4:	48 db       	lddpc	r11,800029d8 <ecu_can_send_ready_to_drive+0x38>
800029a6:	76 18       	ld.w	r8,r11[0x4]
800029a8:	30 06       	mov	r6,0
800029aa:	30 07       	mov	r7,0
800029ac:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x3;
800029b0:	76 18       	ld.w	r8,r11[0x4]
800029b2:	30 39       	mov	r9,3
800029b4:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
800029b6:	76 18       	ld.w	r8,r11[0x4]
800029b8:	e0 69 02 30 	mov	r9,560
800029bc:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
800029be:	30 28       	mov	r8,2
800029c0:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800029c4:	76 18       	ld.w	r8,r11[0x4]
800029c6:	30 09       	mov	r9,0
800029c8:	30 2a       	mov	r10,2
800029ca:	17 8b       	ld.ub	r11,r11[0x0]
800029cc:	12 9c       	mov	r12,r9
800029ce:	f0 1f 00 04 	mcall	800029dc <ecu_can_send_ready_to_drive+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800029d2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800029d6:	00 00       	add	r0,r0
800029d8:	00 00       	add	r0,r0
800029da:	00 a0       	st.w	r0++,r0
800029dc:	80 00       	ld.sh	r0,r0[0x0]
800029de:	4b 24       	lddpc	r4,80002aa4 <ecu_can_send_fast_data+0xc>

800029e0 <ecu_can_send_play_rtds>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_play_rtds(void) {
800029e0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
800029e4:	48 cb       	lddpc	r11,80002a14 <ecu_can_send_play_rtds+0x34>
800029e6:	76 18       	ld.w	r8,r11[0x4]
800029e8:	30 06       	mov	r6,0
800029ea:	30 07       	mov	r7,0
800029ec:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x2;
800029f0:	76 19       	ld.w	r9,r11[0x4]
800029f2:	30 28       	mov	r8,2
800029f4:	b2 48       	st.h	r9[0x8],r8
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
800029f6:	76 19       	ld.w	r9,r11[0x4]
800029f8:	e0 6a 02 30 	mov	r10,560
800029fc:	93 0a       	st.w	r9[0x0],r10
	mob_tx_dash.dlc = 2;
800029fe:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002a02:	76 18       	ld.w	r8,r11[0x4]
80002a04:	30 09       	mov	r9,0
80002a06:	30 2a       	mov	r10,2
80002a08:	17 8b       	ld.ub	r11,r11[0x0]
80002a0a:	12 9c       	mov	r12,r9
80002a0c:	f0 1f 00 03 	mcall	80002a18 <ecu_can_send_play_rtds+0x38>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002a10:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a14:	00 00       	add	r0,r0
80002a16:	00 a0       	st.w	r0++,r0
80002a18:	80 00       	ld.sh	r0,r0[0x0]
80002a1a:	4b 24       	lddpc	r4,80002ae0 <ecu_can_inverter_read_reg+0xc>

80002a1c <ecu_can_send_tractive_system_active>:
	// 	mob_tx_inverter.dlc,
	// 	CAN_DATA_FRAME,
	// 	mob_tx_inverter.can_msg);
}

void ecu_can_send_tractive_system_active(void) {
80002a1c:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002a20:	48 db       	lddpc	r11,80002a54 <ecu_can_send_tractive_system_active+0x38>
80002a22:	76 18       	ld.w	r8,r11[0x4]
80002a24:	30 06       	mov	r6,0
80002a26:	30 07       	mov	r7,0
80002a28:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x1;
80002a2c:	76 18       	ld.w	r8,r11[0x4]
80002a2e:	30 19       	mov	r9,1
80002a30:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
80002a32:	76 18       	ld.w	r8,r11[0x4]
80002a34:	e0 69 02 30 	mov	r9,560
80002a38:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
80002a3a:	30 28       	mov	r8,2
80002a3c:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002a40:	76 18       	ld.w	r8,r11[0x4]
80002a42:	30 09       	mov	r9,0
80002a44:	30 2a       	mov	r10,2
80002a46:	17 8b       	ld.ub	r11,r11[0x0]
80002a48:	12 9c       	mov	r12,r9
80002a4a:	f0 1f 00 04 	mcall	80002a58 <ecu_can_send_tractive_system_active+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002a4e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a52:	00 00       	add	r0,r0
80002a54:	00 00       	add	r0,r0
80002a56:	00 a0       	st.w	r0++,r0
80002a58:	80 00       	ld.sh	r0,r0[0x0]
80002a5a:	4b 24       	lddpc	r4,80002b20 <ecu_can_inverter_torque_cmd+0x18>

80002a5c <ecu_can_send_slow_data>:
	mob_ecu_fast_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_fast_data.can_msg);
}

void ecu_can_send_slow_data(uint16_t motor_temp, uint16_t inverter_temp, uint8_t max_trq) {
80002a5c:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_ecu_slow_data.can_msg->data.u64	 = 0x0LL;
80002a60:	48 ce       	lddpc	lr,80002a90 <ecu_can_send_slow_data+0x34>
80002a62:	7c 18       	ld.w	r8,lr[0x4]
80002a64:	30 06       	mov	r6,0
80002a66:	30 07       	mov	r7,0
80002a68:	f0 e7 00 08 	st.d	r8[8],r6
	mob_ecu_slow_data.can_msg->data.u16[0] = motor_temp;
80002a6c:	7c 18       	ld.w	r8,lr[0x4]
80002a6e:	b0 4c       	st.h	r8[0x8],r12
	mob_ecu_slow_data.can_msg->data.u16[1] = inverter_temp;
80002a70:	7c 18       	ld.w	r8,lr[0x4]
80002a72:	b0 5b       	st.h	r8[0xa],r11
	mob_ecu_slow_data.can_msg->data.u8[4] = max_trq;
80002a74:	7c 18       	ld.w	r8,lr[0x4]
80002a76:	f1 6a 00 0c 	st.b	r8[12],r10
	
	can_tx(CAN_BUS_1,
80002a7a:	7c 18       	ld.w	r8,lr[0x4]
80002a7c:	30 09       	mov	r9,0
80002a7e:	fd 3a 00 08 	ld.ub	r10,lr[8]
80002a82:	1d 8b       	ld.ub	r11,lr[0x0]
80002a84:	30 1c       	mov	r12,1
80002a86:	f0 1f 00 04 	mcall	80002a94 <ecu_can_send_slow_data+0x38>
	mob_ecu_slow_data.handle,
	mob_ecu_slow_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_slow_data.can_msg);
}
80002a8a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a8e:	00 00       	add	r0,r0
80002a90:	00 00       	add	r0,r0
80002a92:	01 40       	ld.w	r0,--r0
80002a94:	80 00       	ld.sh	r0,r0[0x0]
80002a96:	4b 24       	lddpc	r4,80002b5c <ecu_can_send_to_inverter+0x18>

80002a98 <ecu_can_send_fast_data>:
	mob_tx_bms.dlc,
	CAN_DATA_FRAME,
	mob_tx_bms.can_msg);
}

void ecu_can_send_fast_data(uint16_t inverter_vdc, uint16_t ecu_error, uint16_t rpm, int16_t trq_cmd) {
80002a98:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_ecu_fast_data.can_msg->data.u64	  = 0x0LL;
80002a9c:	48 ce       	lddpc	lr,80002acc <ecu_can_send_fast_data+0x34>
80002a9e:	7c 18       	ld.w	r8,lr[0x4]
80002aa0:	30 06       	mov	r6,0
80002aa2:	30 07       	mov	r7,0
80002aa4:	f0 e7 00 08 	st.d	r8[8],r6
	mob_ecu_fast_data.can_msg->data.u16[0] = inverter_vdc;
80002aa8:	7c 18       	ld.w	r8,lr[0x4]
80002aaa:	b0 4c       	st.h	r8[0x8],r12
	mob_ecu_fast_data.can_msg->data.u16[1] = ecu_error;
80002aac:	7c 18       	ld.w	r8,lr[0x4]
80002aae:	b0 5b       	st.h	r8[0xa],r11
	mob_ecu_fast_data.can_msg->data.u16[2] = rpm;
80002ab0:	7c 18       	ld.w	r8,lr[0x4]
80002ab2:	b0 6a       	st.h	r8[0xc],r10
	mob_ecu_fast_data.can_msg->data.s16[3] = trq_cmd;
80002ab4:	7c 18       	ld.w	r8,lr[0x4]
80002ab6:	b0 79       	st.h	r8[0xe],r9
	
	can_tx(CAN_BUS_0,
80002ab8:	7c 18       	ld.w	r8,lr[0x4]
80002aba:	30 09       	mov	r9,0
80002abc:	fd 3a 00 08 	ld.ub	r10,lr[8]
80002ac0:	1d 8b       	ld.ub	r11,lr[0x0]
80002ac2:	12 9c       	mov	r12,r9
80002ac4:	f0 1f 00 03 	mcall	80002ad0 <ecu_can_send_fast_data+0x38>
	mob_ecu_fast_data.handle,
	mob_ecu_fast_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_fast_data.can_msg);
}
80002ac8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002acc:	00 00       	add	r0,r0
80002ace:	00 64       	and	r4,r0
80002ad0:	80 00       	ld.sh	r0,r0[0x0]
80002ad2:	4b 24       	lddpc	r4,80002b98 <ecu_can_inverter_enable_drive+0xc>

80002ad4 <ecu_can_inverter_read_reg>:

void ecu_can_inverter_read_torque_periodic() {
	ecu_can_send_to_inverter(READ_CMD, 0x90FA); //FA = 250 ms period
}

void ecu_can_inverter_read_reg(uint8_t inverter_reg) {
80002ad4:	d4 01       	pushm	lr
80002ad6:	20 3d       	sub	sp,12
	/* Msg = 0x3D inverter_reg 00, ex: 0x3DE800 (read FRG_RUN) */
	
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002ad8:	30 08       	mov	r8,0
80002ada:	30 09       	mov	r9,0
80002adc:	fa e9 00 00 	st.d	sp[0],r8
	message.data.u32[0] = READ_CMD << 24 | inverter_reg << 16;
80002ae0:	b1 6c       	lsl	r12,0x10
80002ae2:	ea 1c 3d 00 	orh	r12,0x3d00
80002ae6:	50 0c       	stdsp	sp[0x0],r12
	message.dlc = INVERTER_DLC_3;
80002ae8:	30 38       	mov	r8,3
80002aea:	50 28       	stdsp	sp[0x8],r8
	
	xQueueSendToBack(queue_to_inverter,&message,0);
80002aec:	30 09       	mov	r9,0
80002aee:	12 9a       	mov	r10,r9
80002af0:	1a 9b       	mov	r11,sp
80002af2:	48 48       	lddpc	r8,80002b00 <ecu_can_inverter_read_reg+0x2c>
80002af4:	70 0c       	ld.w	r12,r8[0x0]
80002af6:	f0 1f 00 04 	mcall	80002b04 <ecu_can_inverter_read_reg+0x30>
}
80002afa:	2f dd       	sub	sp,-12
80002afc:	d8 02       	popm	pc
80002afe:	00 00       	add	r0,r0
80002b00:	00 00       	add	r0,r0
80002b02:	cf 64       	brge	80002aee <ecu_can_inverter_read_reg+0x1a>
80002b04:	80 00       	ld.sh	r0,r0[0x0]
80002b06:	2e c8       	sub	r8,-20

80002b08 <ecu_can_inverter_torque_cmd>:
	message.dlc = INVERTER_DLC_3;
	message.data.u32[0] = inverter_reg << 24 | data << 8;
	xQueueSendToBack(queue_to_inverter,&message,0);
}

void ecu_can_inverter_torque_cmd(int16_t torque) {
80002b08:	d4 01       	pushm	lr
80002b0a:	20 3d       	sub	sp,12
	/* This code also handles negative numbers */
	uint16_t torque_intel = ((torque >> 8) & 0xff) | ((torque & 0xff) << 8);
	
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002b0c:	30 08       	mov	r8,0
80002b0e:	30 09       	mov	r9,0
80002b10:	fa e9 00 00 	st.d	sp[0],r8
	message.dlc = INVERTER_DLC_3;
80002b14:	30 38       	mov	r8,3
80002b16:	50 28       	stdsp	sp[0x8],r8
	message.data.u32[0] = TORQUE_CMD << 24 | torque_intel << 8;
80002b18:	f1 dc c1 08 	bfextu	r8,r12,0x8,0x8
80002b1c:	f1 ec 10 88 	or	r8,r8,r12<<0x8
80002b20:	5c 78       	castu.h	r8
80002b22:	a9 68       	lsl	r8,0x8
80002b24:	ea 18 90 00 	orh	r8,0x9000
80002b28:	50 08       	stdsp	sp[0x0],r8
	
	xQueueSendToBack(queue_to_inverter,&message,0);
80002b2a:	30 09       	mov	r9,0
80002b2c:	12 9a       	mov	r10,r9
80002b2e:	1a 9b       	mov	r11,sp
80002b30:	48 38       	lddpc	r8,80002b3c <ecu_can_inverter_torque_cmd+0x34>
80002b32:	70 0c       	ld.w	r12,r8[0x0]
80002b34:	f0 1f 00 03 	mcall	80002b40 <ecu_can_inverter_torque_cmd+0x38>
}
80002b38:	2f dd       	sub	sp,-12
80002b3a:	d8 02       	popm	pc
80002b3c:	00 00       	add	r0,r0
80002b3e:	cf 64       	brge	80002b2a <ecu_can_inverter_torque_cmd+0x22>
80002b40:	80 00       	ld.sh	r0,r0[0x0]
80002b42:	2e c8       	sub	r8,-20

80002b44 <ecu_can_send_to_inverter>:
#include "ecu_can.h"
#include "ecu_can_mob.h"
#include "ecu_can_messages.h"


void ecu_can_send_to_inverter(uint8_t inverter_reg, uint16_t data) {
80002b44:	d4 01       	pushm	lr
80002b46:	20 3d       	sub	sp,12
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002b48:	30 08       	mov	r8,0
80002b4a:	30 09       	mov	r9,0
80002b4c:	fa e9 00 00 	st.d	sp[0],r8
	message.dlc = INVERTER_DLC_3;
80002b50:	30 38       	mov	r8,3
80002b52:	50 28       	stdsp	sp[0x8],r8
	message.data.u32[0] = inverter_reg << 24 | data << 8;
80002b54:	5c 7b       	castu.h	r11
80002b56:	b9 6c       	lsl	r12,0x18
80002b58:	f9 eb 10 8b 	or	r11,r12,r11<<0x8
80002b5c:	50 0b       	stdsp	sp[0x0],r11
	xQueueSendToBack(queue_to_inverter,&message,0);
80002b5e:	30 09       	mov	r9,0
80002b60:	12 9a       	mov	r10,r9
80002b62:	1a 9b       	mov	r11,sp
80002b64:	48 38       	lddpc	r8,80002b70 <ecu_can_send_to_inverter+0x2c>
80002b66:	70 0c       	ld.w	r12,r8[0x0]
80002b68:	f0 1f 00 03 	mcall	80002b74 <ecu_can_send_to_inverter+0x30>
}
80002b6c:	2f dd       	sub	sp,-12
80002b6e:	d8 02       	popm	pc
80002b70:	00 00       	add	r0,r0
80002b72:	cf 64       	brge	80002b5e <ecu_can_send_to_inverter+0x1a>
80002b74:	80 00       	ld.sh	r0,r0[0x0]
80002b76:	2e c8       	sub	r8,-20

80002b78 <ecu_can_inverter_disable_drive>:

void ecu_can_inverter_enable_drive() {
	ecu_can_send_to_inverter(MODE_REG, 0x0000);
}

void ecu_can_inverter_disable_drive() {
80002b78:	d4 01       	pushm	lr
	ecu_can_send_to_inverter(MODE_REG, 0x0400);
80002b7a:	e0 6b 04 00 	mov	r11,1024
80002b7e:	35 1c       	mov	r12,81
80002b80:	f0 1f 00 02 	mcall	80002b88 <ecu_can_inverter_disable_drive+0x10>
}
80002b84:	d8 02       	popm	pc
80002b86:	00 00       	add	r0,r0
80002b88:	80 00       	ld.sh	r0,r0[0x0]
80002b8a:	2b 44       	sub	r4,-76

80002b8c <ecu_can_inverter_enable_drive>:
	CAN_DATA_FRAME,
	mob_debug.can_msg);
}


void ecu_can_inverter_enable_drive() {
80002b8c:	d4 01       	pushm	lr
	ecu_can_send_to_inverter(MODE_REG, 0x0000);
80002b8e:	30 0b       	mov	r11,0
80002b90:	35 1c       	mov	r12,81
80002b92:	f0 1f 00 02 	mcall	80002b98 <ecu_can_inverter_enable_drive+0xc>
}
80002b96:	d8 02       	popm	pc
80002b98:	80 00       	ld.sh	r0,r0[0x0]
80002b9a:	2b 44       	sub	r4,-76

80002b9c <vPortFree>:
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
}
80002b9c:	5e fc       	retal	r12
80002b9e:	d7 03       	nop

80002ba0 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
80002ba0:	eb cd 40 c0 	pushm	r6-r7,lr
80002ba4:	18 97       	mov	r7,r12
void *pvReturn = NULL;
static unsigned char *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
80002ba6:	f1 dc c0 02 	bfextu	r8,r12,0x0,0x2
80002baa:	c0 40       	breq	80002bb2 <pvPortMalloc+0x12>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
80002bac:	e0 17 ff fc 	andl	r7,0xfffc
80002bb0:	2f c7       	sub	r7,-4
		}
	#endif

	vTaskSuspendAll();
80002bb2:	f0 1f 00 11 	mcall	80002bf4 <pvPortMalloc+0x54>
	{
		if( pucAlignedHeap == NULL )
80002bb6:	49 18       	lddpc	r8,80002bf8 <pvPortMalloc+0x58>
80002bb8:	70 08       	ld.w	r8,r8[0x0]
80002bba:	58 08       	cp.w	r8,0
80002bbc:	c0 71       	brne	80002bca <pvPortMalloc+0x2a>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( unsigned char * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
80002bbe:	49 09       	lddpc	r9,80002bfc <pvPortMalloc+0x5c>
80002bc0:	2f c9       	sub	r9,-4
80002bc2:	e0 19 ff fc 	andl	r9,0xfffc
80002bc6:	48 d8       	lddpc	r8,80002bf8 <pvPortMalloc+0x58>
80002bc8:	91 09       	st.w	r8[0x0],r9
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
80002bca:	48 e8       	lddpc	r8,80002c00 <pvPortMalloc+0x60>
80002bcc:	70 08       	ld.w	r8,r8[0x0]
80002bce:	10 07       	add	r7,r8
80002bd0:	e0 47 c7 fb 	cp.w	r7,51195
80002bd4:	e0 8b 00 0a 	brhi	80002be8 <pvPortMalloc+0x48>
80002bd8:	0e 38       	cp.w	r8,r7
80002bda:	c0 72       	brcc	80002be8 <pvPortMalloc+0x48>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
80002bdc:	48 79       	lddpc	r9,80002bf8 <pvPortMalloc+0x58>
80002bde:	72 06       	ld.w	r6,r9[0x0]
80002be0:	10 06       	add	r6,r8
			xNextFreeByte += xWantedSize;
80002be2:	48 88       	lddpc	r8,80002c00 <pvPortMalloc+0x60>
80002be4:	91 07       	st.w	r8[0x0],r7
80002be6:	c0 28       	rjmp	80002bea <pvPortMalloc+0x4a>
80002be8:	30 06       	mov	r6,0
		}

		traceMALLOC( pvReturn, xWantedSize );
	}	
	xTaskResumeAll();
80002bea:	f0 1f 00 07 	mcall	80002c04 <pvPortMalloc+0x64>
		}
	}
	#endif

	return pvReturn;
}
80002bee:	0c 9c       	mov	r12,r6
80002bf0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002bf4:	80 00       	ld.sh	r0,r0[0x0]
80002bf6:	5a 18       	cp.w	r8,-31
80002bf8:	00 00       	add	r0,r0
80002bfa:	cc 04       	brge	80002b7a <ecu_can_inverter_disable_drive+0x2>
80002bfc:	00 00       	add	r0,r0
80002bfe:	04 04       	add	r4,r2
80002c00:	00 00       	add	r0,r0
80002c02:	04 00       	add	r0,r2
80002c04:	80 00       	ld.sh	r0,r0[0x0]
80002c06:	5c f0       	rol	r0

80002c08 <prvCopyDataFromQueue>:
	++( pxQueue->uxMessagesWaiting );
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, void * const pvBuffer )
{
80002c08:	d4 01       	pushm	lr
80002c0a:	16 98       	mov	r8,r11
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
80002c0c:	78 09       	ld.w	r9,r12[0x0]
80002c0e:	58 09       	cp.w	r9,0
80002c10:	c1 10       	breq	80002c32 <prvCopyDataFromQueue+0x2a>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
80002c12:	78 3a       	ld.w	r10,r12[0xc]
80002c14:	79 09       	ld.w	r9,r12[0x40]
80002c16:	f4 09 00 09 	add	r9,r10,r9
80002c1a:	99 39       	st.w	r12[0xc],r9
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
80002c1c:	78 1a       	ld.w	r10,r12[0x4]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
80002c1e:	14 39       	cp.w	r9,r10
80002c20:	f9 f9 20 00 	ld.wcc	r9,r12[0x0]
80002c24:	f9 f9 2a 03 	st.wcc	r12[0xc],r9
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
80002c28:	79 0a       	ld.w	r10,r12[0x40]
80002c2a:	78 3b       	ld.w	r11,r12[0xc]
80002c2c:	10 9c       	mov	r12,r8
80002c2e:	f0 1f 00 02 	mcall	80002c34 <prvCopyDataFromQueue+0x2c>
80002c32:	d8 02       	popm	pc
80002c34:	80 00       	ld.sh	r0,r0[0x0]
80002c36:	7b b6       	ld.w	r6,sp[0x6c]

80002c38 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
80002c38:	eb cd 40 c0 	pushm	r6-r7,lr
80002c3c:	18 97       	mov	r7,r12
80002c3e:	14 96       	mov	r6,r10
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
80002c40:	79 0a       	ld.w	r10,r12[0x40]
80002c42:	58 0a       	cp.w	r10,0
80002c44:	c2 d0       	breq	80002c9e <prvCopyDataToQueue+0x66>
				pxQueue->pxMutexHolder = NULL;
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
80002c46:	58 06       	cp.w	r6,0
80002c48:	c0 f1       	brne	80002c66 <prvCopyDataToQueue+0x2e>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
80002c4a:	78 2c       	ld.w	r12,r12[0x8]
80002c4c:	f0 1f 00 17 	mcall	80002ca8 <prvCopyDataToQueue+0x70>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
80002c50:	6e 29       	ld.w	r9,r7[0x8]
80002c52:	6f 08       	ld.w	r8,r7[0x40]
80002c54:	f2 08 00 08 	add	r8,r9,r8
80002c58:	8f 28       	st.w	r7[0x8],r8
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
80002c5a:	6e 19       	ld.w	r9,r7[0x4]
80002c5c:	12 38       	cp.w	r8,r9
80002c5e:	c2 03       	brcs	80002c9e <prvCopyDataToQueue+0x66>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
80002c60:	6e 08       	ld.w	r8,r7[0x0]
80002c62:	8f 28       	st.w	r7[0x8],r8
80002c64:	c1 d8       	rjmp	80002c9e <prvCopyDataToQueue+0x66>
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
80002c66:	78 3c       	ld.w	r12,r12[0xc]
80002c68:	f0 1f 00 10 	mcall	80002ca8 <prvCopyDataToQueue+0x70>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
80002c6c:	6f 08       	ld.w	r8,r7[0x40]
80002c6e:	6e 39       	ld.w	r9,r7[0xc]
80002c70:	f2 08 01 08 	sub	r8,r9,r8
80002c74:	8f 38       	st.w	r7[0xc],r8
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
80002c76:	6e 09       	ld.w	r9,r7[0x0]
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
80002c78:	12 38       	cp.w	r8,r9
80002c7a:	ef f8 30 10 	ld.wcs	r8,r7[0x40]
80002c7e:	ef f9 30 01 	ld.wcs	r9,r7[0x4]
80002c82:	f3 d8 e3 19 	subcs	r9,r9,r8
80002c86:	ef f9 3a 03 	st.wcs	r7[0xc],r9
		}

		if( xPosition == queueOVERWRITE )
80002c8a:	58 26       	cp.w	r6,2
80002c8c:	c0 91       	brne	80002c9e <prvCopyDataToQueue+0x66>
		{
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
80002c8e:	6e e8       	ld.w	r8,r7[0x38]
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
80002c90:	58 08       	cp.w	r8,0
80002c92:	ef f8 10 0e 	ld.wne	r8,r7[0x38]
80002c96:	f7 b8 01 01 	subne	r8,1
80002c9a:	ef f8 1a 0e 	st.wne	r7[0x38],r8
			}
		}
	}

	++( pxQueue->uxMessagesWaiting );
80002c9e:	6e e8       	ld.w	r8,r7[0x38]
80002ca0:	2f f8       	sub	r8,-1
80002ca2:	8f e8       	st.w	r7[0x38],r8
}
80002ca4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002ca8:	80 00       	ld.sh	r0,r0[0x0]
80002caa:	7b b6       	ld.w	r6,sp[0x6c]

80002cac <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle xQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
80002cac:	eb cd 40 c0 	pushm	r6-r7,lr
80002cb0:	14 96       	mov	r6,r10
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002cb2:	18 97       	mov	r7,r12
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
80002cb4:	78 ea       	ld.w	r10,r12[0x38]
80002cb6:	78 f8       	ld.w	r8,r12[0x3c]
80002cb8:	10 3a       	cp.w	r10,r8
80002cba:	c0 53       	brcs	80002cc4 <xQueueGenericSendFromISR+0x18>
80002cbc:	58 29       	cp.w	r9,2
80002cbe:	c0 30       	breq	80002cc4 <xQueueGenericSendFromISR+0x18>
80002cc0:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
80002cc4:	12 9a       	mov	r10,r9
80002cc6:	0e 9c       	mov	r12,r7
80002cc8:	f0 1f 00 0e 	mcall	80002d00 <xQueueGenericSendFromISR+0x54>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
80002ccc:	6f 28       	ld.w	r8,r7[0x48]
80002cce:	5b f8       	cp.w	r8,-1
80002cd0:	c0 f1       	brne	80002cee <xQueueGenericSendFromISR+0x42>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002cd2:	6e 98       	ld.w	r8,r7[0x24]
80002cd4:	58 08       	cp.w	r8,0
80002cd6:	c1 20       	breq	80002cfa <xQueueGenericSendFromISR+0x4e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002cd8:	ee cc ff dc 	sub	r12,r7,-36
80002cdc:	f0 1f 00 0a 	mcall	80002d04 <xQueueGenericSendFromISR+0x58>
80002ce0:	c0 d0       	breq	80002cfa <xQueueGenericSendFromISR+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
80002ce2:	58 06       	cp.w	r6,0
80002ce4:	c0 b0       	breq	80002cfa <xQueueGenericSendFromISR+0x4e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
80002ce6:	30 1c       	mov	r12,1
80002ce8:	8d 0c       	st.w	r6[0x0],r12
80002cea:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
80002cee:	6f 28       	ld.w	r8,r7[0x48]
80002cf0:	2f f8       	sub	r8,-1
80002cf2:	ef 48 00 48 	st.w	r7[72],r8
80002cf6:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002cfa:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002cfe:	00 00       	add	r0,r0
80002d00:	80 00       	ld.sh	r0,r0[0x0]
80002d02:	2c 38       	sub	r8,-61
80002d04:	80 00       	ld.sh	r0,r0[0x0]
80002d06:	5b 5c       	cp.w	r12,-11

80002d08 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQUEUE *pxQueue )
{
80002d08:	eb cd 40 c0 	pushm	r6-r7,lr
80002d0c:	18 97       	mov	r7,r12

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
80002d0e:	f0 1f 00 24 	mcall	80002d9c <prvUnlockQueue+0x94>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
80002d12:	6f 28       	ld.w	r8,r7[0x48]
80002d14:	58 08       	cp.w	r8,0
80002d16:	e0 8a 00 19 	brle	80002d48 <prvUnlockQueue+0x40>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002d1a:	6e 98       	ld.w	r8,r7[0x24]
80002d1c:	58 08       	cp.w	r8,0
80002d1e:	c1 50       	breq	80002d48 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002d20:	ee c6 ff dc 	sub	r6,r7,-36
80002d24:	c0 48       	rjmp	80002d2c <prvUnlockQueue+0x24>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002d26:	6e 98       	ld.w	r8,r7[0x24]
80002d28:	58 08       	cp.w	r8,0
80002d2a:	c0 f0       	breq	80002d48 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002d2c:	0c 9c       	mov	r12,r6
80002d2e:	f0 1f 00 1d 	mcall	80002da0 <prvUnlockQueue+0x98>
80002d32:	c0 30       	breq	80002d38 <prvUnlockQueue+0x30>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
80002d34:	f0 1f 00 1c 	mcall	80002da4 <prvUnlockQueue+0x9c>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
80002d38:	6f 28       	ld.w	r8,r7[0x48]
80002d3a:	20 18       	sub	r8,1
80002d3c:	ef 48 00 48 	st.w	r7[72],r8
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
80002d40:	6f 28       	ld.w	r8,r7[0x48]
80002d42:	58 08       	cp.w	r8,0
80002d44:	fe 99 ff f1 	brgt	80002d26 <prvUnlockQueue+0x1e>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
80002d48:	3f f8       	mov	r8,-1
80002d4a:	ef 48 00 48 	st.w	r7[72],r8
	}
	taskEXIT_CRITICAL();
80002d4e:	f0 1f 00 17 	mcall	80002da8 <prvUnlockQueue+0xa0>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
80002d52:	f0 1f 00 13 	mcall	80002d9c <prvUnlockQueue+0x94>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
80002d56:	6f 18       	ld.w	r8,r7[0x44]
80002d58:	58 08       	cp.w	r8,0
80002d5a:	e0 8a 00 19 	brle	80002d8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002d5e:	6e 48       	ld.w	r8,r7[0x10]
80002d60:	58 08       	cp.w	r8,0
80002d62:	c1 50       	breq	80002d8c <prvUnlockQueue+0x84>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
80002d64:	ee c6 ff f0 	sub	r6,r7,-16
80002d68:	c0 48       	rjmp	80002d70 <prvUnlockQueue+0x68>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002d6a:	6e 48       	ld.w	r8,r7[0x10]
80002d6c:	58 08       	cp.w	r8,0
80002d6e:	c0 f0       	breq	80002d8c <prvUnlockQueue+0x84>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
80002d70:	0c 9c       	mov	r12,r6
80002d72:	f0 1f 00 0c 	mcall	80002da0 <prvUnlockQueue+0x98>
80002d76:	c0 30       	breq	80002d7c <prvUnlockQueue+0x74>
				{
					vTaskMissedYield();
80002d78:	f0 1f 00 0b 	mcall	80002da4 <prvUnlockQueue+0x9c>
				}

				--( pxQueue->xRxLock );
80002d7c:	6f 18       	ld.w	r8,r7[0x44]
80002d7e:	20 18       	sub	r8,1
80002d80:	ef 48 00 44 	st.w	r7[68],r8
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
80002d84:	6f 18       	ld.w	r8,r7[0x44]
80002d86:	58 08       	cp.w	r8,0
80002d88:	fe 99 ff f1 	brgt	80002d6a <prvUnlockQueue+0x62>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
80002d8c:	3f f8       	mov	r8,-1
80002d8e:	ef 48 00 44 	st.w	r7[68],r8
	}
	taskEXIT_CRITICAL();
80002d92:	f0 1f 00 06 	mcall	80002da8 <prvUnlockQueue+0xa0>
}
80002d96:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002d9a:	00 00       	add	r0,r0
80002d9c:	80 00       	ld.sh	r0,r0[0x0]
80002d9e:	58 68       	cp.w	r8,6
80002da0:	80 00       	ld.sh	r0,r0[0x0]
80002da2:	5b 5c       	cp.w	r12,-11
80002da4:	80 00       	ld.sh	r0,r0[0x0]
80002da6:	5a bc       	cp.w	r12,-21
80002da8:	80 00       	ld.sh	r0,r0[0x0]
80002daa:	59 74       	cp.w	r4,23

80002dac <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle xQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
80002dac:	d4 31       	pushm	r0-r7,lr
80002dae:	20 5d       	sub	sp,20
80002db0:	50 0b       	stdsp	sp[0x0],r11
80002db2:	50 2a       	stdsp	sp[0x8],r10
80002db4:	50 19       	stdsp	sp[0x4],r9
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002db6:	18 97       	mov	r7,r12
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
80002db8:	f8 c1 ff dc 	sub	r1,r12,-36
80002dbc:	30 05       	mov	r5,0
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002dbe:	fa c4 ff f4 	sub	r4,sp,-12
80002dc2:	30 10       	mov	r0,1

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
80002dc4:	0a 92       	mov	r2,r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002dc6:	fa c3 ff f8 	sub	r3,sp,-8
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
80002dca:	f0 1f 00 36 	mcall	80002ea0 <xQueueGenericReceive+0xf4>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
80002dce:	6e e8       	ld.w	r8,r7[0x38]
80002dd0:	58 08       	cp.w	r8,0
80002dd2:	c2 40       	breq	80002e1a <xQueueGenericReceive+0x6e>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
80002dd4:	6e 36       	ld.w	r6,r7[0xc]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
80002dd6:	40 0b       	lddsp	r11,sp[0x0]
80002dd8:	0e 9c       	mov	r12,r7
80002dda:	f0 1f 00 33 	mcall	80002ea4 <xQueueGenericReceive+0xf8>

				if( xJustPeeking == pdFALSE )
80002dde:	40 18       	lddsp	r8,sp[0x4]
80002de0:	58 08       	cp.w	r8,0
80002de2:	c0 f1       	brne	80002e00 <xQueueGenericReceive+0x54>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
80002de4:	6e e8       	ld.w	r8,r7[0x38]
80002de6:	20 18       	sub	r8,1
80002de8:	8f e8       	st.w	r7[0x38],r8
							pxQueue->pxMutexHolder = ( signed char * ) xTaskGetCurrentTaskHandle(); /*lint !e961 Cast is not redundant as xTaskHandle is a typedef. */
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002dea:	6e 48       	ld.w	r8,r7[0x10]
80002dec:	58 08       	cp.w	r8,0
80002dee:	c1 20       	breq	80002e12 <xQueueGenericReceive+0x66>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
80002df0:	ee cc ff f0 	sub	r12,r7,-16
80002df4:	f0 1f 00 2d 	mcall	80002ea8 <xQueueGenericReceive+0xfc>
80002df8:	58 1c       	cp.w	r12,1
80002dfa:	c0 c1       	brne	80002e12 <xQueueGenericReceive+0x66>
						{
							queueYIELD_IF_USING_PREEMPTION();
80002dfc:	d7 33       	scall
80002dfe:	c0 a8       	rjmp	80002e12 <xQueueGenericReceive+0x66>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
80002e00:	8f 36       	st.w	r7[0xc],r6

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002e02:	6e 98       	ld.w	r8,r7[0x24]
80002e04:	58 08       	cp.w	r8,0
80002e06:	c0 60       	breq	80002e12 <xQueueGenericReceive+0x66>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002e08:	02 9c       	mov	r12,r1
80002e0a:	f0 1f 00 28 	mcall	80002ea8 <xQueueGenericReceive+0xfc>
80002e0e:	c0 20       	breq	80002e12 <xQueueGenericReceive+0x66>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
80002e10:	d7 33       	scall
						}
					}
				}

				taskEXIT_CRITICAL();
80002e12:	f0 1f 00 27 	mcall	80002eac <xQueueGenericReceive+0x100>
80002e16:	30 1c       	mov	r12,1
				return pdPASS;
80002e18:	c4 28       	rjmp	80002e9c <xQueueGenericReceive+0xf0>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
80002e1a:	40 28       	lddsp	r8,sp[0x8]
80002e1c:	58 08       	cp.w	r8,0
80002e1e:	c0 51       	brne	80002e28 <xQueueGenericReceive+0x7c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
80002e20:	f0 1f 00 23 	mcall	80002eac <xQueueGenericReceive+0x100>
80002e24:	30 0c       	mov	r12,0
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
80002e26:	c3 b8       	rjmp	80002e9c <xQueueGenericReceive+0xf0>
				}
				else if( xEntryTimeSet == pdFALSE )
80002e28:	58 05       	cp.w	r5,0
80002e2a:	c0 51       	brne	80002e34 <xQueueGenericReceive+0x88>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002e2c:	08 9c       	mov	r12,r4
80002e2e:	f0 1f 00 21 	mcall	80002eb0 <xQueueGenericReceive+0x104>
80002e32:	00 95       	mov	r5,r0
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
80002e34:	f0 1f 00 1e 	mcall	80002eac <xQueueGenericReceive+0x100>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
80002e38:	f0 1f 00 1f 	mcall	80002eb4 <xQueueGenericReceive+0x108>
		prvLockQueue( pxQueue );
80002e3c:	f0 1f 00 19 	mcall	80002ea0 <xQueueGenericReceive+0xf4>
80002e40:	6f 18       	ld.w	r8,r7[0x44]
80002e42:	5b f8       	cp.w	r8,-1
80002e44:	ef f2 0a 11 	st.weq	r7[0x44],r2
80002e48:	6f 28       	ld.w	r8,r7[0x48]
80002e4a:	5b f8       	cp.w	r8,-1
80002e4c:	ef f2 0a 12 	st.weq	r7[0x48],r2
80002e50:	f0 1f 00 17 	mcall	80002eac <xQueueGenericReceive+0x100>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002e54:	06 9b       	mov	r11,r3
80002e56:	08 9c       	mov	r12,r4
80002e58:	f0 1f 00 18 	mcall	80002eb8 <xQueueGenericReceive+0x10c>
80002e5c:	c1 a1       	brne	80002e90 <xQueueGenericReceive+0xe4>

static signed portBASE_TYPE prvIsQueueEmpty( const xQUEUE *pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
80002e5e:	f0 1f 00 11 	mcall	80002ea0 <xQueueGenericReceive+0xf4>
	{
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE )  0 )
80002e62:	6e e6       	ld.w	r6,r7[0x38]
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
80002e64:	f0 1f 00 12 	mcall	80002eac <xQueueGenericReceive+0x100>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
80002e68:	58 06       	cp.w	r6,0
80002e6a:	c0 d1       	brne	80002e84 <xQueueGenericReceive+0xd8>
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
80002e6c:	40 2b       	lddsp	r11,sp[0x8]
80002e6e:	02 9c       	mov	r12,r1
80002e70:	f0 1f 00 13 	mcall	80002ebc <xQueueGenericReceive+0x110>
				prvUnlockQueue( pxQueue );
80002e74:	0e 9c       	mov	r12,r7
80002e76:	f0 1f 00 13 	mcall	80002ec0 <xQueueGenericReceive+0x114>
				if( xTaskResumeAll() == pdFALSE )
80002e7a:	f0 1f 00 13 	mcall	80002ec4 <xQueueGenericReceive+0x118>
80002e7e:	ca 61       	brne	80002dca <xQueueGenericReceive+0x1e>
				{
					portYIELD_WITHIN_API();
80002e80:	d7 33       	scall
80002e82:	ca 4b       	rjmp	80002dca <xQueueGenericReceive+0x1e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
80002e84:	0e 9c       	mov	r12,r7
80002e86:	f0 1f 00 0f 	mcall	80002ec0 <xQueueGenericReceive+0x114>
				( void ) xTaskResumeAll();
80002e8a:	f0 1f 00 0f 	mcall	80002ec4 <xQueueGenericReceive+0x118>
80002e8e:	c9 eb       	rjmp	80002dca <xQueueGenericReceive+0x1e>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
80002e90:	0e 9c       	mov	r12,r7
80002e92:	f0 1f 00 0c 	mcall	80002ec0 <xQueueGenericReceive+0x114>
			( void ) xTaskResumeAll();
80002e96:	f0 1f 00 0c 	mcall	80002ec4 <xQueueGenericReceive+0x118>
80002e9a:	30 0c       	mov	r12,0
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
}
80002e9c:	2f bd       	sub	sp,-20
80002e9e:	d8 32       	popm	r0-r7,pc
80002ea0:	80 00       	ld.sh	r0,r0[0x0]
80002ea2:	58 68       	cp.w	r8,6
80002ea4:	80 00       	ld.sh	r0,r0[0x0]
80002ea6:	2c 08       	sub	r8,-64
80002ea8:	80 00       	ld.sh	r0,r0[0x0]
80002eaa:	5b 5c       	cp.w	r12,-11
80002eac:	80 00       	ld.sh	r0,r0[0x0]
80002eae:	59 74       	cp.w	r4,23
80002eb0:	80 00       	ld.sh	r0,r0[0x0]
80002eb2:	5a a4       	cp.w	r4,-22
80002eb4:	80 00       	ld.sh	r0,r0[0x0]
80002eb6:	5a 18       	cp.w	r8,-31
80002eb8:	80 00       	ld.sh	r0,r0[0x0]
80002eba:	5a c8       	cp.w	r8,-20
80002ebc:	80 00       	ld.sh	r0,r0[0x0]
80002ebe:	5e b4       	rethi	r4
80002ec0:	80 00       	ld.sh	r0,r0[0x0]
80002ec2:	2d 08       	sub	r8,-48
80002ec4:	80 00       	ld.sh	r0,r0[0x0]
80002ec6:	5c f0       	rol	r0

80002ec8 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle xQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
80002ec8:	d4 31       	pushm	r0-r7,lr
80002eca:	20 5d       	sub	sp,20
80002ecc:	50 1b       	stdsp	sp[0x4],r11
80002ece:	50 2a       	stdsp	sp[0x8],r10
80002ed0:	12 92       	mov	r2,r9
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002ed2:	18 97       	mov	r7,r12
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
80002ed4:	f8 c8 ff f0 	sub	r8,r12,-16
80002ed8:	50 08       	stdsp	sp[0x0],r8
80002eda:	30 04       	mov	r4,0
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002edc:	fa c3 ff f4 	sub	r3,sp,-12

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
80002ee0:	08 90       	mov	r0,r4

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002ee2:	fa c1 ff f8 	sub	r1,sp,-8
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
80002ee6:	f0 1f 00 30 	mcall	80002fa4 <xQueueGenericSend+0xdc>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
80002eea:	6e e9       	ld.w	r9,r7[0x38]
80002eec:	6e f8       	ld.w	r8,r7[0x3c]
80002eee:	10 39       	cp.w	r9,r8
80002ef0:	c0 33       	brcs	80002ef6 <xQueueGenericSend+0x2e>
80002ef2:	58 22       	cp.w	r2,2
80002ef4:	c1 41       	brne	80002f1c <xQueueGenericSend+0x54>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
80002ef6:	04 9a       	mov	r10,r2
80002ef8:	40 1b       	lddsp	r11,sp[0x4]
80002efa:	0e 9c       	mov	r12,r7
80002efc:	f0 1f 00 2b 	mcall	80002fa8 <xQueueGenericSend+0xe0>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002f00:	6e 98       	ld.w	r8,r7[0x24]
80002f02:	58 08       	cp.w	r8,0
80002f04:	c0 80       	breq	80002f14 <xQueueGenericSend+0x4c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
80002f06:	ee cc ff dc 	sub	r12,r7,-36
80002f0a:	f0 1f 00 29 	mcall	80002fac <xQueueGenericSend+0xe4>
80002f0e:	58 1c       	cp.w	r12,1
80002f10:	c0 21       	brne	80002f14 <xQueueGenericSend+0x4c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
80002f12:	d7 33       	scall
						}
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
80002f14:	f0 1f 00 27 	mcall	80002fb0 <xQueueGenericSend+0xe8>
80002f18:	30 1c       	mov	r12,1

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
80002f1a:	c4 38       	rjmp	80002fa0 <xQueueGenericSend+0xd8>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
80002f1c:	40 28       	lddsp	r8,sp[0x8]
80002f1e:	58 08       	cp.w	r8,0
80002f20:	c0 51       	brne	80002f2a <xQueueGenericSend+0x62>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
80002f22:	f0 1f 00 24 	mcall	80002fb0 <xQueueGenericSend+0xe8>
80002f26:	30 0c       	mov	r12,0

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
80002f28:	c3 c8       	rjmp	80002fa0 <xQueueGenericSend+0xd8>
				}
				else if( xEntryTimeSet == pdFALSE )
80002f2a:	58 04       	cp.w	r4,0
80002f2c:	c0 51       	brne	80002f36 <xQueueGenericSend+0x6e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002f2e:	06 9c       	mov	r12,r3
80002f30:	f0 1f 00 21 	mcall	80002fb4 <xQueueGenericSend+0xec>
80002f34:	30 14       	mov	r4,1
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
80002f36:	f0 1f 00 1f 	mcall	80002fb0 <xQueueGenericSend+0xe8>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
80002f3a:	f0 1f 00 20 	mcall	80002fb8 <xQueueGenericSend+0xf0>
		prvLockQueue( pxQueue );
80002f3e:	f0 1f 00 1a 	mcall	80002fa4 <xQueueGenericSend+0xdc>
80002f42:	6f 18       	ld.w	r8,r7[0x44]
80002f44:	5b f8       	cp.w	r8,-1
80002f46:	ef f0 0a 11 	st.weq	r7[0x44],r0
80002f4a:	6f 28       	ld.w	r8,r7[0x48]
80002f4c:	5b f8       	cp.w	r8,-1
80002f4e:	ef f0 0a 12 	st.weq	r7[0x48],r0
80002f52:	f0 1f 00 18 	mcall	80002fb0 <xQueueGenericSend+0xe8>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002f56:	02 9b       	mov	r11,r1
80002f58:	06 9c       	mov	r12,r3
80002f5a:	f0 1f 00 19 	mcall	80002fbc <xQueueGenericSend+0xf4>
80002f5e:	c1 b1       	brne	80002f94 <xQueueGenericSend+0xcc>

static signed portBASE_TYPE prvIsQueueFull( const xQUEUE *pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
80002f60:	f0 1f 00 11 	mcall	80002fa4 <xQueueGenericSend+0xdc>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
80002f64:	6e e5       	ld.w	r5,r7[0x38]
80002f66:	6e f6       	ld.w	r6,r7[0x3c]
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
80002f68:	f0 1f 00 12 	mcall	80002fb0 <xQueueGenericSend+0xe8>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
80002f6c:	0c 35       	cp.w	r5,r6
80002f6e:	c0 d1       	brne	80002f88 <xQueueGenericSend+0xc0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
80002f70:	40 2b       	lddsp	r11,sp[0x8]
80002f72:	40 0c       	lddsp	r12,sp[0x0]
80002f74:	f0 1f 00 13 	mcall	80002fc0 <xQueueGenericSend+0xf8>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
80002f78:	0e 9c       	mov	r12,r7
80002f7a:	f0 1f 00 13 	mcall	80002fc4 <xQueueGenericSend+0xfc>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
80002f7e:	f0 1f 00 13 	mcall	80002fc8 <xQueueGenericSend+0x100>
80002f82:	cb 21       	brne	80002ee6 <xQueueGenericSend+0x1e>
				{
					portYIELD_WITHIN_API();
80002f84:	d7 33       	scall
80002f86:	cb 0b       	rjmp	80002ee6 <xQueueGenericSend+0x1e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
80002f88:	0e 9c       	mov	r12,r7
80002f8a:	f0 1f 00 0f 	mcall	80002fc4 <xQueueGenericSend+0xfc>
				( void ) xTaskResumeAll();
80002f8e:	f0 1f 00 0f 	mcall	80002fc8 <xQueueGenericSend+0x100>
80002f92:	ca ab       	rjmp	80002ee6 <xQueueGenericSend+0x1e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
80002f94:	0e 9c       	mov	r12,r7
80002f96:	f0 1f 00 0c 	mcall	80002fc4 <xQueueGenericSend+0xfc>
			( void ) xTaskResumeAll();
80002f9a:	f0 1f 00 0c 	mcall	80002fc8 <xQueueGenericSend+0x100>
80002f9e:	30 0c       	mov	r12,0
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
}
80002fa0:	2f bd       	sub	sp,-20
80002fa2:	d8 32       	popm	r0-r7,pc
80002fa4:	80 00       	ld.sh	r0,r0[0x0]
80002fa6:	58 68       	cp.w	r8,6
80002fa8:	80 00       	ld.sh	r0,r0[0x0]
80002faa:	2c 38       	sub	r8,-61
80002fac:	80 00       	ld.sh	r0,r0[0x0]
80002fae:	5b 5c       	cp.w	r12,-11
80002fb0:	80 00       	ld.sh	r0,r0[0x0]
80002fb2:	59 74       	cp.w	r4,23
80002fb4:	80 00       	ld.sh	r0,r0[0x0]
80002fb6:	5a a4       	cp.w	r4,-22
80002fb8:	80 00       	ld.sh	r0,r0[0x0]
80002fba:	5a 18       	cp.w	r8,-31
80002fbc:	80 00       	ld.sh	r0,r0[0x0]
80002fbe:	5a c8       	cp.w	r8,-20
80002fc0:	80 00       	ld.sh	r0,r0[0x0]
80002fc2:	5e b4       	rethi	r4
80002fc4:	80 00       	ld.sh	r0,r0[0x0]
80002fc6:	2d 08       	sub	r8,-48
80002fc8:	80 00       	ld.sh	r0,r0[0x0]
80002fca:	5c f0       	rol	r0

80002fcc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle xQueue, portBASE_TYPE xNewQueue )
{
80002fcc:	eb cd 40 c0 	pushm	r6-r7,lr
80002fd0:	16 96       	mov	r6,r11
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002fd2:	18 97       	mov	r7,r12

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
80002fd4:	f0 1f 00 18 	mcall	80003034 <xQueueGenericReset+0x68>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
80002fd8:	6f 09       	ld.w	r9,r7[0x40]
80002fda:	6e fa       	ld.w	r10,r7[0x3c]
80002fdc:	f2 0a 02 4b 	mul	r11,r9,r10
80002fe0:	6e 08       	ld.w	r8,r7[0x0]
80002fe2:	f0 0b 00 0b 	add	r11,r8,r11
80002fe6:	8f 1b       	st.w	r7[0x4],r11
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
80002fe8:	30 0b       	mov	r11,0
80002fea:	8f eb       	st.w	r7[0x38],r11
		pxQueue->pcWriteTo = pxQueue->pcHead;
80002fec:	8f 28       	st.w	r7[0x8],r8
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
80002fee:	20 1a       	sub	r10,1
80002ff0:	f4 09 02 49 	mul	r9,r10,r9
80002ff4:	12 08       	add	r8,r9
80002ff6:	8f 38       	st.w	r7[0xc],r8
		pxQueue->xRxLock = queueUNLOCKED;
80002ff8:	3f f8       	mov	r8,-1
80002ffa:	ef 48 00 44 	st.w	r7[68],r8
		pxQueue->xTxLock = queueUNLOCKED;
80002ffe:	ef 48 00 48 	st.w	r7[72],r8

		if( xNewQueue == pdFALSE )
80003002:	58 06       	cp.w	r6,0
80003004:	c0 c1       	brne	8000301c <xQueueGenericReset+0x50>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80003006:	6e 48       	ld.w	r8,r7[0x10]
80003008:	58 08       	cp.w	r8,0
8000300a:	c1 10       	breq	8000302c <xQueueGenericReset+0x60>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
8000300c:	ee cc ff f0 	sub	r12,r7,-16
80003010:	f0 1f 00 0a 	mcall	80003038 <xQueueGenericReset+0x6c>
80003014:	58 1c       	cp.w	r12,1
80003016:	c0 b1       	brne	8000302c <xQueueGenericReset+0x60>
				{
					queueYIELD_IF_USING_PREEMPTION();
80003018:	d7 33       	scall
8000301a:	c0 98       	rjmp	8000302c <xQueueGenericReset+0x60>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
8000301c:	ee cc ff f0 	sub	r12,r7,-16
80003020:	f0 1f 00 07 	mcall	8000303c <xQueueGenericReset+0x70>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
80003024:	ee cc ff dc 	sub	r12,r7,-36
80003028:	f0 1f 00 05 	mcall	8000303c <xQueueGenericReset+0x70>
		}
	}
	taskEXIT_CRITICAL();
8000302c:	f0 1f 00 05 	mcall	80003040 <xQueueGenericReset+0x74>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
80003030:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80003034:	80 00       	ld.sh	r0,r0[0x0]
80003036:	58 68       	cp.w	r8,6
80003038:	80 00       	ld.sh	r0,r0[0x0]
8000303a:	5b 5c       	cp.w	r12,-11
8000303c:	80 00       	ld.sh	r0,r0[0x0]
8000303e:	57 44       	stdsp	sp[0x1d0],r4
80003040:	80 00       	ld.sh	r0,r0[0x0]
80003042:	59 74       	cp.w	r4,23

80003044 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
80003044:	eb cd 40 e0 	pushm	r5-r7,lr
80003048:	18 97       	mov	r7,r12
8000304a:	16 96       	mov	r6,r11
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
8000304c:	58 0c       	cp.w	r12,0
8000304e:	c1 c0       	breq	80003086 <xQueueGenericCreate+0x42>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
80003050:	34 cc       	mov	r12,76
80003052:	f0 1f 00 0f 	mcall	8000308c <xQueueGenericCreate+0x48>
80003056:	18 95       	mov	r5,r12
		if( pxNewQueue != NULL )
80003058:	c1 70       	breq	80003086 <xQueueGenericCreate+0x42>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
8000305a:	ec 07 02 4c 	mul	r12,r6,r7
8000305e:	2f fc       	sub	r12,-1
80003060:	f0 1f 00 0b 	mcall	8000308c <xQueueGenericCreate+0x48>
80003064:	8b 0c       	st.w	r5[0x0],r12
			if( pxNewQueue->pcHead != NULL )
80003066:	c0 b0       	breq	8000307c <xQueueGenericCreate+0x38>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
80003068:	8b f7       	st.w	r5[0x3c],r7
				pxNewQueue->uxItemSize = uxItemSize;
8000306a:	eb 46 00 40 	st.w	r5[64],r6
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
8000306e:	30 1b       	mov	r11,1
80003070:	0a 9c       	mov	r12,r5
80003072:	f0 1f 00 08 	mcall	80003090 <xQueueGenericCreate+0x4c>
80003076:	0a 9c       	mov	r12,r5
80003078:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
8000307c:	0a 9c       	mov	r12,r5
8000307e:	f0 1f 00 06 	mcall	80003094 <xQueueGenericCreate+0x50>
80003082:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003086:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000308a:	00 00       	add	r0,r0
8000308c:	80 00       	ld.sh	r0,r0[0x0]
8000308e:	2b a0       	sub	r0,-70
80003090:	80 00       	ld.sh	r0,r0[0x0]
80003092:	2f cc       	sub	r12,-4
80003094:	80 00       	ld.sh	r0,r0[0x0]
80003096:	2b 9c       	sub	r12,-71

80003098 <mcp2515_read_array>:
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	//Missing return? / --> Added 21/5-14
}

void mcp2515_read_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){
80003098:	eb cd 40 e0 	pushm	r5-r7,lr
8000309c:	20 1d       	sub	sp,4
8000309e:	18 97       	mov	r7,r12
800030a0:	16 95       	mov	r5,r11
800030a2:	14 96       	mov	r6,r10
	
	uint8_t dataToSend[2] = {MCP2515_INSTR_READ,first_reg_addr};
800030a4:	30 38       	mov	r8,3
800030a6:	ba 88       	st.b	sp[0x0],r8
800030a8:	ba 99       	st.b	sp[0x1],r9
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
800030aa:	19 8b       	ld.ub	r11,r12[0x0]
800030ac:	fc 7c 18 00 	mov	r12,-190464
800030b0:	f0 1f 00 0b 	mcall	800030dc <mcp2515_read_array+0x44>
		
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_packet(MCP2515_SPI_ADDRESS,dataToSend,2);
800030b4:	30 2a       	mov	r10,2
800030b6:	1a 9b       	mov	r11,sp
800030b8:	fc 7c 18 00 	mov	r12,-190464
800030bc:	f0 1f 00 09 	mcall	800030e0 <mcp2515_read_array+0x48>
	spi_read_packet(MCP2515_SPI_ADDRESS,data,len);
800030c0:	0c 9a       	mov	r10,r6
800030c2:	0a 9b       	mov	r11,r5
800030c4:	fc 7c 18 00 	mov	r12,-190464
800030c8:	f0 1f 00 07 	mcall	800030e4 <mcp2515_read_array+0x4c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800030cc:	0f 8b       	ld.ub	r11,r7[0x0]
800030ce:	fc 7c 18 00 	mov	r12,-190464
800030d2:	f0 1f 00 06 	mcall	800030e8 <mcp2515_read_array+0x50>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
800030d6:	2f fd       	sub	sp,-4
800030d8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800030dc:	80 00       	ld.sh	r0,r0[0x0]
800030de:	20 6c       	sub	r12,6
800030e0:	80 00       	ld.sh	r0,r0[0x0]
800030e2:	24 58       	sub	r8,69
800030e4:	80 00       	ld.sh	r0,r0[0x0]
800030e6:	24 08       	sub	r8,64
800030e8:	80 00       	ld.sh	r0,r0[0x0]
800030ea:	20 2c       	sub	r12,2

800030ec <load_state>:
		ecu_data->config_max_trq
	}; 
	mcp2515_write_array(spi_dev,dataToWrite, ECU_DATA_BUF_LEN ,addr);
}

void load_state(struct spi_device * spi_dev, fsm_ecu_data_t *ecu_data) {
800030ec:	eb cd 40 80 	pushm	r7,lr
800030f0:	20 2d       	sub	sp,8
800030f2:	16 97       	mov	r7,r11
	uint8_t addr = ECU_DATA_BUF;
	uint8_t data[ECU_DATA_BUF_LEN] = {0};
800030f4:	30 09       	mov	r9,0
800030f6:	50 09       	stdsp	sp[0x0],r9
800030f8:	fa c8 ff fc 	sub	r8,sp,-4
800030fc:	b0 09       	st.h	r8[0x0],r9
800030fe:	fa c8 ff fa 	sub	r8,sp,-6
80003102:	b0 89       	st.b	r8[0x0],r9
	mcp2515_read_array(spi_dev, data, ECU_DATA_BUF_LEN, addr);
80003104:	35 69       	mov	r9,86
80003106:	30 7a       	mov	r10,7
80003108:	1a 9b       	mov	r11,sp
8000310a:	f0 1f 00 0e 	mcall	80003140 <load_state+0x54>
	ecu_data->state					 = (fsm_ecu_state_t)data[0];
8000310e:	1b 88       	ld.ub	r8,sp[0x0]
80003110:	8f 08       	st.w	r7[0x0],r8
	ecu_data->flag_start_precharge	 = data[1];
80003112:	1b 98       	ld.ub	r8,sp[0x1]
80003114:	ef 68 00 4a 	st.b	r7[74],r8
	ecu_data->flag_drive_enable		 = (flag_drive_enable_t)data[2];
80003118:	1b a8       	ld.ub	r8,sp[0x2]
8000311a:	ef 48 00 50 	st.w	r7[80],r8
	ecu_data->flag_brake_implausible = data[3];
8000311e:	1b b8       	ld.ub	r8,sp[0x3]
80003120:	ef 68 00 4b 	st.b	r7[75],r8
	uint16_t temp					 = data[4] << 8;
	ecu_data->control_u				 = (int16_t)(temp | (uint16_t)data[5]);
80003124:	1b c9       	ld.ub	r9,sp[0x4]
80003126:	1b d8       	ld.ub	r8,sp[0x5]
80003128:	f1 e9 10 88 	or	r8,r8,r9<<0x8
8000312c:	5c 88       	casts.h	r8
8000312e:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
80003132:	8f 78       	st.w	r7[0x1c],r8
	ecu_data->config_max_trq		 = (uint8_t)data[6];
80003134:	1b e8       	ld.ub	r8,sp[0x6]
80003136:	ef 68 00 69 	st.b	r7[105],r8
}
8000313a:	2f ed       	sub	sp,-8
8000313c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003140:	80 00       	ld.sh	r0,r0[0x0]
80003142:	30 98       	mov	r8,9

80003144 <mcp2515_readRXbuffer>:
	spi_write_packet(MCP2515_SPI_ADDRESS,bitModifyMessage,4);
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
}

uint8_t mcp2515_readRXbuffer ( struct spi_device * spi_dev, uint8_t bufferNumber, uint8_t * data, uint8_t dlc){
80003144:	d4 21       	pushm	r4-r7,lr
80003146:	18 96       	mov	r6,r12
80003148:	14 94       	mov	r4,r10
8000314a:	12 95       	mov	r5,r9
8000314c:	30 18       	mov	r8,1
8000314e:	f0 0b 18 00 	cp.b	r11,r8
80003152:	e0 88 00 04 	brls	8000315a <mcp2515_readRXbuffer+0x16>
80003156:	30 27       	mov	r7,2
80003158:	c0 48       	rjmp	80003160 <mcp2515_readRXbuffer+0x1c>
8000315a:	48 d8       	lddpc	r8,8000318c <mcp2515_readRXbuffer+0x48>
8000315c:	f0 0b 07 07 	ld.ub	r7,r8[r11]
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003160:	0d 8b       	ld.ub	r11,r6[0x0]
80003162:	fc 7c 18 00 	mov	r12,-190464
80003166:	f0 1f 00 0b 	mcall	80003190 <mcp2515_readRXbuffer+0x4c>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000316a:	0e 98       	mov	r8,r7
8000316c:	e8 18 00 90 	orl	r8,0x90
80003170:	fc 77 18 00 	mov	r7,-190464
80003174:	8f 38       	st.w	r7[0xc],r8
	
	spi_select_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	uint8_t spi_cmd = MCP2515_INSTR_READ_RX_BUF | rxBufferReadAddress;
	spi_write_single(MCP2515_SPI_ADDRESS, spi_cmd);
	spi_read_packet(MCP2515_SPI_ADDRESS,data,dlc);	
80003176:	0a 9a       	mov	r10,r5
80003178:	08 9b       	mov	r11,r4
8000317a:	0e 9c       	mov	r12,r7
8000317c:	f0 1f 00 06 	mcall	80003194 <mcp2515_readRXbuffer+0x50>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003180:	0d 8b       	ld.ub	r11,r6[0x0]
80003182:	0e 9c       	mov	r12,r7
80003184:	f0 1f 00 05 	mcall	80003198 <mcp2515_readRXbuffer+0x54>
	
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	//Missing return? / --> Added 21/5-14
}
80003188:	d8 22       	popm	r4-r7,pc
8000318a:	00 00       	add	r0,r0
8000318c:	80 00       	ld.sh	r0,r0[0x0]
8000318e:	80 00       	ld.sh	r0,r0[0x0]
80003190:	80 00       	ld.sh	r0,r0[0x0]
80003192:	20 6c       	sub	r12,6
80003194:	80 00       	ld.sh	r0,r0[0x0]
80003196:	24 08       	sub	r8,64
80003198:	80 00       	ld.sh	r0,r0[0x0]
8000319a:	20 2c       	sub	r12,2

8000319c <mcp2515_write_array>:
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
8000319c:	d4 21       	pushm	r4-r7,lr
8000319e:	20 3d       	sub	sp,12
800031a0:	18 97       	mov	r7,r12
800031a2:	14 96       	mov	r6,r10
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
800031a4:	30 04       	mov	r4,0
800031a6:	30 05       	mov	r5,0
800031a8:	fa e5 00 00 	st.d	sp[0],r4
800031ac:	30 08       	mov	r8,0
800031ae:	ba 48       	st.h	sp[0x8],r8
800031b0:	30 28       	mov	r8,2
800031b2:	ba 88       	st.b	sp[0x0],r8
800031b4:	ba 99       	st.b	sp[0x1],r9
800031b6:	fa c8 ff fe 	sub	r8,sp,-2
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
800031ba:	fa ca ff f5 	sub	r10,sp,-11
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
	
	for ( uint8_t i = 2 ; i < 11 ; ++i){
		dataToSend[i] = data[i-2]; 
800031be:	17 39       	ld.ub	r9,r11++
800031c0:	10 c9       	st.b	r8++,r9

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
	
	for ( uint8_t i = 2 ; i < 11 ; ++i){
800031c2:	14 38       	cp.w	r8,r10
800031c4:	cf d1       	brne	800031be <mcp2515_write_array+0x22>
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
800031c6:	0f 8b       	ld.ub	r11,r7[0x0]
800031c8:	fc 7c 18 00 	mov	r12,-190464
800031cc:	f0 1f 00 08 	mcall	800031ec <mcp2515_write_array+0x50>
		dataToSend[i] = data[i-2]; 
	}
	
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);	
	spi_write_packet(MCP2515_SPI_ADDRESS,dataToSend,len+2);
800031d0:	ec ca ff fe 	sub	r10,r6,-2
800031d4:	1a 9b       	mov	r11,sp
800031d6:	fc 7c 18 00 	mov	r12,-190464
800031da:	f0 1f 00 06 	mcall	800031f0 <mcp2515_write_array+0x54>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800031de:	0f 8b       	ld.ub	r11,r7[0x0]
800031e0:	fc 7c 18 00 	mov	r12,-190464
800031e4:	f0 1f 00 04 	mcall	800031f4 <mcp2515_write_array+0x58>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);

}
800031e8:	2f dd       	sub	sp,-12
800031ea:	d8 22       	popm	r4-r7,pc
800031ec:	80 00       	ld.sh	r0,r0[0x0]
800031ee:	20 6c       	sub	r12,6
800031f0:	80 00       	ld.sh	r0,r0[0x0]
800031f2:	24 58       	sub	r8,69
800031f4:	80 00       	ld.sh	r0,r0[0x0]
800031f6:	20 2c       	sub	r12,2

800031f8 <save_state>:
	gpio_set_pin_high(LED1);
	return DLC;

}

void save_state(struct spi_device * spi_dev, fsm_ecu_data_t *ecu_data) {
800031f8:	eb cd 40 80 	pushm	r7,lr
800031fc:	20 2d       	sub	sp,8
	uint8_t addr = ECU_DATA_BUF;
	uint8_t dataToWrite[ECU_DATA_BUF_LEN] = { 
		ecu_data->state,
		ecu_data->flag_start_precharge,
800031fe:	f7 37 00 4a 	ld.ub	r7,r11[74]
		(uint8_t)ecu_data->flag_drive_enable,
80003202:	f7 3e 00 53 	ld.ub	lr,r11[83]
		ecu_data->flag_brake_implausible,
80003206:	f7 3a 00 4b 	ld.ub	r10,r11[75]
		(int8_t)((int16_t)ecu_data->control_u >> 8),
		(int8_t)(ecu_data->control_u),
		ecu_data->config_max_trq
	}; 
8000320a:	76 78       	ld.w	r8,r11[0x1c]
		ecu_data->flag_start_precharge,
		(uint8_t)ecu_data->flag_drive_enable,
		ecu_data->flag_brake_implausible,
		(int8_t)((int16_t)ecu_data->control_u >> 8),
		(int8_t)(ecu_data->control_u),
		ecu_data->config_max_trq
8000320c:	f7 39 00 69 	ld.ub	r9,r11[105]
	}; 
80003210:	76 0b       	ld.w	r11,r11[0x0]
80003212:	ba 8b       	st.b	sp[0x0],r11
80003214:	ba 97       	st.b	sp[0x1],r7
80003216:	ba ae       	st.b	sp[0x2],lr
80003218:	ba ba       	st.b	sp[0x3],r10
8000321a:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
8000321e:	f5 d8 b1 08 	bfexts	r10,r8,0x8,0x8
80003222:	ba ca       	st.b	sp[0x4],r10
80003224:	ba d8       	st.b	sp[0x5],r8
80003226:	ba e9       	st.b	sp[0x6],r9
	mcp2515_write_array(spi_dev,dataToWrite, ECU_DATA_BUF_LEN ,addr);
80003228:	35 69       	mov	r9,86
8000322a:	30 7a       	mov	r10,7
8000322c:	1a 9b       	mov	r11,sp
8000322e:	f0 1f 00 03 	mcall	80003238 <save_state+0x40>
}
80003232:	2f ed       	sub	sp,-8
80003234:	e3 cd 80 80 	ldm	sp++,r7,pc
80003238:	80 00       	ld.sh	r0,r0[0x0]
8000323a:	31 9c       	mov	r12,25

8000323c <mcp2515_setToMode>:
	mcp2515_writeRegister (spi_dev, controlRegisterAddress, dataTransmissionSetting );
	gpio_set_pin_high(LED2);
	//done
}

void mcp2515_setToMode (struct spi_device * spi_dev, mcp2515_mode_t mode ){
8000323c:	eb cd 40 80 	pushm	r7,lr
80003240:	20 1d       	sub	sp,4
80003242:	18 97       	mov	r7,r12
	uint8_t data[4] = {
		MCP2515_CMD_BIT_MODIFY,
		MCP2515_CAN_CTRL_REG_ADDR,	
		MCP2515_MODE_bm ,	
		( mode << 5 )				// data
	};
80003244:	30 58       	mov	r8,5
80003246:	ba 88       	st.b	sp[0x0],r8
80003248:	30 f8       	mov	r8,15
8000324a:	ba 98       	st.b	sp[0x1],r8
8000324c:	3e 08       	mov	r8,-32
8000324e:	ba a8       	st.b	sp[0x2],r8
80003250:	a5 7b       	lsl	r11,0x5
80003252:	ba bb       	st.b	sp[0x3],r11
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003254:	19 8b       	ld.ub	r11,r12[0x0]
80003256:	fc 7c 18 00 	mov	r12,-190464
8000325a:	f0 1f 00 09 	mcall	8000327c <mcp2515_setToMode+0x40>
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_packet(MCP2515_SPI_ADDRESS, data, 4);
8000325e:	30 4a       	mov	r10,4
80003260:	1a 9b       	mov	r11,sp
80003262:	fc 7c 18 00 	mov	r12,-190464
80003266:	f0 1f 00 07 	mcall	80003280 <mcp2515_setToMode+0x44>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000326a:	0f 8b       	ld.ub	r11,r7[0x0]
8000326c:	fc 7c 18 00 	mov	r12,-190464
80003270:	f0 1f 00 05 	mcall	80003284 <mcp2515_setToMode+0x48>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	
}
80003274:	2f fd       	sub	sp,-4
80003276:	e3 cd 80 80 	ldm	sp++,r7,pc
8000327a:	00 00       	add	r0,r0
8000327c:	80 00       	ld.sh	r0,r0[0x0]
8000327e:	20 6c       	sub	r12,6
80003280:	80 00       	ld.sh	r0,r0[0x0]
80003282:	24 58       	sub	r8,69
80003284:	80 00       	ld.sh	r0,r0[0x0]
80003286:	20 2c       	sub	r12,2

80003288 <mcp2515_readRegister>:
	
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}


uint8_t mcp2515_readRegister ( struct spi_device * spi_dev, uint8_t reg_addr ){
80003288:	eb cd 40 c0 	pushm	r6-r7,lr
8000328c:	20 2d       	sub	sp,8
8000328e:	18 97       	mov	r7,r12
80003290:	16 96       	mov	r6,r11
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003292:	19 8b       	ld.ub	r11,r12[0x0]
80003294:	fc 7c 18 00 	mov	r12,-190464
80003298:	f0 1f 00 0f 	mcall	800032d4 <mcp2515_readRegister+0x4c>
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	uint8_t data[2] = {
		MCP2515_INSTR_READ,
		reg_addr
	};
8000329c:	30 38       	mov	r8,3
8000329e:	ba c8       	st.b	sp[0x4],r8
800032a0:	ba d6       	st.b	sp[0x5],r6
		
	spi_write_packet(MCP2515_SPI_ADDRESS, data, 2 );
800032a2:	30 2a       	mov	r10,2
800032a4:	fa cb ff fc 	sub	r11,sp,-4
800032a8:	fc 7c 18 00 	mov	r12,-190464
800032ac:	f0 1f 00 0b 	mcall	800032d8 <mcp2515_readRegister+0x50>
	uint8_t registerValue[1] = {0x00};
800032b0:	30 08       	mov	r8,0
800032b2:	ba 88       	st.b	sp[0x0],r8
	
	spi_read_packet(MCP2515_SPI_ADDRESS, registerValue, 1 );
800032b4:	30 1a       	mov	r10,1
800032b6:	1a 9b       	mov	r11,sp
800032b8:	fc 7c 18 00 	mov	r12,-190464
800032bc:	f0 1f 00 08 	mcall	800032dc <mcp2515_readRegister+0x54>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800032c0:	0f 8b       	ld.ub	r11,r7[0x0]
800032c2:	fc 7c 18 00 	mov	r12,-190464
800032c6:	f0 1f 00 07 	mcall	800032e0 <mcp2515_readRegister+0x58>

	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	return registerValue[0];
	
}
800032ca:	1b 8c       	ld.ub	r12,sp[0x0]
800032cc:	2f ed       	sub	sp,-8
800032ce:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800032d2:	00 00       	add	r0,r0
800032d4:	80 00       	ld.sh	r0,r0[0x0]
800032d6:	20 6c       	sub	r12,6
800032d8:	80 00       	ld.sh	r0,r0[0x0]
800032da:	24 58       	sub	r8,69
800032dc:	80 00       	ld.sh	r0,r0[0x0]
800032de:	24 08       	sub	r8,64
800032e0:	80 00       	ld.sh	r0,r0[0x0]
800032e2:	20 2c       	sub	r12,2

800032e4 <mcp2515_getCurrentMode>:
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	
}

mcp2515_mode_t mcp2515_getCurrentMode ( struct spi_device * spi_dev ){
800032e4:	d4 01       	pushm	lr
	
	uint8_t regValue = mcp2515_readRegister(spi_dev, MCP2515_CAN_CTRL_REG_ADDR);
800032e6:	30 fb       	mov	r11,15
800032e8:	f0 1f 00 03 	mcall	800032f4 <mcp2515_getCurrentMode+0x10>
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}
800032ec:	f9 dc c0 a3 	bfextu	r12,r12,0x5,0x3
800032f0:	d8 02       	popm	pc
800032f2:	00 00       	add	r0,r0
800032f4:	80 00       	ld.sh	r0,r0[0x0]
800032f6:	32 88       	mov	r8,40

800032f8 <mcp2515_writeRegister>:
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_single(MCP2515_SPI_ADDRESS, MCP2515_INSTR_RESET);
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}

void mcp2515_writeRegister ( struct spi_device * spi_dev, uint8_t reg_addr, uint8_t reg_data ){
800032f8:	eb cd 40 e0 	pushm	r5-r7,lr
800032fc:	20 1d       	sub	sp,4
800032fe:	18 97       	mov	r7,r12
80003300:	16 96       	mov	r6,r11
80003302:	14 95       	mov	r5,r10
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003304:	19 8b       	ld.ub	r11,r12[0x0]
80003306:	fc 7c 18 00 	mov	r12,-190464
8000330a:	f0 1f 00 0b 	mcall	80003334 <mcp2515_writeRegister+0x3c>
	
	uint8_t data[3] = {
		MCP2515_INSTR_WRITE,
		reg_addr,
		reg_data
	};
8000330e:	30 28       	mov	r8,2
80003310:	ba 88       	st.b	sp[0x0],r8
80003312:	ba 96       	st.b	sp[0x1],r6
80003314:	ba a5       	st.b	sp[0x2],r5
	
	spi_write_packet(MCP2515_SPI_ADDRESS, data,3);
80003316:	30 3a       	mov	r10,3
80003318:	1a 9b       	mov	r11,sp
8000331a:	fc 7c 18 00 	mov	r12,-190464
8000331e:	f0 1f 00 07 	mcall	80003338 <mcp2515_writeRegister+0x40>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003322:	0f 8b       	ld.ub	r11,r7[0x0]
80003324:	fc 7c 18 00 	mov	r12,-190464
80003328:	f0 1f 00 05 	mcall	8000333c <mcp2515_writeRegister+0x44>
	
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}
8000332c:	2f fd       	sub	sp,-4
8000332e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003332:	00 00       	add	r0,r0
80003334:	80 00       	ld.sh	r0,r0[0x0]
80003336:	20 6c       	sub	r12,6
80003338:	80 00       	ld.sh	r0,r0[0x0]
8000333a:	24 58       	sub	r8,69
8000333c:	80 00       	ld.sh	r0,r0[0x0]
8000333e:	20 2c       	sub	r12,2

80003340 <mcp2515_reset>:

	return 1;
	
}

void mcp2515_reset( struct spi_device * spi_dev ){
80003340:	eb cd 40 80 	pushm	r7,lr
80003344:	18 97       	mov	r7,r12
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003346:	19 8b       	ld.ub	r11,r12[0x0]
80003348:	fc 7c 18 00 	mov	r12,-190464
8000334c:	f0 1f 00 06 	mcall	80003364 <mcp2515_reset+0x24>
80003350:	fc 7c 18 00 	mov	r12,-190464
80003354:	e0 68 00 c0 	mov	r8,192
80003358:	99 38       	st.w	r12[0xc],r8
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000335a:	0f 8b       	ld.ub	r11,r7[0x0]
8000335c:	f0 1f 00 03 	mcall	80003368 <mcp2515_reset+0x28>
	
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_single(MCP2515_SPI_ADDRESS, MCP2515_INSTR_RESET);
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}
80003360:	e3 cd 80 80 	ldm	sp++,r7,pc
80003364:	80 00       	ld.sh	r0,r0[0x0]
80003366:	20 6c       	sub	r12,6
80003368:	80 00       	ld.sh	r0,r0[0x0]
8000336a:	20 2c       	sub	r12,2

8000336c <mcp2515_init>:
	spi_enable(SPI_ADRESS);
	return spi_device_conf;
}


uint8_t mcp2515_init ( struct spi_device * spi_dev ){
8000336c:	eb cd 40 80 	pushm	r7,lr
80003370:	18 97       	mov	r7,r12

	
	mcp2515_reset(spi_dev);
80003372:	f0 1f 00 1a 	mcall	800033d8 <mcp2515_init+0x6c>
	
	mcp2515_mode_t currentMode = mcp2515_getCurrentMode(spi_dev); 	
80003376:	0e 9c       	mov	r12,r7
80003378:	f0 1f 00 19 	mcall	800033dc <mcp2515_init+0x70>
	if ( currentMode != CONFIG ){
8000337c:	58 4c       	cp.w	r12,4
8000337e:	c0 30       	breq	80003384 <mcp2515_init+0x18>
80003380:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
	}
	
	
	// setup receive buffers:
	uint8_t receiveBuffer0Settings = RX_MASK_FILTER_OFF_bm;
	mcp2515_writeRegister(spi_dev, RXB0CTRL, receiveBuffer0Settings );
80003384:	36 0a       	mov	r10,96
80003386:	14 9b       	mov	r11,r10
80003388:	0e 9c       	mov	r12,r7
8000338a:	f0 1f 00 16 	mcall	800033e0 <mcp2515_init+0x74>
	
	uint8_t receiveBuffer1Settings = RX_MASK_FILTER_OFF_bm;
	mcp2515_writeRegister(spi_dev, RXB1CTRL, receiveBuffer1Settings );
8000338e:	36 0a       	mov	r10,96
80003390:	37 0b       	mov	r11,112
80003392:	0e 9c       	mov	r12,r7
80003394:	f0 1f 00 13 	mcall	800033e0 <mcp2515_init+0x74>
	
	
	uint8_t interruptSettings = RX0IE_bm | RX1IE_bm;		//enable interrupts on full receive buffers
	mcp2515_writeRegister(spi_dev,CANINTE,interruptSettings);
80003398:	30 3a       	mov	r10,3
8000339a:	32 bb       	mov	r11,43
8000339c:	0e 9c       	mov	r12,r7
8000339e:	f0 1f 00 11 	mcall	800033e0 <mcp2515_init+0x74>
	
	
	
	// set timing bits
	uint8_t cnf1RegisterSettings = SJW_LENGTH_1XTQ_bm | CAN_BAUD_RATE_PRESCALER;
	mcp2515_writeRegister(spi_dev, CNF1, cnf1RegisterSettings );
800033a2:	30 0a       	mov	r10,0
800033a4:	32 ab       	mov	r11,42
800033a6:	0e 9c       	mov	r12,r7
800033a8:	f0 1f 00 0e 	mcall	800033e0 <mcp2515_init+0x74>
	
	uint8_t cnf2RegisterSettings = PRSEG_2_bm | PHSEG1_1_bm | BTLMODE_1_bm; 
	mcp2515_writeRegister(spi_dev,CNF2,cnf2RegisterSettings);
800033ac:	e0 6a 00 8a 	mov	r10,138
800033b0:	32 9b       	mov	r11,41
800033b2:	0e 9c       	mov	r12,r7
800033b4:	f0 1f 00 0b 	mcall	800033e0 <mcp2515_init+0x74>
	
	uint8_t cnf3RegisterSettings = 	PHSEG2_1_bm;
	mcp2515_writeRegister(spi_dev,CNF3,cnf3RegisterSettings);
800033b8:	30 1a       	mov	r10,1
800033ba:	32 8b       	mov	r11,40
800033bc:	0e 9c       	mov	r12,r7
800033be:	f0 1f 00 09 	mcall	800033e0 <mcp2515_init+0x74>
	
	
	
	
	mcp2515_setToMode(spi_dev,NORMAL);			// finish initializing
800033c2:	30 0b       	mov	r11,0
800033c4:	0e 9c       	mov	r12,r7
800033c6:	f0 1f 00 08 	mcall	800033e4 <mcp2515_init+0x78>
	currentMode = mcp2515_getCurrentMode(spi_dev);
800033ca:	0e 9c       	mov	r12,r7
800033cc:	f0 1f 00 04 	mcall	800033dc <mcp2515_init+0x70>
800033d0:	5f 0c       	sreq	r12
		return 0;
	}

	return 1;
	
}
800033d2:	e3 cd 80 80 	ldm	sp++,r7,pc
800033d6:	00 00       	add	r0,r0
800033d8:	80 00       	ld.sh	r0,r0[0x0]
800033da:	33 40       	mov	r0,52
800033dc:	80 00       	ld.sh	r0,r0[0x0]
800033de:	32 e4       	mov	r4,46
800033e0:	80 00       	ld.sh	r0,r0[0x0]
800033e2:	32 f8       	mov	r8,47
800033e4:	80 00       	ld.sh	r0,r0[0x0]
800033e6:	32 3c       	mov	r12,35

800033e8 <mcp2515_getReceivedMessage>:
	interruptFlagRegister = mcp2515_readRegister(spi_dev, CANINTF );
	
	return interruptFlagRegister & ( 0b11 << 0 );
}

uint8_t mcp2515_getReceivedMessage ( struct spi_device * spi_dev, uint8_t bufferNum, uint8_t * data, uint8_t len ){
800033e8:	d4 21       	pushm	r4-r7,lr
800033ea:	18 95       	mov	r5,r12
800033ec:	16 97       	mov	r7,r11
800033ee:	14 94       	mov	r4,r10
	gpio_set_pin_low(LED1);
800033f0:	35 3c       	mov	r12,83
800033f2:	f0 1f 00 10 	mcall	80003430 <mcp2515_getReceivedMessage+0x48>
	uint8_t messageAddress;
	uint8_t messageDLCAddress;
	uint8_t receivedMessageInterrupt_bm;

	switch(bufferNum){
800033f6:	58 07       	cp.w	r7,0
800033f8:	c0 a0       	breq	8000340c <mcp2515_getReceivedMessage+0x24>
800033fa:	30 18       	mov	r8,1
800033fc:	f0 07 18 00 	cp.b	r7,r8
80003400:	c0 40       	breq	80003408 <mcp2515_getReceivedMessage+0x20>
80003402:	e0 66 00 ff 	mov	r6,255
80003406:	c1 28       	rjmp	8000342a <mcp2515_getReceivedMessage+0x42>
80003408:	37 5b       	mov	r11,117
8000340a:	c0 28       	rjmp	8000340e <mcp2515_getReceivedMessage+0x26>
8000340c:	36 5b       	mov	r11,101
			return 0xFF; //faulty call of function
	}
	
	
	//get DLC:
	uint8_t DLC =  mcp2515_readRegister(spi_dev, messageDLCAddress);
8000340e:	0a 9c       	mov	r12,r5
80003410:	f0 1f 00 09 	mcall	80003434 <mcp2515_getReceivedMessage+0x4c>
	DLC &= RX_DLC_BITS_bm;	// filter away any unwanted bits
80003414:	ed dc c0 04 	bfextu	r6,r12,0x0,0x4
	
	// get Data:
	mcp2515_readRXbuffer(spi_dev,bufferNum,data,DLC);	
80003418:	0c 99       	mov	r9,r6
8000341a:	08 9a       	mov	r10,r4
8000341c:	0e 9b       	mov	r11,r7
8000341e:	0a 9c       	mov	r12,r5
80003420:	f0 1f 00 06 	mcall	80003438 <mcp2515_getReceivedMessage+0x50>
	//mcp2515_read_array(spi_dev,data,DLC,messageAddress);
	
	
	//reset interrupt flag: (perhaps no longer needed due to the readRXbuffer function over - it should automatically reset the flag)
	//mcp2515_bitModifyRegister(spi_dev, CANINTF, receivedMessageInterrupt_bm,0x00);
	gpio_set_pin_high(LED1);
80003424:	35 3c       	mov	r12,83
80003426:	f0 1f 00 06 	mcall	8000343c <mcp2515_getReceivedMessage+0x54>
	return DLC;

}
8000342a:	0c 9c       	mov	r12,r6
8000342c:	d8 22       	popm	r4-r7,pc
8000342e:	00 00       	add	r0,r0
80003430:	80 00       	ld.sh	r0,r0[0x0]
80003432:	69 dc       	ld.w	r12,r4[0x74]
80003434:	80 00       	ld.sh	r0,r0[0x0]
80003436:	32 88       	mov	r8,40
80003438:	80 00       	ld.sh	r0,r0[0x0]
8000343a:	31 44       	mov	r4,20
8000343c:	80 00       	ld.sh	r0,r0[0x0]
8000343e:	69 c6       	ld.w	r6,r4[0x70]

80003440 <mcp2515_sendCanMessage>:
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	return registerValue[0];
	
}

void mcp2515_sendCanMessage ( struct spi_device * spi_dev, uint8_t DLC, uint8_t * data, uint16_t address, uint8_t bufferNumber ){
80003440:	eb cd 40 fe 	pushm	r1-r7,lr
80003444:	18 97       	mov	r7,r12
80003446:	16 94       	mov	r4,r11
80003448:	14 93       	mov	r3,r10
8000344a:	12 95       	mov	r5,r9
8000344c:	10 96       	mov	r6,r8
	
	gpio_set_pin_low(LED2);
8000344e:	35 2c       	mov	r12,82
80003450:	f0 1f 00 1b 	mcall	800034bc <mcp2515_sendCanMessage+0x7c>
	uint8_t messageAddress;
	uint8_t messageDLCAddress;
	uint8_t dataAddress;
	uint8_t controlRegisterAddress;
	
	switch(bufferNumber){
80003454:	58 06       	cp.w	r6,0
80003456:	c0 a0       	breq	8000346a <mcp2515_sendCanMessage+0x2a>
80003458:	30 18       	mov	r8,1
8000345a:	f0 06 18 00 	cp.b	r6,r8
8000345e:	c2 c1       	brne	800034b6 <mcp2515_sendCanMessage+0x76>
80003460:	34 01       	mov	r1,64
80003462:	34 62       	mov	r2,70
80003464:	34 5b       	mov	r11,69
80003466:	34 16       	mov	r6,65
80003468:	c0 58       	rjmp	80003472 <mcp2515_sendCanMessage+0x32>
8000346a:	33 01       	mov	r1,48
8000346c:	33 62       	mov	r2,54
8000346e:	33 5b       	mov	r11,53
80003470:	33 16       	mov	r6,49
	//	dataToSend[i] = data[i-5];
	//}
	//mcp2515_write_array(spi_dev,dataToSend,5+DLC,messageAddress);
	
	// Set up length of message
	mcp2515_writeRegister(spi_dev, messageDLCAddress, DLC );
80003472:	08 9a       	mov	r10,r4
80003474:	0e 9c       	mov	r12,r7
80003476:	f0 1f 00 13 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	
	// set up address
	uint8_t addressMSB = ( address >> 3);
	mcp2515_writeRegister(spi_dev, messageAddress, addressMSB );
8000347a:	f5 d5 c0 68 	bfextu	r10,r5,0x3,0x8
8000347e:	0c 9b       	mov	r11,r6
80003480:	0e 9c       	mov	r12,r7
80003482:	f0 1f 00 10 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	uint8_t addressLSB = (address << 5);
	mcp2515_writeRegister(spi_dev, messageAddress + 1 , addressLSB);
80003486:	ea 0a 15 05 	lsl	r10,r5,0x5
8000348a:	ec cb ff ff 	sub	r11,r6,-1
8000348e:	e2 1a 00 e0 	andl	r10,0xe0,COH
80003492:	5c 5b       	castu.b	r11
80003494:	0e 9c       	mov	r12,r7
80003496:	f0 1f 00 0b 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	
	// set up data
	
	mcp2515_write_array(spi_dev,data,DLC,dataAddress);
8000349a:	04 99       	mov	r9,r2
8000349c:	08 9a       	mov	r10,r4
8000349e:	06 9b       	mov	r11,r3
800034a0:	0e 9c       	mov	r12,r7
800034a2:	f0 1f 00 09 	mcall	800034c4 <mcp2515_sendCanMessage+0x84>
	
	// Request data transmission, priority set to low
	uint8_t dataTransmissionSetting = MCP2515_CAN_MESSAGE_PRIORITY_HIGHEST_bm | MCP2515_CAN_TRANSMIT_REQUEST_bm;
	mcp2515_writeRegister (spi_dev, controlRegisterAddress, dataTransmissionSetting );
800034a6:	30 ba       	mov	r10,11
800034a8:	02 9b       	mov	r11,r1
800034aa:	0e 9c       	mov	r12,r7
800034ac:	f0 1f 00 05 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	gpio_set_pin_high(LED2);
800034b0:	35 2c       	mov	r12,82
800034b2:	f0 1f 00 06 	mcall	800034c8 <mcp2515_sendCanMessage+0x88>
800034b6:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
800034ba:	00 00       	add	r0,r0
800034bc:	80 00       	ld.sh	r0,r0[0x0]
800034be:	69 dc       	ld.w	r12,r4[0x74]
800034c0:	80 00       	ld.sh	r0,r0[0x0]
800034c2:	32 f8       	mov	r8,47
800034c4:	80 00       	ld.sh	r0,r0[0x0]
800034c6:	31 9c       	mov	r12,25
800034c8:	80 00       	ld.sh	r0,r0[0x0]
800034ca:	69 c6       	ld.w	r6,r4[0x70]

800034cc <spi_init_module>:
	gpio_enable_module(MCP2515_SPI_GPIO_MAP,
	sizeof(MCP2515_SPI_GPIO_MAP) / sizeof(MCP2515_SPI_GPIO_MAP[0]));

}

struct spi_device spi_init_module(void) {
800034cc:	eb cd 40 c0 	pushm	r6-r7,lr
800034d0:	20 1d       	sub	sp,4
	struct spi_device spi_device_conf = {
		.id = 0
	};
800034d2:	fa c7 ff fc 	sub	r7,sp,-4
800034d6:	30 08       	mov	r8,0
800034d8:	0e f8       	st.b	--r7,r8
 * \brief Enable a module clock derived from the PBC clock
 * \param index Index of the module clock in the PBCMASK register
 */
static inline void sysclk_enable_pbc_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBC, index);
800034da:	30 3b       	mov	r11,3
800034dc:	30 4c       	mov	r12,4
800034de:	f0 1f 00 1b 	mcall	80003548 <spi_init_module+0x7c>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800034e2:	fc 76 18 00 	mov	r6,-190464
800034e6:	e0 68 00 80 	mov	r8,128
800034ea:	8d 08       	st.w	r6[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
800034ec:	6c 18       	ld.w	r8,r6[0x4]
800034ee:	30 19       	mov	r9,1
800034f0:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
800034f4:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
800034f6:	6c 18       	ld.w	r8,r6[0x4]
800034f8:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
800034fc:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
800034fe:	6c 18       	ld.w	r8,r6[0x4]
80003500:	30 0a       	mov	r10,0
80003502:	f1 da d0 e1 	bfins	r8,r10,0x7,0x1
80003506:	8d 18       	st.w	r6[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
80003508:	6c 18       	ld.w	r8,r6[0x4]
8000350a:	30 f9       	mov	r9,15
8000350c:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
80003510:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
80003512:	6c 18       	ld.w	r8,r6[0x4]
80003514:	f1 da d0 21 	bfins	r8,r10,0x1,0x1
80003518:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
8000351a:	6c 18       	ld.w	r8,r6[0x4]
8000351c:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
80003520:	8d 18       	st.w	r6[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
80003522:	6c 18       	ld.w	r8,r6[0x4]
80003524:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
80003528:	8d 18       	st.w	r6[0x4],r8

	spi_master_init(SPI_ADRESS);
	spi_master_setup_device(SPI_ADRESS, &spi_device_conf, SPI_MODE_0, 1000000, 0);
8000352a:	14 98       	mov	r8,r10
8000352c:	ee 79 42 40 	mov	r9,1000000
80003530:	0e 9b       	mov	r11,r7
80003532:	0c 9c       	mov	r12,r6
80003534:	f0 1f 00 06 	mcall	8000354c <spi_init_module+0x80>
	spi_enable(SPI_ADRESS);
80003538:	0c 9c       	mov	r12,r6
8000353a:	f0 1f 00 06 	mcall	80003550 <spi_init_module+0x84>
	return spi_device_conf;
}
8000353e:	1b bc       	ld.ub	r12,sp[0x3]
80003540:	2f fd       	sub	sp,-4
80003542:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003546:	00 00       	add	r0,r0
80003548:	80 00       	ld.sh	r0,r0[0x0]
8000354a:	6d 0c       	ld.w	r12,r6[0x40]
8000354c:	80 00       	ld.sh	r0,r0[0x0]
8000354e:	24 84       	sub	r4,72
80003550:	80 00       	ld.sh	r0,r0[0x0]
80003552:	20 24       	sub	r4,2

80003554 <spi_init_pins>:
	MCP2515_CMD_RTS = 0x80,
	MCP2515_CMD_READ_STATUS = 0xA0,
	MCP2515_CMD_BIT_MODIFY = 0x05,
} MCP2515_CMD_t;

void spi_init_pins(void) {
80003554:	d4 01       	pushm	lr
		{SPI_MOSI_PIN,	SPI_MOSI_FUNCTION},
		{SPI_CS_PIN,	SPI_CS_FUNCTION},
	};

	// Assign I/Os to SPI.
	gpio_enable_module(MCP2515_SPI_GPIO_MAP,
80003556:	30 5b       	mov	r11,5
80003558:	48 2c       	lddpc	r12,80003560 <spi_init_pins+0xc>
8000355a:	f0 1f 00 03 	mcall	80003564 <spi_init_pins+0x10>
	sizeof(MCP2515_SPI_GPIO_MAP) / sizeof(MCP2515_SPI_GPIO_MAP[0]));

}
8000355e:	d8 02       	popm	pc
80003560:	80 00       	ld.sh	r0,r0[0x0]
80003562:	80 04       	ld.sh	r4,r0[0x0]
80003564:	80 00       	ld.sh	r0,r0[0x0]
80003566:	68 50       	ld.w	r0,r4[0x14]

80003568 <fsm_ecu_init>:
#define SOFTWARE_TIMER_0_5_SEC		25
#define SOFTWARE_TIMER_1_SEC		50

static uint16_t attempts =	0;

void fsm_ecu_init(fsm_ecu_data_t *ecu_data) {
80003568:	eb cd 00 c0 	pushm	r6-r7
	ecu_data->state = STATE_STARTUP;
8000356c:	30 08       	mov	r8,0
8000356e:	99 08       	st.w	r12[0x0],r8
	ecu_data->inverter_can_msg = (inverter_can_msg_t){.data.u64 = 0x0LL, .dlc = 0};
80003570:	30 06       	mov	r6,0
80003572:	30 07       	mov	r7,0
80003574:	f8 e7 00 04 	st.d	r12[4],r6
80003578:	99 38       	st.w	r12[0xc],r8
	ecu_data->trq_sens0 = 0;
8000357a:	f9 58 00 10 	st.h	r12[16],r8
	ecu_data->trq_sens1 = 0;
8000357e:	f9 58 00 12 	st.h	r12[18],r8
	ecu_data->trq_pedal = 0;
80003582:	30 0a       	mov	r10,0
80003584:	99 8a       	st.w	r12[0x20],r10
	ecu_data->trq_sens0_err = 0;
80003586:	f9 68 00 14 	st.b	r12[20],r8
	ecu_data->trq_sens1_err = 0;
8000358a:	f9 68 00 15 	st.b	r12[21],r8
	ecu_data->trq_cmd = 0;
8000358e:	f9 58 00 16 	st.h	r12[22],r8
	ecu_data->traction_control_limit = MAX_TORQUE;
80003592:	e0 6b 7f ff 	mov	r11,32767
80003596:	f9 5b 00 18 	st.h	r12[24],r11
	ecu_data->control_u = 0;
8000359a:	99 7a       	st.w	r12[0x1c],r10
	ecu_data->dash_msg = (dash_can_msg_t){.data.u64 = 0x0LL, .id = 0};
8000359c:	f8 e7 00 24 	st.d	r12[36],r6
800035a0:	99 b8       	st.w	r12[0x2c],r8
	ecu_data->bms_msg = (bms_can_msg_t){.data.u64 = 0x0LL, .id = 0};
800035a2:	f8 e7 00 30 	st.d	r12[48],r6
800035a6:	99 e8       	st.w	r12[0x38],r8
	ecu_data->vdc_battery = 0;
800035a8:	f9 58 00 3c 	st.h	r12[60],r8
	ecu_data->inverter_vdc = 0;
800035ac:	f9 58 00 3e 	st.h	r12[62],r8
	ecu_data->rpm = 0;
800035b0:	f9 58 00 40 	st.h	r12[64],r8
	ecu_data->motor_temp = 0;
800035b4:	f9 58 00 42 	st.h	r12[66],r8
	ecu_data->inverter_temp = 0;
800035b8:	f9 58 00 44 	st.h	r12[68],r8
	ecu_data->brake_front = 0;
800035bc:	f9 58 00 46 	st.h	r12[70],r8
	ecu_data->brake_rear = 0;
800035c0:	f9 58 00 48 	st.h	r12[72],r8
	ecu_data->flag_start_precharge = 0;
800035c4:	f9 68 00 4a 	st.b	r12[74],r8
	ecu_data->flag_brake_implausible = 0;
800035c8:	f9 68 00 4b 	st.b	r12[75],r8
	ecu_data->max_cell_temp = 0;
800035cc:	f9 68 00 4c 	st.b	r12[76],r8
	ecu_data->flag_drive_enable = DRIVE_DISABLED;
800035d0:	f9 48 00 50 	st.w	r12[80],r8
	ecu_data->arctos_mode = ARCTOS_MODE_NORMAL;
800035d4:	f9 48 00 54 	st.w	r12[84],r8
	ecu_data->inverter_error = 0;
800035d8:	f9 58 00 58 	st.h	r12[88],r8
	ecu_data->ecu_error = 0;
800035dc:	f9 58 00 5a 	st.h	r12[90],r8
	ecu_data->WFL_sens = 0;
800035e0:	f9 58 00 5c 	st.h	r12[92],r8
	ecu_data->WFR_sens = 0;
800035e4:	f9 58 00 5e 	st.h	r12[94],r8
	ecu_data->WRL_sens = 0;
800035e8:	f9 58 00 60 	st.h	r12[96],r8
	ecu_data->WRR_sens = 0;
800035ec:	f9 58 00 62 	st.h	r12[98],r8
	ecu_data->launch_control_flag = LAUNCH_CONTROL_INACTIVE;
800035f0:	f9 48 00 64 	st.w	r12[100],r8
	ecu_data->reboot = 0;
800035f4:	f9 68 00 68 	st.b	r12[104],r8
	ecu_data->config_max_trq = 100;
800035f8:	36 4b       	mov	r11,100
800035fa:	f9 6b 00 69 	st.b	r12[105],r11
	ecu_data->Kp = Kp_default;
800035fe:	fc 1b 40 00 	movh	r11,0x4000
80003602:	f9 4b 00 6c 	st.w	r12[108],r11
	ecu_data->Ki = Ki_default;
80003606:	fc 1b 3f 80 	movh	r11,0x3f80
8000360a:	f9 4b 00 70 	st.w	r12[112],r11
	ecu_data->Kd = Kd_default;
8000360e:	f9 4a 00 74 	st.w	r12[116],r10
	ecu_data->d_filter_gain = D_FILTER_GAIN_DEFAULT;
80003612:	f9 4b 00 7c 	st.w	r12[124],r11
	ecu_data->slip_target = 0;
80003616:	f9 4a 00 78 	st.w	r12[120],r10
	ecu_data->inverter_timeout = 0;
8000361a:	f9 68 00 80 	st.b	r12[128],r8
	ecu_data->lc_filter_gain = LC_FILTER_GAIN_DEFAULT;
8000361e:	e0 69 94 36 	mov	r9,37942
80003622:	ea 19 3c 57 	orh	r9,0x3c57
80003626:	f9 49 00 84 	st.w	r12[132],r9
	ecu_data->lc_trq_init = LC_TRQ_INIT_DEFAULT;
8000362a:	e0 6b 98 66 	mov	r11,39014
8000362e:	ea 1b 46 19 	orh	r11,0x4619
80003632:	f9 4b 00 88 	st.w	r12[136],r11
	ecu_data->kers_factor = 0;
80003636:	f9 58 00 8c 	st.h	r12[140],r8
	ecu_data->bms_current = 0;
8000363a:	f9 58 00 8e 	st.h	r12[142],r8
}
8000363e:	e3 cd 00 c0 	ldm	sp++,r6-r7
80003642:	5e fc       	retal	r12

80003644 <fsm_ecu_run_state>:
	fsm_ecu_state_deactivate_launch_func,
	fsm_ecu_state_plausibility_error_func,
	fsm_ecu_state_error_func,
};

fsm_ecu_state_t fsm_ecu_run_state( fsm_ecu_state_t current_state, fsm_ecu_data_t *data) {
80003644:	d4 01       	pushm	lr
	return fsm_ecu_state_table[ current_state ]( data );
80003646:	48 48       	lddpc	r8,80003654 <fsm_ecu_run_state+0x10>
80003648:	f0 0c 03 28 	ld.w	r8,r8[r12<<0x2]
8000364c:	16 9c       	mov	r12,r11
8000364e:	5d 18       	icall	r8
};
80003650:	d8 02       	popm	pc
80003652:	00 00       	add	r0,r0
80003654:	80 00       	ld.sh	r0,r0[0x0]
80003656:	80 2c       	ld.sh	r12,r0[0x4]

80003658 <fsm_ecu_state_error_func>:
	return next_state;
};


	
fsm_ecu_state_t fsm_ecu_state_error_func( fsm_ecu_data_t *ecu_data ) {
80003658:	eb cd 40 80 	pushm	r7,lr
8000365c:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_ERROR;
	get_new_data(ecu_data);
8000365e:	f0 1f 00 12 	mcall	800036a4 <fsm_ecu_state_error_func+0x4c>
	/* Disable AIR+ */
	gpio_set_pin_low(AIR_PLUS);
80003662:	30 4c       	mov	r12,4
80003664:	f0 1f 00 11 	mcall	800036a8 <fsm_ecu_state_error_func+0x50>
	gpio_set_pin_low(FRG_PIN);
80003668:	30 9c       	mov	r12,9
8000366a:	f0 1f 00 10 	mcall	800036a8 <fsm_ecu_state_error_func+0x50>
	gpio_set_pin_low(RFE_PIN);
8000366e:	31 0c       	mov	r12,16
80003670:	f0 1f 00 0e 	mcall	800036a8 <fsm_ecu_state_error_func+0x50>
	ecu_data->trq_cmd = 0x0;
80003674:	30 08       	mov	r8,0
80003676:	ef 58 00 16 	st.h	r7[22],r8
	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
8000367a:	30 0c       	mov	r12,0
8000367c:	f0 1f 00 0c 	mcall	800036ac <fsm_ecu_state_error_func+0x54>
	
	if (ecu_data->reboot == 1) {
80003680:	ef 39 00 68 	ld.ub	r9,r7[104]
80003684:	30 18       	mov	r8,1
80003686:	f0 09 18 00 	cp.b	r9,r8
8000368a:	c0 40       	breq	80003692 <fsm_ecu_state_error_func+0x3a>
8000368c:	30 8c       	mov	r12,8
8000368e:	e3 cd 80 80 	ldm	sp++,r7,pc
		ecu_data->reboot = 0;
80003692:	30 08       	mov	r8,0
80003694:	ef 68 00 68 	st.b	r7[104],r8
		fsm_ecu_init(ecu_data); // Reinitialize data struct
80003698:	0e 9c       	mov	r12,r7
8000369a:	f0 1f 00 06 	mcall	800036b0 <fsm_ecu_state_error_func+0x58>
8000369e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
800036a2:	00 00       	add	r0,r0
800036a4:	80 00       	ld.sh	r0,r0[0x0]
800036a6:	43 8c       	lddsp	r12,sp[0xe0]
800036a8:	80 00       	ld.sh	r0,r0[0x0]
800036aa:	69 dc       	ld.w	r12,r4[0x74]
800036ac:	80 00       	ld.sh	r0,r0[0x0]
800036ae:	2b 08       	sub	r8,-80
800036b0:	80 00       	ld.sh	r0,r0[0x0]
800036b2:	35 68       	mov	r8,86

800036b4 <fsm_ecu_state_plausibility_error_func>:
		ecu_can_send_ready_to_drive();
		return STATE_READY;
	}
}

fsm_ecu_state_t fsm_ecu_state_plausibility_error_func( fsm_ecu_data_t *ecu_data ) {
800036b4:	eb cd 40 c0 	pushm	r6-r7,lr
800036b8:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_PLAUSIBILITY_ERROR;

	get_new_data(ecu_data);
800036ba:	f0 1f 00 1b 	mcall	80003724 <fsm_ecu_state_plausibility_error_func+0x70>
	get_trq_sens(ecu_data);
800036be:	0e 9c       	mov	r12,r7
800036c0:	f0 1f 00 1a 	mcall	80003728 <fsm_ecu_state_plausibility_error_func+0x74>

	if ( torque_plausibility_check(ecu_data) == true ) {
800036c4:	0e 9c       	mov	r12,r7
800036c6:	f0 1f 00 1a 	mcall	8000372c <fsm_ecu_state_plausibility_error_func+0x78>
800036ca:	c2 30       	breq	80003710 <fsm_ecu_state_plausibility_error_func+0x5c>
		if (ecu_data->flag_brake_implausible) {
800036cc:	ef 39 00 4b 	ld.ub	r9,r7[75]
800036d0:	30 08       	mov	r8,0
800036d2:	f0 09 18 00 	cp.b	r9,r8
800036d6:	c1 30       	breq	800036fc <fsm_ecu_state_plausibility_error_func+0x48>
			/* Can return to normal state if pedal travel < 5% (pedal = <0,1000>) */
			if (max(ecu_data->trq_sens0, ecu_data->trq_sens1) < 50) {
800036d8:	ef 08 00 10 	ld.sh	r8,r7[16]
800036dc:	ef 09 00 12 	ld.sh	r9,r7[18]
800036e0:	f0 09 0c 48 	max	r8,r8,r9
800036e4:	e0 48 00 31 	cp.w	r8,49
800036e8:	e0 89 00 14 	brgt	80003710 <fsm_ecu_state_plausibility_error_func+0x5c>
				ecu_data->flag_brake_implausible = 0;
800036ec:	30 08       	mov	r8,0
800036ee:	ef 68 00 4b 	st.b	r7[75],r8
				gpio_set_pin_high(FRG_PIN);
800036f2:	30 9c       	mov	r12,9
800036f4:	f0 1f 00 0f 	mcall	80003730 <fsm_ecu_state_plausibility_error_func+0x7c>
800036f8:	30 36       	mov	r6,3
800036fa:	c0 c8       	rjmp	80003712 <fsm_ecu_state_plausibility_error_func+0x5e>
				next_state = STATE_READY;
			}
		} else {
			gpio_set_pin_high(FRG_PIN);
800036fc:	30 9c       	mov	r12,9
800036fe:	f0 1f 00 0d 	mcall	80003730 <fsm_ecu_state_plausibility_error_func+0x7c>
			if (ecu_data->launch_control_flag == LAUNCH_CONTROL_ACTIVE) {
80003702:	6f 96       	ld.w	r6,r7[0x64]
80003704:	58 36       	cp.w	r6,3
80003706:	f9 b6 00 05 	moveq	r6,5
8000370a:	f9 b6 01 03 	movne	r6,3
8000370e:	c0 28       	rjmp	80003712 <fsm_ecu_state_plausibility_error_func+0x5e>
80003710:	30 76       	mov	r6,7
			} else {
				next_state = STATE_READY;	
			}
		}
	}
	ecu_data->trq_cmd = 0x0;
80003712:	30 08       	mov	r8,0
80003714:	ef 58 00 16 	st.h	r7[22],r8
	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003718:	30 0c       	mov	r12,0
8000371a:	f0 1f 00 07 	mcall	80003734 <fsm_ecu_state_plausibility_error_func+0x80>
	return next_state;
};
8000371e:	0c 9c       	mov	r12,r6
80003720:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003724:	80 00       	ld.sh	r0,r0[0x0]
80003726:	43 8c       	lddsp	r12,sp[0xe0]
80003728:	80 00       	ld.sh	r0,r0[0x0]
8000372a:	44 4c       	lddsp	r12,sp[0x110]
8000372c:	80 00       	ld.sh	r0,r0[0x0]
8000372e:	3e f8       	mov	r8,-17
80003730:	80 00       	ld.sh	r0,r0[0x0]
80003732:	69 c6       	ld.w	r6,r4[0x70]
80003734:	80 00       	ld.sh	r0,r0[0x0]
80003736:	2b 08       	sub	r8,-80

80003738 <fsm_ecu_state_deactivate_launch_func>:
	}
	
	return next_state;
}

fsm_ecu_state_t fsm_ecu_state_deactivate_launch_func( fsm_ecu_data_t *ecu_data ) {
80003738:	d4 01       	pushm	lr
	//Wait for 5 seconds before returning to ready state
	static uint8_t timer = 0;
	if (timer < SOFTWARE_TIMER_5_SEC) {
8000373a:	48 d8       	lddpc	r8,8000376c <fsm_ecu_state_deactivate_launch_func+0x34>
8000373c:	11 88       	ld.ub	r8,r8[0x0]
8000373e:	3f 99       	mov	r9,-7
80003740:	f2 08 18 00 	cp.b	r8,r9
80003744:	e0 8b 00 0d 	brhi	8000375e <fsm_ecu_state_deactivate_launch_func+0x26>
		timer++;
80003748:	2f f8       	sub	r8,-1
8000374a:	48 99       	lddpc	r9,8000376c <fsm_ecu_state_deactivate_launch_func+0x34>
8000374c:	b2 88       	st.b	r9[0x0],r8
		ecu_data->trq_cmd = 0;
8000374e:	30 08       	mov	r8,0
80003750:	f9 58 00 16 	st.h	r12[22],r8
		ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003754:	30 0c       	mov	r12,0
80003756:	f0 1f 00 07 	mcall	80003770 <fsm_ecu_state_deactivate_launch_func+0x38>
8000375a:	30 6c       	mov	r12,6
		return STATE_DEACTIVATE_LAUNCH;
8000375c:	d8 02       	popm	pc
	} else {
		timer = 0;
8000375e:	30 09       	mov	r9,0
80003760:	48 38       	lddpc	r8,8000376c <fsm_ecu_state_deactivate_launch_func+0x34>
80003762:	b0 89       	st.b	r8[0x0],r9
		ecu_can_send_ready_to_drive();
80003764:	f0 1f 00 04 	mcall	80003774 <fsm_ecu_state_deactivate_launch_func+0x3c>
80003768:	30 3c       	mov	r12,3
		return STATE_READY;
	}
}
8000376a:	d8 02       	popm	pc
8000376c:	00 00       	add	r0,r0
8000376e:	cc 10       	breq	800036f0 <fsm_ecu_state_plausibility_error_func+0x3c>
80003770:	80 00       	ld.sh	r0,r0[0x0]
80003772:	2b 08       	sub	r8,-80
80003774:	80 00       	ld.sh	r0,r0[0x0]
80003776:	29 a0       	sub	r0,-102

80003778 <fsm_ecu_state_launch_control_func>:
	}
	
	return next_state;
}	

fsm_ecu_state_t fsm_ecu_state_launch_control_func( fsm_ecu_data_t *ecu_data ) {
80003778:	eb cd 40 80 	pushm	r7,lr
8000377c:	18 97       	mov	r7,r12
	int16_t trq_min = 0;
	static uint16_t activation_timer = 0;
	fsm_ecu_state_t next_state = STATE_LAUNCH_CONTROL;
	
	get_new_data(ecu_data);
8000377e:	f0 1f 00 35 	mcall	80003850 <fsm_ecu_state_launch_control_func+0xd8>
	get_trq_sens(ecu_data);
80003782:	0e 9c       	mov	r12,r7
80003784:	f0 1f 00 34 	mcall	80003854 <fsm_ecu_state_launch_control_func+0xdc>
	
	if (torque_plausibility_check(ecu_data)) {
80003788:	0e 9c       	mov	r12,r7
8000378a:	f0 1f 00 34 	mcall	80003858 <fsm_ecu_state_launch_control_func+0xe0>
8000378e:	c4 80       	breq	8000381e <fsm_ecu_state_launch_control_func+0xa6>
		trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80003790:	ef 08 00 10 	ld.sh	r8,r7[16]
80003794:	ef 09 00 12 	ld.sh	r9,r7[18]
80003798:	f0 09 0d 49 	min	r9,r8,r9
		if (trq_min > 500) {
8000379c:	e0 68 01 f4 	mov	r8,500
800037a0:	f0 09 19 00 	cp.h	r9,r8
800037a4:	e0 8a 00 23 	brle	800037ea <fsm_ecu_state_launch_control_func+0x72>
			switch (ecu_data->launch_control_flag) {
800037a8:	6f 98       	ld.w	r8,r7[0x64]
800037aa:	58 28       	cp.w	r8,2
800037ac:	c0 d0       	breq	800037c6 <fsm_ecu_state_launch_control_func+0x4e>
800037ae:	58 38       	cp.w	r8,3
800037b0:	c1 40       	breq	800037d8 <fsm_ecu_state_launch_control_func+0x60>
800037b2:	58 18       	cp.w	r8,1
800037b4:	c0 30       	breq	800037ba <fsm_ecu_state_launch_control_func+0x42>
800037b6:	30 5c       	mov	r12,5
800037b8:	c3 d8       	rjmp	80003832 <fsm_ecu_state_launch_control_func+0xba>
				case LAUNCH_CONTROL_INITIATE:
				activation_timer++;
800037ba:	4a 98       	lddpc	r8,8000385c <fsm_ecu_state_launch_control_func+0xe4>
800037bc:	90 09       	ld.sh	r9,r8[0x0]
800037be:	2f f9       	sub	r9,-1
800037c0:	b0 09       	st.h	r8[0x0],r9
800037c2:	30 5c       	mov	r12,5
				break;
800037c4:	c3 78       	rjmp	80003832 <fsm_ecu_state_launch_control_func+0xba>
				
				case LAUNCH_CONTROL_COUNTDOWN_COMPLETE:
				ecu_data->launch_control_flag = LAUNCH_CONTROL_ACTIVE;
800037c6:	30 38       	mov	r8,3
800037c8:	ef 48 00 64 	st.w	r7[100],r8
				activation_timer = 0;	
800037cc:	30 09       	mov	r9,0
800037ce:	4a 48       	lddpc	r8,8000385c <fsm_ecu_state_launch_control_func+0xe4>
800037d0:	b0 09       	st.h	r8[0x0],r9
800037d2:	30 5c       	mov	r12,5
				break;
800037d4:	e3 cd 80 80 	ldm	sp++,r7,pc
				
				case LAUNCH_CONTROL_ACTIVE:
				launch_control(ecu_data);
800037d8:	0e 9c       	mov	r12,r7
800037da:	f0 1f 00 22 	mcall	80003860 <fsm_ecu_state_launch_control_func+0xe8>
				ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
800037de:	ef 0c 00 16 	ld.sh	r12,r7[22]
800037e2:	f0 1f 00 21 	mcall	80003864 <fsm_ecu_state_launch_control_func+0xec>
800037e6:	30 5c       	mov	r12,5
800037e8:	c2 58       	rjmp	80003832 <fsm_ecu_state_launch_control_func+0xba>
				default:
				break;	
			}
		} else {
			// Exit launch control
			switch (ecu_data->launch_control_flag) {
800037ea:	6f 98       	ld.w	r8,r7[0x64]
800037ec:	58 18       	cp.w	r8,1
800037ee:	c0 40       	breq	800037f6 <fsm_ecu_state_launch_control_func+0x7e>
800037f0:	58 38       	cp.w	r8,3
800037f2:	c0 f1       	brne	80003810 <fsm_ecu_state_launch_control_func+0x98>
800037f4:	c0 88       	rjmp	80003804 <fsm_ecu_state_launch_control_func+0x8c>
				case LAUNCH_CONTROL_INITIATE:
					activation_timer = 0;
800037f6:	30 09       	mov	r9,0
800037f8:	49 98       	lddpc	r8,8000385c <fsm_ecu_state_launch_control_func+0xe4>
800037fa:	b0 09       	st.h	r8[0x0],r9
					ecu_can_send_launch_stop();
800037fc:	f0 1f 00 1b 	mcall	80003868 <fsm_ecu_state_launch_control_func+0xf0>
80003800:	30 6c       	mov	r12,6
					next_state = STATE_DEACTIVATE_LAUNCH;
					break;
80003802:	c1 88       	rjmp	80003832 <fsm_ecu_state_launch_control_func+0xba>
				case LAUNCH_CONTROL_ACTIVE:
					activation_timer = 0;
80003804:	30 09       	mov	r9,0
80003806:	49 68       	lddpc	r8,8000385c <fsm_ecu_state_launch_control_func+0xe4>
80003808:	b0 09       	st.h	r8[0x0],r9
8000380a:	30 3c       	mov	r12,3
					next_state = STATE_READY;
					break;
8000380c:	e3 cd 80 80 	ldm	sp++,r7,pc
				default:
					activation_timer = 0;
80003810:	30 09       	mov	r9,0
80003812:	49 38       	lddpc	r8,8000385c <fsm_ecu_state_launch_control_func+0xe4>
80003814:	b0 09       	st.h	r8[0x0],r9
					ecu_can_send_launch_stop();
80003816:	f0 1f 00 15 	mcall	80003868 <fsm_ecu_state_launch_control_func+0xf0>
8000381a:	30 6c       	mov	r12,6
8000381c:	c0 b8       	rjmp	80003832 <fsm_ecu_state_launch_control_func+0xba>
					break;
			}	
		}
	} else {
		//Torque sensor implausibility
		ecu_data->trq_cmd = 0;
8000381e:	30 08       	mov	r8,0
80003820:	ef 58 00 16 	st.h	r7[22],r8
		ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003824:	30 0c       	mov	r12,0
80003826:	f0 1f 00 10 	mcall	80003864 <fsm_ecu_state_launch_control_func+0xec>
		gpio_set_pin_low(FRG_PIN);
8000382a:	30 9c       	mov	r12,9
8000382c:	f0 1f 00 10 	mcall	8000386c <fsm_ecu_state_launch_control_func+0xf4>
80003830:	30 7c       	mov	r12,7
		next_state = STATE_PLAUSIBILITY_ERROR;	
	}
	
	if (activation_timer == SOFTWARE_TIMER_10_SEC) {
80003832:	48 b8       	lddpc	r8,8000385c <fsm_ecu_state_launch_control_func+0xe4>
80003834:	90 09       	ld.sh	r9,r8[0x0]
80003836:	e0 68 01 f4 	mov	r8,500
8000383a:	f0 09 19 00 	cp.h	r9,r8
8000383e:	c0 71       	brne	8000384c <fsm_ecu_state_launch_control_func+0xd4>
		activation_timer = 0;
80003840:	30 09       	mov	r9,0
80003842:	48 78       	lddpc	r8,8000385c <fsm_ecu_state_launch_control_func+0xe4>
80003844:	b0 09       	st.h	r8[0x0],r9
		ecu_can_send_launch_stop();
80003846:	f0 1f 00 09 	mcall	80003868 <fsm_ecu_state_launch_control_func+0xf0>
8000384a:	30 6c       	mov	r12,6
		next_state = STATE_DEACTIVATE_LAUNCH;
	}
	
	return next_state;
}
8000384c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003850:	80 00       	ld.sh	r0,r0[0x0]
80003852:	43 8c       	lddsp	r12,sp[0xe0]
80003854:	80 00       	ld.sh	r0,r0[0x0]
80003856:	44 4c       	lddsp	r12,sp[0x110]
80003858:	80 00       	ld.sh	r0,r0[0x0]
8000385a:	3e f8       	mov	r8,-17
8000385c:	00 00       	add	r0,r0
8000385e:	cc 0e       	rcall	800035de <fsm_ecu_init+0x76>
80003860:	80 00       	ld.sh	r0,r0[0x0]
80003862:	45 fc       	lddsp	r12,sp[0x17c]
80003864:	80 00       	ld.sh	r0,r0[0x0]
80003866:	2b 08       	sub	r8,-80
80003868:	80 00       	ld.sh	r0,r0[0x0]
8000386a:	28 40       	sub	r0,-124
8000386c:	80 00       	ld.sh	r0,r0[0x0]
8000386e:	69 dc       	ld.w	r12,r4[0x74]

80003870 <fsm_ecu_state_init_launch_func>:
 	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
 	
	return next_state;
};

fsm_ecu_state_t fsm_ecu_state_init_launch_func( fsm_ecu_data_t *ecu_data ) {	
80003870:	eb cd 40 80 	pushm	r7,lr
80003874:	18 97       	mov	r7,r12
	static uint16_t activation_timer = 0;
	static uint8_t verification_timer = 0;
	int16_t trq_min = 0;
	fsm_ecu_state_t next_state = STATE_INIT_LAUNCH;
	
	get_new_data(ecu_data);
80003876:	f0 1f 00 25 	mcall	80003908 <fsm_ecu_state_init_launch_func+0x98>
	get_trq_sens(ecu_data);
8000387a:	0e 9c       	mov	r12,r7
8000387c:	f0 1f 00 24 	mcall	8000390c <fsm_ecu_state_init_launch_func+0x9c>
	if (torque_plausibility_check(ecu_data)) {
80003880:	0e 9c       	mov	r12,r7
80003882:	f0 1f 00 24 	mcall	80003910 <fsm_ecu_state_init_launch_func+0xa0>
80003886:	c0 31       	brne	8000388c <fsm_ecu_state_init_launch_func+0x1c>
80003888:	30 4c       	mov	r12,4
8000388a:	c2 a8       	rjmp	800038de <fsm_ecu_state_init_launch_func+0x6e>
		trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
8000388c:	ef 08 00 10 	ld.sh	r8,r7[16]
80003890:	ef 09 00 12 	ld.sh	r9,r7[18]
80003894:	f0 09 0d 49 	min	r9,r8,r9
		if (trq_min > 500) {
80003898:	e0 68 01 f4 	mov	r8,500
8000389c:	f0 09 19 00 	cp.h	r9,r8
800038a0:	e0 8a 00 17 	brle	800038ce <fsm_ecu_state_init_launch_func+0x5e>
			if (verification_timer < SOFTWARE_TIMER_0_5_SEC) {
800038a4:	49 c8       	lddpc	r8,80003914 <fsm_ecu_state_init_launch_func+0xa4>
800038a6:	11 88       	ld.ub	r8,r8[0x0]
800038a8:	31 89       	mov	r9,24
800038aa:	f2 08 18 00 	cp.b	r8,r9
800038ae:	e0 8b 00 07 	brhi	800038bc <fsm_ecu_state_init_launch_func+0x4c>
				verification_timer++;
800038b2:	2f f8       	sub	r8,-1
800038b4:	49 89       	lddpc	r9,80003914 <fsm_ecu_state_init_launch_func+0xa4>
800038b6:	b2 88       	st.b	r9[0x0],r8
800038b8:	30 4c       	mov	r12,4
800038ba:	c1 28       	rjmp	800038de <fsm_ecu_state_init_launch_func+0x6e>
			} else {
				activation_timer = 0;
800038bc:	30 08       	mov	r8,0
800038be:	49 79       	lddpc	r9,80003918 <fsm_ecu_state_init_launch_func+0xa8>
800038c0:	b2 08       	st.h	r9[0x0],r8
				verification_timer = 0;
				//Pedals has been > 500 for 0.5 sec
				verification_timer = 0;
800038c2:	49 59       	lddpc	r9,80003914 <fsm_ecu_state_init_launch_func+0xa4>
800038c4:	b2 88       	st.b	r9[0x0],r8
				ecu_can_send_launch_ready();
800038c6:	f0 1f 00 16 	mcall	8000391c <fsm_ecu_state_init_launch_func+0xac>
800038ca:	30 5c       	mov	r12,5
800038cc:	c0 98       	rjmp	800038de <fsm_ecu_state_init_launch_func+0x6e>
				next_state = STATE_LAUNCH_CONTROL;
			}
		} else {
			verification_timer = 0;
800038ce:	30 09       	mov	r9,0
800038d0:	49 18       	lddpc	r8,80003914 <fsm_ecu_state_init_launch_func+0xa4>
800038d2:	b0 89       	st.b	r8[0x0],r9
			activation_timer++;
800038d4:	49 18       	lddpc	r8,80003918 <fsm_ecu_state_init_launch_func+0xa8>
800038d6:	90 09       	ld.sh	r9,r8[0x0]
800038d8:	2f f9       	sub	r9,-1
800038da:	b0 09       	st.h	r8[0x0],r9
800038dc:	30 4c       	mov	r12,4
		}
	}
	
	if (activation_timer == SOFTWARE_TIMER_10_SEC) {
800038de:	48 f8       	lddpc	r8,80003918 <fsm_ecu_state_init_launch_func+0xa8>
800038e0:	90 09       	ld.sh	r9,r8[0x0]
800038e2:	e0 68 01 f4 	mov	r8,500
800038e6:	f0 09 19 00 	cp.h	r9,r8
800038ea:	c0 c1       	brne	80003902 <fsm_ecu_state_init_launch_func+0x92>
		activation_timer = 0;
800038ec:	30 08       	mov	r8,0
800038ee:	48 b9       	lddpc	r9,80003918 <fsm_ecu_state_init_launch_func+0xa8>
800038f0:	b2 08       	st.h	r9[0x0],r8
		verification_timer = 0;
800038f2:	48 99       	lddpc	r9,80003914 <fsm_ecu_state_init_launch_func+0xa4>
800038f4:	b2 88       	st.b	r9[0x0],r8
		ecu_can_send_launch_stop();
800038f6:	f0 1f 00 0b 	mcall	80003920 <fsm_ecu_state_init_launch_func+0xb0>
		ecu_data->launch_control_flag = LAUNCH_CONTROL_INACTIVE;
800038fa:	30 08       	mov	r8,0
800038fc:	ef 48 00 64 	st.w	r7[100],r8
80003900:	30 6c       	mov	r12,6
		next_state = STATE_DEACTIVATE_LAUNCH;
	}
	
	return next_state;
}	
80003902:	e3 cd 80 80 	ldm	sp++,r7,pc
80003906:	00 00       	add	r0,r0
80003908:	80 00       	ld.sh	r0,r0[0x0]
8000390a:	43 8c       	lddsp	r12,sp[0xe0]
8000390c:	80 00       	ld.sh	r0,r0[0x0]
8000390e:	44 4c       	lddsp	r12,sp[0x110]
80003910:	80 00       	ld.sh	r0,r0[0x0]
80003912:	3e f8       	mov	r8,-17
80003914:	00 00       	add	r0,r0
80003916:	cc 14       	brge	80003898 <fsm_ecu_state_init_launch_func+0x28>
80003918:	00 00       	add	r0,r0
8000391a:	cc 12       	brcc	8000389c <fsm_ecu_state_init_launch_func+0x2c>
8000391c:	80 00       	ld.sh	r0,r0[0x0]
8000391e:	28 80       	sub	r0,-120
80003920:	80 00       	ld.sh	r0,r0[0x0]
80003922:	28 40       	sub	r0,-124

80003924 <fsm_ecu_state_ready_func>:
	
	return next_state;
};
	
	
fsm_ecu_state_t fsm_ecu_state_ready_func( fsm_ecu_data_t *ecu_data ) {
80003924:	eb cd 40 c0 	pushm	r6-r7,lr
80003928:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_READY;
	int16_t kers = 0;
	
	get_new_data(ecu_data);
8000392a:	f0 1f 00 57 	mcall	80003a84 <fsm_ecu_state_ready_func+0x160>
	get_trq_sens(ecu_data);
8000392e:	0e 9c       	mov	r12,r7
80003930:	f0 1f 00 56 	mcall	80003a88 <fsm_ecu_state_ready_func+0x164>
	get_speed_sens(ecu_data);
80003934:	0e 9c       	mov	r12,r7
80003936:	f0 1f 00 56 	mcall	80003a8c <fsm_ecu_state_ready_func+0x168>
	get_brake_sens(ecu_data);
8000393a:	0e 9c       	mov	r12,r7
8000393c:	f0 1f 00 55 	mcall	80003a90 <fsm_ecu_state_ready_func+0x16c>
	
	if (ecu_data->flag_drive_enable == DRIVE_DISABLE_REQUEST) {
80003940:	6f 48       	ld.w	r8,r7[0x50]
80003942:	58 48       	cp.w	r8,4
80003944:	c0 b1       	brne	8000395a <fsm_ecu_state_ready_func+0x36>
		gpio_set_pin_low(FRG_PIN);
80003946:	30 9c       	mov	r12,9
80003948:	f0 1f 00 53 	mcall	80003a94 <fsm_ecu_state_ready_func+0x170>
		ecu_data->flag_drive_enable = DRIVE_DISABLED;
8000394c:	30 08       	mov	r8,0
8000394e:	ef 48 00 50 	st.w	r7[80],r8
		ecu_can_send_drive_disabled();
80003952:	f0 1f 00 52 	mcall	80003a98 <fsm_ecu_state_ready_func+0x174>
80003956:	30 16       	mov	r6,1
		return STATE_CHARGED;
80003958:	c9 28       	rjmp	80003a7c <fsm_ecu_state_ready_func+0x158>
	}
	
	if (ecu_data->inverter_vdc < 50) {
8000395a:	ef 09 00 3e 	ld.sh	r9,r7[62]
8000395e:	33 18       	mov	r8,49
80003960:	f0 09 19 00 	cp.h	r9,r8
80003964:	e0 8b 00 13 	brhi	8000398a <fsm_ecu_state_ready_func+0x66>
		gpio_set_pin_low(FRG_PIN);
80003968:	30 9c       	mov	r12,9
8000396a:	f0 1f 00 4b 	mcall	80003a94 <fsm_ecu_state_ready_func+0x170>
		gpio_set_pin_low(RFE_PIN);
8000396e:	31 0c       	mov	r12,16
80003970:	f0 1f 00 49 	mcall	80003a94 <fsm_ecu_state_ready_func+0x170>
		gpio_set_pin_low(AIR_PLUS);
80003974:	30 4c       	mov	r12,4
80003976:	f0 1f 00 48 	mcall	80003a94 <fsm_ecu_state_ready_func+0x170>
		ecu_can_send_drive_disabled();
8000397a:	f0 1f 00 48 	mcall	80003a98 <fsm_ecu_state_ready_func+0x174>
		ecu_data->flag_drive_enable = DRIVE_DISABLED;
8000397e:	30 06       	mov	r6,0
80003980:	ef 46 00 50 	st.w	r7[80],r6
		ecu_data->flag_start_precharge = 0;
80003984:	ef 66 00 4a 	st.b	r7[74],r6

		return STATE_STARTUP;
80003988:	c7 a8       	rjmp	80003a7c <fsm_ecu_state_ready_func+0x158>
	}
	
	if (ecu_data->launch_control_flag == LAUNCH_CONTROL_INITIATE) {
8000398a:	6f 98       	ld.w	r8,r7[0x64]
8000398c:	58 18       	cp.w	r8,1
8000398e:	c1 91       	brne	800039c0 <fsm_ecu_state_ready_func+0x9c>
		if ((ecu_data->trq_sens0 < 20) && (ecu_data->trq_sens1 < 20) && (ecu_data->trq_cmd == 0)) {
80003990:	ef 09 00 10 	ld.sh	r9,r7[16]
80003994:	31 38       	mov	r8,19
80003996:	f0 09 19 00 	cp.h	r9,r8
8000399a:	e0 89 00 13 	brgt	800039c0 <fsm_ecu_state_ready_func+0x9c>
8000399e:	ef 09 00 12 	ld.sh	r9,r7[18]
800039a2:	f0 09 19 00 	cp.h	r9,r8
800039a6:	e0 89 00 0d 	brgt	800039c0 <fsm_ecu_state_ready_func+0x9c>
800039aa:	ef 09 00 16 	ld.sh	r9,r7[22]
800039ae:	30 08       	mov	r8,0
800039b0:	f0 09 19 00 	cp.h	r9,r8
800039b4:	c0 61       	brne	800039c0 <fsm_ecu_state_ready_func+0x9c>
			asm("nop");
800039b6:	d7 03       	nop
			ecu_can_confirm_activate_launch();
800039b8:	f0 1f 00 39 	mcall	80003a9c <fsm_ecu_state_ready_func+0x178>
800039bc:	30 46       	mov	r6,4
			return STATE_INIT_LAUNCH;
800039be:	c5 f8       	rjmp	80003a7c <fsm_ecu_state_ready_func+0x158>
		} 	
	}
	
	uint8_t bspd = check_bspd();
800039c0:	f0 1f 00 38 	mcall	80003aa0 <fsm_ecu_state_ready_func+0x17c>
800039c4:	18 96       	mov	r6,r12
	
	/* First set trq_cmd to 0. Will be updated if the following tests are passed. 
	 * If not, the motor will be disabled and zero torque requested (stored in inverter?). 
	 * When transitioning from plausibility error state to ready state, the zero command
	 * stored in inverter memory will be used (it may also be zero by default) */
 	ecu_data->trq_cmd = 0;
800039c6:	30 08       	mov	r8,0
800039c8:	ef 58 00 16 	st.h	r7[22],r8
	if ( bspd == BSPD_SIGNAL_LOSS_WARNING ) {
800039cc:	34 28       	mov	r8,66
800039ce:	f0 0c 18 00 	cp.b	r12,r8
800039d2:	c1 11       	brne	800039f4 <fsm_ecu_state_ready_func+0xd0>
		gpio_set_pin_low(RFE_PIN);
800039d4:	31 0c       	mov	r12,16
800039d6:	f0 1f 00 30 	mcall	80003a94 <fsm_ecu_state_ready_func+0x170>
		gpio_set_pin_low(FRG_PIN);
800039da:	30 9c       	mov	r12,9
800039dc:	f0 1f 00 2e 	mcall	80003a94 <fsm_ecu_state_ready_func+0x170>
		gpio_set_pin_low(AIR_PLUS);
800039e0:	30 4c       	mov	r12,4
800039e2:	f0 1f 00 2d 	mcall	80003a94 <fsm_ecu_state_ready_func+0x170>
		ecu_data->ecu_error |= (1 << ERR_BSPD);
800039e6:	ef 08 00 5a 	ld.sh	r8,r7[90]
800039ea:	a9 a8       	sbr	r8,0x8
800039ec:	ef 58 00 5a 	st.h	r7[90],r8
800039f0:	30 86       	mov	r6,8
800039f2:	c4 18       	rjmp	80003a74 <fsm_ecu_state_ready_func+0x150>
		next_state = STATE_ERROR;
		
 	} else if ( torque_plausibility_check(ecu_data) == false ) {
800039f4:	0e 9c       	mov	r12,r7
800039f6:	f0 1f 00 2c 	mcall	80003aa4 <fsm_ecu_state_ready_func+0x180>
800039fa:	c0 61       	brne	80003a06 <fsm_ecu_state_ready_func+0xe2>
 		/* Deviation > 10 %. Shut down power to motor */
 		gpio_set_pin_low(FRG_PIN);
800039fc:	30 9c       	mov	r12,9
800039fe:	f0 1f 00 26 	mcall	80003a94 <fsm_ecu_state_ready_func+0x170>
80003a02:	30 76       	mov	r6,7
80003a04:	c3 88       	rjmp	80003a74 <fsm_ecu_state_ready_func+0x150>
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
 	} else if ((brake_plausibility_check(ecu_data) == false) || (bspd == BSPD_PLAUSIBILITY_OCCURED)) {
80003a06:	0e 9c       	mov	r12,r7
80003a08:	f0 1f 00 28 	mcall	80003aa8 <fsm_ecu_state_ready_func+0x184>
80003a0c:	c0 50       	breq	80003a16 <fsm_ecu_state_ready_func+0xf2>
80003a0e:	39 98       	mov	r8,-103
80003a10:	f0 06 18 00 	cp.b	r6,r8
80003a14:	c0 91       	brne	80003a26 <fsm_ecu_state_ready_func+0x102>
 		gpio_set_pin_low(FRG_PIN);
80003a16:	30 9c       	mov	r12,9
80003a18:	f0 1f 00 1f 	mcall	80003a94 <fsm_ecu_state_ready_func+0x170>
 		ecu_data->flag_brake_implausible = 1;
80003a1c:	30 18       	mov	r8,1
80003a1e:	ef 68 00 4b 	st.b	r7[75],r8
80003a22:	30 76       	mov	r6,7
 	} else if ( torque_plausibility_check(ecu_data) == false ) {
 		/* Deviation > 10 %. Shut down power to motor */
 		gpio_set_pin_low(FRG_PIN);
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
 	} else if ((brake_plausibility_check(ecu_data) == false) || (bspd == BSPD_PLAUSIBILITY_OCCURED)) {
80003a24:	c2 88       	rjmp	80003a74 <fsm_ecu_state_ready_func+0x150>
 		gpio_set_pin_low(FRG_PIN);
 		ecu_data->flag_brake_implausible = 1;
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
  	} else {
		kers = calc_kers(ecu_data);
80003a26:	0e 9c       	mov	r12,r7
80003a28:	f0 1f 00 21 	mcall	80003aac <fsm_ecu_state_ready_func+0x188>
		if (kers < 0) {
80003a2c:	30 08       	mov	r8,0
80003a2e:	f0 0c 19 00 	cp.h	r12,r8
80003a32:	c0 54       	brge	80003a3c <fsm_ecu_state_ready_func+0x118>
			ecu_data->trq_cmd = kers;
80003a34:	ef 5c 00 16 	st.h	r7[22],r12
80003a38:	30 36       	mov	r6,3
80003a3a:	c1 d8       	rjmp	80003a74 <fsm_ecu_state_ready_func+0x150>
		} else {
 			map_pedal(ecu_data);
80003a3c:	0e 9c       	mov	r12,r7
80003a3e:	f0 1f 00 1d 	mcall	80003ab0 <fsm_ecu_state_ready_func+0x18c>
			traction_control(ecu_data);
80003a42:	0e 9c       	mov	r12,r7
80003a44:	f0 1f 00 1c 	mcall	80003ab4 <fsm_ecu_state_ready_func+0x190>
			// DEBUG
			ecu_can_send_slip_current((uint16_t)ecu_data->traction_control_limit, (uint16_t)ecu_data->control_u);
80003a48:	6e 7b       	ld.w	r11,r7[0x1c]
80003a4a:	e5 a9 0b 0b 	cop	cp0,cr11,cr0,cr11,0x52
80003a4e:	5c 7b       	castu.h	r11
80003a50:	ef 1c 00 18 	ld.uh	r12,r7[24]
80003a54:	f0 1f 00 19 	mcall	80003ab8 <fsm_ecu_state_ready_func+0x194>
			ecu_data->trq_cmd = max(0, min((int16_t)ecu_data->trq_pedal, ecu_data->traction_control_limit));
80003a58:	6e 88       	ld.w	r8,r7[0x20]
80003a5a:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
80003a5e:	5c 88       	casts.h	r8
80003a60:	ef 09 00 18 	ld.sh	r9,r7[24]
80003a64:	f0 09 0d 49 	min	r9,r8,r9
80003a68:	30 08       	mov	r8,0
80003a6a:	f0 09 0c 48 	max	r8,r8,r9
80003a6e:	ef 58 00 16 	st.h	r7[22],r8
80003a72:	30 36       	mov	r6,3
 		}
	}
 	
 	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003a74:	ef 0c 00 16 	ld.sh	r12,r7[22]
80003a78:	f0 1f 00 11 	mcall	80003abc <fsm_ecu_state_ready_func+0x198>
 	
	return next_state;
};
80003a7c:	0c 9c       	mov	r12,r6
80003a7e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003a82:	00 00       	add	r0,r0
80003a84:	80 00       	ld.sh	r0,r0[0x0]
80003a86:	43 8c       	lddsp	r12,sp[0xe0]
80003a88:	80 00       	ld.sh	r0,r0[0x0]
80003a8a:	44 4c       	lddsp	r12,sp[0x110]
80003a8c:	80 00       	ld.sh	r0,r0[0x0]
80003a8e:	44 c0       	lddsp	r0,sp[0x130]
80003a90:	80 00       	ld.sh	r0,r0[0x0]
80003a92:	45 38       	lddsp	r8,sp[0x14c]
80003a94:	80 00       	ld.sh	r0,r0[0x0]
80003a96:	69 dc       	ld.w	r12,r4[0x74]
80003a98:	80 00       	ld.sh	r0,r0[0x0]
80003a9a:	29 60       	sub	r0,-106
80003a9c:	80 00       	ld.sh	r0,r0[0x0]
80003a9e:	28 c0       	sub	r0,-116
80003aa0:	80 00       	ld.sh	r0,r0[0x0]
80003aa2:	45 78       	lddsp	r8,sp[0x15c]
80003aa4:	80 00       	ld.sh	r0,r0[0x0]
80003aa6:	3e f8       	mov	r8,-17
80003aa8:	80 00       	ld.sh	r0,r0[0x0]
80003aaa:	3e a8       	mov	r8,-22
80003aac:	80 00       	ld.sh	r0,r0[0x0]
80003aae:	3f 28       	mov	r8,-14
80003ab0:	80 00       	ld.sh	r0,r0[0x0]
80003ab2:	42 f4       	lddsp	r4,sp[0xbc]
80003ab4:	80 00       	ld.sh	r0,r0[0x0]
80003ab6:	47 28       	lddsp	r8,sp[0x1c8]
80003ab8:	80 00       	ld.sh	r0,r0[0x0]
80003aba:	28 00       	sub	r0,-128
80003abc:	80 00       	ld.sh	r0,r0[0x0]
80003abe:	2b 08       	sub	r8,-80

80003ac0 <fsm_ecu_state_enable_drive_func>:
		}
	}
	return next_state;
};
	
fsm_ecu_state_t fsm_ecu_state_enable_drive_func( fsm_ecu_data_t *ecu_data ) {
80003ac0:	eb cd 40 80 	pushm	r7,lr
80003ac4:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_ENABLE_DRIVE;
	static uint8_t internal_state = 0;
	get_new_data(ecu_data);
80003ac6:	f0 1f 00 4d 	mcall	80003bf8 <fsm_ecu_state_enable_drive_func+0x138>
	
	if (ecu_data->inverter_vdc < 50) {
80003aca:	ef 09 00 3e 	ld.sh	r9,r7[62]
80003ace:	33 18       	mov	r8,49
80003ad0:	f0 09 19 00 	cp.h	r9,r8
80003ad4:	e0 8b 00 10 	brhi	80003af4 <fsm_ecu_state_enable_drive_func+0x34>
		gpio_set_pin_low(FRG_PIN);
80003ad8:	30 9c       	mov	r12,9
80003ada:	f0 1f 00 49 	mcall	80003bfc <fsm_ecu_state_enable_drive_func+0x13c>
		gpio_set_pin_low(RFE_PIN);
80003ade:	31 0c       	mov	r12,16
80003ae0:	f0 1f 00 47 	mcall	80003bfc <fsm_ecu_state_enable_drive_func+0x13c>
		gpio_set_pin_low(AIR_PLUS);
80003ae4:	30 4c       	mov	r12,4
80003ae6:	f0 1f 00 46 	mcall	80003bfc <fsm_ecu_state_enable_drive_func+0x13c>
		ecu_data->flag_start_precharge = 0;
80003aea:	30 08       	mov	r8,0
80003aec:	ef 68 00 4a 	st.b	r7[74],r8
80003af0:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
		//Reinitialize ECU here if still <90% error
		return STATE_STARTUP;
	}
	
	if (ecu_data->flag_drive_enable == DRIVE_ENABLE_RTDS_PLAYS) {
80003af4:	6f 48       	ld.w	r8,r7[0x50]
80003af6:	58 38       	cp.w	r8,3
80003af8:	c5 e1       	brne	80003bb4 <fsm_ecu_state_enable_drive_func+0xf4>
		switch (internal_state) {
80003afa:	4c 28       	lddpc	r8,80003c00 <fsm_ecu_state_enable_drive_func+0x140>
80003afc:	11 88       	ld.ub	r8,r8[0x0]
80003afe:	30 19       	mov	r9,1
80003b00:	f2 08 18 00 	cp.b	r8,r9
80003b04:	c2 90       	breq	80003b56 <fsm_ecu_state_enable_drive_func+0x96>
80003b06:	c0 63       	brcs	80003b12 <fsm_ecu_state_enable_drive_func+0x52>
80003b08:	30 29       	mov	r9,2
80003b0a:	f2 08 18 00 	cp.b	r8,r9
80003b0e:	c5 31       	brne	80003bb4 <fsm_ecu_state_enable_drive_func+0xf4>
80003b10:	c3 d8       	rjmp	80003b8a <fsm_ecu_state_enable_drive_func+0xca>
			case 0:
			gpio_set_pin_high(RFE_PIN);
80003b12:	31 0c       	mov	r12,16
80003b14:	f0 1f 00 3c 	mcall	80003c04 <fsm_ecu_state_enable_drive_func+0x144>
			ecu_can_inverter_enable_drive();
80003b18:	f0 1f 00 3c 	mcall	80003c08 <fsm_ecu_state_enable_drive_func+0x148>
			gpio_set_pin_high(FRG_PIN);
80003b1c:	30 9c       	mov	r12,9
80003b1e:	f0 1f 00 3a 	mcall	80003c04 <fsm_ecu_state_enable_drive_func+0x144>
 * \return bool    \c true  if the pin is in high logical level
 *                 \c false if the pin is not in high logical level
 */
__always_inline static bool gpio_pin_is_high(uint32_t pin)
{
	return (gpio_get_pin_value(pin) != 0);
80003b22:	37 5c       	mov	r12,117
80003b24:	f0 1f 00 3a 	mcall	80003c0c <fsm_ecu_state_enable_drive_func+0x14c>
			if (gpio_pin_is_high(INVERTER_DOUT1)) {
80003b28:	c1 10       	breq	80003b4a <fsm_ecu_state_enable_drive_func+0x8a>
				attempts = 0;
80003b2a:	30 09       	mov	r9,0
80003b2c:	4b 98       	lddpc	r8,80003c10 <fsm_ecu_state_enable_drive_func+0x150>
80003b2e:	b0 09       	st.h	r8[0x0],r9
				internal_state = 1;
80003b30:	30 19       	mov	r9,1
80003b32:	4b 48       	lddpc	r8,80003c00 <fsm_ecu_state_enable_drive_func+0x140>
80003b34:	b0 89       	st.b	r8[0x0],r9
				ecu_dio_inverter_clear_error();
80003b36:	f0 1f 00 38 	mcall	80003c14 <fsm_ecu_state_enable_drive_func+0x154>
				ecu_data->inverter_error = 0xDEAD;
80003b3a:	fe 78 de ad 	mov	r8,-8531
80003b3e:	ef 58 00 58 	st.h	r7[88],r8
				ecu_can_inverter_read_reg(ERROR_REG);
80003b42:	e0 6c 00 8f 	mov	r12,143
80003b46:	f0 1f 00 35 	mcall	80003c18 <fsm_ecu_state_enable_drive_func+0x158>
			}
			attempts++;
80003b4a:	4b 28       	lddpc	r8,80003c10 <fsm_ecu_state_enable_drive_func+0x150>
80003b4c:	90 09       	ld.sh	r9,r8[0x0]
80003b4e:	2f f9       	sub	r9,-1
80003b50:	b0 09       	st.h	r8[0x0],r9
80003b52:	30 2c       	mov	r12,2
			break;
80003b54:	c3 18       	rjmp	80003bb6 <fsm_ecu_state_enable_drive_func+0xf6>
			
			case 1:
			if (ecu_data->inverter_error != 0xDEAD) {
80003b56:	ef 09 00 58 	ld.sh	r9,r7[88]
80003b5a:	fe 78 de ad 	mov	r8,-8531
80003b5e:	f0 09 19 00 	cp.h	r9,r8
80003b62:	c0 a0       	breq	80003b76 <fsm_ecu_state_enable_drive_func+0xb6>
				internal_state = 2;
80003b64:	30 29       	mov	r9,2
80003b66:	4a 78       	lddpc	r8,80003c00 <fsm_ecu_state_enable_drive_func+0x140>
80003b68:	b0 89       	st.b	r8[0x0],r9
				attempts = 0;
80003b6a:	30 09       	mov	r9,0
80003b6c:	4a 98       	lddpc	r8,80003c10 <fsm_ecu_state_enable_drive_func+0x150>
80003b6e:	b0 09       	st.h	r8[0x0],r9
80003b70:	30 2c       	mov	r12,2
80003b72:	e3 cd 80 80 	ldm	sp++,r7,pc
			} else {
				ecu_can_inverter_read_reg(ERROR_REG);
80003b76:	e0 6c 00 8f 	mov	r12,143
80003b7a:	f0 1f 00 28 	mcall	80003c18 <fsm_ecu_state_enable_drive_func+0x158>
				attempts++;
80003b7e:	4a 58       	lddpc	r8,80003c10 <fsm_ecu_state_enable_drive_func+0x150>
80003b80:	90 09       	ld.sh	r9,r8[0x0]
80003b82:	2f f9       	sub	r9,-1
80003b84:	b0 09       	st.h	r8[0x0],r9
80003b86:	30 2c       	mov	r12,2
80003b88:	c1 78       	rjmp	80003bb6 <fsm_ecu_state_enable_drive_func+0xf6>
			}
			break;
			
			case 2:
			if (check_inverter_error(ecu_data) == 0) {
80003b8a:	0e 9c       	mov	r12,r7
80003b8c:	f0 1f 00 24 	mcall	80003c1c <fsm_ecu_state_enable_drive_func+0x15c>
80003b90:	c0 b1       	brne	80003ba6 <fsm_ecu_state_enable_drive_func+0xe6>
				internal_state = 0; //Reset for next possible restart
80003b92:	30 09       	mov	r9,0
80003b94:	49 b8       	lddpc	r8,80003c00 <fsm_ecu_state_enable_drive_func+0x140>
80003b96:	b0 89       	st.b	r8[0x0],r9
				ecu_can_send_ready_to_drive();
80003b98:	f0 1f 00 22 	mcall	80003c20 <fsm_ecu_state_enable_drive_func+0x160>
				ecu_data->flag_drive_enable = DRIVE_ENABLED;
80003b9c:	30 28       	mov	r8,2
80003b9e:	ef 48 00 50 	st.w	r7[80],r8
80003ba2:	30 3c       	mov	r12,3
80003ba4:	c0 98       	rjmp	80003bb6 <fsm_ecu_state_enable_drive_func+0xf6>
				next_state = STATE_READY;
			} else {
				//set error code - return inverters error register?
				ecu_data->ecu_error |= (1 << ERR_INVERTER_INTERNAL);
80003ba6:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003baa:	a3 b8       	sbr	r8,0x3
80003bac:	ef 58 00 5a 	st.h	r7[90],r8
80003bb0:	30 8c       	mov	r12,8
80003bb2:	c0 28       	rjmp	80003bb6 <fsm_ecu_state_enable_drive_func+0xf6>
80003bb4:	30 2c       	mov	r12,2
			
			default:
			break;
		}
	}
	if (attempts == ATTEMPT_LIMIT) {
80003bb6:	49 78       	lddpc	r8,80003c10 <fsm_ecu_state_enable_drive_func+0x150>
80003bb8:	90 09       	ld.sh	r9,r8[0x0]
80003bba:	36 48       	mov	r8,100
80003bbc:	f0 09 19 00 	cp.h	r9,r8
80003bc0:	c1 a1       	brne	80003bf4 <fsm_ecu_state_enable_drive_func+0x134>
		if (internal_state == 0) {
80003bc2:	49 08       	lddpc	r8,80003c00 <fsm_ecu_state_enable_drive_func+0x140>
80003bc4:	11 88       	ld.ub	r8,r8[0x0]
80003bc6:	58 08       	cp.w	r8,0
80003bc8:	c0 71       	brne	80003bd6 <fsm_ecu_state_enable_drive_func+0x116>
			ecu_data->ecu_error |= (1 << ERR_FRG);
80003bca:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003bce:	a7 a8       	sbr	r8,0x6
80003bd0:	ef 58 00 5a 	st.h	r7[90],r8
80003bd4:	c0 a8       	rjmp	80003be8 <fsm_ecu_state_enable_drive_func+0x128>
		} else if (internal_state == 1) {
80003bd6:	30 19       	mov	r9,1
80003bd8:	f2 08 18 00 	cp.b	r8,r9
80003bdc:	c0 61       	brne	80003be8 <fsm_ecu_state_enable_drive_func+0x128>
			ecu_data->ecu_error |= (1 << ERR_INVERTER_COM);
80003bde:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003be2:	a3 a8       	sbr	r8,0x2
80003be4:	ef 58 00 5a 	st.h	r7[90],r8
		}
		attempts = 0; //Reset
80003be8:	30 08       	mov	r8,0
80003bea:	48 a9       	lddpc	r9,80003c10 <fsm_ecu_state_enable_drive_func+0x150>
80003bec:	b2 08       	st.h	r9[0x0],r8
		internal_state = 0; //Reset
80003bee:	48 59       	lddpc	r9,80003c00 <fsm_ecu_state_enable_drive_func+0x140>
80003bf0:	b2 88       	st.b	r9[0x0],r8
80003bf2:	30 8c       	mov	r12,8
		next_state = STATE_ERROR;
	}
	
	return next_state;
};
80003bf4:	e3 cd 80 80 	ldm	sp++,r7,pc
80003bf8:	80 00       	ld.sh	r0,r0[0x0]
80003bfa:	43 8c       	lddsp	r12,sp[0xe0]
80003bfc:	80 00       	ld.sh	r0,r0[0x0]
80003bfe:	69 dc       	ld.w	r12,r4[0x74]
80003c00:	00 00       	add	r0,r0
80003c02:	cc 08       	rjmp	80003d82 <fsm_ecu_state_startup_func+0x6a>
80003c04:	80 00       	ld.sh	r0,r0[0x0]
80003c06:	69 c6       	ld.w	r6,r4[0x70]
80003c08:	80 00       	ld.sh	r0,r0[0x0]
80003c0a:	2b 8c       	sub	r12,-72
80003c0c:	80 00       	ld.sh	r0,r0[0x0]
80003c0e:	69 b0       	ld.w	r0,r4[0x6c]
80003c10:	00 00       	add	r0,r0
80003c12:	cc 0a       	rjmp	80003992 <fsm_ecu_state_ready_func+0x6e>
80003c14:	80 00       	ld.sh	r0,r0[0x0]
80003c16:	45 a0       	lddsp	r0,sp[0x168]
80003c18:	80 00       	ld.sh	r0,r0[0x0]
80003c1a:	2a d4       	sub	r4,-83
80003c1c:	80 00       	ld.sh	r0,r0[0x0]
80003c1e:	3f f4       	mov	r4,-1
80003c20:	80 00       	ld.sh	r0,r0[0x0]
80003c22:	29 a0       	sub	r0,-102

80003c24 <fsm_ecu_state_charged_func>:
	return next_state;
}

	

fsm_ecu_state_t fsm_ecu_state_charged_func( fsm_ecu_data_t *ecu_data ) {
80003c24:	eb cd 40 c0 	pushm	r6-r7,lr
80003c28:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_CHARGED;
	uint8_t no_trq_sens = 0;
	uint8_t no_speed_sens = 0;

	get_new_data(ecu_data);
80003c2a:	f0 1f 00 35 	mcall	80003cfc <fsm_ecu_state_charged_func+0xd8>
	no_trq_sens	  = get_trq_sens(ecu_data);
80003c2e:	0e 9c       	mov	r12,r7
80003c30:	f0 1f 00 34 	mcall	80003d00 <fsm_ecu_state_charged_func+0xdc>
80003c34:	18 96       	mov	r6,r12
	no_speed_sens = get_speed_sens(ecu_data);
80003c36:	0e 9c       	mov	r12,r7
80003c38:	f0 1f 00 33 	mcall	80003d04 <fsm_ecu_state_charged_func+0xe0>
	get_brake_sens(ecu_data);
80003c3c:	0e 9c       	mov	r12,r7
80003c3e:	f0 1f 00 33 	mcall	80003d08 <fsm_ecu_state_charged_func+0xe4>
	no_speed_sens = 0;
	
	if (ecu_data->inverter_vdc < 50) {
80003c42:	ef 09 00 3e 	ld.sh	r9,r7[62]
80003c46:	33 18       	mov	r8,49
80003c48:	f0 09 19 00 	cp.h	r9,r8
80003c4c:	e0 8b 00 10 	brhi	80003c6c <fsm_ecu_state_charged_func+0x48>
		gpio_set_pin_low(FRG_PIN);
80003c50:	30 9c       	mov	r12,9
80003c52:	f0 1f 00 2f 	mcall	80003d0c <fsm_ecu_state_charged_func+0xe8>
		gpio_set_pin_low(RFE_PIN);
80003c56:	31 0c       	mov	r12,16
80003c58:	f0 1f 00 2d 	mcall	80003d0c <fsm_ecu_state_charged_func+0xe8>
		gpio_set_pin_low(AIR_PLUS);
80003c5c:	30 4c       	mov	r12,4
80003c5e:	f0 1f 00 2c 	mcall	80003d0c <fsm_ecu_state_charged_func+0xe8>
		ecu_data->flag_start_precharge = 0;
80003c62:	30 08       	mov	r8,0
80003c64:	ef 68 00 4a 	st.b	r7[74],r8
80003c68:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
		//Reinitialize ECU here if still <90% error
		return STATE_STARTUP;
	}
	
	if(ecu_data->flag_drive_enable == DRIVE_ENABLE_REQUEST) {
80003c6c:	6f 48       	ld.w	r8,r7[0x50]
80003c6e:	58 18       	cp.w	r8,1
80003c70:	c0 30       	breq	80003c76 <fsm_ecu_state_charged_func+0x52>
80003c72:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
 * \return bool    \c true if the pin is in low logical level
 *                 \c false if the pin is not in low logical level
 */
__always_inline static bool gpio_pin_is_low(uint32_t pin)
{
	return (gpio_get_pin_value(pin) == 0);
80003c76:	30 4c       	mov	r12,4
80003c78:	f0 1f 00 26 	mcall	80003d10 <fsm_ecu_state_charged_func+0xec>
		if (gpio_pin_is_low(AIR_PLUS)) {
80003c7c:	c0 30       	breq	80003c82 <fsm_ecu_state_charged_func+0x5e>
80003c7e:	30 1c       	mov	r12,1
80003c80:	c0 78       	rjmp	80003c8e <fsm_ecu_state_charged_func+0x6a>
			ecu_data->ecu_error |= (1 << ERR_AIR_PLUS);
80003c82:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003c86:	a7 b8       	sbr	r8,0x7
80003c88:	ef 58 00 5a 	st.h	r7[90],r8
80003c8c:	30 8c       	mov	r12,8
			next_state = STATE_ERROR;
		}
		if (no_trq_sens) {
80003c8e:	58 06       	cp.w	r6,0
80003c90:	c0 70       	breq	80003c9e <fsm_ecu_state_charged_func+0x7a>
			ecu_data->ecu_error |= (1 << ERR_TRQ_SENSORS);
80003c92:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003c96:	a5 a8       	sbr	r8,0x4
80003c98:	ef 58 00 5a 	st.h	r7[90],r8
80003c9c:	30 8c       	mov	r12,8
		}
		if (no_speed_sens) {
			ecu_data->ecu_error |= (1 << ERR_SPEED_SENSORS);
			next_state = STATE_ERROR;
		}
		if (ecu_data->brake_front == 0) {
80003c9e:	ef 09 00 46 	ld.sh	r9,r7[70]
80003ca2:	30 08       	mov	r8,0
80003ca4:	f0 09 19 00 	cp.h	r9,r8
80003ca8:	c0 71       	brne	80003cb6 <fsm_ecu_state_charged_func+0x92>
			ecu_data->ecu_error |= (1 << ERR_BRAKE_SENS_FRONT);
80003caa:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003cae:	a9 b8       	sbr	r8,0x9
80003cb0:	ef 58 00 5a 	st.h	r7[90],r8
80003cb4:	30 8c       	mov	r12,8
			next_state = STATE_ERROR;
		}
		if (ecu_data->brake_rear == 0) {
80003cb6:	ef 09 00 48 	ld.sh	r9,r7[72]
80003cba:	30 08       	mov	r8,0
80003cbc:	f0 09 19 00 	cp.h	r9,r8
80003cc0:	c0 91       	brne	80003cd2 <fsm_ecu_state_charged_func+0xae>
			ecu_data->ecu_error |= (1 << ERR_BRAKE_SENS_REAR);
80003cc2:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003cc6:	ab a8       	sbr	r8,0xa
80003cc8:	ef 58 00 5a 	st.h	r7[90],r8
80003ccc:	30 8c       	mov	r12,8
80003cce:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
			next_state = STATE_ERROR;
		}
		if (next_state != STATE_ERROR) {
80003cd2:	58 8c       	cp.w	r12,8
80003cd4:	c1 10       	breq	80003cf6 <fsm_ecu_state_charged_func+0xd2>
			if ((ecu_data->trq_sens0 < 20) && (ecu_data->trq_sens1 < 20)) {
80003cd6:	ef 09 00 10 	ld.sh	r9,r7[16]
80003cda:	31 38       	mov	r8,19
80003cdc:	f0 09 19 00 	cp.h	r9,r8
80003ce0:	e0 89 00 0b 	brgt	80003cf6 <fsm_ecu_state_charged_func+0xd2>
80003ce4:	ef 09 00 12 	ld.sh	r9,r7[18]
80003ce8:	f0 09 19 00 	cp.h	r9,r8
80003cec:	e0 89 00 05 	brgt	80003cf6 <fsm_ecu_state_charged_func+0xd2>
				ecu_can_send_play_rtds();
80003cf0:	f0 1f 00 09 	mcall	80003d14 <fsm_ecu_state_charged_func+0xf0>
80003cf4:	30 2c       	mov	r12,2
				
			}
		}
	}
	return next_state;
};
80003cf6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003cfa:	00 00       	add	r0,r0
80003cfc:	80 00       	ld.sh	r0,r0[0x0]
80003cfe:	43 8c       	lddsp	r12,sp[0xe0]
80003d00:	80 00       	ld.sh	r0,r0[0x0]
80003d02:	44 4c       	lddsp	r12,sp[0x110]
80003d04:	80 00       	ld.sh	r0,r0[0x0]
80003d06:	44 c0       	lddsp	r0,sp[0x130]
80003d08:	80 00       	ld.sh	r0,r0[0x0]
80003d0a:	45 38       	lddsp	r8,sp[0x14c]
80003d0c:	80 00       	ld.sh	r0,r0[0x0]
80003d0e:	69 dc       	ld.w	r12,r4[0x74]
80003d10:	80 00       	ld.sh	r0,r0[0x0]
80003d12:	69 b0       	ld.w	r0,r4[0x6c]
80003d14:	80 00       	ld.sh	r0,r0[0x0]
80003d16:	29 e0       	sub	r0,-98

80003d18 <fsm_ecu_state_startup_func>:

fsm_ecu_state_t fsm_ecu_run_state( fsm_ecu_state_t current_state, fsm_ecu_data_t *data) {
	return fsm_ecu_state_table[ current_state ]( data );
};

fsm_ecu_state_t fsm_ecu_state_startup_func( fsm_ecu_data_t *ecu_data ) {
80003d18:	eb cd 40 80 	pushm	r7,lr
80003d1c:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_STARTUP;
	static uint8_t internal_state = 0;
	static uint8_t precharge_timer = 0;

	get_new_data(ecu_data);
80003d1e:	f0 1f 00 5a 	mcall	80003e84 <fsm_ecu_state_startup_func+0x16c>

	if (ecu_data->flag_start_precharge == 1) {
80003d22:	ef 39 00 4a 	ld.ub	r9,r7[74]
80003d26:	30 18       	mov	r8,1
80003d28:	f0 09 18 00 	cp.b	r9,r8
80003d2c:	c7 51       	brne	80003e16 <fsm_ecu_state_startup_func+0xfe>
		switch (internal_state) {
80003d2e:	4d 78       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x170>
80003d30:	11 88       	ld.ub	r8,r8[0x0]
80003d32:	30 19       	mov	r9,1
80003d34:	f2 08 18 00 	cp.b	r8,r9
80003d38:	c2 20       	breq	80003d7c <fsm_ecu_state_startup_func+0x64>
80003d3a:	c0 a3       	brcs	80003d4e <fsm_ecu_state_startup_func+0x36>
80003d3c:	30 29       	mov	r9,2
80003d3e:	f2 08 18 00 	cp.b	r8,r9
80003d42:	c3 b0       	breq	80003db8 <fsm_ecu_state_startup_func+0xa0>
80003d44:	30 39       	mov	r9,3
80003d46:	f2 08 18 00 	cp.b	r8,r9
80003d4a:	c6 61       	brne	80003e16 <fsm_ecu_state_startup_func+0xfe>
80003d4c:	c4 f8       	rjmp	80003dea <fsm_ecu_state_startup_func+0xd2>
			case 0:
			if (ecu_data->vdc_battery > 0) {
80003d4e:	ef 09 00 3c 	ld.sh	r9,r7[60]
80003d52:	30 08       	mov	r8,0
80003d54:	f0 09 19 00 	cp.h	r9,r8
80003d58:	c0 c0       	breq	80003d70 <fsm_ecu_state_startup_func+0x58>
				if (ecu_data->inverter_vdc > 0) {
80003d5a:	ef 09 00 3e 	ld.sh	r9,r7[62]
80003d5e:	f0 09 19 00 	cp.h	r9,r8
80003d62:	c0 70       	breq	80003d70 <fsm_ecu_state_startup_func+0x58>
					internal_state = 1;
80003d64:	30 19       	mov	r9,1
80003d66:	4c 98       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x170>
80003d68:	b0 89       	st.b	r8[0x0],r9
					attempts = 0;	
80003d6a:	30 09       	mov	r9,0
80003d6c:	4c 88       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x174>
80003d6e:	b0 09       	st.h	r8[0x0],r9
				}
			}
			attempts++;
80003d70:	4c 78       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x174>
80003d72:	90 09       	ld.sh	r9,r8[0x0]
80003d74:	2f f9       	sub	r9,-1
80003d76:	b0 09       	st.h	r8[0x0],r9
80003d78:	30 0c       	mov	r12,0
			break;
80003d7a:	c4 f8       	rjmp	80003e18 <fsm_ecu_state_startup_func+0x100>
			
			case 1:
			if (precharge_timer < 3*SOFTWARE_TIMER_1_SEC) {
80003d7c:	4c 58       	lddpc	r8,80003e90 <fsm_ecu_state_startup_func+0x178>
80003d7e:	11 88       	ld.ub	r8,r8[0x0]
80003d80:	39 59       	mov	r9,-107
80003d82:	f2 08 18 00 	cp.b	r8,r9
80003d86:	e0 8b 00 07 	brhi	80003d94 <fsm_ecu_state_startup_func+0x7c>
				precharge_timer++;
80003d8a:	2f f8       	sub	r8,-1
80003d8c:	4c 19       	lddpc	r9,80003e90 <fsm_ecu_state_startup_func+0x178>
80003d8e:	b2 88       	st.b	r9[0x0],r8
80003d90:	30 0c       	mov	r12,0
80003d92:	c4 38       	rjmp	80003e18 <fsm_ecu_state_startup_func+0x100>
			} else {
				precharge_timer = 0;
80003d94:	30 09       	mov	r9,0
80003d96:	4b f8       	lddpc	r8,80003e90 <fsm_ecu_state_startup_func+0x178>
80003d98:	b0 89       	st.b	r8[0x0],r9
				ecu_dio_inverter_clear_error();
80003d9a:	f0 1f 00 3f 	mcall	80003e94 <fsm_ecu_state_startup_func+0x17c>
				ecu_data->inverter_error = 0xDEAD;
80003d9e:	fe 78 de ad 	mov	r8,-8531
80003da2:	ef 58 00 58 	st.h	r7[88],r8
				ecu_can_inverter_read_reg(ERROR_REG);
80003da6:	e0 6c 00 8f 	mov	r12,143
80003daa:	f0 1f 00 3c 	mcall	80003e98 <fsm_ecu_state_startup_func+0x180>
				internal_state = 2;	
80003dae:	30 29       	mov	r9,2
80003db0:	4b 68       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x170>
80003db2:	b0 89       	st.b	r8[0x0],r9
80003db4:	30 0c       	mov	r12,0
80003db6:	c3 18       	rjmp	80003e18 <fsm_ecu_state_startup_func+0x100>
			}
			break;
			
			case 2:
			if (ecu_data->inverter_error != 0xDEAD) {
80003db8:	ef 09 00 58 	ld.sh	r9,r7[88]
80003dbc:	fe 78 de ad 	mov	r8,-8531
80003dc0:	f0 09 19 00 	cp.h	r9,r8
80003dc4:	c0 90       	breq	80003dd6 <fsm_ecu_state_startup_func+0xbe>
				internal_state = 3;
80003dc6:	30 39       	mov	r9,3
80003dc8:	4b 08       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x170>
80003dca:	b0 89       	st.b	r8[0x0],r9
				attempts = 0;
80003dcc:	30 09       	mov	r9,0
80003dce:	4b 08       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x174>
80003dd0:	b0 09       	st.h	r8[0x0],r9
80003dd2:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
			} else {
				ecu_can_inverter_read_reg(ERROR_REG);
80003dd6:	e0 6c 00 8f 	mov	r12,143
80003dda:	f0 1f 00 30 	mcall	80003e98 <fsm_ecu_state_startup_func+0x180>
				attempts++;
80003dde:	4a c8       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x174>
80003de0:	90 09       	ld.sh	r9,r8[0x0]
80003de2:	2f f9       	sub	r9,-1
80003de4:	b0 09       	st.h	r8[0x0],r9
80003de6:	30 0c       	mov	r12,0
80003de8:	c1 88       	rjmp	80003e18 <fsm_ecu_state_startup_func+0x100>
			}
			break;
			
			case 3:
			if(check_inverter_error(ecu_data) == 0) {
80003dea:	0e 9c       	mov	r12,r7
80003dec:	f0 1f 00 2c 	mcall	80003e9c <fsm_ecu_state_startup_func+0x184>
80003df0:	c0 30       	breq	80003df6 <fsm_ecu_state_startup_func+0xde>
80003df2:	30 0c       	mov	r12,0
80003df4:	c0 c8       	rjmp	80003e0c <fsm_ecu_state_startup_func+0xf4>
				attempts = 0; //Reset
80003df6:	30 08       	mov	r8,0
80003df8:	4a 59       	lddpc	r9,80003e8c <fsm_ecu_state_startup_func+0x174>
80003dfa:	b2 08       	st.h	r9[0x0],r8
				internal_state = 0; //Reset
80003dfc:	4a 39       	lddpc	r9,80003e88 <fsm_ecu_state_startup_func+0x170>
80003dfe:	b2 88       	st.b	r9[0x0],r8
				gpio_set_pin_high(AIR_PLUS);
80003e00:	30 4c       	mov	r12,4
80003e02:	f0 1f 00 28 	mcall	80003ea0 <fsm_ecu_state_startup_func+0x188>
				ecu_can_send_tractive_system_active();
80003e06:	f0 1f 00 28 	mcall	80003ea4 <fsm_ecu_state_startup_func+0x18c>
80003e0a:	30 1c       	mov	r12,1
				next_state =  STATE_CHARGED;
			}
			attempts++;
80003e0c:	4a 08       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x174>
80003e0e:	90 09       	ld.sh	r9,r8[0x0]
80003e10:	2f f9       	sub	r9,-1
80003e12:	b0 09       	st.h	r8[0x0],r9
80003e14:	c0 28       	rjmp	80003e18 <fsm_ecu_state_startup_func+0x100>
80003e16:	30 0c       	mov	r12,0
			break;
		}
	}
	
	
	if (attempts == ATTEMPT_LIMIT) {
80003e18:	49 d8       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x174>
80003e1a:	90 09       	ld.sh	r9,r8[0x0]
80003e1c:	36 48       	mov	r8,100
80003e1e:	f0 09 19 00 	cp.h	r9,r8
80003e22:	c2 e1       	brne	80003e7e <fsm_ecu_state_startup_func+0x166>
		switch (internal_state) {
80003e24:	49 98       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x170>
80003e26:	11 88       	ld.ub	r8,r8[0x0]
80003e28:	30 19       	mov	r9,1
80003e2a:	f2 08 18 00 	cp.b	r8,r9
80003e2e:	c1 10       	breq	80003e50 <fsm_ecu_state_startup_func+0x138>
80003e30:	c0 a3       	brcs	80003e44 <fsm_ecu_state_startup_func+0x12c>
80003e32:	30 29       	mov	r9,2
80003e34:	f2 08 18 00 	cp.b	r8,r9
80003e38:	c1 20       	breq	80003e5c <fsm_ecu_state_startup_func+0x144>
80003e3a:	30 39       	mov	r9,3
80003e3c:	f2 08 18 00 	cp.b	r8,r9
80003e40:	c1 91       	brne	80003e72 <fsm_ecu_state_startup_func+0x15a>
80003e42:	c1 38       	rjmp	80003e68 <fsm_ecu_state_startup_func+0x150>
			case 0:
			ecu_data->ecu_error |= (1 << ERR_BMS_COM);
80003e44:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003e48:	a1 a8       	sbr	r8,0x0
80003e4a:	ef 58 00 5a 	st.h	r7[90],r8
			break;
80003e4e:	c1 28       	rjmp	80003e72 <fsm_ecu_state_startup_func+0x15a>
			case 1:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_VDC_LOW);
80003e50:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003e54:	a1 b8       	sbr	r8,0x1
80003e56:	ef 58 00 5a 	st.h	r7[90],r8
			break;
80003e5a:	c0 c8       	rjmp	80003e72 <fsm_ecu_state_startup_func+0x15a>
			case 2:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_COM);
80003e5c:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003e60:	a3 a8       	sbr	r8,0x2
80003e62:	ef 58 00 5a 	st.h	r7[90],r8
			break;
80003e66:	c0 68       	rjmp	80003e72 <fsm_ecu_state_startup_func+0x15a>
			case 3:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_INTERNAL);
80003e68:	ef 08 00 5a 	ld.sh	r8,r7[90]
80003e6c:	a3 b8       	sbr	r8,0x3
80003e6e:	ef 58 00 5a 	st.h	r7[90],r8
			break;
		}
		attempts = 0;
80003e72:	30 08       	mov	r8,0
80003e74:	48 69       	lddpc	r9,80003e8c <fsm_ecu_state_startup_func+0x174>
80003e76:	b2 08       	st.h	r9[0x0],r8
		internal_state = 0;
80003e78:	48 49       	lddpc	r9,80003e88 <fsm_ecu_state_startup_func+0x170>
80003e7a:	b2 88       	st.b	r9[0x0],r8
80003e7c:	30 8c       	mov	r12,8
		next_state =  STATE_ERROR;
	}
	return next_state;
}
80003e7e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e82:	00 00       	add	r0,r0
80003e84:	80 00       	ld.sh	r0,r0[0x0]
80003e86:	43 8c       	lddsp	r12,sp[0xe0]
80003e88:	00 00       	add	r0,r0
80003e8a:	cc 0c       	rcall	8000400a <check_inverter_error+0x16>
80003e8c:	00 00       	add	r0,r0
80003e8e:	cc 0a       	rjmp	80003c0e <fsm_ecu_state_enable_drive_func+0x14e>
80003e90:	00 00       	add	r0,r0
80003e92:	cc 11       	brne	80003e14 <fsm_ecu_state_startup_func+0xfc>
80003e94:	80 00       	ld.sh	r0,r0[0x0]
80003e96:	45 a0       	lddsp	r0,sp[0x168]
80003e98:	80 00       	ld.sh	r0,r0[0x0]
80003e9a:	2a d4       	sub	r4,-83
80003e9c:	80 00       	ld.sh	r0,r0[0x0]
80003e9e:	3f f4       	mov	r4,-1
80003ea0:	80 00       	ld.sh	r0,r0[0x0]
80003ea2:	69 c6       	ld.w	r6,r4[0x70]
80003ea4:	80 00       	ld.sh	r0,r0[0x0]
80003ea6:	2a 1c       	sub	r12,-95

80003ea8 <brake_plausibility_check>:
	return true;
}

bool brake_plausibility_check(fsm_ecu_data_t *ecu_data) {
	static uint8_t plausibility_timer = 0;
	int16_t trq_sens = max(ecu_data->trq_sens0, ecu_data->trq_sens1);
80003ea8:	f9 08 00 10 	ld.sh	r8,r12[16]
80003eac:	f9 09 00 12 	ld.sh	r9,r12[18]
80003eb0:	f0 09 0c 49 	max	r9,r8,r9
	
	if ((trq_sens > 250) && (ecu_data->brake_front > BRAKE_TRESHOLD)) {
80003eb4:	e0 68 00 fa 	mov	r8,250
80003eb8:	f0 09 19 00 	cp.h	r9,r8
80003ebc:	e0 8a 00 17 	brle	80003eea <brake_plausibility_check+0x42>
80003ec0:	f9 09 00 46 	ld.sh	r9,r12[70]
80003ec4:	e0 68 13 88 	mov	r8,5000
80003ec8:	f0 09 19 00 	cp.h	r9,r8
80003ecc:	e0 88 00 0f 	brls	80003eea <brake_plausibility_check+0x42>
		plausibility_timer++;
80003ed0:	48 99       	lddpc	r9,80003ef4 <brake_plausibility_check+0x4c>
80003ed2:	13 88       	ld.ub	r8,r9[0x0]
80003ed4:	2f f8       	sub	r8,-1
80003ed6:	b2 88       	st.b	r9[0x0],r8
		if (plausibility_timer == BRAKE_PLAUSIBILITY_TIME_LIMIT) {
80003ed8:	31 99       	mov	r9,25
80003eda:	f2 08 18 00 	cp.b	r8,r9
80003ede:	c0 20       	breq	80003ee2 <brake_plausibility_check+0x3a>
80003ee0:	5e ff       	retal	1
			plausibility_timer = 0;
80003ee2:	30 09       	mov	r9,0
80003ee4:	48 48       	lddpc	r8,80003ef4 <brake_plausibility_check+0x4c>
80003ee6:	b0 89       	st.b	r8[0x0],r9
80003ee8:	5e fd       	retal	0
			return false;
		}
	} else {
		plausibility_timer = 0;
80003eea:	30 09       	mov	r9,0
80003eec:	48 28       	lddpc	r8,80003ef4 <brake_plausibility_check+0x4c>
80003eee:	b0 89       	st.b	r8[0x0],r9
80003ef0:	5e ff       	retal	1
80003ef2:	00 00       	add	r0,r0
80003ef4:	00 00       	add	r0,r0
80003ef6:	cc 1d       	rcall	80004278 <handle_inverter_data+0x30>

80003ef8 <torque_plausibility_check>:

}

bool torque_plausibility_check(fsm_ecu_data_t *ecu_data) {
	/* Torque sensors = <0, 1000> */
	if ( ecu_data->trq_sens0_err || ecu_data->trq_sens1_err) {
80003ef8:	78 58       	ld.w	r8,r12[0x14]
80003efa:	e0 18 00 00 	andl	r8,0x0
80003efe:	c0 30       	breq	80003f04 <torque_plausibility_check+0xc>
		asm("nop");
80003f00:	d7 03       	nop
80003f02:	5e fd       	retal	0
		return false;
	} else {
		int16_t deviation = max(ecu_data->trq_sens0, ecu_data->trq_sens1) - min(ecu_data->trq_sens0,ecu_data->trq_sens1);
80003f04:	f9 08 00 10 	ld.sh	r8,r12[16]
80003f08:	f9 09 00 12 	ld.sh	r9,r12[18]
80003f0c:	f0 09 0c 4a 	max	r10,r8,r9
80003f10:	f0 09 0d 48 	min	r8,r8,r9
		if (deviation > 100) {
80003f14:	f4 08 01 08 	sub	r8,r10,r8
80003f18:	36 4a       	mov	r10,100
80003f1a:	f4 08 19 00 	cp.h	r8,r10
80003f1e:	e0 89 00 03 	brgt	80003f24 <torque_plausibility_check+0x2c>
80003f22:	5e ff       	retal	1
			asm("nop");
80003f24:	d7 03       	nop
80003f26:	5e fd       	retal	0

80003f28 <calc_kers>:
	uint16_t trq = (uint16_t)ecu_data->trq_cmd*180/MAX_TORQUE;//180Nm
	uint32_t power = trq*rpm*628/(100*60*1000); //In kW
	return (uint16_t)power; //Such number
}

int16_t calc_kers(fsm_ecu_data_t *ecu_data) {
80003f28:	eb cd 40 80 	pushm	r7,lr
80003f2c:	18 97       	mov	r7,r12
	float speed = ecu_data->WRR_sens & 0xFF;
	speed = speed*2.574;
80003f2e:	f9 3c 00 63 	ld.ub	r12,r12[99]
80003f32:	e5 a6 0c 0c 	cop	cp0,cr12,cr0,cr12,0x4c
80003f36:	f0 1f 00 2c 	mcall	80003fe4 <calc_kers+0xbc>
80003f3a:	e0 68 3b 64 	mov	r8,15204
80003f3e:	ea 18 4f df 	orh	r8,0x4fdf
80003f42:	e0 69 97 8d 	mov	r9,38797
80003f46:	ea 19 40 04 	orh	r9,0x4004
80003f4a:	f0 1f 00 28 	mcall	80003fe8 <calc_kers+0xc0>
80003f4e:	f0 1f 00 28 	mcall	80003fec <calc_kers+0xc4>
	static bool allow_kers = false;
	
	if (speed > 10) {
80003f52:	fc 18 41 20 	movh	r8,0x4120
80003f56:	e5 ac 00 c8 	cop	cp0,cr0,cr12,cr8,0x58
80003f5a:	e0 8c 00 08 	brvs	80003f6a <calc_kers+0x42>
80003f5e:	e0 8a 00 06 	brle	80003f6a <calc_kers+0x42>
		allow_kers = true;
80003f62:	30 19       	mov	r9,1
80003f64:	4a 38       	lddpc	r8,80003ff0 <calc_kers+0xc8>
80003f66:	b0 89       	st.b	r8[0x0],r9
80003f68:	c0 78       	rjmp	80003f76 <calc_kers+0x4e>
	}
	
	if (allow_kers) {
80003f6a:	4a 28       	lddpc	r8,80003ff0 <calc_kers+0xc8>
80003f6c:	11 89       	ld.ub	r9,r8[0x0]
80003f6e:	30 08       	mov	r8,0
80003f70:	f0 09 18 00 	cp.b	r9,r8
80003f74:	c3 60       	breq	80003fe0 <calc_kers+0xb8>
		if ((ecu_data->trq_sens0 < 50) && (ecu_data->trq_sens1 < 50)) {
80003f76:	ef 09 00 10 	ld.sh	r9,r7[16]
80003f7a:	33 18       	mov	r8,49
80003f7c:	f0 09 19 00 	cp.h	r9,r8
80003f80:	e0 89 00 30 	brgt	80003fe0 <calc_kers+0xb8>
80003f84:	ef 09 00 12 	ld.sh	r9,r7[18]
80003f88:	f0 09 19 00 	cp.h	r9,r8
80003f8c:	e0 89 00 2a 	brgt	80003fe0 <calc_kers+0xb8>
			if (speed > 5.5) { //km/h
80003f90:	fc 18 40 b0 	movh	r8,0x40b0
80003f94:	e5 ac 00 c8 	cop	cp0,cr0,cr12,cr8,0x58
80003f98:	e0 8c 00 1f 	brvs	80003fd6 <calc_kers+0xae>
80003f9c:	e0 8a 00 1d 	brle	80003fd6 <calc_kers+0xae>
				if ((ecu_data->max_cell_temp > 0) && (ecu_data->max_cell_temp < 40)) {
80003fa0:	ef 39 00 4c 	ld.ub	r9,r7[76]
80003fa4:	20 19       	sub	r9,1
80003fa6:	32 68       	mov	r8,38
80003fa8:	f0 09 18 00 	cp.b	r9,r8
80003fac:	e0 8b 00 1a 	brhi	80003fe0 <calc_kers+0xb8>
					return (MAX_KERS*ecu_data->kers_factor)/100; //TODO Return a value from ecu_data that is received from dash
80003fb0:	ef 09 00 8c 	ld.sh	r9,r7[140]
80003fb4:	fe 78 f3 33 	mov	r8,-3277
80003fb8:	f2 08 07 88 	mulhh.w	r8,r9:b,r8:b
80003fbc:	e0 6b 85 1f 	mov	r11,34079
80003fc0:	ea 1b 51 eb 	orh	r11,0x51eb
80003fc4:	f0 0b 04 4a 	muls.d	r10,r8,r11
80003fc8:	f6 0c 14 05 	asr	r12,r11,0x5
80003fcc:	bf 58       	asr	r8,0x1f
80003fce:	10 1c       	sub	r12,r8
80003fd0:	5c 8c       	casts.h	r12
80003fd2:	e3 cd 80 80 	ldm	sp++,r7,pc
				}
			} else {
				allow_kers = false;
80003fd6:	30 09       	mov	r9,0
80003fd8:	48 68       	lddpc	r8,80003ff0 <calc_kers+0xc8>
80003fda:	b0 89       	st.b	r8[0x0],r9
80003fdc:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80003fe0:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80003fe4:	80 00       	ld.sh	r0,r0[0x0]
80003fe6:	78 68       	ld.w	r8,r12[0x18]
80003fe8:	80 00       	ld.sh	r0,r0[0x0]
80003fea:	6e 84       	ld.w	r4,r7[0x20]
80003fec:	80 00       	ld.sh	r0,r0[0x0]
80003fee:	78 c8       	ld.w	r8,r12[0x30]
80003ff0:	00 00       	add	r0,r0
80003ff2:	cc 1c       	rcall	80004174 <handle_dash_data+0xb4>

80003ff4 <check_inverter_error>:
	return temp;
}

uint8_t check_inverter_error(fsm_ecu_data_t *ecu_data) {
	uint16_t temp = ecu_data->inverter_error;
	return (uint8_t)(temp & 1 << PWR_FAULT) | (temp & 1 << RFE_FAULT) | (temp & 1 << RESOLVER_FAULT);
80003ff4:	f9 39 00 59 	ld.ub	r9,r12[89]
80003ff8:	12 98       	mov	r8,r9
80003ffa:	10 9c       	mov	r12,r8
80003ffc:	e2 1c 00 04 	andl	r12,0x4,COH
80004000:	e2 19 00 02 	andl	r9,0x2,COH
80004004:	12 4c       	or	r12,r9
80004006:	e2 18 00 08 	andl	r8,0x8,COH
8000400a:	10 4c       	or	r12,r8
}
8000400c:	e2 1c 00 0e 	andl	r12,0xe,COH
80004010:	5e fc       	retal	r12

80004012 <convert_to_big_endian>:
	return (uint16_t)(float)((num_be + 827) / 33.2);
}

uint16_t convert_to_big_endian(uint32_t data) {
	/* Input: 0x49 D2 2A 00 Output:0x2A D2 */
	uint16_t relevant_data = (data & 0xFFFF00) >> 8;
80004012:	f9 dc c1 10 	bfextu	r12,r12,0x8,0x10
80004016:	f8 08 16 08 	lsr	r8,r12,0x8
8000401a:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
	return ((relevant_data & 0xFF) << 8 | (relevant_data & 0xFF00) >> 8);
}
8000401e:	5c 8c       	casts.h	r12
80004020:	5e fc       	retal	r12
80004022:	d7 03       	nop

80004024 <convert_num_to_vdc>:
		status++;
	}
	return status;
}

uint16_t convert_num_to_vdc(uint32_t num) {
80004024:	d4 01       	pushm	lr
	/* num = 33.2*vdc - 827 */
	uint32_t num_be = convert_to_big_endian(num);
80004026:	f0 1f 00 0c 	mcall	80004054 <convert_num_to_vdc+0x30>
8000402a:	5c 7c       	castu.h	r12
8000402c:	f8 cc fc c5 	sub	r12,r12,-827
80004030:	f0 1f 00 0a 	mcall	80004058 <convert_num_to_vdc+0x34>
80004034:	e0 68 99 9a 	mov	r8,39322
80004038:	ea 18 99 99 	orh	r8,0x9999
8000403c:	e0 69 99 99 	mov	r9,39321
80004040:	ea 19 40 40 	orh	r9,0x4040
80004044:	f0 1f 00 06 	mcall	8000405c <convert_num_to_vdc+0x38>
80004048:	f0 1f 00 06 	mcall	80004060 <convert_num_to_vdc+0x3c>
8000404c:	e5 a9 0c 0c 	cop	cp0,cr12,cr0,cr12,0x52
	return (uint16_t)(float)((num_be + 827) / 33.2);
}
80004050:	5c 8c       	casts.h	r12
80004052:	d8 02       	popm	pc
80004054:	80 00       	ld.sh	r0,r0[0x0]
80004056:	40 12       	lddsp	r2,sp[0x4]
80004058:	80 00       	ld.sh	r0,r0[0x0]
8000405a:	73 08       	ld.w	r8,r9[0x40]
8000405c:	80 00       	ld.sh	r0,r0[0x0]
8000405e:	73 f0       	ld.w	r0,r9[0x7c]
80004060:	80 00       	ld.sh	r0,r0[0x0]
80004062:	78 c8       	ld.w	r8,r12[0x30]

80004064 <handle_bms_data>:
	}
}

void handle_bms_data(fsm_ecu_data_t *ecu_data) {
	/* Max period 300 ms, contactor req, battery current input msg */
	switch (ecu_data->bms_msg.id) {
80004064:	78 e8       	ld.w	r8,r12[0x38]
80004066:	e0 48 04 2a 	cp.w	r8,1066
8000406a:	c1 b0       	breq	800040a0 <handle_bms_data+0x3c>
8000406c:	e0 8b 00 06 	brhi	80004078 <handle_bms_data+0x14>
80004070:	e0 48 04 29 	cp.w	r8,1065
80004074:	5e 1c       	retne	r12
80004076:	c0 88       	rjmp	80004086 <handle_bms_data+0x22>
80004078:	e0 48 04 2b 	cp.w	r8,1067
8000407c:	c1 c0       	breq	800040b4 <handle_bms_data+0x50>
8000407e:	e0 48 04 2e 	cp.w	r8,1070
80004082:	5e 1c       	retne	r12
80004084:	c1 38       	rjmp	800040aa <handle_bms_data+0x46>
		case (BMS_PRECHARGE_ID):
		if ((ecu_data->bms_msg.data.u8[3] & (1 << BMS_PRECHARGE_BIT)) != 0) {
80004086:	f9 38 00 33 	ld.ub	r8,r12[51]
8000408a:	e2 18 00 08 	andl	r8,0x8,COH
			/* There is a hardwire contactor request */
			ecu_data->flag_start_precharge = 1;
8000408e:	f9 b8 01 01 	movne	r8,1
80004092:	f9 f8 1e 4a 	st.bne	r12[0x4a],r8
		} else {
			ecu_data->flag_start_precharge = 0;
80004096:	f9 b8 00 00 	moveq	r8,0
8000409a:	f9 f8 0e 4a 	st.beq	r12[0x4a],r8
8000409e:	5e fc       	retal	r12
		}
		break;
		case (BMS_BATT_VOLT_ID):
		ecu_data->vdc_battery = ecu_data->bms_msg.data.u16[0];
800040a0:	f9 08 00 30 	ld.sh	r8,r12[48]
800040a4:	f9 58 00 3c 	st.h	r12[60],r8
		break;
800040a8:	5e fc       	retal	r12
		case (BMS_BATT_TEMP_ID):
		ecu_data->max_cell_temp = ecu_data->bms_msg.data.s8[4];
800040aa:	f9 38 00 34 	ld.ub	r8,r12[52]
800040ae:	f9 68 00 4c 	st.b	r12[76],r8
		break;
800040b2:	5e fc       	retal	r12
		
		case (0x42B):
		ecu_data->bms_current = ecu_data->bms_msg.data.s16[0];
800040b4:	f9 08 00 30 	ld.sh	r8,r12[48]
800040b8:	f9 58 00 8e 	st.h	r12[142],r8
800040bc:	5e fc       	retal	r12
800040be:	d7 03       	nop

800040c0 <handle_dash_data>:
		default:
		break;
	}
}

void handle_dash_data(fsm_ecu_data_t *ecu_data) {
800040c0:	eb cd 40 80 	pushm	r7,lr
800040c4:	18 97       	mov	r7,r12
	uint8_t rtds_plays;
	uint8_t start;
	uint8_t lc_filter_time;
	uint8_t state_of_lc = 0;
	uint16_t slip_index = 0;
	switch (ecu_data->dash_msg.id) {
800040c6:	f9 08 00 2c 	ld.sh	r8,r12[44]
800040ca:	e0 69 02 63 	mov	r9,611
800040ce:	f2 08 19 00 	cp.h	r8,r9
800040d2:	e0 80 00 8e 	breq	800041ee <handle_dash_data+0x12e>
800040d6:	e0 8b 00 10 	brhi	800040f6 <handle_dash_data+0x36>
800040da:	e0 69 02 61 	mov	r9,609
800040de:	f2 08 19 00 	cp.h	r8,r9
800040e2:	c2 40       	breq	8000412a <handle_dash_data+0x6a>
800040e4:	e0 8b 00 45 	brhi	8000416e <handle_dash_data+0xae>
800040e8:	e0 69 02 60 	mov	r9,608
800040ec:	f2 08 19 00 	cp.h	r8,r9
800040f0:	e0 81 00 9f 	brne	8000422e <handle_dash_data+0x16e>
800040f4:	c0 f8       	rjmp	80004112 <handle_dash_data+0x52>
800040f6:	e0 69 02 65 	mov	r9,613
800040fa:	f2 08 19 00 	cp.h	r8,r9
800040fe:	e0 80 00 94 	breq	80004226 <handle_dash_data+0x166>
80004102:	c7 c3       	brcs	800041fa <handle_dash_data+0x13a>
80004104:	e0 69 06 63 	mov	r9,1635
80004108:	f2 08 19 00 	cp.h	r8,r9
8000410c:	e0 81 00 91 	brne	8000422e <handle_dash_data+0x16e>
80004110:	c6 28       	rjmp	800041d4 <handle_dash_data+0x114>
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID0_ID):
		rtds_plays = ecu_data->dash_msg.data.u8[0];
80004112:	f9 39 00 24 	ld.ub	r9,r12[36]
80004116:	30 18       	mov	r8,1
80004118:	f0 09 18 00 	cp.b	r9,r8
8000411c:	e0 81 00 89 	brne	8000422e <handle_dash_data+0x16e>
		if (rtds_plays == 1) {
			ecu_data->flag_drive_enable = DRIVE_ENABLE_RTDS_PLAYS;
80004120:	30 38       	mov	r8,3
80004122:	f9 48 00 50 	st.w	r12[80],r8
80004126:	e3 cd 80 80 	ldm	sp++,r7,pc
		}
		break;
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID1_ID):
		start = ecu_data->dash_msg.data.u8[0];
8000412a:	f9 38 00 24 	ld.ub	r8,r12[36]
		//uint8_t tractive = ecu_data->dash_msg.data.u8[1];
		ecu_data->kers_factor = ecu_data->dash_msg.data.s16[1];
8000412e:	f9 09 00 26 	ld.sh	r9,r12[38]
80004132:	f9 59 00 8c 	st.h	r12[140],r9
		slip_index = ecu_data->dash_msg.data.u16[2];
		slip_index = min(slip_index, 5);
80004136:	f9 19 00 28 	ld.uh	r9,r12[40]
8000413a:	30 5a       	mov	r10,5
8000413c:	f2 0a 0d 4a 	min	r10,r9,r10
		ecu_data->slip_target = slip_target[slip_index-1];
80004140:	5c 7a       	castu.h	r10
80004142:	20 1a       	sub	r10,1
80004144:	4b c9       	lddpc	r9,80004234 <handle_dash_data+0x174>
80004146:	f2 0a 03 2a 	ld.w	r10,r9[r10<<0x2]
8000414a:	f9 4a 00 78 	st.w	r12[120],r10

		if (start == 0) {
8000414e:	58 08       	cp.w	r8,0
80004150:	c0 51       	brne	8000415a <handle_dash_data+0x9a>
			ecu_data->flag_drive_enable = DRIVE_DISABLE_REQUEST;
80004152:	30 48       	mov	r8,4
80004154:	f9 48 00 50 	st.w	r12[80],r8
80004158:	c0 88       	rjmp	80004168 <handle_dash_data+0xa8>
		} else if (start == 1) {
8000415a:	30 19       	mov	r9,1
			ecu_data->flag_drive_enable = DRIVE_ENABLE_REQUEST;
8000415c:	f2 08 18 00 	cp.b	r8,r9
80004160:	f9 b8 00 01 	moveq	r8,1
80004164:	ef f8 0a 14 	st.weq	r7[0x50],r8
		}
		asm("nop");
80004168:	d7 03       	nop
		break;
8000416a:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID2_ID):
		//PID gains
		ecu_data->Kp = ecu_data->dash_msg.data.u16[0]/10.0;
8000416e:	f9 1c 00 24 	ld.uh	r12,r12[36]
80004172:	f0 1f 00 32 	mcall	80004238 <handle_dash_data+0x178>
80004176:	30 08       	mov	r8,0
80004178:	fc 19 40 24 	movh	r9,0x4024
8000417c:	f0 1f 00 30 	mcall	8000423c <handle_dash_data+0x17c>
80004180:	f0 1f 00 30 	mcall	80004240 <handle_dash_data+0x180>
80004184:	ef 4c 00 6c 	st.w	r7[108],r12
		ecu_data->Ki = ecu_data->dash_msg.data.u16[1]/10.0;
80004188:	ef 1c 00 26 	ld.uh	r12,r7[38]
8000418c:	f0 1f 00 2b 	mcall	80004238 <handle_dash_data+0x178>
80004190:	30 08       	mov	r8,0
80004192:	fc 19 40 24 	movh	r9,0x4024
80004196:	f0 1f 00 2a 	mcall	8000423c <handle_dash_data+0x17c>
8000419a:	f0 1f 00 2a 	mcall	80004240 <handle_dash_data+0x180>
8000419e:	ef 4c 00 70 	st.w	r7[112],r12
		ecu_data->Kd = ecu_data->dash_msg.data.u16[2]/10.0;
800041a2:	ef 1c 00 28 	ld.uh	r12,r7[40]
800041a6:	f0 1f 00 25 	mcall	80004238 <handle_dash_data+0x178>
800041aa:	30 08       	mov	r8,0
800041ac:	fc 19 40 24 	movh	r9,0x4024
800041b0:	f0 1f 00 23 	mcall	8000423c <handle_dash_data+0x17c>
800041b4:	f0 1f 00 23 	mcall	80004240 <handle_dash_data+0x180>
800041b8:	ef 4c 00 74 	st.w	r7[116],r12
		ecu_data->d_filter_gain = (N_filter*Ts/(ecu_data->Kd+N_filter*Ts));
800041bc:	fc 18 40 00 	movh	r8,0x4000
800041c0:	e5 a0 0b c8 	cop	cp0,cr11,cr12,cr8,0x40
800041c4:	10 9c       	mov	r12,r8
800041c6:	f0 1f 00 20 	mcall	80004244 <handle_dash_data+0x184>
800041ca:	ef 4c 00 7c 	st.w	r7[124],r12
		asm("nop");
800041ce:	d7 03       	nop
		break;
800041d0:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_DATA_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID3_ID):
		//Only permit if ECU in error
		if (ecu_data->state == STATE_ERROR) {
800041d4:	78 08       	ld.w	r8,r12[0x0]
800041d6:	58 88       	cp.w	r8,8
800041d8:	c0 81       	brne	800041e8 <handle_dash_data+0x128>
			if (ecu_data->dash_msg.data.u8[1]==1) {// Message also contains the current driver
800041da:	f9 39 00 25 	ld.ub	r9,r12[37]
800041de:	30 18       	mov	r8,1
				ecu_data->reboot = 1;
800041e0:	f0 09 18 00 	cp.b	r9,r8
800041e4:	f9 f8 0e 68 	st.beq	r12[0x68],r8
			}
		}
		asm("nop");
800041e8:	d7 03       	nop
		break;
800041ea:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID3_ID):
		ecu_data->config_max_trq = ecu_data->dash_msg.data.u8[1];
800041ee:	f9 38 00 25 	ld.ub	r8,r12[37]
800041f2:	f9 68 00 69 	st.b	r12[105],r8
		break;
800041f6:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID4_ID):
		ecu_data->lc_trq_init = ecu_data->dash_msg.data.u8[0];
800041fa:	f9 38 00 24 	ld.ub	r8,r12[36]
800041fe:	e5 a4 08 08 	cop	cp0,cr8,cr0,cr8,0x48
80004202:	f9 48 00 88 	st.w	r12[136],r8
		lc_filter_time = ecu_data->dash_msg.data.u8[1];
		ecu_data->lc_filter_gain = Ts/(Ts + lc_filter_time);
80004206:	f9 3b 00 25 	ld.ub	r11,r12[37]
8000420a:	e5 a6 0b 0b 	cop	cp0,cr11,cr0,cr11,0x4c
8000420e:	e0 6c d7 0a 	mov	r12,55050
80004212:	ea 1c 3c a3 	orh	r12,0x3ca3
80004216:	e5 a0 0b bc 	cop	cp0,cr11,cr11,cr12,0x40
8000421a:	f0 1f 00 0b 	mcall	80004244 <handle_dash_data+0x184>
8000421e:	ef 4c 00 84 	st.w	r7[132],r12
		break;
80004222:	e3 cd 80 80 	ldm	sp++,r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID5_ID):
		state_of_lc = ecu_data->dash_msg.data.u8[0];
		ecu_data->launch_control_flag = (launch_control_t)state_of_lc;
80004226:	f9 38 00 24 	ld.ub	r8,r12[36]
8000422a:	f9 48 00 64 	st.w	r12[100],r8
8000422e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004232:	00 00       	add	r0,r0
80004234:	00 00       	add	r0,r0
80004236:	01 c4       	ld.ub	r4,r0[0x4]
80004238:	80 00       	ld.sh	r0,r0[0x0]
8000423a:	73 10       	ld.w	r0,r9[0x44]
8000423c:	80 00       	ld.sh	r0,r0[0x0]
8000423e:	73 f0       	ld.w	r0,r9[0x7c]
80004240:	80 00       	ld.sh	r0,r0[0x0]
80004242:	78 c8       	ld.w	r8,r12[0x30]
80004244:	80 00       	ld.sh	r0,r0[0x0]
80004246:	77 08       	ld.w	r8,r11[0x40]

80004248 <handle_inverter_data>:
		default:
		break;
	}
}

void handle_inverter_data(fsm_ecu_data_t *ecu_data) {
80004248:	eb cd 40 80 	pushm	r7,lr
8000424c:	18 97       	mov	r7,r12
	 * consist of 4 bytes etc. Refer to manual for the individual
	 * bits in state and error reg.
	 * Temp e.g.: 49d62a00 
	 */
	uint16_t temp;
	switch (ecu_data->inverter_can_msg.data.u8[0]) {
8000424e:	19 c8       	ld.ub	r8,r12[0x4]
80004250:	34 a9       	mov	r9,74
80004252:	f2 08 18 00 	cp.b	r8,r9
80004256:	c1 c0       	breq	8000428e <handle_inverter_data+0x46>
80004258:	e0 8b 00 0b 	brhi	8000426e <handle_inverter_data+0x26>
8000425c:	33 09       	mov	r9,48
8000425e:	f2 08 18 00 	cp.b	r8,r9
80004262:	c2 b0       	breq	800042b8 <handle_inverter_data+0x70>
80004264:	34 99       	mov	r9,73
80004266:	f2 08 18 00 	cp.b	r8,r9
8000426a:	c3 f1       	brne	800042e8 <handle_inverter_data+0xa0>
8000426c:	c0 a8       	rjmp	80004280 <handle_inverter_data+0x38>
8000426e:	38 f9       	mov	r9,-113
80004270:	f2 08 18 00 	cp.b	r8,r9
80004274:	c3 50       	breq	800042de <handle_inverter_data+0x96>
80004276:	3e b9       	mov	r9,-21
80004278:	f2 08 18 00 	cp.b	r8,r9
8000427c:	c3 61       	brne	800042e8 <handle_inverter_data+0xa0>
8000427e:	c0 f8       	rjmp	8000429c <handle_inverter_data+0x54>
		case BTB_REG:
			break;
		case FRG_REG:
			break;
		case MOTOR_TEMP_REG:
			ecu_data->motor_temp = convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0]);
80004280:	78 1c       	ld.w	r12,r12[0x4]
80004282:	f0 1f 00 1b 	mcall	800042ec <handle_inverter_data+0xa4>
80004286:	ef 5c 00 42 	st.h	r7[66],r12
			break;
8000428a:	e3 cd 80 80 	ldm	sp++,r7,pc
		case IGBT_TEMP_REG:
			ecu_data->inverter_temp = convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0]);
8000428e:	78 1c       	ld.w	r12,r12[0x4]
80004290:	f0 1f 00 17 	mcall	800042ec <handle_inverter_data+0xa4>
80004294:	ef 5c 00 44 	st.h	r7[68],r12
			break;
80004298:	e3 cd 80 80 	ldm	sp++,r7,pc
		case CURRENT_REG:
			break;
		case VDC_REG:
			/* 16 bit value */
			temp = convert_num_to_vdc(ecu_data->inverter_can_msg.data.u32[0]);
8000429c:	78 1c       	ld.w	r12,r12[0x4]
8000429e:	f0 1f 00 15 	mcall	800042f0 <handle_inverter_data+0xa8>
			if (temp < 30) {
800042a2:	31 d8       	mov	r8,29
				ecu_data->inverter_vdc = 0;	
800042a4:	f0 0c 19 00 	cp.h	r12,r8
800042a8:	f9 b8 08 00 	movls	r8,0
800042ac:	ef f8 8c 1f 	st.hls	r7[0x3e],r8
			} else {
				ecu_data->inverter_vdc = temp;
800042b0:	ef fc bc 1f 	st.hhi	r7[0x3e],r12
800042b4:	e3 cd 80 80 	ldm	sp++,r7,pc
			}	 
			break;
		case RPM_REG:
			ecu_data->rpm = (MAX_RPM * convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0])) / 32767;
800042b8:	78 1c       	ld.w	r12,r12[0x4]
800042ba:	f0 1f 00 0d 	mcall	800042ec <handle_inverter_data+0xa4>
800042be:	5c 7c       	castu.h	r12
800042c0:	e0 68 13 88 	mov	r8,5000
800042c4:	f8 08 02 48 	mul	r8,r12,r8
800042c8:	30 3b       	mov	r11,3
800042ca:	ea 1b 80 01 	orh	r11,0x8001
800042ce:	f0 0b 04 4a 	muls.d	r10,r8,r11
800042d2:	16 08       	add	r8,r11
800042d4:	af 48       	asr	r8,0xe
800042d6:	ef 58 00 40 	st.h	r7[64],r8
			break;
800042da:	e3 cd 80 80 	ldm	sp++,r7,pc
		case ERROR_REG:
			ecu_data->inverter_error = (ecu_data->inverter_can_msg.data.u32[0] & 0x00FFFF00) >> 8;
800042de:	78 18       	ld.w	r8,r12[0x4]
800042e0:	f1 d8 c1 10 	bfextu	r8,r8,0x8,0x10
800042e4:	f9 58 00 58 	st.h	r12[88],r8
800042e8:	e3 cd 80 80 	ldm	sp++,r7,pc
800042ec:	80 00       	ld.sh	r0,r0[0x0]
800042ee:	40 12       	lddsp	r2,sp[0x4]
800042f0:	80 00       	ld.sh	r0,r0[0x0]
800042f2:	40 24       	lddsp	r4,sp[0x8]

800042f4 <map_pedal>:
		default:
			break;
	}
}

void map_pedal(fsm_ecu_data_t *ecu_data) {
800042f4:	eb cd 40 c0 	pushm	r6-r7,lr
800042f8:	18 97       	mov	r7,r12
	// Torque sensors = <0,1000>
	static float pedal_filter = 0.0F;
	float config_max_trq = (float)ecu_data->config_max_trq / 100.0;
800042fa:	f9 3c 00 69 	ld.ub	r12,r12[105]
	
	int16_t trq_sens = (int16_t)min(ecu_data->trq_sens0, ecu_data->trq_sens1);
800042fe:	ef 08 00 10 	ld.sh	r8,r7[16]
80004302:	ef 09 00 12 	ld.sh	r9,r7[18]
80004306:	f0 09 0d 48 	min	r8,r8,r9
8000430a:	5c 88       	casts.h	r8
	if (trq_sens > 100) { 
8000430c:	36 49       	mov	r9,100
8000430e:	f2 08 19 00 	cp.h	r8,r9
80004312:	e0 8a 00 34 	brle	8000437a <map_pedal+0x86>
		// Handle values below 0
		trq_sens = max(0, trq_sens);
80004316:	30 09       	mov	r9,0
80004318:	f2 08 0c 48 	max	r8,r9,r8
		// Handle values above 1000
		trq_sens = min(trq_sens, 1000);
8000431c:	5c 88       	casts.h	r8
8000431e:	e0 66 03 e8 	mov	r6,1000
80004322:	f0 06 0d 48 	min	r8,r8,r6
		
		float pedal = (float)MAX_TORQUE*(float)trq_sens*(float)trq_sens*config_max_trq/1000000.0;
80004326:	5c 88       	casts.h	r8
80004328:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
8000432c:	e0 66 fe 00 	mov	r6,65024
80004330:	ea 16 46 ff 	orh	r6,0x46ff
80004334:	e5 a2 06 86 	cop	cp0,cr6,cr8,cr6,0x44
80004338:	e5 a2 06 86 	cop	cp0,cr6,cr8,cr6,0x44
8000433c:	fc 1b 42 c8 	movh	r11,0x42c8
80004340:	e5 a4 0c 0c 	cop	cp0,cr12,cr0,cr12,0x48
80004344:	f0 1f 00 10 	mcall	80004384 <map_pedal+0x90>
80004348:	e0 6b 24 00 	mov	r11,9216
8000434c:	ea 1b 49 74 	orh	r11,0x4974
80004350:	e5 a2 0c 6c 	cop	cp0,cr12,cr6,cr12,0x44
80004354:	f0 1f 00 0c 	mcall	80004384 <map_pedal+0x90>
		//float pedal = (float)MAX_TORQUE*(float)trq_sens*config_max_trq/1000.0; //Linear curve
		pedal_filter = (1-PEDAL_FILTER_GAIN)*pedal_filter + PEDAL_FILTER_GAIN*pedal;
80004358:	48 c9       	lddpc	r9,80004388 <map_pedal+0x94>
8000435a:	72 0a       	ld.w	r10,r9[0x0]
8000435c:	30 08       	mov	r8,0
8000435e:	e1 ac 08 a8 	cop	cp0,cr8,cr10,cr8,0x18
80004362:	93 08       	st.w	r9[0x0],r8
		
		ecu_data->trq_pedal = min(pedal_filter, pedal); //Selects filter when input increases, pedal when decreases
80004364:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
80004368:	e5 ab 0c 0c 	cop	cp0,cr12,cr0,cr12,0x56
8000436c:	f0 0c 0d 48 	min	r8,r8,r12
80004370:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
80004374:	8f 88       	st.w	r7[0x20],r8
80004376:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
	} else {
		ecu_data->trq_pedal = 0;
8000437a:	30 08       	mov	r8,0
8000437c:	8f 88       	st.w	r7[0x20],r8
8000437e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004382:	00 00       	add	r0,r0
80004384:	80 00       	ld.sh	r0,r0[0x0]
80004386:	77 08       	ld.w	r8,r11[0x40]
80004388:	00 00       	add	r0,r0
8000438a:	cc 18       	rjmp	8000450c <get_speed_sens+0x4c>

8000438c <get_new_data>:
	gpio_set_pin_high(INVERTER_DIN1);
	delay_us(200);
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
8000438c:	eb cd 40 fe 	pushm	r1-r7,lr
80004390:	18 96       	mov	r6,r12
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
80004392:	f8 c3 ff fc 	sub	r3,r12,-4
80004396:	30 07       	mov	r7,0
80004398:	4a 62       	lddpc	r2,80004430 <get_new_data+0xa4>
8000439a:	0e 91       	mov	r1,r7
			handle_inverter_data(ecu_data);
			ecu_data->inverter_timeout = 0;
8000439c:	30 05       	mov	r5,0
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
8000439e:	30 54       	mov	r4,5
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
800043a0:	02 99       	mov	r9,r1
800043a2:	02 9a       	mov	r10,r1
800043a4:	06 9b       	mov	r11,r3
800043a6:	64 0c       	ld.w	r12,r2[0x0]
800043a8:	f0 1f 00 23 	mcall	80004434 <get_new_data+0xa8>
800043ac:	58 1c       	cp.w	r12,1
800043ae:	c0 c1       	brne	800043c6 <get_new_data+0x3a>
			handle_inverter_data(ecu_data);
800043b0:	0c 9c       	mov	r12,r6
800043b2:	f0 1f 00 22 	mcall	80004438 <get_new_data+0xac>
			ecu_data->inverter_timeout = 0;
800043b6:	ed 65 00 80 	st.b	r6[128],r5
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
800043ba:	2f f7       	sub	r7,-1
800043bc:	5c 57       	castu.b	r7
800043be:	e8 07 18 00 	cp.b	r7,r4
800043c2:	ce f1       	brne	800043a0 <get_new_data+0x14>
800043c4:	c0 68       	rjmp	800043d0 <get_new_data+0x44>
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
			handle_inverter_data(ecu_data);
			ecu_data->inverter_timeout = 0;
		} else {
			ecu_data->inverter_timeout++;
800043c6:	ed 38 00 80 	ld.ub	r8,r6[128]
800043ca:	2f f8       	sub	r8,-1
800043cc:	ed 68 00 80 	st.b	r6[128],r8
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
800043d0:	ec c4 ff dc 	sub	r4,r6,-36
800043d4:	30 07       	mov	r7,0
800043d6:	49 a3       	lddpc	r3,8000443c <get_new_data+0xb0>
800043d8:	0e 92       	mov	r2,r7
			ecu_data->inverter_timeout++;
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
800043da:	30 55       	mov	r5,5
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
800043dc:	04 99       	mov	r9,r2
800043de:	04 9a       	mov	r10,r2
800043e0:	08 9b       	mov	r11,r4
800043e2:	66 0c       	ld.w	r12,r3[0x0]
800043e4:	f0 1f 00 14 	mcall	80004434 <get_new_data+0xa8>
800043e8:	58 1c       	cp.w	r12,1
800043ea:	c0 80       	breq	800043fa <get_new_data+0x6e>
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
		if (xQueueReceive( queue_bms_rx, &ecu_data->bms_msg, 0 ) == pdTRUE) {
800043ec:	ec c4 ff d0 	sub	r4,r6,-48
800043f0:	30 07       	mov	r7,0
800043f2:	49 43       	lddpc	r3,80004440 <get_new_data+0xb4>
800043f4:	0e 92       	mov	r2,r7
		} else {
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
800043f6:	30 55       	mov	r5,5
800043f8:	c0 a8       	rjmp	8000440c <get_new_data+0x80>
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
			handle_dash_data(ecu_data);
800043fa:	0c 9c       	mov	r12,r6
800043fc:	f0 1f 00 12 	mcall	80004444 <get_new_data+0xb8>
			ecu_data->inverter_timeout++;
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
80004400:	2f f7       	sub	r7,-1
80004402:	5c 57       	castu.b	r7
80004404:	ea 07 18 00 	cp.b	r7,r5
80004408:	ce a1       	brne	800043dc <get_new_data+0x50>
8000440a:	cf 1b       	rjmp	800043ec <get_new_data+0x60>
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
		if (xQueueReceive( queue_bms_rx, &ecu_data->bms_msg, 0 ) == pdTRUE) {
8000440c:	04 99       	mov	r9,r2
8000440e:	04 9a       	mov	r10,r2
80004410:	08 9b       	mov	r11,r4
80004412:	66 0c       	ld.w	r12,r3[0x0]
80004414:	f0 1f 00 08 	mcall	80004434 <get_new_data+0xa8>
80004418:	58 1c       	cp.w	r12,1
8000441a:	c0 91       	brne	8000442c <get_new_data+0xa0>
			handle_bms_data(ecu_data);
8000441c:	0c 9c       	mov	r12,r6
8000441e:	f0 1f 00 0b 	mcall	80004448 <get_new_data+0xbc>
		} else {
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
80004422:	2f f7       	sub	r7,-1
80004424:	5c 57       	castu.b	r7
80004426:	ea 07 18 00 	cp.b	r7,r5
8000442a:	cf 11       	brne	8000440c <get_new_data+0x80>
8000442c:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80004430:	00 00       	add	r0,r0
80004432:	cf 58       	rjmp	8000461c <launch_control+0x20>
80004434:	80 00       	ld.sh	r0,r0[0x0]
80004436:	2d ac       	sub	r12,-38
80004438:	80 00       	ld.sh	r0,r0[0x0]
8000443a:	42 48       	lddsp	r8,sp[0x90]
8000443c:	00 00       	add	r0,r0
8000443e:	cf 7c       	rcall	8000462c <launch_control+0x30>
80004440:	00 00       	add	r0,r0
80004442:	cf 54       	brge	8000442c <get_new_data+0xa0>
80004444:	80 00       	ld.sh	r0,r0[0x0]
80004446:	40 c0       	lddsp	r0,sp[0x30]
80004448:	80 00       	ld.sh	r0,r0[0x0]
8000444a:	40 64       	lddsp	r4,sp[0x18]

8000444c <get_trq_sens>:
	}
	asm("nop");
	return status;
}

uint8_t get_trq_sens(fsm_ecu_data_t *ecu_data) {
8000444c:	eb cd 40 c0 	pushm	r6-r7,lr
80004450:	18 96       	mov	r6,r12
	uint8_t status = 0;
	if (xQueueReceive( queue_trq_sens0, &ecu_data->trq_sens0, 0 ) == pdFALSE ) {
80004452:	30 09       	mov	r9,0
80004454:	12 9a       	mov	r10,r9
80004456:	f8 cb ff f0 	sub	r11,r12,-16
8000445a:	49 58       	lddpc	r8,800044ac <get_trq_sens+0x60>
8000445c:	70 0c       	ld.w	r12,r8[0x0]
8000445e:	f0 1f 00 15 	mcall	800044b0 <get_trq_sens+0x64>
80004462:	5f 07       	sreq	r7
		status++;
	}
	if (xQueueReceive( queue_trq_sens1, &ecu_data->trq_sens1, 0 ) == pdFALSE ) {
80004464:	30 09       	mov	r9,0
80004466:	12 9a       	mov	r10,r9
80004468:	ec cb ff ee 	sub	r11,r6,-18
8000446c:	49 28       	lddpc	r8,800044b4 <get_trq_sens+0x68>
8000446e:	70 0c       	ld.w	r12,r8[0x0]
80004470:	f0 1f 00 10 	mcall	800044b0 <get_trq_sens+0x64>
80004474:	c0 31       	brne	8000447a <get_trq_sens+0x2e>
		status++;
80004476:	2f f7       	sub	r7,-1
80004478:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_trq_sens0_err, &ecu_data->trq_sens0_err, 0 ) == pdFALSE ) {
8000447a:	30 09       	mov	r9,0
8000447c:	12 9a       	mov	r10,r9
8000447e:	ec cb ff ec 	sub	r11,r6,-20
80004482:	48 e8       	lddpc	r8,800044b8 <get_trq_sens+0x6c>
80004484:	70 0c       	ld.w	r12,r8[0x0]
80004486:	f0 1f 00 0b 	mcall	800044b0 <get_trq_sens+0x64>
8000448a:	c0 31       	brne	80004490 <get_trq_sens+0x44>
		status++;
8000448c:	2f f7       	sub	r7,-1
8000448e:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_trq_sens1_err, &ecu_data->trq_sens1_err, 0 ) == pdFALSE ) {
80004490:	30 09       	mov	r9,0
80004492:	12 9a       	mov	r10,r9
80004494:	ec cb ff eb 	sub	r11,r6,-21
80004498:	48 98       	lddpc	r8,800044bc <get_trq_sens+0x70>
8000449a:	70 0c       	ld.w	r12,r8[0x0]
8000449c:	f0 1f 00 05 	mcall	800044b0 <get_trq_sens+0x64>
800044a0:	c0 31       	brne	800044a6 <get_trq_sens+0x5a>
		status++;
800044a2:	2f f7       	sub	r7,-1
800044a4:	5c 57       	castu.b	r7
	}
	return status;
}
800044a6:	0e 9c       	mov	r12,r7
800044a8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800044ac:	00 00       	add	r0,r0
800044ae:	cf 60       	breq	8000449a <get_trq_sens+0x4e>
800044b0:	80 00       	ld.sh	r0,r0[0x0]
800044b2:	2d ac       	sub	r12,-38
800044b4:	00 00       	add	r0,r0
800044b6:	cf 88       	rjmp	800046a6 <launch_control+0xaa>
800044b8:	00 00       	add	r0,r0
800044ba:	cf 8c       	rcall	800046aa <launch_control+0xae>
800044bc:	00 00       	add	r0,r0
800044be:	cf 74       	brge	800044ac <get_trq_sens+0x60>

800044c0 <get_speed_sens>:
		status |= 1 << 1;
	}
	return status;
}

uint8_t get_speed_sens(fsm_ecu_data_t *ecu_data) {
800044c0:	eb cd 40 c0 	pushm	r6-r7,lr
800044c4:	18 96       	mov	r6,r12
	uint8_t status=0;
	if (xQueueReceive( queue_wheel_fl, &ecu_data->WFL_sens, 0 ) == pdFALSE) {
800044c6:	30 09       	mov	r9,0
800044c8:	12 9a       	mov	r10,r9
800044ca:	f8 cb ff a4 	sub	r11,r12,-92
800044ce:	49 68       	lddpc	r8,80004524 <get_speed_sens+0x64>
800044d0:	70 0c       	ld.w	r12,r8[0x0]
800044d2:	f0 1f 00 16 	mcall	80004528 <get_speed_sens+0x68>
800044d6:	5f 07       	sreq	r7
		status++;
	}
	if (xQueueReceive( queue_wheel_fr, &ecu_data->WFR_sens, 0 ) == pdFALSE) {
800044d8:	30 09       	mov	r9,0
800044da:	12 9a       	mov	r10,r9
800044dc:	ec cb ff a2 	sub	r11,r6,-94
800044e0:	49 38       	lddpc	r8,8000452c <get_speed_sens+0x6c>
800044e2:	70 0c       	ld.w	r12,r8[0x0]
800044e4:	f0 1f 00 11 	mcall	80004528 <get_speed_sens+0x68>
800044e8:	c0 31       	brne	800044ee <get_speed_sens+0x2e>
		status++;
800044ea:	2f f7       	sub	r7,-1
800044ec:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_wheel_rl, &ecu_data->WRL_sens, 0 ) == pdFALSE) {
800044ee:	30 09       	mov	r9,0
800044f0:	12 9a       	mov	r10,r9
800044f2:	ec cb ff a0 	sub	r11,r6,-96
800044f6:	48 f8       	lddpc	r8,80004530 <get_speed_sens+0x70>
800044f8:	70 0c       	ld.w	r12,r8[0x0]
800044fa:	f0 1f 00 0c 	mcall	80004528 <get_speed_sens+0x68>
800044fe:	c0 31       	brne	80004504 <get_speed_sens+0x44>
		status++;
80004500:	2f f7       	sub	r7,-1
80004502:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_wheel_rr, &ecu_data->WRR_sens, 0 ) == pdFALSE) {
80004504:	30 09       	mov	r9,0
80004506:	12 9a       	mov	r10,r9
80004508:	ec cb ff 9e 	sub	r11,r6,-98
8000450c:	48 a8       	lddpc	r8,80004534 <get_speed_sens+0x74>
8000450e:	70 0c       	ld.w	r12,r8[0x0]
80004510:	f0 1f 00 06 	mcall	80004528 <get_speed_sens+0x68>
80004514:	c0 31       	brne	8000451a <get_speed_sens+0x5a>
		status++;
80004516:	2f f7       	sub	r7,-1
80004518:	5c 57       	castu.b	r7
	}
	asm("nop");
8000451a:	d7 03       	nop
	return status;
}
8000451c:	0e 9c       	mov	r12,r7
8000451e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004522:	00 00       	add	r0,r0
80004524:	00 00       	add	r0,r0
80004526:	cf 78       	rjmp	80004714 <calculate_slip+0x20>
80004528:	80 00       	ld.sh	r0,r0[0x0]
8000452a:	2d ac       	sub	r12,-38
8000452c:	00 00       	add	r0,r0
8000452e:	cf 70       	breq	8000451c <get_speed_sens+0x5c>
80004530:	00 00       	add	r0,r0
80004532:	cf 84       	brge	80004522 <get_speed_sens+0x62>
80004534:	00 00       	add	r0,r0
80004536:	cf 6c       	rcall	80004722 <calculate_slip+0x2e>

80004538 <get_brake_sens>:
		return 1;
	}
	return 0;
}

uint8_t get_brake_sens(fsm_ecu_data_t *ecu_data) {
80004538:	eb cd 40 c0 	pushm	r6-r7,lr
8000453c:	18 96       	mov	r6,r12
	uint8_t status = 0;
	if (xQueueReceive( queue_brake_front, &ecu_data->brake_front, 0 ) == pdFALSE) {
8000453e:	30 09       	mov	r9,0
80004540:	12 9a       	mov	r10,r9
80004542:	f8 cb ff ba 	sub	r11,r12,-70
80004546:	48 a8       	lddpc	r8,8000456c <get_brake_sens+0x34>
80004548:	70 0c       	ld.w	r12,r8[0x0]
8000454a:	f0 1f 00 0a 	mcall	80004570 <get_brake_sens+0x38>
8000454e:	5f 07       	sreq	r7
		status |= 1 << 0;
	}
	if (xQueueReceive( queue_brake_rear, &ecu_data->brake_rear, 0 ) == pdFALSE) {
80004550:	30 09       	mov	r9,0
80004552:	12 9a       	mov	r10,r9
80004554:	ec cb ff b8 	sub	r11,r6,-72
80004558:	48 78       	lddpc	r8,80004574 <get_brake_sens+0x3c>
8000455a:	70 0c       	ld.w	r12,r8[0x0]
8000455c:	f0 1f 00 05 	mcall	80004570 <get_brake_sens+0x38>
80004560:	c0 31       	brne	80004566 <get_brake_sens+0x2e>
		status |= 1 << 1;
80004562:	a1 b7       	sbr	r7,0x1
80004564:	5c 57       	castu.b	r7
	}
	return status;
}
80004566:	0e 9c       	mov	r12,r7
80004568:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000456c:	00 00       	add	r0,r0
8000456e:	cf 90       	breq	80004560 <get_brake_sens+0x28>
80004570:	80 00       	ld.sh	r0,r0[0x0]
80004572:	2d ac       	sub	r12,-38
80004574:	00 00       	add	r0,r0
80004576:	cf 68       	rjmp	80004762 <traction_control+0x3a>

80004578 <check_bspd>:
		return (82500 / ecu_data->vdc_battery);	
	}
	return 0;
}

uint8_t check_bspd(void) {
80004578:	d4 01       	pushm	lr
8000457a:	20 1d       	sub	sp,4
	uint8_t temp=0;
8000457c:	fa cb ff fc 	sub	r11,sp,-4
80004580:	30 08       	mov	r8,0
80004582:	16 f8       	st.b	--r11,r8
	xQueueReceive(queue_bspd, &temp, 0);
80004584:	30 09       	mov	r9,0
80004586:	12 9a       	mov	r10,r9
80004588:	48 48       	lddpc	r8,80004598 <check_bspd+0x20>
8000458a:	70 0c       	ld.w	r12,r8[0x0]
8000458c:	f0 1f 00 04 	mcall	8000459c <check_bspd+0x24>
	return temp;
}
80004590:	1b bc       	ld.ub	r12,sp[0x3]
80004592:	2f fd       	sub	sp,-4
80004594:	d8 02       	popm	pc
80004596:	00 00       	add	r0,r0
80004598:	00 00       	add	r0,r0
8000459a:	cf 80       	breq	8000458a <check_bspd+0x12>
8000459c:	80 00       	ld.sh	r0,r0[0x0]
8000459e:	2d ac       	sub	r12,-38

800045a0 <ecu_dio_inverter_clear_error>:
	/* Input: 0x49 D2 2A 00 Output:0x2A D2 */
	uint16_t relevant_data = (data & 0xFFFF00) >> 8;
	return ((relevant_data & 0xFF) << 8 | (relevant_data & 0xFF00) >> 8);
}

void ecu_dio_inverter_clear_error() {
800045a0:	eb cd 40 80 	pushm	r7,lr
	gpio_set_pin_high(INVERTER_DIN1);
800045a4:	30 5c       	mov	r12,5
800045a6:	f0 1f 00 13 	mcall	800045f0 <ecu_dio_inverter_clear_error+0x50>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800045aa:	e1 b7 00 42 	mfsr	r7,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800045ae:	ee 78 42 40 	mov	r8,1000000
800045b2:	30 09       	mov	r9,0
800045b4:	e0 6a a2 3f 	mov	r10,41535
800045b8:	ea 1a 3c 43 	orh	r10,0x3c43
800045bc:	30 2b       	mov	r11,2
800045be:	f0 1f 00 0e 	mcall	800045f4 <ecu_dio_inverter_clear_error+0x54>
800045c2:	ee 0a 00 0a 	add	r10,r7,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800045c6:	e1 b8 00 42 	mfsr	r8,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800045ca:	14 37       	cp.w	r7,r10
800045cc:	e0 88 00 08 	brls	800045dc <ecu_dio_inverter_clear_error+0x3c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800045d0:	10 37       	cp.w	r7,r8
800045d2:	fe 98 ff fa 	brls	800045c6 <ecu_dio_inverter_clear_error+0x26>
800045d6:	10 3a       	cp.w	r10,r8
800045d8:	c0 73       	brcs	800045e6 <ecu_dio_inverter_clear_error+0x46>
800045da:	cf 6b       	rjmp	800045c6 <ecu_dio_inverter_clear_error+0x26>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800045dc:	10 37       	cp.w	r7,r8
800045de:	e0 8b 00 04 	brhi	800045e6 <ecu_dio_inverter_clear_error+0x46>
800045e2:	10 3a       	cp.w	r10,r8
800045e4:	cf 12       	brcc	800045c6 <ecu_dio_inverter_clear_error+0x26>
	delay_us(200);
	gpio_set_pin_low(INVERTER_DIN1);
800045e6:	30 5c       	mov	r12,5
800045e8:	f0 1f 00 04 	mcall	800045f8 <ecu_dio_inverter_clear_error+0x58>
}
800045ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800045f0:	80 00       	ld.sh	r0,r0[0x0]
800045f2:	69 c6       	ld.w	r6,r4[0x70]
800045f4:	80 00       	ld.sh	r0,r0[0x0]
800045f6:	79 52       	ld.w	r2,r12[0x54]
800045f8:	80 00       	ld.sh	r0,r0[0x0]
800045fa:	69 dc       	ld.w	r12,r4[0x74]

800045fc <launch_control>:
		}
	}
	ecu_data->control_u = Kp*e;
}

void launch_control(fsm_ecu_data_t *ecu_data) {
800045fc:	eb cd 40 fc 	pushm	r2-r7,lr
80004600:	18 97       	mov	r7,r12
	static float filter_output = 0.0F;
	static uint8_t first_run = 1;
	float filter_gain = ecu_data->lc_filter_gain;
80004602:	f8 f6 00 84 	ld.w	r6,r12[132]
	int16_t trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80004606:	f9 08 00 10 	ld.sh	r8,r12[16]
8000460a:	f9 04 00 12 	ld.sh	r4,r12[18]
8000460e:	f0 04 0d 44 	min	r4,r8,r4
80004612:	5c 84       	casts.h	r4
	
	//Because statics cannot be initialized with variables...
	if (first_run) {
80004614:	4b 28       	lddpc	r8,800046dc <launch_control+0xe0>
80004616:	11 89       	ld.ub	r9,r8[0x0]
80004618:	30 08       	mov	r8,0
8000461a:	f0 09 18 00 	cp.b	r9,r8
8000461e:	c2 e0       	breq	8000467a <launch_control+0x7e>
		first_run = 0;
80004620:	10 99       	mov	r9,r8
80004622:	4a f8       	lddpc	r8,800046dc <launch_control+0xe0>
80004624:	b0 89       	st.b	r8[0x0],r9
		filter_output = (1-filter_gain)*ecu_data->lc_trq_init + filter_gain*trq_min*(float)MAX_TORQUE/1000.0; 
80004626:	fc 1c 3f 80 	movh	r12,0x3f80
8000462a:	e5 a1 0c c6 	cop	cp0,cr12,cr12,cr6,0x42
8000462e:	ee f8 00 88 	ld.w	r8,r7[136]
80004632:	e5 a2 0c c8 	cop	cp0,cr12,cr12,cr8,0x44
80004636:	f0 1f 00 2b 	mcall	800046e0 <launch_control+0xe4>
8000463a:	14 92       	mov	r2,r10
8000463c:	16 93       	mov	r3,r11
8000463e:	e5 a6 04 04 	cop	cp0,cr4,cr0,cr4,0x4c
80004642:	e5 a2 06 46 	cop	cp0,cr6,cr4,cr6,0x44
80004646:	e0 68 fe 00 	mov	r8,65024
8000464a:	ea 18 46 ff 	orh	r8,0x46ff
8000464e:	e5 a2 0c 68 	cop	cp0,cr12,cr6,cr8,0x44
80004652:	f0 1f 00 24 	mcall	800046e0 <launch_control+0xe4>
80004656:	30 08       	mov	r8,0
80004658:	e0 69 40 00 	mov	r9,16384
8000465c:	ea 19 40 8f 	orh	r9,0x408f
80004660:	f0 1f 00 21 	mcall	800046e4 <launch_control+0xe8>
80004664:	14 98       	mov	r8,r10
80004666:	16 99       	mov	r9,r11
80004668:	04 9a       	mov	r10,r2
8000466a:	06 9b       	mov	r11,r3
8000466c:	f0 1f 00 1f 	mcall	800046e8 <launch_control+0xec>
80004670:	f0 1f 00 1f 	mcall	800046ec <launch_control+0xf0>
80004674:	49 f8       	lddpc	r8,800046f0 <launch_control+0xf4>
80004676:	91 0c       	st.w	r8[0x0],r12
80004678:	c2 98       	rjmp	800046ca <launch_control+0xce>
	} else {
		filter_output = (1-filter_gain)*filter_output + filter_gain*trq_min*(float)MAX_TORQUE/1000.0;	
8000467a:	49 e5       	lddpc	r5,800046f0 <launch_control+0xf4>
8000467c:	fc 1c 3f 80 	movh	r12,0x3f80
80004680:	e5 a1 0c c6 	cop	cp0,cr12,cr12,cr6,0x42
80004684:	6a 08       	ld.w	r8,r5[0x0]
80004686:	e5 a2 0c c8 	cop	cp0,cr12,cr12,cr8,0x44
8000468a:	f0 1f 00 16 	mcall	800046e0 <launch_control+0xe4>
8000468e:	14 92       	mov	r2,r10
80004690:	16 93       	mov	r3,r11
80004692:	e5 a6 04 04 	cop	cp0,cr4,cr0,cr4,0x4c
80004696:	e5 a2 06 46 	cop	cp0,cr6,cr4,cr6,0x44
8000469a:	e0 68 fe 00 	mov	r8,65024
8000469e:	ea 18 46 ff 	orh	r8,0x46ff
800046a2:	e5 a2 0c 68 	cop	cp0,cr12,cr6,cr8,0x44
800046a6:	f0 1f 00 0f 	mcall	800046e0 <launch_control+0xe4>
800046aa:	30 08       	mov	r8,0
800046ac:	e0 69 40 00 	mov	r9,16384
800046b0:	ea 19 40 8f 	orh	r9,0x408f
800046b4:	f0 1f 00 0c 	mcall	800046e4 <launch_control+0xe8>
800046b8:	14 98       	mov	r8,r10
800046ba:	16 99       	mov	r9,r11
800046bc:	04 9a       	mov	r10,r2
800046be:	06 9b       	mov	r11,r3
800046c0:	f0 1f 00 0a 	mcall	800046e8 <launch_control+0xec>
800046c4:	f0 1f 00 0a 	mcall	800046ec <launch_control+0xf0>
800046c8:	8b 0c       	st.w	r5[0x0],r12
	}
	
	//Add feedback from speed sensors to do slip control here (if needed)
	
	ecu_data->trq_cmd = filter_output;
800046ca:	48 a8       	lddpc	r8,800046f0 <launch_control+0xf4>
800046cc:	70 08       	ld.w	r8,r8[0x0]
800046ce:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
800046d2:	ef 58 00 16 	st.h	r7[22],r8
	asm("nop");
800046d6:	d7 03       	nop
}
800046d8:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
800046dc:	00 00       	add	r0,r0
800046de:	01 d8       	ld.ub	r8,r0[0x5]
800046e0:	80 00       	ld.sh	r0,r0[0x0]
800046e2:	78 68       	ld.w	r8,r12[0x18]
800046e4:	80 00       	ld.sh	r0,r0[0x0]
800046e6:	73 f0       	ld.w	r0,r9[0x7c]
800046e8:	80 00       	ld.sh	r0,r0[0x0]
800046ea:	71 f8       	ld.w	r8,r8[0x7c]
800046ec:	80 00       	ld.sh	r0,r0[0x0]
800046ee:	78 c8       	ld.w	r8,r12[0x30]
800046f0:	00 00       	add	r0,r0
800046f2:	cc 2c       	rcall	80004876 <scif_stop_gclk>

800046f4 <calculate_slip>:

float calculate_slip(fsm_ecu_data_t *ecu_data) {
800046f4:	d4 01       	pushm	lr
	float slip;
	float v_f = ecu_data->WFL_sens & 0xFF;
800046f6:	f9 0a 00 5c 	ld.sh	r10,r12[92]
	float v_r = ecu_data->WRR_sens & 0xFF; //WRL and WFR is not working
800046fa:	f9 38 00 63 	ld.ub	r8,r12[99]
800046fe:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
	
	//Actual speed is v*2.574 (average sensor),
	//but the constant will be mathematically cancelled when
	//calculating slip 
	
	if (v_r != 0) {
80004702:	30 09       	mov	r9,0
80004704:	e5 ac 00 89 	cop	cp0,cr0,cr8,cr9,0x58
80004708:	c0 b0       	breq	8000471e <calculate_slip+0x2a>
		slip = (v_r - v_f)/v_r;
8000470a:	f9 da c0 08 	bfextu	r12,r10,0x0,0x8
8000470e:	e5 a6 0c 0c 	cop	cp0,cr12,cr0,cr12,0x4c
80004712:	10 9b       	mov	r11,r8
80004714:	e5 a1 0c 8c 	cop	cp0,cr12,cr8,cr12,0x42
80004718:	f0 1f 00 03 	mcall	80004724 <calculate_slip+0x30>
8000471c:	d8 02       	popm	pc
	} else {
		slip = ecu_data->slip_target; //Feed zero error to traction controller
8000471e:	79 ec       	ld.w	r12,r12[0x78]
	}
	return slip;
}
80004720:	d8 02       	popm	pc
80004722:	00 00       	add	r0,r0
80004724:	80 00       	ld.sh	r0,r0[0x0]
80004726:	77 08       	ld.w	r8,r11[0x40]

80004728 <traction_control>:
#include "queue_handles.h"
#include "fsm_ecu.h"
#include "fsm_ecu_functions.h"
#include "fsm_control.h"

void traction_control(fsm_ecu_data_t* ecu_data) {
80004728:	d4 21       	pushm	r4-r7,lr
8000472a:	18 97       	mov	r7,r12
	static float e_prev			= 0;
	static float e_filter_prev	= 0;
	static float e_filter_pprev	= 0;
	float torque_limit			= 0;
	
	if (ecu_data->slip_target > 0) {
8000472c:	79 e6       	ld.w	r6,r12[0x78]
8000472e:	30 08       	mov	r8,0
80004730:	e5 ac 00 68 	cop	cp0,cr0,cr6,cr8,0x58
80004734:	e0 8c 00 49 	brvs	800047c6 <traction_control+0x9e>
80004738:	e0 8a 00 47 	brle	800047c6 <traction_control+0x9e>
		float Kp = ecu_data->Kp;
8000473c:	79 b4       	ld.w	r4,r12[0x6c]
		float Ki = ecu_data->Ki;
8000473e:	79 c5       	ld.w	r5,r12[0x70]
		float Kd = ecu_data->Kd;
		float slip_target = ecu_data->slip_target;
		float d_filter_gain = ecu_data->d_filter_gain;
		
		//Calculate slip and error
		e = 100*(calculate_slip(ecu_data) - slip_target); //Slip is a percentage value
80004740:	f0 1f 00 24 	mcall	800047d0 <traction_control+0xa8>
80004744:	e5 a1 06 c6 	cop	cp0,cr6,cr12,cr6,0x42
80004748:	fc 19 42 c8 	movh	r9,0x42c8
8000474c:	e5 a2 06 69 	cop	cp0,cr6,cr6,cr9,0x44
80004750:	4a 18       	lddpc	r8,800047d4 <traction_control+0xac>
80004752:	91 06       	st.w	r8[0x0],r6
		
		//e_filter = (1-d_filter_gain)*e_filter_prev + d_filter_gain*e;
		//float d_action = Kd/Ts*(e_filter - 2*e_filter_prev + e_filter_pprev);
		
		delta_u = Kp*(e-e_prev) + Ki*Ts*e; //PI
80004754:	4a 18       	lddpc	r8,800047d8 <traction_control+0xb0>
80004756:	70 0a       	ld.w	r10,r8[0x0]
80004758:	e5 a1 0a 6a 	cop	cp0,cr10,cr6,cr10,0x42
8000475c:	e0 6b d7 0a 	mov	r11,55050
80004760:	ea 1b 3c a3 	orh	r11,0x3ca3
80004764:	e5 a2 05 5b 	cop	cp0,cr5,cr5,cr11,0x44
80004768:	e5 a2 05 65 	cop	cp0,cr5,cr6,cr5,0x44
8000476c:	e1 a5 04 a4 	cop	cp0,cr4,cr10,cr4,0xa
80004770:	49 ba       	lddpc	r10,800047dc <traction_control+0xb4>
80004772:	95 04       	st.w	r10[0x0],r4
		e_prev = e;
80004774:	91 06       	st.w	r8[0x0],r6
		//e_filter_pprev = e_filter_prev;
		//e_filter_prev  = e_filter;
		ecu_data->control_u += delta_u;
		ecu_data->control_u = max(50, min(100, ecu_data->control_u));
80004776:	6e 78       	ld.w	r8,r7[0x1c]
80004778:	e5 a0 08 48 	cop	cp0,cr8,cr4,cr8,0x40
8000477c:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
80004780:	36 4a       	mov	r10,100
80004782:	f4 08 0d 48 	min	r8,r10,r8
80004786:	33 2a       	mov	r10,50
80004788:	f4 08 0c 48 	max	r8,r10,r8
8000478c:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
80004790:	8f 78       	st.w	r7[0x1c],r8
		
		torque_limit = 100 - ecu_data->control_u;
		ecu_data->traction_control_limit = (int16_t)(MAX_TORQUE*torque_limit)/100;
80004792:	e5 a1 08 98 	cop	cp0,cr8,cr9,cr8,0x42
80004796:	e0 6a fe 00 	mov	r10,65024
8000479a:	ea 1a 46 ff 	orh	r10,0x46ff
8000479e:	e5 a2 08 8a 	cop	cp0,cr8,cr8,cr10,0x44
800047a2:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
800047a6:	5c 88       	casts.h	r8
800047a8:	e0 6b 85 1f 	mov	r11,34079
800047ac:	ea 1b 51 eb 	orh	r11,0x51eb
800047b0:	f0 0b 04 4a 	muls.d	r10,r8,r11
800047b4:	f6 09 14 05 	asr	r9,r11,0x5
800047b8:	bf 58       	asr	r8,0x1f
800047ba:	f2 08 01 08 	sub	r8,r9,r8
800047be:	ef 58 00 18 	st.h	r7[24],r8
		asm("nop");
800047c2:	d7 03       	nop
800047c4:	d8 22       	popm	r4-r7,pc
	} else {
		ecu_data->traction_control_limit = MAX_TORQUE;
800047c6:	e0 68 7f ff 	mov	r8,32767
800047ca:	f9 58 00 18 	st.h	r12[24],r8
800047ce:	d8 22       	popm	r4-r7,pc
800047d0:	80 00       	ld.sh	r0,r0[0x0]
800047d2:	46 f4       	lddsp	r4,sp[0x1bc]
800047d4:	00 00       	add	r0,r0
800047d6:	cc 28       	rjmp	8000495a <can0_int_tx_handler+0xa>
800047d8:	00 00       	add	r0,r0
800047da:	cc 20       	breq	8000475e <traction_control+0x36>
800047dc:	00 00       	add	r0,r0
800047de:	cc 24       	brge	80004762 <traction_control+0x3a>

800047e0 <canif_clear_all_mob>:
#include "preprocessor.h"
#include "canif.h"

void canif_clear_all_mob(uint8_t ch,
		uint8_t nb_mob)
{
800047e0:	eb cd 40 fc 	pushm	r2-r7,lr
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
800047e4:	58 0b       	cp.w	r11,0
800047e6:	c1 f0       	breq	80004824 <canif_clear_all_mob+0x44>

#include "compiler.h"
#include "preprocessor.h"
#include "canif.h"

void canif_clear_all_mob(uint8_t ch,
800047e8:	f6 c3 00 01 	sub	r3,r11,1
800047ec:	5c 53       	castu.b	r3
800047ee:	2f f3       	sub	r3,-1
800047f0:	a5 63       	lsl	r3,0x4
800047f2:	30 08       	mov	r8,0
		uint8_t nb_mob)
{
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
		CANIF_clr_mob(ch,mob_number)
800047f4:	fc 7a 1c 00 	mov	r10,-189440
800047f8:	a7 6c       	lsl	r12,0x6
800047fa:	f8 c9 ff ff 	sub	r9,r12,-1
800047fe:	10 9b       	mov	r11,r8
80004800:	30 04       	mov	r4,0
80004802:	30 05       	mov	r5,0
80004804:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004808:	fc 08 09 0b 	st.w	lr[r8],r11
8000480c:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004810:	10 0e       	add	lr,r8
80004812:	9d 1b       	st.w	lr[0x4],r11
80004814:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004818:	10 0e       	add	lr,r8
8000481a:	fc e5 00 08 	st.d	lr[8],r4
8000481e:	2f 08       	sub	r8,-16
void canif_clear_all_mob(uint8_t ch,
		uint8_t nb_mob)
{
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
80004820:	06 38       	cp.w	r8,r3
80004822:	cf 11       	brne	80004804 <canif_clear_all_mob+0x24>
80004824:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc

80004828 <canif_fixed_baudrate>:
	return MOB_NOT_COMPLETED;
}

uint8_t canif_fixed_baudrate(uint8_t ch)
{
  CANIF_conf_bt(ch);
80004828:	a9 7c       	lsl	r12,0x9
8000482a:	e2 2c e3 f4 	sub	r12,189428
8000482e:	78 08       	ld.w	r8,r12[0x0]
80004830:	e4 18 ff e7 	andh	r8,0xffe7
80004834:	99 08       	st.w	r12[0x0],r8
80004836:	78 08       	ld.w	r8,r12[0x0]
80004838:	b3 b8       	sbr	r8,0x13
8000483a:	99 08       	st.w	r12[0x0],r8
8000483c:	78 08       	ld.w	r8,r12[0x0]
8000483e:	e4 18 ff f8 	andh	r8,0xfff8
80004842:	99 08       	st.w	r12[0x0],r8
80004844:	78 08       	ld.w	r8,r12[0x0]
80004846:	b1 b8       	sbr	r8,0x11
80004848:	99 08       	st.w	r12[0x0],r8
8000484a:	78 08       	ld.w	r8,r12[0x0]
8000484c:	e0 18 ff c0 	andl	r8,0xffc0
80004850:	99 08       	st.w	r12[0x0],r8
80004852:	78 08       	ld.w	r8,r12[0x0]
80004854:	a1 a8       	sbr	r8,0x0
80004856:	99 08       	st.w	r12[0x0],r8
80004858:	78 08       	ld.w	r8,r12[0x0]
8000485a:	e0 18 c7 ff 	andl	r8,0xc7ff
8000485e:	99 08       	st.w	r12[0x0],r8
80004860:	78 08       	ld.w	r8,r12[0x0]
80004862:	ab b8       	sbr	r8,0xb
80004864:	99 08       	st.w	r12[0x0],r8
80004866:	78 08       	ld.w	r8,r12[0x0]
80004868:	e0 18 f8 ff 	andl	r8,0xf8ff
8000486c:	99 08       	st.w	r12[0x0],r8
8000486e:	78 08       	ld.w	r8,r12[0x0]
80004870:	a9 a8       	sbr	r8,0x8
80004872:	99 08       	st.w	r12[0x0],r8
  return 1;
}
80004874:	5e ff       	retal	1

80004876 <scif_stop_gclk>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;
80004876:	fe 78 08 00 	mov	r8,-63488
8000487a:	f8 c9 ff e7 	sub	r9,r12,-25
8000487e:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80004882:	a1 ca       	cbr	r10,0x0
80004884:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80004888:	e0 78 86 a0 	mov	r8,100000

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
8000488c:	fe 7a 08 00 	mov	r10,-63488
80004890:	12 9c       	mov	r12,r9
80004892:	c0 48       	rjmp	8000489a <scif_stop_gclk+0x24>
  {
    if(--timeout == 0)
80004894:	20 18       	sub	r8,1
80004896:	c0 21       	brne	8000489a <scif_stop_gclk+0x24>
80004898:	5e fe       	retal	-1

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
8000489a:	f4 0c 03 29 	ld.w	r9,r10[r12<<0x2]
8000489e:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
800048a2:	cf 91       	brne	80004894 <scif_stop_gclk+0x1e>
800048a4:	5e fd       	retal	0
800048a6:	d7 03       	nop

800048a8 <scif_gc_setup>:
  return PASS;
}


long int scif_gc_setup(unsigned int gclk, scif_gcctrl_oscsel_t clk_src, unsigned int diven, unsigned int divfactor)
{
800048a8:	d4 21       	pushm	r4-r7,lr
800048aa:	18 97       	mov	r7,r12
800048ac:	16 95       	mov	r5,r11
800048ae:	14 96       	mov	r6,r10
  bool restart_gc = false;


  // Change the division factor to conform to the equation: fgclk = fsrc/divfactor = fsrc/(2*(div+1))
  divfactor = (divfactor>>1) -1;
800048b0:	a1 99       	lsr	r9,0x1
800048b2:	f2 c4 00 01 	sub	r4,r9,1
      return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, disable it before changing its setup.
  if(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
800048b6:	f8 c9 ff e7 	sub	r9,r12,-25
800048ba:	fe 78 08 00 	mov	r8,-63488
800048be:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800048c2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800048c6:	c0 50       	breq	800048d0 <scif_gc_setup+0x28>
  {
    restart_gc = true;
    if(scif_stop_gclk(gclk) < 0)
800048c8:	f0 1f 00 18 	mcall	80004928 <scif_gc_setup+0x80>
800048cc:	c1 44       	brge	800048f4 <scif_gc_setup+0x4c>
800048ce:	dc 2a       	popm	r4-r7,pc,r12=-1
      return -1;  // Could not stop the generic clock.
  }

  // Setup the generic clock.
  AVR32_SCIF.gcctrl[gclk] = ((divfactor << AVR32_SCIF_GCCTRL_DIV_OFFSET)&AVR32_SCIF_GCCTRL_DIV_MASK)
800048d0:	a1 76       	lsl	r6,0x1
800048d2:	e2 16 00 02 	andl	r6,0x2,COH
800048d6:	a9 65       	lsl	r5,0x8
800048d8:	e2 15 0f 00 	andl	r5,0xf00,COH
800048dc:	0a 46       	or	r6,r5
800048de:	b1 64       	lsl	r4,0x10
800048e0:	e6 14 00 ff 	andh	r4,0xff,COH
800048e4:	ed e4 10 04 	or	r4,r6,r4
800048e8:	2e 77       	sub	r7,-25
800048ea:	fe 78 08 00 	mov	r8,-63488
800048ee:	f0 07 09 24 	st.w	r8[r7<<0x2],r4
800048f2:	d8 2a       	popm	r4-r7,pc,r12=0
800048f4:	ec 09 15 01 	lsl	r9,r6,0x1
800048f8:	e2 19 00 02 	andl	r9,0x2,COH
800048fc:	ea 08 15 08 	lsl	r8,r5,0x8
80004900:	e2 18 0f 00 	andl	r8,0xf00,COH
80004904:	10 49       	or	r9,r8
80004906:	e8 08 15 10 	lsl	r8,r4,0x10
8000490a:	e6 18 00 ff 	andh	r8,0xff,COH
8000490e:	10 49       	or	r9,r8
80004910:	fe 78 08 00 	mov	r8,-63488
80004914:	2e 77       	sub	r7,-25
80004916:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
                            |((diven << AVR32_SCIF_GCCTRL_DIVEN_OFFSET)&AVR32_SCIF_GCCTRL_DIVEN_MASK)
                            |((clk_src << AVR32_SCIF_GCCTRL_OSCSEL_OFFSET)&AVR32_SCIF_GCCTRL_OSCSEL_MASK);

  // Restart the gc if it previously was enabled.
  if(true == restart_gc)
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK ;
8000491a:	f0 07 03 29 	ld.w	r9,r8[r7<<0x2]
8000491e:	a1 a9       	sbr	r9,0x0
80004920:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
80004924:	d8 2a       	popm	r4-r7,pc,r12=0
80004926:	00 00       	add	r0,r0
80004928:	80 00       	ld.sh	r0,r0[0x0]
8000492a:	48 76       	lddpc	r6,80004944 <scif_gc_enable+0x18>

8000492c <scif_gc_enable>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, do nothing.
  if(!(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK))
8000492c:	f8 c9 ff e7 	sub	r9,r12,-25
80004930:	fe 78 08 00 	mov	r8,-63488
80004934:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004938:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000493c:	c0 91       	brne	8000494e <scif_gc_enable+0x22>
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK;
8000493e:	fe 78 08 00 	mov	r8,-63488
80004942:	12 9c       	mov	r12,r9
80004944:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80004948:	a1 a9       	sbr	r9,0x0
8000494a:	f0 0c 09 29 	st.w	r8[r12<<0x2],r9

  return PASS;

}
8000494e:	5e fd       	retal	0

80004950 <can0_int_tx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_tx_handler(void)
{
80004950:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_txok(0);
80004952:	fc 78 1c 00 	mov	r8,-189440
80004956:	70 cc       	ld.w	r12,r8[0x30]
80004958:	f9 dc c2 06 	bfextu	r12,r12,0x10,0x6
  if (handle != 0x20)
8000495c:	32 08       	mov	r8,32
8000495e:	f0 0c 18 00 	cp.b	r12,r8
80004962:	c0 f0       	breq	80004980 <can0_int_tx_handler+0x30>
  {
    CANIF_mob_clear_txok_status(0,handle);
80004964:	30 19       	mov	r9,1
80004966:	f2 0c 09 49 	lsl	r9,r9,r12
8000496a:	fc 78 1c 00 	mov	r8,-189440
8000496e:	f1 49 00 54 	st.w	r8[84],r9
    CANIF_mob_clear_status(0,handle); //   and reset MOb status
80004972:	f8 0c 00 18 	add	r8,r12,r12<<0x1
80004976:	a3 68       	lsl	r8,0x2
80004978:	e2 28 e3 a0 	sub	r8,189344
8000497c:	30 f9       	mov	r9,15
8000497e:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel0(handle,CAN_STATUS_COMPLETED);
80004980:	48 38       	lddpc	r8,8000498c <can0_int_tx_handler+0x3c>
80004982:	70 08       	ld.w	r8,r8[0x0]
80004984:	30 0b       	mov	r11,0
80004986:	5d 18       	icall	r8
}
80004988:	d4 02       	popm	lr
8000498a:	d6 03       	rete
8000498c:	00 00       	add	r0,r0
8000498e:	cc 30       	breq	80004914 <scif_gc_setup+0x6c>

80004990 <can0_int_rx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_rx_handler(void)
{
80004990:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_rxok(0) ;
80004992:	fc 78 1c 00 	mov	r8,-189440
80004996:	70 cc       	ld.w	r12,r8[0x30]
80004998:	f9 dc c1 06 	bfextu	r12,r12,0x8,0x6
  if (handle != 0x20)
8000499c:	32 08       	mov	r8,32
8000499e:	f0 0c 18 00 	cp.b	r12,r8
800049a2:	c0 f0       	breq	800049c0 <can0_int_rx_handler+0x30>
  {
    CANIF_mob_clear_rxok_status(0,handle);
800049a4:	30 19       	mov	r9,1
800049a6:	f2 0c 09 49 	lsl	r9,r9,r12
800049aa:	fc 78 1c 00 	mov	r8,-189440
800049ae:	f1 49 00 4c 	st.w	r8[76],r9
    CANIF_mob_clear_status(0,handle); //   and reset MOb status
800049b2:	f8 0c 00 18 	add	r8,r12,r12<<0x1
800049b6:	a3 68       	lsl	r8,0x2
800049b8:	e2 28 e3 a0 	sub	r8,189344
800049bc:	30 f9       	mov	r9,15
800049be:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel0(handle,CAN_STATUS_COMPLETED);
800049c0:	48 38       	lddpc	r8,800049cc <can0_int_rx_handler+0x3c>
800049c2:	70 08       	ld.w	r8,r8[0x0]
800049c4:	30 0b       	mov	r11,0
800049c6:	5d 18       	icall	r8
}
800049c8:	d4 02       	popm	lr
800049ca:	d6 03       	rete
800049cc:	00 00       	add	r0,r0
800049ce:	cc 30       	breq	80004954 <can0_int_tx_handler+0x4>

800049d0 <can0_int_busoff_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_busoff_handler(void)
{
800049d0:	d4 01       	pushm	lr
    CANIF_clr_interrupt_status(0);
800049d2:	fc 78 1c 00 	mov	r8,-189440
800049d6:	70 b9       	ld.w	r9,r8[0x2c]
800049d8:	91 a9       	st.w	r8[0x28],r9
    can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_BUSOFF);
800049da:	48 58       	lddpc	r8,800049ec <can0_int_busoff_handler+0x1c>
800049dc:	70 08       	ld.w	r8,r8[0x0]
800049de:	30 4b       	mov	r11,4
800049e0:	e0 6c 00 ff 	mov	r12,255
800049e4:	5d 18       	icall	r8
}
800049e6:	d4 02       	popm	lr
800049e8:	d6 03       	rete
800049ea:	00 00       	add	r0,r0
800049ec:	00 00       	add	r0,r0
800049ee:	cc 30       	breq	80004974 <can0_int_tx_handler+0x24>

800049f0 <can0_int_cerr_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_cerr_handler(void)
{
800049f0:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(0);
800049f2:	fc 78 1c 00 	mov	r8,-189440
800049f6:	70 b9       	ld.w	r9,r8[0x2c]
800049f8:	91 a9       	st.w	r8[0x28],r9
  can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_ERROR);
800049fa:	48 58       	lddpc	r8,80004a0c <can0_int_cerr_handler+0x1c>
800049fc:	70 08       	ld.w	r8,r8[0x0]
800049fe:	30 2b       	mov	r11,2
80004a00:	e0 6c 00 ff 	mov	r12,255
80004a04:	5d 18       	icall	r8
}
80004a06:	d4 02       	popm	lr
80004a08:	d6 03       	rete
80004a0a:	00 00       	add	r0,r0
80004a0c:	00 00       	add	r0,r0
80004a0e:	cc 30       	breq	80004994 <can0_int_rx_handler+0x4>

80004a10 <can0_int_wakeup_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_wakeup_handler(void)
{
80004a10:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(0);
80004a12:	fc 78 1c 00 	mov	r8,-189440
80004a16:	70 b9       	ld.w	r9,r8[0x2c]
80004a18:	91 a9       	st.w	r8[0x28],r9
  can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_WAKEUP);
80004a1a:	48 58       	lddpc	r8,80004a2c <can0_int_wakeup_handler+0x1c>
80004a1c:	70 08       	ld.w	r8,r8[0x0]
80004a1e:	30 3b       	mov	r11,3
80004a20:	e0 6c 00 ff 	mov	r12,255
80004a24:	5d 18       	icall	r8
}
80004a26:	d4 02       	popm	lr
80004a28:	d6 03       	rete
80004a2a:	00 00       	add	r0,r0
80004a2c:	00 00       	add	r0,r0
80004a2e:	cc 30       	breq	800049b4 <can0_int_rx_handler+0x24>

80004a30 <can1_int_tx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_tx_handler(void)
{
80004a30:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_txok(1) ;
80004a32:	fc 78 1c 00 	mov	r8,-189440
80004a36:	f0 fc 02 30 	ld.w	r12,r8[560]
80004a3a:	f9 dc c2 06 	bfextu	r12,r12,0x10,0x6
  if (handle != 0x20)
80004a3e:	32 08       	mov	r8,32
80004a40:	f0 0c 18 00 	cp.b	r12,r8
80004a44:	c0 f0       	breq	80004a62 <can1_int_tx_handler+0x32>
  {
    CANIF_mob_clear_txok_status(1,handle);
80004a46:	30 19       	mov	r9,1
80004a48:	f2 0c 09 49 	lsl	r9,r9,r12
80004a4c:	fc 78 1c 00 	mov	r8,-189440
80004a50:	f1 49 02 54 	st.w	r8[596],r9
    CANIF_mob_clear_status(1,handle); //   and reset MOb status
80004a54:	f8 0c 00 18 	add	r8,r12,r12<<0x1
80004a58:	a3 68       	lsl	r8,0x2
80004a5a:	e2 28 e1 a0 	sub	r8,188832
80004a5e:	30 f9       	mov	r9,15
80004a60:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel1(handle,CAN_STATUS_COMPLETED);
80004a62:	48 48       	lddpc	r8,80004a70 <can1_int_tx_handler+0x40>
80004a64:	70 18       	ld.w	r8,r8[0x4]
80004a66:	30 0b       	mov	r11,0
80004a68:	5d 18       	icall	r8
}
80004a6a:	d4 02       	popm	lr
80004a6c:	d6 03       	rete
80004a6e:	00 00       	add	r0,r0
80004a70:	00 00       	add	r0,r0
80004a72:	cc 30       	breq	800049f8 <can0_int_cerr_handler+0x8>

80004a74 <can1_int_rx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_rx_handler(void)
{
80004a74:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_rxok(1) ;
80004a76:	fc 78 1c 00 	mov	r8,-189440
80004a7a:	f0 fc 02 30 	ld.w	r12,r8[560]
80004a7e:	f9 dc c1 06 	bfextu	r12,r12,0x8,0x6
  if (handle != 0x20)
80004a82:	32 08       	mov	r8,32
80004a84:	f0 0c 18 00 	cp.b	r12,r8
80004a88:	c0 f0       	breq	80004aa6 <can1_int_rx_handler+0x32>
  {
    CANIF_mob_clear_rxok_status(1,handle);
80004a8a:	30 19       	mov	r9,1
80004a8c:	f2 0c 09 49 	lsl	r9,r9,r12
80004a90:	fc 78 1c 00 	mov	r8,-189440
80004a94:	f1 49 02 4c 	st.w	r8[588],r9
    CANIF_mob_clear_status(1,handle); //   and reset MOb status
80004a98:	f8 0c 00 18 	add	r8,r12,r12<<0x1
80004a9c:	a3 68       	lsl	r8,0x2
80004a9e:	e2 28 e1 a0 	sub	r8,188832
80004aa2:	30 f9       	mov	r9,15
80004aa4:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel1(handle,CAN_STATUS_COMPLETED);
80004aa6:	48 48       	lddpc	r8,80004ab4 <can1_int_rx_handler+0x40>
80004aa8:	70 18       	ld.w	r8,r8[0x4]
80004aaa:	30 0b       	mov	r11,0
80004aac:	5d 18       	icall	r8
}
80004aae:	d4 02       	popm	lr
80004ab0:	d6 03       	rete
80004ab2:	00 00       	add	r0,r0
80004ab4:	00 00       	add	r0,r0
80004ab6:	cc 30       	breq	80004a3c <can1_int_tx_handler+0xc>

80004ab8 <can1_int_busoff_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_busoff_handler(void)
{
80004ab8:	d4 01       	pushm	lr
    CANIF_clr_interrupt_status(1);
80004aba:	fc 78 1c 00 	mov	r8,-189440
80004abe:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004ac2:	f1 49 02 28 	st.w	r8[552],r9
    can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_BUSOFF);
80004ac6:	48 58       	lddpc	r8,80004ad8 <can1_int_busoff_handler+0x20>
80004ac8:	70 18       	ld.w	r8,r8[0x4]
80004aca:	30 4b       	mov	r11,4
80004acc:	e0 6c 00 ff 	mov	r12,255
80004ad0:	5d 18       	icall	r8
}
80004ad2:	d4 02       	popm	lr
80004ad4:	d6 03       	rete
80004ad6:	00 00       	add	r0,r0
80004ad8:	00 00       	add	r0,r0
80004ada:	cc 30       	breq	80004a60 <can1_int_tx_handler+0x30>

80004adc <can1_int_cerr_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_cerr_handler(void)
{
80004adc:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(1);
80004ade:	fc 78 1c 00 	mov	r8,-189440
80004ae2:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004ae6:	f1 49 02 28 	st.w	r8[552],r9
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_ERROR);
80004aea:	48 58       	lddpc	r8,80004afc <can1_int_cerr_handler+0x20>
80004aec:	70 18       	ld.w	r8,r8[0x4]
80004aee:	30 2b       	mov	r11,2
80004af0:	e0 6c 00 ff 	mov	r12,255
80004af4:	5d 18       	icall	r8
}
80004af6:	d4 02       	popm	lr
80004af8:	d6 03       	rete
80004afa:	00 00       	add	r0,r0
80004afc:	00 00       	add	r0,r0
80004afe:	cc 30       	breq	80004a84 <can1_int_rx_handler+0x10>

80004b00 <can1_int_wakeup_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_wakeup_handler(void)
{
80004b00:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(1);
80004b02:	fc 78 1c 00 	mov	r8,-189440
80004b06:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004b0a:	f1 49 02 28 	st.w	r8[552],r9
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_WAKEUP);
80004b0e:	48 58       	lddpc	r8,80004b20 <can1_int_wakeup_handler+0x20>
80004b10:	70 18       	ld.w	r8,r8[0x4]
80004b12:	30 3b       	mov	r11,3
80004b14:	e0 6c 00 ff 	mov	r12,255
80004b18:	5d 18       	icall	r8
}
80004b1a:	d4 02       	popm	lr
80004b1c:	d6 03       	rete
80004b1e:	00 00       	add	r0,r0
80004b20:	00 00       	add	r0,r0
80004b22:	cc 30       	breq	80004aa8 <can1_int_rx_handler+0x34>

80004b24 <can_tx>:
U8 can_tx( U8 ch,
           U8 handle,
           U8 dlc,
           U8 req_type,
           const can_msg_t *can_msg)
{
80004b24:	eb cd 40 f8 	pushm	r3-r7,lr
    if ((ch > 1) ||
80004b28:	30 1e       	mov	lr,1
80004b2a:	f8 0e 18 00 	cp.b	lr,r12
80004b2e:	f9 be 02 00 	movhs	lr,0
80004b32:	30 17       	mov	r7,1
80004b34:	30 f6       	mov	r6,15
80004b36:	f6 06 18 00 	cp.b	r6,r11
80004b3a:	f9 b7 02 00 	movhs	r7,0
80004b3e:	0e 96       	mov	r6,r7
80004b40:	0c 4e       	or	lr,r6
80004b42:	30 06       	mov	r6,0
80004b44:	ec 0e 18 00 	cp.b	lr,r6
80004b48:	c7 d1       	brne	80004c42 <can_tx+0x11e>
80004b4a:	30 8e       	mov	lr,8
80004b4c:	fc 0a 18 00 	cp.b	r10,lr
80004b50:	e0 8b 00 79 	brhi	80004c42 <can_tx+0x11e>
        (handle > (NB_MOB_CHANNEL-1)) ||
        (dlc > 8))
        return  CAN_CMD_REFUSED;

    if (can_msg->ide_bit){
80004b54:	70 0e       	ld.w	lr,r8[0x0]
80004b56:	e6 1e 20 00 	andh	lr,0x2000,COH
80004b5a:	c1 40       	breq	80004b82 <can_tx+0x5e>
             CANIF_set_ext_id(ch,
80004b5c:	f6 0e 15 04 	lsl	lr,r11,0x4
80004b60:	fc 77 1c 00 	mov	r7,-189440
80004b64:	f8 06 15 06 	lsl	r6,r12,0x6
80004b68:	2f f6       	sub	r6,-1
80004b6a:	ee 06 03 35 	ld.w	r5,r7[r6<<0x3]
80004b6e:	70 04       	ld.w	r4,r8[0x0]
80004b70:	bd b4       	sbr	r4,0x1d
80004b72:	fc 05 09 04 	st.w	lr[r5],r4
                            handle,
                            can_msg->id);

             CANIF_set_ext_idmask(ch,
80004b76:	ee 06 03 37 	ld.w	r7,r7[r6<<0x3]
80004b7a:	0e 0e       	add	lr,r7
80004b7c:	70 17       	ld.w	r7,r8[0x4]
80004b7e:	9d 17       	st.w	lr[0x4],r7
80004b80:	c1 28       	rjmp	80004ba4 <can_tx+0x80>
                                handle,
                                can_msg->id_mask);
    }
    else {
             CANIF_set_std_id(ch,
80004b82:	f6 0e 15 04 	lsl	lr,r11,0x4
80004b86:	fc 77 1c 00 	mov	r7,-189440
80004b8a:	f8 06 15 06 	lsl	r6,r12,0x6
80004b8e:	2f f6       	sub	r6,-1
80004b90:	ee 06 03 35 	ld.w	r5,r7[r6<<0x3]
80004b94:	70 04       	ld.w	r4,r8[0x0]
80004b96:	fc 05 09 04 	st.w	lr[r5],r4
                            handle,
                            can_msg->id);
             CANIF_set_std_idmask(ch,
80004b9a:	ee 06 03 37 	ld.w	r7,r7[r6<<0x3]
80004b9e:	0e 0e       	add	lr,r7
80004ba0:	70 17       	ld.w	r7,r8[0x4]
80004ba2:	9d 17       	st.w	lr[0x4],r7
                                handle,
                                can_msg->id_mask);
    }
    CANIF_mob_clr_dlc(ch,handle);
80004ba4:	16 97       	mov	r7,r11
80004ba6:	f8 0e 15 09 	lsl	lr,r12,0x9
80004baa:	2f 8e       	sub	lr,-8
80004bac:	f6 0b 00 16 	add	r6,r11,r11<<0x1
80004bb0:	fc 06 00 2e 	add	lr,lr,r6<<0x2
80004bb4:	e2 2e e3 ac 	sub	lr,189356
80004bb8:	7c 06       	ld.w	r6,lr[0x0]
80004bba:	e0 16 ff f0 	andl	r6,0xfff0
80004bbe:	9d 06       	st.w	lr[0x0],r6
    CANIF_mob_set_dlc(ch,handle,dlc);
80004bc0:	7c 06       	ld.w	r6,lr[0x0]
80004bc2:	ed ea 10 0a 	or	r10,r6,r10
80004bc6:	9d 0a       	st.w	lr[0x0],r10
    if (req_type == CAN_REMOTE_FRAME){
80004bc8:	30 1a       	mov	r10,1
80004bca:	f4 09 18 00 	cp.b	r9,r10
80004bce:	c1 b1       	brne	80004c04 <can_tx+0xe0>
            CANIF_set_rtr(ch,handle);
80004bd0:	f6 09 15 04 	lsl	r9,r11,0x4
80004bd4:	fc 7a 1c 00 	mov	r10,-189440
80004bd8:	f8 05 15 06 	lsl	r5,r12,0x6
80004bdc:	2f f5       	sub	r5,-1
80004bde:	f4 05 03 34 	ld.w	r4,r10[r5<<0x3]
80004be2:	f2 04 03 03 	ld.w	r3,r9[r4]
80004be6:	30 16       	mov	r6,1
80004be8:	e7 d6 d3 c1 	bfins	r3,r6,0x1e,0x1
80004bec:	f2 04 09 03 	st.w	r9[r4],r3
            CANIF_set_rtrmask(ch,handle);
80004bf0:	f4 05 03 3a 	ld.w	r10,r10[r5<<0x3]
80004bf4:	14 09       	add	r9,r10
80004bf6:	72 1a       	ld.w	r10,r9[0x4]
80004bf8:	f5 d6 d3 c1 	bfins	r10,r6,0x1e,0x1
80004bfc:	93 1a       	st.w	r9[0x4],r10
            CANIF_mob_set_automode(ch,handle);
80004bfe:	7c 09       	ld.w	r9,lr[0x0]
80004c00:	a5 b9       	sbr	r9,0x5
80004c02:	9d 09       	st.w	lr[0x0],r9
    }
    CANIF_set_data(ch,handle,((can_msg_t *)can_msg)->data.u64);
80004c04:	fc 79 1c 00 	mov	r9,-189440
80004c08:	f8 0a 15 06 	lsl	r10,r12,0x6
80004c0c:	2f fa       	sub	r10,-1
80004c0e:	f2 0a 03 3a 	ld.w	r10,r9[r10<<0x3]
80004c12:	a5 6b       	lsl	r11,0x4
80004c14:	14 0b       	add	r11,r10
80004c16:	f0 e4 00 08 	ld.d	r4,r8[8]
80004c1a:	f6 e5 00 08 	st.d	r11[8],r4
    CANIF_config_tx(ch,handle);
80004c1e:	7c 08       	ld.w	r8,lr[0x0]
80004c20:	a5 a8       	sbr	r8,0x4
80004c22:	9d 08       	st.w	lr[0x0],r8
    CANIF_mob_enable(ch,handle);
80004c24:	30 18       	mov	r8,1
80004c26:	f0 07 09 48 	lsl	r8,r8,r7
80004c2a:	f8 0a 15 09 	lsl	r10,r12,0x9
80004c2e:	f2 0a 00 0a 	add	r10,r9,r10
80004c32:	2c ca       	sub	r10,-52
80004c34:	95 08       	st.w	r10[0x0],r8
#ifdef CAN_LIB_UNDER_INTERRUPT
    CANIF_mob_enable_interrupt(ch,handle);
80004c36:	a9 7c       	lsl	r12,0x9
80004c38:	2c 0c       	sub	r12,-64
80004c3a:	18 09       	add	r9,r12
80004c3c:	93 08       	st.w	r9[0x0],r8
80004c3e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
#endif
    return CAN_CMD_ACCEPTED;
80004c42:	e0 6c 00 ff 	mov	r12,255
}
80004c46:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc

80004c4a <can_rx>:

U8 can_rx( U8 ch,
           U8 handle,
           U8 req_type,
           const can_msg_t *can_msg)
{
80004c4a:	eb cd 40 e0 	pushm	r5-r7,lr
    if ((ch > 1) ||
80004c4e:	30 18       	mov	r8,1
80004c50:	f8 08 18 00 	cp.b	r8,r12
80004c54:	f9 b8 02 00 	movhs	r8,0
80004c58:	30 1e       	mov	lr,1
80004c5a:	30 f7       	mov	r7,15
80004c5c:	f6 07 18 00 	cp.b	r7,r11
80004c60:	f9 be 02 00 	movhs	lr,0
80004c64:	1c 48       	or	r8,lr
80004c66:	30 07       	mov	r7,0
80004c68:	ee 08 18 00 	cp.b	r8,r7
80004c6c:	c0 50       	breq	80004c76 <can_rx+0x2c>
80004c6e:	e0 6c 00 ff 	mov	r12,255
80004c72:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
        (handle > (NB_MOB_CHANNEL-1)))
        return  CAN_CMD_REFUSED;
    if (can_msg->ide_bit){
80004c76:	72 08       	ld.w	r8,r9[0x0]
80004c78:	e6 18 20 00 	andh	r8,0x2000,COH
80004c7c:	c1 40       	breq	80004ca4 <can_rx+0x5a>
    	CANIF_set_ext_id(ch,
80004c7e:	f6 08 15 04 	lsl	r8,r11,0x4
80004c82:	fc 7e 1c 00 	mov	lr,-189440
80004c86:	f8 07 15 06 	lsl	r7,r12,0x6
80004c8a:	2f f7       	sub	r7,-1
80004c8c:	fc 07 03 36 	ld.w	r6,lr[r7<<0x3]
80004c90:	72 05       	ld.w	r5,r9[0x0]
80004c92:	bd b5       	sbr	r5,0x1d
80004c94:	f0 06 09 05 	st.w	r8[r6],r5
                      handle,
                      can_msg->id);
        CANIF_set_ext_idmask(ch,
80004c98:	fc 07 03 3e 	ld.w	lr,lr[r7<<0x3]
80004c9c:	1c 08       	add	r8,lr
80004c9e:	72 1e       	ld.w	lr,r9[0x4]
80004ca0:	91 1e       	st.w	r8[0x4],lr
80004ca2:	c1 28       	rjmp	80004cc6 <can_rx+0x7c>
                          handle,
                          can_msg->id_mask);
    }
    else {
    	CANIF_set_std_id(ch,
80004ca4:	f6 08 15 04 	lsl	r8,r11,0x4
80004ca8:	fc 7e 1c 00 	mov	lr,-189440
80004cac:	f8 07 15 06 	lsl	r7,r12,0x6
80004cb0:	2f f7       	sub	r7,-1
80004cb2:	fc 07 03 36 	ld.w	r6,lr[r7<<0x3]
80004cb6:	72 05       	ld.w	r5,r9[0x0]
80004cb8:	f0 06 09 05 	st.w	r8[r6],r5
                      handle,
                      can_msg->id);
        CANIF_set_std_idmask(ch,
80004cbc:	fc 07 03 3e 	ld.w	lr,lr[r7<<0x3]
80004cc0:	1c 08       	add	r8,lr
80004cc2:	72 1e       	ld.w	lr,r9[0x4]
80004cc4:	91 1e       	st.w	r8[0x4],lr
                          handle,
                          can_msg->id_mask);
    }
    if (req_type == CAN_REMOTE_FRAME){
80004cc6:	30 18       	mov	r8,1
80004cc8:	f0 0a 18 00 	cp.b	r10,r8
80004ccc:	c2 a1       	brne	80004d20 <can_rx+0xd6>
            CANIF_set_rtr(ch,handle);
80004cce:	f6 08 15 04 	lsl	r8,r11,0x4
80004cd2:	fc 7e 1c 00 	mov	lr,-189440
80004cd6:	f8 0a 15 06 	lsl	r10,r12,0x6
80004cda:	2f fa       	sub	r10,-1
80004cdc:	fc 0a 03 37 	ld.w	r7,lr[r10<<0x3]
80004ce0:	f0 07 03 06 	ld.w	r6,r8[r7]
80004ce4:	30 15       	mov	r5,1
80004ce6:	ed d5 d3 c1 	bfins	r6,r5,0x1e,0x1
80004cea:	f0 07 09 06 	st.w	r8[r7],r6
            CANIF_set_rtrmask(ch,handle);
80004cee:	fc 0a 03 37 	ld.w	r7,lr[r10<<0x3]
80004cf2:	f0 07 00 07 	add	r7,r8,r7
80004cf6:	6e 16       	ld.w	r6,r7[0x4]
80004cf8:	ed d5 d3 c1 	bfins	r6,r5,0x1e,0x1
80004cfc:	8f 16       	st.w	r7[0x4],r6
            CANIF_mob_set_automode(ch,handle);
80004cfe:	f6 0b 00 17 	add	r7,r11,r11<<0x1
80004d02:	a3 67       	lsl	r7,0x2
80004d04:	ee 0a 00 37 	add	r7,r7,r10<<0x3
80004d08:	e2 27 e3 ac 	sub	r7,189356
80004d0c:	6e 06       	ld.w	r6,r7[0x0]
80004d0e:	a5 b6       	sbr	r6,0x5
80004d10:	8f 06       	st.w	r7[0x0],r6
            CANIF_set_data(ch,handle,((can_msg_t *)can_msg)->data.u64);
80004d12:	fc 0a 03 3a 	ld.w	r10,lr[r10<<0x3]
80004d16:	14 08       	add	r8,r10
80004d18:	f2 e6 00 08 	ld.d	r6,r9[8]
80004d1c:	f0 e7 00 08 	st.d	r8[8],r6
    }
    CANIF_config_rx(ch,handle);
80004d20:	f8 08 15 09 	lsl	r8,r12,0x9
80004d24:	2f 88       	sub	r8,-8
80004d26:	f6 0b 00 19 	add	r9,r11,r11<<0x1
80004d2a:	f0 09 00 28 	add	r8,r8,r9<<0x2
80004d2e:	e2 28 e3 ac 	sub	r8,189356
80004d32:	70 09       	ld.w	r9,r8[0x0]
80004d34:	a5 c9       	cbr	r9,0x4
80004d36:	91 09       	st.w	r8[0x0],r9
    CANIF_mob_enable(ch,handle);
80004d38:	30 18       	mov	r8,1
80004d3a:	f0 0b 09 4b 	lsl	r11,r8,r11
80004d3e:	f8 08 15 09 	lsl	r8,r12,0x9
80004d42:	e2 28 e3 cc 	sub	r8,189388
80004d46:	91 0b       	st.w	r8[0x0],r11
#ifdef CAN_LIB_UNDER_INTERRUPT
    CANIF_mob_enable_interrupt(ch,handle);
80004d48:	a9 7c       	lsl	r12,0x9
80004d4a:	e2 2c e3 c0 	sub	r12,189376
80004d4e:	99 0b       	st.w	r12[0x0],r11
80004d50:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0

80004d54 <can_get_mob_data>:
}

Union64 can_get_mob_data( U8 ch ,
                           U8 handle)
{
    return ((CANIF_mob_get_ptr_data(ch,handle)->data));
80004d54:	a7 6c       	lsl	r12,0x6
80004d56:	2f fc       	sub	r12,-1
80004d58:	fc 78 1c 00 	mov	r8,-189440
80004d5c:	f0 0c 03 38 	ld.w	r8,r8[r12<<0x3]
80004d60:	a5 6b       	lsl	r11,0x4
80004d62:	f6 08 00 08 	add	r8,r11,r8
}
80004d66:	70 2b       	ld.w	r11,r8[0x8]
80004d68:	70 3a       	ld.w	r10,r8[0xc]
80004d6a:	5e fc       	retal	r12

80004d6c <can_get_mob_dlc>:

U8 can_get_mob_dlc( U8 ch ,
                    U8 handle)
{
    return (CANIF_mob_get_dlc(ch,handle));
80004d6c:	a9 7c       	lsl	r12,0x9
80004d6e:	2f 8c       	sub	r12,-8
80004d70:	f6 0b 00 1b 	add	r11,r11,r11<<0x1
80004d74:	f8 0b 00 2c 	add	r12,r12,r11<<0x2
80004d78:	e2 2c e3 ac 	sub	r12,189356
80004d7c:	78 0c       	ld.w	r12,r12[0x0]
}
80004d7e:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
80004d82:	5e fc       	retal	r12

80004d84 <can_get_mob_id>:

U32 can_get_mob_id( U8 ch ,
                    U8 handle)
{
    return (CANIF_get_ext_id(ch,handle));
80004d84:	a7 6c       	lsl	r12,0x6
80004d86:	2f fc       	sub	r12,-1
80004d88:	fc 78 1c 00 	mov	r8,-189440
80004d8c:	f0 0c 03 38 	ld.w	r8,r8[r12<<0x3]
80004d90:	a5 6b       	lsl	r11,0x4
80004d92:	f6 08 03 0c 	ld.w	r12,r11[r8]
}
80004d96:	f9 dc c0 1d 	bfextu	r12,r12,0x0,0x1d
80004d9a:	5e fc       	retal	r12

80004d9c <can_enable_interrupt>:
  CANIF_clr_interrupt_status(1);
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_WAKEUP);
}

U8 can_enable_interrupt(U8 ch)
{
80004d9c:	d4 01       	pushm	lr
  if ((ch > 1))
80004d9e:	30 18       	mov	r8,1
80004da0:	f0 0c 18 00 	cp.b	r12,r8
80004da4:	e0 88 00 05 	brls	80004dae <can_enable_interrupt+0x12>
80004da8:	e0 6c 00 ff 	mov	r12,255
80004dac:	d8 02       	popm	pc
        return  CAN_CMD_REFUSED;

  if (ch==0)
80004dae:	58 0c       	cp.w	r12,0
80004db0:	c2 51       	brne	80004dfa <can_enable_interrupt+0x5e>
  {
    INTC_register_interrupt(&can0_int_tx_handler, AVR32_CANIF_TXOK_IRQ_0, CAN0_INT_TX_LEVEL);
80004db2:	30 0a       	mov	r10,0
80004db4:	e0 6b 01 23 	mov	r11,291
80004db8:	4a 6c       	lddpc	r12,80004e50 <can_enable_interrupt+0xb4>
80004dba:	f0 1f 00 27 	mcall	80004e54 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_rx_handler, AVR32_CANIF_RXOK_IRQ_0, CAN0_INT_RX_LEVEL);
80004dbe:	30 0a       	mov	r10,0
80004dc0:	e0 6b 01 22 	mov	r11,290
80004dc4:	4a 5c       	lddpc	r12,80004e58 <can_enable_interrupt+0xbc>
80004dc6:	f0 1f 00 24 	mcall	80004e54 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_busoff_handler, AVR32_CANIF_BUS_OFF_IRQ_0, CAN0_INT_BOFF_LEVEL);
80004dca:	30 0a       	mov	r10,0
80004dcc:	e0 6b 01 20 	mov	r11,288
80004dd0:	4a 3c       	lddpc	r12,80004e5c <can_enable_interrupt+0xc0>
80004dd2:	f0 1f 00 21 	mcall	80004e54 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_cerr_handler, AVR32_CANIF_ERROR_IRQ_0, CAN0_INT_ERR_LEVEL);
80004dd6:	30 0a       	mov	r10,0
80004dd8:	e0 6b 01 21 	mov	r11,289
80004ddc:	4a 1c       	lddpc	r12,80004e60 <can_enable_interrupt+0xc4>
80004dde:	f0 1f 00 1e 	mcall	80004e54 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_wakeup_handler, AVR32_CANIF_WAKE_UP_IRQ_0, CAN0_INT_WAKE_UP_LEVEL);
80004de2:	30 0a       	mov	r10,0
80004de4:	e0 6b 01 24 	mov	r11,292
80004de8:	49 fc       	lddpc	r12,80004e64 <can_enable_interrupt+0xc8>
80004dea:	f0 1f 00 1b 	mcall	80004e54 <can_enable_interrupt+0xb8>
    CANIF_enable_interrupt(ch);
80004dee:	e0 69 01 c9 	mov	r9,457
80004df2:	fc 78 1c 00 	mov	r8,-189440
80004df6:	91 79       	st.w	r8[0x1c],r9
80004df8:	d8 0a       	popm	pc,r12=0
  }
  else if (ch == 1)
80004dfa:	30 18       	mov	r8,1
80004dfc:	f0 0c 18 00 	cp.b	r12,r8
80004e00:	c0 20       	breq	80004e04 <can_enable_interrupt+0x68>
80004e02:	d8 0a       	popm	pc,r12=0
  {
    INTC_register_interrupt(&can1_int_tx_handler, AVR32_CANIF_TXOK_IRQ_1, CAN1_INT_TX_LEVEL);
80004e04:	30 0a       	mov	r10,0
80004e06:	e0 6b 01 28 	mov	r11,296
80004e0a:	49 8c       	lddpc	r12,80004e68 <can_enable_interrupt+0xcc>
80004e0c:	f0 1f 00 12 	mcall	80004e54 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_rx_handler, AVR32_CANIF_RXOK_IRQ_1, CAN1_INT_RX_LEVEL);
80004e10:	30 0a       	mov	r10,0
80004e12:	e0 6b 01 27 	mov	r11,295
80004e16:	49 6c       	lddpc	r12,80004e6c <can_enable_interrupt+0xd0>
80004e18:	f0 1f 00 0f 	mcall	80004e54 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_busoff_handler, AVR32_CANIF_BUS_OFF_IRQ_1, CAN1_INT_BOFF_LEVEL);
80004e1c:	30 0a       	mov	r10,0
80004e1e:	e0 6b 01 25 	mov	r11,293
80004e22:	49 4c       	lddpc	r12,80004e70 <can_enable_interrupt+0xd4>
80004e24:	f0 1f 00 0c 	mcall	80004e54 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_cerr_handler, AVR32_CANIF_ERROR_IRQ_1, CAN1_INT_ERR_LEVEL);
80004e28:	30 0a       	mov	r10,0
80004e2a:	e0 6b 01 26 	mov	r11,294
80004e2e:	49 2c       	lddpc	r12,80004e74 <can_enable_interrupt+0xd8>
80004e30:	f0 1f 00 09 	mcall	80004e54 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_wakeup_handler, AVR32_CANIF_WAKE_UP_IRQ_1, CAN1_INT_WAKE_UP_LEVEL);
80004e34:	30 0a       	mov	r10,0
80004e36:	e0 6b 01 29 	mov	r11,297
80004e3a:	49 0c       	lddpc	r12,80004e78 <can_enable_interrupt+0xdc>
80004e3c:	f0 1f 00 06 	mcall	80004e54 <can_enable_interrupt+0xb8>
    CANIF_enable_interrupt(ch);
80004e40:	e0 69 01 c9 	mov	r9,457
80004e44:	fc 78 1c 00 	mov	r8,-189440
80004e48:	f1 49 02 1c 	st.w	r8[540],r9
80004e4c:	d8 0a       	popm	pc,r12=0
80004e4e:	00 00       	add	r0,r0
80004e50:	80 00       	ld.sh	r0,r0[0x0]
80004e52:	49 50       	lddpc	r0,80004ea4 <can_init+0x28>
80004e54:	80 00       	ld.sh	r0,r0[0x0]
80004e56:	6a 0c       	ld.w	r12,r5[0x0]
80004e58:	80 00       	ld.sh	r0,r0[0x0]
80004e5a:	49 90       	lddpc	r0,80004ebc <can_init+0x40>
80004e5c:	80 00       	ld.sh	r0,r0[0x0]
80004e5e:	49 d0       	lddpc	r0,80004ed0 <can_init+0x54>
80004e60:	80 00       	ld.sh	r0,r0[0x0]
80004e62:	49 f0       	lddpc	r0,80004edc <can_init+0x60>
80004e64:	80 00       	ld.sh	r0,r0[0x0]
80004e66:	4a 10       	lddpc	r0,80004ee8 <can_init+0x6c>
80004e68:	80 00       	ld.sh	r0,r0[0x0]
80004e6a:	4a 30       	lddpc	r0,80004ef4 <can_init+0x78>
80004e6c:	80 00       	ld.sh	r0,r0[0x0]
80004e6e:	4a 74       	lddpc	r4,80004f08 <can_init+0x8c>
80004e70:	80 00       	ld.sh	r0,r0[0x0]
80004e72:	4a b8       	lddpc	r8,80004f1c <can_init+0xa0>
80004e74:	80 00       	ld.sh	r0,r0[0x0]
80004e76:	4a dc       	lddpc	r12,80004f28 <can_init+0xac>
80004e78:	80 00       	ld.sh	r0,r0[0x0]
80004e7a:	4b 00       	lddpc	r0,80004f38 <can_init+0xbc>

80004e7c <can_init>:

U8 can_init(U8 ch,
            U32 can_msg_ram_add,
            U8 operating_mode,
            void (*can_msg_callback_channel) (U8 handle, U8 event))
{
80004e7c:	d4 21       	pushm	r4-r7,lr
80004e7e:	18 96       	mov	r6,r12
80004e80:	14 95       	mov	r5,r10
80004e82:	12 94       	mov	r4,r9
   if ( ch > 1)
80004e84:	30 18       	mov	r8,1
80004e86:	f0 0c 18 00 	cp.b	r12,r8
80004e8a:	e0 8b 00 91 	brhi	80004fac <can_init+0x130>
         return  CAN_CMD_REFUSED;

   // Initialize CAN channel
   CANIF_set_reset(ch);
80004e8e:	18 97       	mov	r7,r12
80004e90:	f8 08 15 09 	lsl	r8,r12,0x9
80004e94:	e2 28 e3 f0 	sub	r8,189424
80004e98:	30 19       	mov	r9,1
80004e9a:	91 09       	st.w	r8[0x0],r9
   while(CANIF_channel_enable_status(ch));
80004e9c:	f8 09 15 09 	lsl	r9,r12,0x9
80004ea0:	e2 29 e3 ec 	sub	r9,189420
80004ea4:	72 08       	ld.w	r8,r9[0x0]
80004ea6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004eaa:	cf d1       	brne	80004ea4 <can_init+0x28>
   CANIF_clr_reset(ch);
80004eac:	ee 08 15 09 	lsl	r8,r7,0x9
80004eb0:	e2 28 e3 f0 	sub	r8,189424
80004eb4:	30 09       	mov	r9,0
80004eb6:	91 09       	st.w	r8[0x0],r9

   CANIF_set_ram_add(ch,(unsigned long) can_msg_ram_add);
80004eb8:	ee 09 15 06 	lsl	r9,r7,0x6
80004ebc:	2f f9       	sub	r9,-1
80004ebe:	fc 78 1c 00 	mov	r8,-189440
80004ec2:	f0 09 09 3b 	st.w	r8[r9<<0x3],r11
   if ((CANIF_bit_timing(ch))==0) return (0);
80004ec6:	0e 9c       	mov	r12,r7
80004ec8:	f0 1f 00 3f 	mcall	80004fc4 <can_init+0x148>
80004ecc:	c7 20       	breq	80004fb0 <can_init+0x134>
   switch(operating_mode)
80004ece:	30 18       	mov	r8,1
80004ed0:	f0 05 18 00 	cp.b	r5,r8
80004ed4:	c1 50       	breq	80004efe <can_init+0x82>
80004ed6:	c0 63       	brcs	80004ee2 <can_init+0x66>
80004ed8:	30 28       	mov	r8,2
80004eda:	f0 05 18 00 	cp.b	r5,r8
80004ede:	c2 d1       	brne	80004f38 <can_init+0xbc>
80004ee0:	c1 e8       	rjmp	80004f1c <can_init+0xa0>
   {
    case CANIF_CHANNEL_MODE_NORMAL:
      CANIF_set_channel_mode(ch,0);
80004ee2:	ee 08 15 09 	lsl	r8,r7,0x9
80004ee6:	e2 28 e3 f4 	sub	r8,189428
80004eea:	70 09       	ld.w	r9,r8[0x0]
80004eec:	e4 19 fc ff 	andh	r9,0xfcff
80004ef0:	91 09       	st.w	r8[0x0],r9
80004ef2:	70 09       	ld.w	r9,r8[0x0]
80004ef4:	91 09       	st.w	r8[0x0],r9
      CANIF_clr_overrun_mode(ch);
80004ef6:	70 09       	ld.w	r9,r8[0x0]
80004ef8:	bb c9       	cbr	r9,0x1a
80004efa:	91 09       	st.w	r8[0x0],r9
      break;
80004efc:	c1 e8       	rjmp	80004f38 <can_init+0xbc>
    case CANIF_CHANNEL_MODE_LISTENING:
      CANIF_set_channel_mode(ch,1);
80004efe:	ee 08 15 09 	lsl	r8,r7,0x9
80004f02:	e2 28 e3 f4 	sub	r8,189428
80004f06:	70 09       	ld.w	r9,r8[0x0]
80004f08:	e4 19 fc ff 	andh	r9,0xfcff
80004f0c:	91 09       	st.w	r8[0x0],r9
80004f0e:	70 09       	ld.w	r9,r8[0x0]
80004f10:	b9 a9       	sbr	r9,0x18
80004f12:	91 09       	st.w	r8[0x0],r9
      CANIF_set_overrun_mode(ch);
80004f14:	70 09       	ld.w	r9,r8[0x0]
80004f16:	bb a9       	sbr	r9,0x1a
80004f18:	91 09       	st.w	r8[0x0],r9
      break;
80004f1a:	c0 f8       	rjmp	80004f38 <can_init+0xbc>
    case CANIF_CHANNEL_MODE_LOOPBACK:
      CANIF_set_channel_mode(ch,2);
80004f1c:	ee 08 15 09 	lsl	r8,r7,0x9
80004f20:	e2 28 e3 f4 	sub	r8,189428
80004f24:	70 09       	ld.w	r9,r8[0x0]
80004f26:	e4 19 fc ff 	andh	r9,0xfcff
80004f2a:	91 09       	st.w	r8[0x0],r9
80004f2c:	70 09       	ld.w	r9,r8[0x0]
80004f2e:	b9 b9       	sbr	r9,0x19
80004f30:	91 09       	st.w	r8[0x0],r9
      CANIF_clr_overrun_mode(ch);
80004f32:	70 09       	ld.w	r9,r8[0x0]
80004f34:	bb c9       	cbr	r9,0x1a
80004f36:	91 09       	st.w	r8[0x0],r9
      break;
   }
   canif_clear_all_mob(ch,NB_MOB_CHANNEL);
80004f38:	31 0b       	mov	r11,16
80004f3a:	0e 9c       	mov	r12,r7
80004f3c:	f0 1f 00 23 	mcall	80004fc8 <can_init+0x14c>
   CANIF_enable(ch);
80004f40:	ee 08 15 09 	lsl	r8,r7,0x9
80004f44:	e2 28 e3 f0 	sub	r8,189424
80004f48:	70 09       	ld.w	r9,r8[0x0]
80004f4a:	a1 b9       	sbr	r9,0x1
80004f4c:	91 09       	st.w	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80004f4e:	ee 78 42 40 	mov	r8,1000000
80004f52:	30 09       	mov	r9,0
80004f54:	e0 6a be 3f 	mov	r10,48703
80004f58:	ea 1a 93 76 	orh	r10,0x9376
80004f5c:	30 1b       	mov	r11,1
80004f5e:	f0 1f 00 1c 	mcall	80004fcc <can_init+0x150>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004f62:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004f66:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004f6a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004f6e:	14 38       	cp.w	r8,r10
80004f70:	e0 88 00 08 	brls	80004f80 <can_init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004f74:	12 38       	cp.w	r8,r9
80004f76:	fe 98 ff fa 	brls	80004f6a <can_init+0xee>
80004f7a:	12 3a       	cp.w	r10,r9
80004f7c:	c1 b3       	brcs	80004fb2 <can_init+0x136>
80004f7e:	cf 6b       	rjmp	80004f6a <can_init+0xee>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004f80:	12 38       	cp.w	r8,r9
80004f82:	e0 8b 00 18 	brhi	80004fb2 <can_init+0x136>
80004f86:	12 3a       	cp.w	r10,r9
80004f88:	c1 53       	brcs	80004fb2 <can_init+0x136>
80004f8a:	cf 0b       	rjmp	80004f6a <can_init+0xee>
            return CAN_CMD_REFUSED;
   }
#endif

#ifdef CAN_LIB_UNDER_INTERRUPT
   switch(ch)
80004f8c:	58 06       	cp.w	r6,0
80004f8e:	c0 60       	breq	80004f9a <can_init+0x11e>
80004f90:	30 18       	mov	r8,1
80004f92:	f0 06 18 00 	cp.b	r6,r8
80004f96:	c0 71       	brne	80004fa4 <can_init+0x128>
80004f98:	c0 48       	rjmp	80004fa0 <can_init+0x124>
   {
    case 0:
        can_lib_params.can_msg_callback_channel0     = can_msg_callback_channel;
80004f9a:	48 e8       	lddpc	r8,80004fd0 <can_init+0x154>
80004f9c:	91 04       	st.w	r8[0x0],r4
        break;
80004f9e:	c0 38       	rjmp	80004fa4 <can_init+0x128>
    case 1:
        can_lib_params.can_msg_callback_channel1     = can_msg_callback_channel;
80004fa0:	48 c8       	lddpc	r8,80004fd0 <can_init+0x154>
80004fa2:	91 14       	st.w	r8[0x4],r4
        break;
   }
    can_enable_interrupt(ch);
80004fa4:	0e 9c       	mov	r12,r7
80004fa6:	f0 1f 00 0c 	mcall	80004fd4 <can_init+0x158>
80004faa:	d8 2a       	popm	r4-r7,pc,r12=0
#endif

   return CAN_CMD_ACCEPTED;
80004fac:	e0 6c 00 ff 	mov	r12,255
}
80004fb0:	d8 22       	popm	r4-r7,pc
 * - 3x bits of interframe.
 */
#define DELAY_HZ         (BAUDRATE_HZ/141.0)   /*Compute Maximum delay time*/
#define DELAY            (1000000 / DELAY_HZ)  /*Compute Delay in s*/
   delay_us(DELAY);
   if(!CANIF_channel_enable_status(ch)) {
80004fb2:	ee 08 15 09 	lsl	r8,r7,0x9
80004fb6:	e2 28 e3 ec 	sub	r8,189420
80004fba:	70 08       	ld.w	r8,r8[0x0]
80004fbc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004fc0:	ce 61       	brne	80004f8c <can_init+0x110>
80004fc2:	cf 5b       	rjmp	80004fac <can_init+0x130>
80004fc4:	80 00       	ld.sh	r0,r0[0x0]
80004fc6:	48 28       	lddpc	r8,80004fcc <can_init+0x150>
80004fc8:	80 00       	ld.sh	r0,r0[0x0]
80004fca:	47 e0       	lddsp	r0,sp[0x1f8]
80004fcc:	80 00       	ld.sh	r0,r0[0x0]
80004fce:	79 52       	ld.w	r2,r12[0x54]
80004fd0:	00 00       	add	r0,r0
80004fd2:	cc 30       	breq	80004f58 <can_init+0xdc>
80004fd4:	80 00       	ld.sh	r0,r0[0x0]
80004fd6:	4d 9c       	lddpc	r12,80005138 <can_out_callback_channel1+0x160>

80004fd8 <can_out_callback_channel1>:
		mob_rx_bspd.can_msg);
	} 
}

/* Call Back called by can_drv, channel 1 */
void can_out_callback_channel1(U8 handle, U8 event){
80004fd8:	d4 21       	pushm	r4-r7,lr
80004fda:	20 6d       	sub	sp,24
80004fdc:	16 94       	mov	r4,r11
	if (handle == mob_rx_speed_sens_fl.handle) {
80004fde:	fe f8 03 66 	ld.w	r8,pc[870]
80004fe2:	11 87       	ld.ub	r7,r8[0x0]
80004fe4:	f8 07 18 00 	cp.b	r7,r12
80004fe8:	c2 f1       	brne	80005046 <can_out_callback_channel1+0x6e>
		mob_rx_speed_sens_fl.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80004fea:	fe f5 03 5a 	ld.w	r5,pc[858]
80004fee:	6a 16       	ld.w	r6,r5[0x4]
80004ff0:	0e 9b       	mov	r11,r7
80004ff2:	30 1c       	mov	r12,1
80004ff4:	f0 1f 00 d5 	mcall	80005348 <can_out_callback_channel1+0x370>
80004ff8:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_fl.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80004ffc:	6a 16       	ld.w	r6,r5[0x4]
80004ffe:	0e 9b       	mov	r11,r7
80005000:	30 1c       	mov	r12,1
80005002:	f0 1f 00 d3 	mcall	8000534c <can_out_callback_channel1+0x374>
80005006:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_fl.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80005008:	0e 9b       	mov	r11,r7
8000500a:	30 1c       	mov	r12,1
8000500c:	f0 1f 00 d1 	mcall	80005350 <can_out_callback_channel1+0x378>
80005010:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_fl.status				= event;
80005014:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_wheel_fl, &mob_rx_speed_sens_fl.can_msg->data.u16[0], NULL);
80005018:	6a 1b       	ld.w	r11,r5[0x4]
8000501a:	30 29       	mov	r9,2
8000501c:	30 0a       	mov	r10,0
8000501e:	2f 8b       	sub	r11,-8
80005020:	fe f8 03 34 	ld.w	r8,pc[820]
80005024:	70 0c       	ld.w	r12,r8[0x0]
80005026:	f0 1f 00 cd 	mcall	80005358 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_speed_sens_fl.can_msg->data.u64 = 0x0LL;
8000502a:	6a 18       	ld.w	r8,r5[0x4]
8000502c:	30 0a       	mov	r10,0
8000502e:	30 0b       	mov	r11,0
80005030:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80005034:	6a 19       	ld.w	r9,r5[0x4]
80005036:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000503a:	0b 8b       	ld.ub	r11,r5[0x0]
8000503c:	30 1c       	mov	r12,1
8000503e:	f0 1f 00 c8 	mcall	8000535c <can_out_callback_channel1+0x384>
80005042:	e0 8f 01 7f 	bral	80005340 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_fl.handle,
		mob_rx_speed_sens_fl.req_type,
		mob_rx_speed_sens_fl.can_msg);
		
	} else if (handle == mob_rx_speed_sens_fr.handle) {
80005046:	fe f8 03 1a 	ld.w	r8,pc[794]
8000504a:	11 87       	ld.ub	r7,r8[0x0]
8000504c:	f8 07 18 00 	cp.b	r7,r12
80005050:	c2 f1       	brne	800050ae <can_out_callback_channel1+0xd6>
		mob_rx_speed_sens_fr.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005052:	fe f5 03 0e 	ld.w	r5,pc[782]
80005056:	6a 16       	ld.w	r6,r5[0x4]
80005058:	0e 9b       	mov	r11,r7
8000505a:	30 1c       	mov	r12,1
8000505c:	f0 1f 00 bb 	mcall	80005348 <can_out_callback_channel1+0x370>
80005060:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_fr.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80005064:	6a 16       	ld.w	r6,r5[0x4]
80005066:	0e 9b       	mov	r11,r7
80005068:	30 1c       	mov	r12,1
8000506a:	f0 1f 00 b9 	mcall	8000534c <can_out_callback_channel1+0x374>
8000506e:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_fr.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80005070:	0e 9b       	mov	r11,r7
80005072:	30 1c       	mov	r12,1
80005074:	f0 1f 00 b7 	mcall	80005350 <can_out_callback_channel1+0x378>
80005078:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_fr.status				= event;
8000507c:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_wheel_fr, &mob_rx_speed_sens_fr.can_msg->data.u16[0], NULL);
80005080:	6a 1b       	ld.w	r11,r5[0x4]
80005082:	30 29       	mov	r9,2
80005084:	30 0a       	mov	r10,0
80005086:	2f 8b       	sub	r11,-8
80005088:	fe f8 02 dc 	ld.w	r8,pc[732]
8000508c:	70 0c       	ld.w	r12,r8[0x0]
8000508e:	f0 1f 00 b3 	mcall	80005358 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_speed_sens_fr.can_msg->data.u64 = 0x0LL;
80005092:	6a 18       	ld.w	r8,r5[0x4]
80005094:	30 0a       	mov	r10,0
80005096:	30 0b       	mov	r11,0
80005098:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
8000509c:	6a 19       	ld.w	r9,r5[0x4]
8000509e:	eb 3a 00 09 	ld.ub	r10,r5[9]
800050a2:	0b 8b       	ld.ub	r11,r5[0x0]
800050a4:	30 1c       	mov	r12,1
800050a6:	f0 1f 00 ae 	mcall	8000535c <can_out_callback_channel1+0x384>
800050aa:	e0 8f 01 4b 	bral	80005340 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_fr.handle,
		mob_rx_speed_sens_fr.req_type,
		mob_rx_speed_sens_fr.can_msg);
	} else if (handle == mob_rx_speed_sens_rl.handle) {
800050ae:	fe f8 02 ba 	ld.w	r8,pc[698]
800050b2:	11 87       	ld.ub	r7,r8[0x0]
800050b4:	f8 07 18 00 	cp.b	r7,r12
800050b8:	c2 e1       	brne	80005114 <can_out_callback_channel1+0x13c>
		mob_rx_speed_sens_rl.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
800050ba:	fe f5 02 ae 	ld.w	r5,pc[686]
800050be:	6a 16       	ld.w	r6,r5[0x4]
800050c0:	0e 9b       	mov	r11,r7
800050c2:	30 1c       	mov	r12,1
800050c4:	f0 1f 00 a1 	mcall	80005348 <can_out_callback_channel1+0x370>
800050c8:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_rl.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
800050cc:	6a 16       	ld.w	r6,r5[0x4]
800050ce:	0e 9b       	mov	r11,r7
800050d0:	30 1c       	mov	r12,1
800050d2:	f0 1f 00 9f 	mcall	8000534c <can_out_callback_channel1+0x374>
800050d6:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_rl.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
800050d8:	0e 9b       	mov	r11,r7
800050da:	30 1c       	mov	r12,1
800050dc:	f0 1f 00 9d 	mcall	80005350 <can_out_callback_channel1+0x378>
800050e0:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_rl.status				= event;
800050e4:	eb 64 00 0a 	st.b	r5[10],r4

		xQueueOverwriteFromISR(queue_wheel_rl, &mob_rx_speed_sens_rl.can_msg->data.u16[0], NULL);
800050e8:	6a 1b       	ld.w	r11,r5[0x4]
800050ea:	30 29       	mov	r9,2
800050ec:	30 0a       	mov	r10,0
800050ee:	2f 8b       	sub	r11,-8
800050f0:	fe f8 02 7c 	ld.w	r8,pc[636]
800050f4:	70 0c       	ld.w	r12,r8[0x0]
800050f6:	f0 1f 00 99 	mcall	80005358 <can_out_callback_channel1+0x380>
	
		/* Empty message field */
		mob_rx_speed_sens_rl.can_msg->data.u64 = 0x0LL;
800050fa:	6a 18       	ld.w	r8,r5[0x4]
800050fc:	30 0a       	mov	r10,0
800050fe:	30 0b       	mov	r11,0
80005100:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1, 
80005104:	6a 19       	ld.w	r9,r5[0x4]
80005106:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000510a:	0b 8b       	ld.ub	r11,r5[0x0]
8000510c:	30 1c       	mov	r12,1
8000510e:	f0 1f 00 94 	mcall	8000535c <can_out_callback_channel1+0x384>
80005112:	c1 79       	rjmp	80005340 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_rl.handle,
		mob_rx_speed_sens_rl.req_type,
		mob_rx_speed_sens_rl.can_msg);
		
	} else if (handle == mob_rx_speed_sens_rr.handle) {
80005114:	fe f8 02 5c 	ld.w	r8,pc[604]
80005118:	11 87       	ld.ub	r7,r8[0x0]
8000511a:	f8 07 18 00 	cp.b	r7,r12
8000511e:	c2 e1       	brne	8000517a <can_out_callback_channel1+0x1a2>
		mob_rx_speed_sens_rr.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005120:	fe f5 02 50 	ld.w	r5,pc[592]
80005124:	6a 16       	ld.w	r6,r5[0x4]
80005126:	0e 9b       	mov	r11,r7
80005128:	30 1c       	mov	r12,1
8000512a:	f0 1f 00 88 	mcall	80005348 <can_out_callback_channel1+0x370>
8000512e:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_rr.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80005132:	6a 16       	ld.w	r6,r5[0x4]
80005134:	0e 9b       	mov	r11,r7
80005136:	30 1c       	mov	r12,1
80005138:	f0 1f 00 85 	mcall	8000534c <can_out_callback_channel1+0x374>
8000513c:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_rr.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
8000513e:	0e 9b       	mov	r11,r7
80005140:	30 1c       	mov	r12,1
80005142:	f0 1f 00 84 	mcall	80005350 <can_out_callback_channel1+0x378>
80005146:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_rr.status				= event;
8000514a:	eb 64 00 0a 	st.b	r5[10],r4

		xQueueOverwriteFromISR(queue_wheel_rr, &mob_rx_speed_sens_rr.can_msg->data.u16[0], NULL);
8000514e:	6a 1b       	ld.w	r11,r5[0x4]
80005150:	30 29       	mov	r9,2
80005152:	30 0a       	mov	r10,0
80005154:	2f 8b       	sub	r11,-8
80005156:	fe f8 02 1e 	ld.w	r8,pc[542]
8000515a:	70 0c       	ld.w	r12,r8[0x0]
8000515c:	f0 1f 00 7f 	mcall	80005358 <can_out_callback_channel1+0x380>
		
		/* Empty message field */
		mob_rx_speed_sens_rr.can_msg->data.u64 = 0x0LL;
80005160:	6a 18       	ld.w	r8,r5[0x4]
80005162:	30 0a       	mov	r10,0
80005164:	30 0b       	mov	r11,0
80005166:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
8000516a:	6a 19       	ld.w	r9,r5[0x4]
8000516c:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005170:	0b 8b       	ld.ub	r11,r5[0x0]
80005172:	30 1c       	mov	r12,1
80005174:	f0 1f 00 7a 	mcall	8000535c <can_out_callback_channel1+0x384>
80005178:	ce 48       	rjmp	80005340 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_rr.handle,
		mob_rx_speed_sens_rr.req_type,
		mob_rx_speed_sens_rr.can_msg);
	
	}	else if (handle == mob_rx_trq_sens1.handle) {
8000517a:	fe f8 01 fe 	ld.w	r8,pc[510]
8000517e:	11 87       	ld.ub	r7,r8[0x0]
80005180:	f8 07 18 00 	cp.b	r7,r12
80005184:	c3 51       	brne	800051ee <can_out_callback_channel1+0x216>
		mob_rx_trq_sens1.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005186:	4f d5       	lddpc	r5,80005378 <can_out_callback_channel1+0x3a0>
80005188:	6a 16       	ld.w	r6,r5[0x4]
8000518a:	0e 9b       	mov	r11,r7
8000518c:	30 1c       	mov	r12,1
8000518e:	f0 1f 00 6f 	mcall	80005348 <can_out_callback_channel1+0x370>
80005192:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_trq_sens1.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
80005196:	6a 16       	ld.w	r6,r5[0x4]
80005198:	0e 9b       	mov	r11,r7
8000519a:	30 1c       	mov	r12,1
8000519c:	f0 1f 00 6c 	mcall	8000534c <can_out_callback_channel1+0x374>
800051a0:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_trq_sens1.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
800051a2:	0e 9b       	mov	r11,r7
800051a4:	30 1c       	mov	r12,1
800051a6:	f0 1f 00 6b 	mcall	80005350 <can_out_callback_channel1+0x378>
800051aa:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_trq_sens1.status					= event;
800051ae:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_trq_sens1, &mob_rx_trq_sens1.can_msg->data.s16[0], NULL);
800051b2:	6a 1b       	ld.w	r11,r5[0x4]
800051b4:	30 29       	mov	r9,2
800051b6:	30 0a       	mov	r10,0
800051b8:	2f 8b       	sub	r11,-8
800051ba:	4f 18       	lddpc	r8,8000537c <can_out_callback_channel1+0x3a4>
800051bc:	70 0c       	ld.w	r12,r8[0x0]
800051be:	f0 1f 00 67 	mcall	80005358 <can_out_callback_channel1+0x380>
		xQueueOverwriteFromISR(queue_trq_sens1_err, &mob_rx_trq_sens1.can_msg->data.u8[2], NULL);
800051c2:	6a 1b       	ld.w	r11,r5[0x4]
800051c4:	30 29       	mov	r9,2
800051c6:	30 0a       	mov	r10,0
800051c8:	2f 6b       	sub	r11,-10
800051ca:	4e e8       	lddpc	r8,80005380 <can_out_callback_channel1+0x3a8>
800051cc:	70 0c       	ld.w	r12,r8[0x0]
800051ce:	f0 1f 00 63 	mcall	80005358 <can_out_callback_channel1+0x380>
		asm("nop");
800051d2:	d7 03       	nop
		/* Empty message field */
		mob_rx_trq_sens1.can_msg->data.u64 = 0x0LL;
800051d4:	6a 18       	ld.w	r8,r5[0x4]
800051d6:	30 0a       	mov	r10,0
800051d8:	30 0b       	mov	r11,0
800051da:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1, 
800051de:	6a 19       	ld.w	r9,r5[0x4]
800051e0:	eb 3a 00 09 	ld.ub	r10,r5[9]
800051e4:	0b 8b       	ld.ub	r11,r5[0x0]
800051e6:	30 1c       	mov	r12,1
800051e8:	f0 1f 00 5d 	mcall	8000535c <can_out_callback_channel1+0x384>
800051ec:	ca a8       	rjmp	80005340 <can_out_callback_channel1+0x368>
		mob_rx_trq_sens1.handle,
		mob_rx_trq_sens1.req_type,
		mob_rx_trq_sens1.can_msg);
	
	} else if (handle == mob_rx_bms_precharge.handle) {
800051ee:	4e 68       	lddpc	r8,80005384 <can_out_callback_channel1+0x3ac>
800051f0:	11 87       	ld.ub	r7,r8[0x0]
800051f2:	f8 07 18 00 	cp.b	r7,r12
800051f6:	c3 31       	brne	8000525c <can_out_callback_channel1+0x284>
		mob_rx_bms_precharge.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
800051f8:	4e 35       	lddpc	r5,80005384 <can_out_callback_channel1+0x3ac>
800051fa:	6a 16       	ld.w	r6,r5[0x4]
800051fc:	0e 9b       	mov	r11,r7
800051fe:	30 1c       	mov	r12,1
80005200:	f0 1f 00 52 	mcall	80005348 <can_out_callback_channel1+0x370>
80005204:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bms_precharge.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80005208:	6a 16       	ld.w	r6,r5[0x4]
8000520a:	0e 9b       	mov	r11,r7
8000520c:	30 1c       	mov	r12,1
8000520e:	f0 1f 00 50 	mcall	8000534c <can_out_callback_channel1+0x374>
80005212:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bms_precharge.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80005214:	0e 9b       	mov	r11,r7
80005216:	30 1c       	mov	r12,1
80005218:	f0 1f 00 4e 	mcall	80005350 <can_out_callback_channel1+0x378>
8000521c:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bms_precharge.status				= event;
80005220:	eb 64 00 0a 	st.b	r5[10],r4
		
		bms_can_msg_t bms_can_msg;
		bms_can_msg.data.u64 = mob_rx_bms_precharge.can_msg->data.u64;
80005224:	6a 18       	ld.w	r8,r5[0x4]
80005226:	f0 ea 00 08 	ld.d	r10,r8[8]
8000522a:	fa eb 00 0c 	st.d	sp[12],r10
		bms_can_msg.id = mob_rx_bms_precharge.can_msg->id;
8000522e:	70 08       	ld.w	r8,r8[0x0]
80005230:	50 58       	stdsp	sp[0x14],r8
		xQueueSendToBackFromISR(queue_bms_rx, &bms_can_msg, NULL);
80005232:	30 09       	mov	r9,0
80005234:	12 9a       	mov	r10,r9
80005236:	fa cb ff f4 	sub	r11,sp,-12
8000523a:	4d 48       	lddpc	r8,80005388 <can_out_callback_channel1+0x3b0>
8000523c:	70 0c       	ld.w	r12,r8[0x0]
8000523e:	f0 1f 00 47 	mcall	80005358 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_bms_precharge.can_msg->data.u64 = 0x0LL;
80005242:	6a 18       	ld.w	r8,r5[0x4]
80005244:	30 0a       	mov	r10,0
80005246:	30 0b       	mov	r11,0
80005248:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
8000524c:	6a 19       	ld.w	r9,r5[0x4]
8000524e:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005252:	0b 8b       	ld.ub	r11,r5[0x0]
80005254:	30 1c       	mov	r12,1
80005256:	f0 1f 00 42 	mcall	8000535c <can_out_callback_channel1+0x384>
8000525a:	c7 38       	rjmp	80005340 <can_out_callback_channel1+0x368>
		mob_rx_bms_precharge.handle,
		mob_rx_bms_precharge.req_type,
		mob_rx_bms_precharge.can_msg);
		
	} else if (handle == mob_rx_bms_battvolt.handle) {
8000525c:	4c c8       	lddpc	r8,8000538c <can_out_callback_channel1+0x3b4>
8000525e:	11 87       	ld.ub	r7,r8[0x0]
80005260:	f8 07 18 00 	cp.b	r7,r12
80005264:	c3 21       	brne	800052c8 <can_out_callback_channel1+0x2f0>
		mob_rx_bms_battvolt.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005266:	4c a5       	lddpc	r5,8000538c <can_out_callback_channel1+0x3b4>
80005268:	6a 16       	ld.w	r6,r5[0x4]
8000526a:	0e 9b       	mov	r11,r7
8000526c:	30 1c       	mov	r12,1
8000526e:	f0 1f 00 37 	mcall	80005348 <can_out_callback_channel1+0x370>
80005272:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bms_battvolt.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
80005276:	6a 16       	ld.w	r6,r5[0x4]
80005278:	0e 9b       	mov	r11,r7
8000527a:	30 1c       	mov	r12,1
8000527c:	f0 1f 00 34 	mcall	8000534c <can_out_callback_channel1+0x374>
80005280:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bms_battvolt.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
80005282:	0e 9b       	mov	r11,r7
80005284:	30 1c       	mov	r12,1
80005286:	f0 1f 00 33 	mcall	80005350 <can_out_callback_channel1+0x378>
8000528a:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bms_battvolt.status				= event;
8000528e:	eb 64 00 0a 	st.b	r5[10],r4
		
		bms_can_msg_t bms_can_msg;
		bms_can_msg.data.u64 = mob_rx_bms_battvolt.can_msg->data.u64;
80005292:	6a 18       	ld.w	r8,r5[0x4]
80005294:	f0 ea 00 08 	ld.d	r10,r8[8]
80005298:	fa eb 00 00 	st.d	sp[0],r10
		bms_can_msg.id = mob_rx_bms_battvolt.can_msg->id;
8000529c:	70 08       	ld.w	r8,r8[0x0]
8000529e:	50 28       	stdsp	sp[0x8],r8
		
		xQueueSendToBackFromISR(queue_bms_rx, &bms_can_msg, NULL);
800052a0:	30 09       	mov	r9,0
800052a2:	12 9a       	mov	r10,r9
800052a4:	1a 9b       	mov	r11,sp
800052a6:	4b 98       	lddpc	r8,80005388 <can_out_callback_channel1+0x3b0>
800052a8:	70 0c       	ld.w	r12,r8[0x0]
800052aa:	f0 1f 00 2c 	mcall	80005358 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_bms_battvolt.can_msg->data.u64 = 0x0LL;
800052ae:	6a 18       	ld.w	r8,r5[0x4]
800052b0:	30 0a       	mov	r10,0
800052b2:	30 0b       	mov	r11,0
800052b4:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
800052b8:	6a 19       	ld.w	r9,r5[0x4]
800052ba:	eb 3a 00 09 	ld.ub	r10,r5[9]
800052be:	0b 8b       	ld.ub	r11,r5[0x0]
800052c0:	30 1c       	mov	r12,1
800052c2:	f0 1f 00 27 	mcall	8000535c <can_out_callback_channel1+0x384>
800052c6:	c3 d8       	rjmp	80005340 <can_out_callback_channel1+0x368>
		mob_rx_bms_battvolt.handle,
		mob_rx_bms_battvolt.req_type,
		mob_rx_bms_battvolt.can_msg);	
	} else if (handle == mob_brk.handle) {
800052c8:	4b 28       	lddpc	r8,80005390 <can_out_callback_channel1+0x3b8>
800052ca:	11 87       	ld.ub	r7,r8[0x0]
800052cc:	f8 07 18 00 	cp.b	r7,r12
800052d0:	c3 81       	brne	80005340 <can_out_callback_channel1+0x368>
		mob_brk.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
800052d2:	4b 05       	lddpc	r5,80005390 <can_out_callback_channel1+0x3b8>
800052d4:	6a 16       	ld.w	r6,r5[0x4]
800052d6:	0e 9b       	mov	r11,r7
800052d8:	30 1c       	mov	r12,1
800052da:	f0 1f 00 1c 	mcall	80005348 <can_out_callback_channel1+0x370>
800052de:	ec eb 00 08 	st.d	r6[8],r10
		mob_brk.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
800052e2:	6a 16       	ld.w	r6,r5[0x4]
800052e4:	0e 9b       	mov	r11,r7
800052e6:	30 1c       	mov	r12,1
800052e8:	f0 1f 00 19 	mcall	8000534c <can_out_callback_channel1+0x374>
800052ec:	8d 0c       	st.w	r6[0x0],r12
		mob_brk.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
800052ee:	0e 9b       	mov	r11,r7
800052f0:	30 1c       	mov	r12,1
800052f2:	f0 1f 00 18 	mcall	80005350 <can_out_callback_channel1+0x378>
800052f6:	eb 6c 00 08 	st.b	r5[8],r12
		mob_brk.status				= event;
800052fa:	eb 64 00 0a 	st.b	r5[10],r4
		
		if (mob_brk.can_msg->id == (CANR_FCN_DATA_ID | CANR_GRP_SENS_BRK_ID | CANR_MODULE_ID0_ID)) {
800052fe:	6a 1b       	ld.w	r11,r5[0x4]
80005300:	76 08       	ld.w	r8,r11[0x0]
80005302:	e0 48 06 18 	cp.w	r8,1560
80005306:	c0 91       	brne	80005318 <can_out_callback_channel1+0x340>
			xQueueSendToBackFromISR( queue_brake_front, &mob_brk.can_msg->data.u16[0], NULL );
80005308:	30 09       	mov	r9,0
8000530a:	12 9a       	mov	r10,r9
8000530c:	2f 8b       	sub	r11,-8
8000530e:	4a 28       	lddpc	r8,80005394 <can_out_callback_channel1+0x3bc>
80005310:	70 0c       	ld.w	r12,r8[0x0]
80005312:	f0 1f 00 12 	mcall	80005358 <can_out_callback_channel1+0x380>
80005316:	c0 88       	rjmp	80005326 <can_out_callback_channel1+0x34e>
		} else {
			xQueueSendToBackFromISR( queue_brake_rear, &mob_brk.can_msg->data.u16[0], NULL );
80005318:	30 09       	mov	r9,0
8000531a:	12 9a       	mov	r10,r9
8000531c:	2f 8b       	sub	r11,-8
8000531e:	49 f8       	lddpc	r8,80005398 <can_out_callback_channel1+0x3c0>
80005320:	70 0c       	ld.w	r12,r8[0x0]
80005322:	f0 1f 00 0e 	mcall	80005358 <can_out_callback_channel1+0x380>
		}
		/* Empty message field */
		mob_brk.can_msg->data.u64 = 0x0LL;
80005326:	49 b8       	lddpc	r8,80005390 <can_out_callback_channel1+0x3b8>
80005328:	70 19       	ld.w	r9,r8[0x4]
8000532a:	30 0a       	mov	r10,0
8000532c:	30 0b       	mov	r11,0
8000532e:	f2 eb 00 08 	st.d	r9[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80005332:	70 19       	ld.w	r9,r8[0x4]
80005334:	f1 3a 00 09 	ld.ub	r10,r8[9]
80005338:	11 8b       	ld.ub	r11,r8[0x0]
8000533a:	30 1c       	mov	r12,1
8000533c:	f0 1f 00 08 	mcall	8000535c <can_out_callback_channel1+0x384>
		mob_brk.handle,
		mob_brk.req_type,
		mob_brk.can_msg);
	}
}
80005340:	2f ad       	sub	sp,-24
80005342:	d8 22       	popm	r4-r7,pc
80005344:	00 00       	add	r0,r0
80005346:	00 20       	rsub	r0,r0
80005348:	80 00       	ld.sh	r0,r0[0x0]
8000534a:	4d 54       	lddpc	r4,8000549c <can_out_callback_channel0+0x100>
8000534c:	80 00       	ld.sh	r0,r0[0x0]
8000534e:	4d 84       	lddpc	r4,800054ac <can_out_callback_channel0+0x110>
80005350:	80 00       	ld.sh	r0,r0[0x0]
80005352:	4d 6c       	lddpc	r12,800054a8 <can_out_callback_channel0+0x10c>
80005354:	00 00       	add	r0,r0
80005356:	cf 78       	rjmp	80005544 <can_out_callback_channel0+0x1a8>
80005358:	80 00       	ld.sh	r0,r0[0x0]
8000535a:	2c ac       	sub	r12,-54
8000535c:	80 00       	ld.sh	r0,r0[0x0]
8000535e:	4c 4a       	lddpc	r10,8000546c <can_out_callback_channel0+0xd0>
80005360:	00 00       	add	r0,r0
80005362:	01 a0       	ld.ub	r0,r0[0x2]
80005364:	00 00       	add	r0,r0
80005366:	cf 70       	breq	80005354 <can_out_callback_channel1+0x37c>
80005368:	00 00       	add	r0,r0
8000536a:	00 14       	sub	r4,r0
8000536c:	00 00       	add	r0,r0
8000536e:	cf 84       	brge	8000535e <can_out_callback_channel1+0x386>
80005370:	00 00       	add	r0,r0
80005372:	00 38       	cp.w	r8,r0
80005374:	00 00       	add	r0,r0
80005376:	cf 6c       	rcall	80005562 <can_out_callback_channel0+0x1c6>
80005378:	00 00       	add	r0,r0
8000537a:	01 b8       	ld.ub	r8,r0[0x3]
8000537c:	00 00       	add	r0,r0
8000537e:	cf 88       	rjmp	8000556e <can_out_callback_channel0+0x1d2>
80005380:	00 00       	add	r0,r0
80005382:	cf 74       	brge	80005370 <can_out_callback_channel1+0x398>
80005384:	00 00       	add	r0,r0
80005386:	00 ac       	st.w	r0++,r12
80005388:	00 00       	add	r0,r0
8000538a:	cf 54       	brge	80005374 <can_out_callback_channel1+0x39c>
8000538c:	00 00       	add	r0,r0
8000538e:	01 34       	ld.ub	r4,r0++
80005390:	00 00       	add	r0,r0
80005392:	01 58       	ld.sh	r8,--r0
80005394:	00 00       	add	r0,r0
80005396:	cf 90       	breq	80005388 <can_out_callback_channel1+0x3b0>
80005398:	00 00       	add	r0,r0
8000539a:	cf 68       	rjmp	80005586 <can_out_callback_channel0+0x1ea>

8000539c <can_out_callback_channel0>:
		, mob_rx_bspd.can_msg
	);
	asm("nop");
}

void can_out_callback_channel0(U8 handle, U8 event){
8000539c:	d4 21       	pushm	r4-r7,lr
8000539e:	20 6d       	sub	sp,24
800053a0:	16 94       	mov	r4,r11
	if (handle == mob_rx_dash_pri.handle) {
800053a2:	4e d8       	lddpc	r8,80005554 <can_out_callback_channel0+0x1b8>
800053a4:	11 87       	ld.ub	r7,r8[0x0]
800053a6:	f8 07 18 00 	cp.b	r7,r12
800053aa:	c3 41       	brne	80005412 <can_out_callback_channel0+0x76>
		mob_rx_dash_pri.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
800053ac:	4e a5       	lddpc	r5,80005554 <can_out_callback_channel0+0x1b8>
800053ae:	6a 16       	ld.w	r6,r5[0x4]
800053b0:	0e 9b       	mov	r11,r7
800053b2:	30 0c       	mov	r12,0
800053b4:	f0 1f 00 69 	mcall	80005558 <can_out_callback_channel0+0x1bc>
800053b8:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_dash_pri.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
800053bc:	6a 16       	ld.w	r6,r5[0x4]
800053be:	0e 9b       	mov	r11,r7
800053c0:	30 0c       	mov	r12,0
800053c2:	f0 1f 00 67 	mcall	8000555c <can_out_callback_channel0+0x1c0>
800053c6:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_dash_pri.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
800053c8:	0e 9b       	mov	r11,r7
800053ca:	30 0c       	mov	r12,0
800053cc:	f0 1f 00 65 	mcall	80005560 <can_out_callback_channel0+0x1c4>
800053d0:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_dash_pri.status				= event;
800053d4:	eb 64 00 0a 	st.b	r5[10],r4
		
		dash_can_msg_t dash_can_msg;
		
		dash_can_msg.data.u64 = mob_rx_dash_pri.can_msg->data.u64;
800053d8:	6a 18       	ld.w	r8,r5[0x4]
800053da:	f0 ea 00 08 	ld.d	r10,r8[8]
800053de:	fa eb 00 0c 	st.d	sp[12],r10
		dash_can_msg.id = mob_rx_dash_pri.can_msg->id;
800053e2:	70 08       	ld.w	r8,r8[0x0]
800053e4:	fb 58 00 14 	st.h	sp[20],r8
		xQueueSendToBackFromISR(queue_dash_msg, &dash_can_msg, NULL);
800053e8:	30 09       	mov	r9,0
800053ea:	12 9a       	mov	r10,r9
800053ec:	fa cb ff f4 	sub	r11,sp,-12
800053f0:	4d d8       	lddpc	r8,80005564 <can_out_callback_channel0+0x1c8>
800053f2:	70 0c       	ld.w	r12,r8[0x0]
800053f4:	f0 1f 00 5d 	mcall	80005568 <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_dash_pri.can_msg->data.u64 = 0x0LL;
800053f8:	6a 18       	ld.w	r8,r5[0x4]
800053fa:	30 0a       	mov	r10,0
800053fc:	30 0b       	mov	r11,0
800053fe:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0,
80005402:	6a 19       	ld.w	r9,r5[0x4]
80005404:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005408:	0b 8b       	ld.ub	r11,r5[0x0]
8000540a:	30 0c       	mov	r12,0
8000540c:	f0 1f 00 58 	mcall	8000556c <can_out_callback_channel0+0x1d0>
80005410:	c9 f8       	rjmp	8000554e <can_out_callback_channel0+0x1b2>
		mob_rx_dash_pri.handle,
		mob_rx_dash_pri.req_type,
		mob_rx_dash_pri.can_msg);
		
	} else if (handle == mob_rx_dash_data.handle) {
80005412:	4d 88       	lddpc	r8,80005570 <can_out_callback_channel0+0x1d4>
80005414:	11 87       	ld.ub	r7,r8[0x0]
80005416:	f8 07 18 00 	cp.b	r7,r12
8000541a:	c3 21       	brne	8000547e <can_out_callback_channel0+0xe2>
		mob_rx_dash_data.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
8000541c:	4d 55       	lddpc	r5,80005570 <can_out_callback_channel0+0x1d4>
8000541e:	6a 16       	ld.w	r6,r5[0x4]
80005420:	0e 9b       	mov	r11,r7
80005422:	30 0c       	mov	r12,0
80005424:	f0 1f 00 4d 	mcall	80005558 <can_out_callback_channel0+0x1bc>
80005428:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_dash_data.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
8000542c:	6a 16       	ld.w	r6,r5[0x4]
8000542e:	0e 9b       	mov	r11,r7
80005430:	30 0c       	mov	r12,0
80005432:	f0 1f 00 4b 	mcall	8000555c <can_out_callback_channel0+0x1c0>
80005436:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_dash_data.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
80005438:	0e 9b       	mov	r11,r7
8000543a:	30 0c       	mov	r12,0
8000543c:	f0 1f 00 49 	mcall	80005560 <can_out_callback_channel0+0x1c4>
80005440:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_dash_data.status				= event;
80005444:	eb 64 00 0a 	st.b	r5[10],r4
		
		dash_can_msg_t dash_can_msg;
		
		dash_can_msg.data.u64 = mob_rx_dash_data.can_msg->data.u64;
80005448:	6a 18       	ld.w	r8,r5[0x4]
8000544a:	f0 ea 00 08 	ld.d	r10,r8[8]
8000544e:	fa eb 00 00 	st.d	sp[0],r10
		dash_can_msg.id = mob_rx_dash_data.can_msg->id;
80005452:	70 08       	ld.w	r8,r8[0x0]
80005454:	ba 48       	st.h	sp[0x8],r8
		xQueueSendToBackFromISR(queue_dash_msg, &dash_can_msg, NULL);
80005456:	30 09       	mov	r9,0
80005458:	12 9a       	mov	r10,r9
8000545a:	1a 9b       	mov	r11,sp
8000545c:	4c 28       	lddpc	r8,80005564 <can_out_callback_channel0+0x1c8>
8000545e:	70 0c       	ld.w	r12,r8[0x0]
80005460:	f0 1f 00 42 	mcall	80005568 <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_dash_data.can_msg->data.u64 = 0x0LL;
80005464:	6a 18       	ld.w	r8,r5[0x4]
80005466:	30 0a       	mov	r10,0
80005468:	30 0b       	mov	r11,0
8000546a:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0, 
8000546e:	6a 19       	ld.w	r9,r5[0x4]
80005470:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005474:	0b 8b       	ld.ub	r11,r5[0x0]
80005476:	30 0c       	mov	r12,0
80005478:	f0 1f 00 3d 	mcall	8000556c <can_out_callback_channel0+0x1d0>
8000547c:	c6 98       	rjmp	8000554e <can_out_callback_channel0+0x1b2>
		mob_rx_dash_data.handle,
		mob_rx_dash_data.req_type,
		mob_rx_dash_data.can_msg);
		
	} else if (handle == mob_rx_trq_sens0.handle) {
8000547e:	4b e8       	lddpc	r8,80005574 <can_out_callback_channel0+0x1d8>
80005480:	11 87       	ld.ub	r7,r8[0x0]
80005482:	f8 07 18 00 	cp.b	r7,r12
80005486:	c3 51       	brne	800054f0 <can_out_callback_channel0+0x154>
		mob_rx_trq_sens0.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
80005488:	4b b5       	lddpc	r5,80005574 <can_out_callback_channel0+0x1d8>
8000548a:	6a 16       	ld.w	r6,r5[0x4]
8000548c:	0e 9b       	mov	r11,r7
8000548e:	30 0c       	mov	r12,0
80005490:	f0 1f 00 32 	mcall	80005558 <can_out_callback_channel0+0x1bc>
80005494:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_trq_sens0.can_msg->id		= can_get_mob_id(CAN_BUS_0, handle);
80005498:	6a 16       	ld.w	r6,r5[0x4]
8000549a:	0e 9b       	mov	r11,r7
8000549c:	30 0c       	mov	r12,0
8000549e:	f0 1f 00 30 	mcall	8000555c <can_out_callback_channel0+0x1c0>
800054a2:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_trq_sens0.dlc				= can_get_mob_dlc(CAN_BUS_0, handle);
800054a4:	0e 9b       	mov	r11,r7
800054a6:	30 0c       	mov	r12,0
800054a8:	f0 1f 00 2e 	mcall	80005560 <can_out_callback_channel0+0x1c4>
800054ac:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_trq_sens0.status				= event;
800054b0:	eb 64 00 0a 	st.b	r5[10],r4
	
		xQueueOverwriteFromISR(queue_trq_sens0, &mob_rx_trq_sens0.can_msg->data.s16[0], NULL);
800054b4:	6a 1b       	ld.w	r11,r5[0x4]
800054b6:	30 29       	mov	r9,2
800054b8:	30 0a       	mov	r10,0
800054ba:	2f 8b       	sub	r11,-8
800054bc:	4a f8       	lddpc	r8,80005578 <can_out_callback_channel0+0x1dc>
800054be:	70 0c       	ld.w	r12,r8[0x0]
800054c0:	f0 1f 00 2a 	mcall	80005568 <can_out_callback_channel0+0x1cc>
		xQueueOverwriteFromISR(queue_trq_sens0_err, &mob_rx_trq_sens0.can_msg->data.u8[2], NULL);
800054c4:	6a 1b       	ld.w	r11,r5[0x4]
800054c6:	30 29       	mov	r9,2
800054c8:	30 0a       	mov	r10,0
800054ca:	2f 6b       	sub	r11,-10
800054cc:	4a c8       	lddpc	r8,8000557c <can_out_callback_channel0+0x1e0>
800054ce:	70 0c       	ld.w	r12,r8[0x0]
800054d0:	f0 1f 00 26 	mcall	80005568 <can_out_callback_channel0+0x1cc>
		asm("nop");
800054d4:	d7 03       	nop
		/* Empty message field */
		mob_rx_trq_sens0.can_msg->data.u64 = 0x0LL;
800054d6:	6a 18       	ld.w	r8,r5[0x4]
800054d8:	30 0a       	mov	r10,0
800054da:	30 0b       	mov	r11,0
800054dc:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0, 
800054e0:	6a 19       	ld.w	r9,r5[0x4]
800054e2:	eb 3a 00 09 	ld.ub	r10,r5[9]
800054e6:	0b 8b       	ld.ub	r11,r5[0x0]
800054e8:	30 0c       	mov	r12,0
800054ea:	f0 1f 00 21 	mcall	8000556c <can_out_callback_channel0+0x1d0>
800054ee:	c3 08       	rjmp	8000554e <can_out_callback_channel0+0x1b2>
		mob_rx_trq_sens0.handle,
		mob_rx_trq_sens0.req_type,
		mob_rx_trq_sens0.can_msg);
		
	}	else if (handle == mob_rx_bspd.handle) {
800054f0:	4a 48       	lddpc	r8,80005580 <can_out_callback_channel0+0x1e4>
800054f2:	11 87       	ld.ub	r7,r8[0x0]
800054f4:	f8 07 18 00 	cp.b	r7,r12
800054f8:	c2 b1       	brne	8000554e <can_out_callback_channel0+0x1b2>
		mob_rx_bspd.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
800054fa:	4a 25       	lddpc	r5,80005580 <can_out_callback_channel0+0x1e4>
800054fc:	6a 16       	ld.w	r6,r5[0x4]
800054fe:	0e 9b       	mov	r11,r7
80005500:	30 0c       	mov	r12,0
80005502:	f0 1f 00 16 	mcall	80005558 <can_out_callback_channel0+0x1bc>
80005506:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bspd.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
8000550a:	6a 16       	ld.w	r6,r5[0x4]
8000550c:	0e 9b       	mov	r11,r7
8000550e:	30 0c       	mov	r12,0
80005510:	f0 1f 00 13 	mcall	8000555c <can_out_callback_channel0+0x1c0>
80005514:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bspd.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
80005516:	0e 9b       	mov	r11,r7
80005518:	30 0c       	mov	r12,0
8000551a:	f0 1f 00 12 	mcall	80005560 <can_out_callback_channel0+0x1c4>
8000551e:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bspd.status				= event;
80005522:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR( queue_bspd, &mob_rx_bspd.can_msg->data.u8[0], NULL );
80005526:	6a 1b       	ld.w	r11,r5[0x4]
80005528:	30 29       	mov	r9,2
8000552a:	30 0a       	mov	r10,0
8000552c:	2f 8b       	sub	r11,-8
8000552e:	49 68       	lddpc	r8,80005584 <can_out_callback_channel0+0x1e8>
80005530:	70 0c       	ld.w	r12,r8[0x0]
80005532:	f0 1f 00 0e 	mcall	80005568 <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_bspd.can_msg->data.u64 = 0x0LL;
80005536:	6a 18       	ld.w	r8,r5[0x4]
80005538:	30 0a       	mov	r10,0
8000553a:	30 0b       	mov	r11,0
8000553c:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_0,
80005540:	6a 19       	ld.w	r9,r5[0x4]
80005542:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005546:	0b 8b       	ld.ub	r11,r5[0x0]
80005548:	30 0c       	mov	r12,0
8000554a:	f0 1f 00 09 	mcall	8000556c <can_out_callback_channel0+0x1d0>
		mob_rx_bspd.handle,
		mob_rx_bspd.req_type,
		mob_rx_bspd.can_msg);
	} 
}
8000554e:	2f ad       	sub	sp,-24
80005550:	d8 22       	popm	r4-r7,pc
80005552:	00 00       	add	r0,r0
80005554:	00 00       	add	r0,r0
80005556:	01 4c       	ld.w	r12,--r0
80005558:	80 00       	ld.sh	r0,r0[0x0]
8000555a:	4d 54       	lddpc	r4,800056ac <ecu_can_init+0x124>
8000555c:	80 00       	ld.sh	r0,r0[0x0]
8000555e:	4d 84       	lddpc	r4,800056bc <ecu_can_init+0x134>
80005560:	80 00       	ld.sh	r0,r0[0x0]
80005562:	4d 6c       	lddpc	r12,800056b8 <ecu_can_init+0x130>
80005564:	00 00       	add	r0,r0
80005566:	cf 7c       	rcall	80005754 <vListInitialise+0x10>
80005568:	80 00       	ld.sh	r0,r0[0x0]
8000556a:	2c ac       	sub	r12,-54
8000556c:	80 00       	ld.sh	r0,r0[0x0]
8000556e:	4c 4a       	lddpc	r10,8000567c <ecu_can_init+0xf4>
80005570:	00 00       	add	r0,r0
80005572:	01 84       	ld.ub	r4,r0[0x0]
80005574:	00 00       	add	r0,r0
80005576:	01 ac       	ld.ub	r12,r0[0x2]
80005578:	00 00       	add	r0,r0
8000557a:	cf 60       	breq	80005566 <can_out_callback_channel0+0x1ca>
8000557c:	00 00       	add	r0,r0
8000557e:	cf 8c       	rcall	8000576e <vListInsertEnd+0x10>
80005580:	00 00       	add	r0,r0
80005582:	00 2c       	rsub	r12,r0
80005584:	00 00       	add	r0,r0
80005586:	cf 80       	breq	80005576 <can_out_callback_channel0+0x1da>

80005588 <ecu_can_init>:
/* Allocate CAN mobs */
volatile can_msg_t mob_ram_ch0[NB_MOB_CHANNEL] __attribute__ ((section (".hsb_ram_loc")));
volatile can_msg_t mob_ram_ch1[NB_MOB_CHANNEL] __attribute__ ((section (".hsb_ram_loc")));


void ecu_can_init(void) {
80005588:	d4 31       	pushm	r0-r7,lr
	/* Setup the generic clock for CAN output */
	scif_gc_setup(
8000558a:	30 09       	mov	r9,0
8000558c:	12 9a       	mov	r10,r9
8000558e:	30 3b       	mov	r11,3
80005590:	30 1c       	mov	r12,1
80005592:	f0 1f 00 53 	mcall	800056dc <ecu_can_init+0x154>
		SCIF_GCCTRL_OSC0,
		AVR32_SCIF_GC_NO_DIV_CLOCK,
		0
	);
	/* Now enable the generic clock input for the CAN module */
	scif_gc_enable(AVR32_SCIF_GCLK_CANIF);
80005596:	30 1c       	mov	r12,1
80005598:	f0 1f 00 52 	mcall	800056e0 <ecu_can_init+0x158>
		{CAN1_RX_PIN, CAN1_RX_FUNCTION},
		{CAN1_TX_PIN, CAN1_TX_FUNCTION}
	};
	
	/* Assign GPIO to CAN. */
	gpio_enable_module(CAN_GPIO_MAP, sizeof(CAN_GPIO_MAP) / sizeof(CAN_GPIO_MAP[0]));
8000559c:	30 4b       	mov	r11,4
8000559e:	4d 2c       	lddpc	r12,800056e4 <ecu_can_init+0x15c>
800055a0:	f0 1f 00 52 	mcall	800056e8 <ecu_can_init+0x160>
	

	/* Initialize interrupt vectors. */
	INTC_init_interrupts();
800055a4:	f0 1f 00 52 	mcall	800056ec <ecu_can_init+0x164>
	
	/* Allocate channel message box */
	mob_rx_speed_sens_fl.handle	= 0;
800055a8:	4d 27       	lddpc	r7,800056f0 <ecu_can_init+0x168>
800055aa:	30 08       	mov	r8,0
800055ac:	ae 88       	st.b	r7[0x0],r8
	mob_rx_speed_sens_fr.handle	= 1;
800055ae:	4d 25       	lddpc	r5,800056f4 <ecu_can_init+0x16c>
800055b0:	30 18       	mov	r8,1
800055b2:	aa 88       	st.b	r5[0x0],r8
	mob_rx_speed_sens_rl.handle	= 2;
800055b4:	4d 14       	lddpc	r4,800056f8 <ecu_can_init+0x170>
800055b6:	30 28       	mov	r8,2
800055b8:	a8 88       	st.b	r4[0x0],r8
	mob_rx_speed_sens_rr.handle	= 3;
800055ba:	4d 13       	lddpc	r3,800056fc <ecu_can_init+0x174>
800055bc:	30 38       	mov	r8,3
800055be:	a6 88       	st.b	r3[0x0],r8
	mob_rx_dash_pri.handle		= 4;
800055c0:	4d 02       	lddpc	r2,80005700 <ecu_can_init+0x178>
800055c2:	30 48       	mov	r8,4
800055c4:	a4 88       	st.b	r2[0x0],r8
	mob_tx_dash.handle			= 5;
800055c6:	30 59       	mov	r9,5
800055c8:	4c f8       	lddpc	r8,80005704 <ecu_can_init+0x17c>
800055ca:	b0 89       	st.b	r8[0x0],r9
	mob_rx_trq_sens0.handle		= 6;
800055cc:	4c f0       	lddpc	r0,80005708 <ecu_can_init+0x180>
800055ce:	30 68       	mov	r8,6
800055d0:	a0 88       	st.b	r0[0x0],r8
	mob_rx_trq_sens1.handle     = 7;
800055d2:	30 78       	mov	r8,7
800055d4:	4c e9       	lddpc	r9,8000570c <ecu_can_init+0x184>
800055d6:	b2 88       	st.b	r9[0x0],r8
	mob_ecu_slow_data.handle	= 8;
800055d8:	30 89       	mov	r9,8
800055da:	4c e8       	lddpc	r8,80005710 <ecu_can_init+0x188>
800055dc:	b0 89       	st.b	r8[0x0],r9
	mob_rx_bms_precharge.handle	= 9;
800055de:	30 98       	mov	r8,9
800055e0:	4c d9       	lddpc	r9,80005714 <ecu_can_init+0x18c>
800055e2:	b2 88       	st.b	r9[0x0],r8
	mob_brk.handle				= 10;
800055e4:	30 a8       	mov	r8,10
800055e6:	4c d9       	lddpc	r9,80005718 <ecu_can_init+0x190>
800055e8:	b2 88       	st.b	r9[0x0],r8
	mob_ecu_fast_data.handle	= 11;
800055ea:	30 b9       	mov	r9,11
800055ec:	4c c8       	lddpc	r8,8000571c <ecu_can_init+0x194>
800055ee:	b0 89       	st.b	r8[0x0],r9
	mob_rx_bms_battvolt.handle  = 12;
800055f0:	30 c8       	mov	r8,12
800055f2:	4c c9       	lddpc	r9,80005720 <ecu_can_init+0x198>
800055f4:	b2 88       	st.b	r9[0x0],r8
	mob_rx_bspd.handle			= 13;
800055f6:	30 d8       	mov	r8,13
800055f8:	4c b9       	lddpc	r9,80005724 <ecu_can_init+0x19c>
800055fa:	b2 88       	st.b	r9[0x0],r8
	mob_rx_dash_data.handle		= 14;
800055fc:	4c b1       	lddpc	r1,80005728 <ecu_can_init+0x1a0>
800055fe:	30 e8       	mov	r8,14
80005600:	a2 88       	st.b	r1[0x0],r8
	mob_slip_current.handle     = 15;
80005602:	30 f9       	mov	r9,15
80005604:	4c a8       	lddpc	r8,8000572c <ecu_can_init+0x1a4>
80005606:	b0 89       	st.b	r8[0x0],r9


	/* Initialize CAN channels */
	can_init(CAN_BUS_0, ((uint32_t)&mob_ram_ch0[0]), CANIF_CHANNEL_MODE_NORMAL,	can_out_callback_channel0);
80005608:	4c a6       	lddpc	r6,80005730 <ecu_can_init+0x1a8>
8000560a:	4c b9       	lddpc	r9,80005734 <ecu_can_init+0x1ac>
8000560c:	30 0a       	mov	r10,0
8000560e:	0c 9b       	mov	r11,r6
80005610:	14 9c       	mov	r12,r10
80005612:	f0 1f 00 4a 	mcall	80005738 <ecu_can_init+0x1b0>
	can_init(CAN_BUS_1, ((uint32_t)&mob_ram_ch1[0]), CANIF_CHANNEL_MODE_NORMAL,	can_out_callback_channel1);
80005616:	4c a9       	lddpc	r9,8000573c <ecu_can_init+0x1b4>
80005618:	30 0a       	mov	r10,0
8000561a:	ec cb ff 00 	sub	r11,r6,-256
8000561e:	30 1c       	mov	r12,1
80005620:	f0 1f 00 46 	mcall	80005738 <ecu_can_init+0x1b0>
	
	
	/* Prepare for message reception */	
	can_rx(
80005624:	6e 19       	ld.w	r9,r7[0x4]
80005626:	ef 3a 00 09 	ld.ub	r10,r7[9]
8000562a:	0f 8b       	ld.ub	r11,r7[0x0]
8000562c:	30 1c       	mov	r12,1
8000562e:	f0 1f 00 45 	mcall	80005740 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_fl.handle
		, mob_rx_speed_sens_fl.req_type
		, mob_rx_speed_sens_fl.can_msg
	);
	
	can_rx(
80005632:	6a 19       	ld.w	r9,r5[0x4]
80005634:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005638:	0b 8b       	ld.ub	r11,r5[0x0]
8000563a:	30 1c       	mov	r12,1
8000563c:	f0 1f 00 41 	mcall	80005740 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_fr.req_type
		, mob_rx_speed_sens_fr.can_msg
	);
	
	
	can_rx(
80005640:	68 19       	ld.w	r9,r4[0x4]
80005642:	e9 3a 00 09 	ld.ub	r10,r4[9]
80005646:	09 8b       	ld.ub	r11,r4[0x0]
80005648:	30 1c       	mov	r12,1
8000564a:	f0 1f 00 3e 	mcall	80005740 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_rl.handle
		, mob_rx_speed_sens_rl.req_type
		, mob_rx_speed_sens_rl.can_msg
	);
	
	can_rx(
8000564e:	66 19       	ld.w	r9,r3[0x4]
80005650:	e7 3a 00 09 	ld.ub	r10,r3[9]
80005654:	07 8b       	ld.ub	r11,r3[0x0]
80005656:	30 1c       	mov	r12,1
80005658:	f0 1f 00 3a 	mcall	80005740 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_rr.handle
		, mob_rx_speed_sens_rr.req_type
		, mob_rx_speed_sens_rr.can_msg
	);
	
	can_rx(
8000565c:	64 19       	ld.w	r9,r2[0x4]
8000565e:	e5 3a 00 09 	ld.ub	r10,r2[9]
80005662:	05 8b       	ld.ub	r11,r2[0x0]
80005664:	30 0c       	mov	r12,0
80005666:	f0 1f 00 37 	mcall	80005740 <ecu_can_init+0x1b8>
		, mob_rx_dash_pri.handle
		, mob_rx_dash_pri.req_type
		, mob_rx_dash_pri.can_msg
	);
	
	can_rx(
8000566a:	62 19       	ld.w	r9,r1[0x4]
8000566c:	e3 3a 00 09 	ld.ub	r10,r1[9]
80005670:	03 8b       	ld.ub	r11,r1[0x0]
80005672:	30 0c       	mov	r12,0
80005674:	f0 1f 00 33 	mcall	80005740 <ecu_can_init+0x1b8>
		, mob_rx_dash_data.handle
		, mob_rx_dash_data.req_type
		, mob_rx_dash_data.can_msg
	);
	
	can_rx(
80005678:	60 19       	ld.w	r9,r0[0x4]
8000567a:	e1 3a 00 09 	ld.ub	r10,r0[9]
8000567e:	01 8b       	ld.ub	r11,r0[0x0]
80005680:	30 0c       	mov	r12,0
80005682:	f0 1f 00 30 	mcall	80005740 <ecu_can_init+0x1b8>
		, mob_rx_trq_sens0.handle
		, mob_rx_trq_sens0.req_type
		, mob_rx_trq_sens0.can_msg
	);

	can_rx(
80005686:	4a 28       	lddpc	r8,8000570c <ecu_can_init+0x184>
80005688:	70 19       	ld.w	r9,r8[0x4]
8000568a:	f1 3a 00 09 	ld.ub	r10,r8[9]
8000568e:	11 8b       	ld.ub	r11,r8[0x0]
80005690:	30 1c       	mov	r12,1
80005692:	f0 1f 00 2c 	mcall	80005740 <ecu_can_init+0x1b8>
		, mob_rx_trq_sens1.req_type
		, mob_rx_trq_sens1.can_msg
	);

	
	can_rx(
80005696:	4a 08       	lddpc	r8,80005714 <ecu_can_init+0x18c>
80005698:	70 19       	ld.w	r9,r8[0x4]
8000569a:	f1 3a 00 09 	ld.ub	r10,r8[9]
8000569e:	11 8b       	ld.ub	r11,r8[0x0]
800056a0:	30 1c       	mov	r12,1
800056a2:	f0 1f 00 28 	mcall	80005740 <ecu_can_init+0x1b8>
		, mob_rx_bms_precharge.handle
		, mob_rx_bms_precharge.req_type
		, mob_rx_bms_precharge.can_msg
	);
	
	can_rx(
800056a6:	49 f8       	lddpc	r8,80005720 <ecu_can_init+0x198>
800056a8:	70 19       	ld.w	r9,r8[0x4]
800056aa:	f1 3a 00 09 	ld.ub	r10,r8[9]
800056ae:	11 8b       	ld.ub	r11,r8[0x0]
800056b0:	30 1c       	mov	r12,1
800056b2:	f0 1f 00 24 	mcall	80005740 <ecu_can_init+0x1b8>
		, mob_rx_bms_battvolt.handle
		, mob_rx_bms_battvolt.req_type
		, mob_rx_bms_battvolt.can_msg
	);
	
	can_rx(
800056b6:	49 98       	lddpc	r8,80005718 <ecu_can_init+0x190>
800056b8:	70 19       	ld.w	r9,r8[0x4]
800056ba:	f1 3a 00 09 	ld.ub	r10,r8[9]
800056be:	11 8b       	ld.ub	r11,r8[0x0]
800056c0:	30 1c       	mov	r12,1
800056c2:	f0 1f 00 20 	mcall	80005740 <ecu_can_init+0x1b8>
		, mob_brk.handle
		, mob_brk.req_type
		, mob_brk.can_msg
	);
	
	can_rx(
800056c6:	49 88       	lddpc	r8,80005724 <ecu_can_init+0x19c>
800056c8:	70 19       	ld.w	r9,r8[0x4]
800056ca:	f1 3a 00 09 	ld.ub	r10,r8[9]
800056ce:	11 8b       	ld.ub	r11,r8[0x0]
800056d0:	30 0c       	mov	r12,0
800056d2:	f0 1f 00 1c 	mcall	80005740 <ecu_can_init+0x1b8>
		CAN_BUS_0
		, mob_rx_bspd.handle
		, mob_rx_bspd.req_type
		, mob_rx_bspd.can_msg
	);
	asm("nop");
800056d6:	d7 03       	nop
}
800056d8:	d8 32       	popm	r0-r7,pc
800056da:	00 00       	add	r0,r0
800056dc:	80 00       	ld.sh	r0,r0[0x0]
800056de:	48 a8       	lddpc	r8,80005704 <ecu_can_init+0x17c>
800056e0:	80 00       	ld.sh	r0,r0[0x0]
800056e2:	49 2c       	lddpc	r12,80005728 <ecu_can_init+0x1a0>
800056e4:	80 00       	ld.sh	r0,r0[0x0]
800056e6:	80 50       	ld.sh	r0,r0[0xa]
800056e8:	80 00       	ld.sh	r0,r0[0x0]
800056ea:	68 50       	ld.w	r0,r4[0x14]
800056ec:	80 00       	ld.sh	r0,r0[0x0]
800056ee:	6a 8c       	ld.w	r12,r5[0x20]
800056f0:	00 00       	add	r0,r0
800056f2:	00 20       	rsub	r0,r0
800056f4:	00 00       	add	r0,r0
800056f6:	01 a0       	ld.ub	r0,r0[0x2]
800056f8:	00 00       	add	r0,r0
800056fa:	00 14       	sub	r4,r0
800056fc:	00 00       	add	r0,r0
800056fe:	00 38       	cp.w	r8,r0
80005700:	00 00       	add	r0,r0
80005702:	01 4c       	ld.w	r12,--r0
80005704:	00 00       	add	r0,r0
80005706:	00 a0       	st.w	r0++,r0
80005708:	00 00       	add	r0,r0
8000570a:	01 ac       	ld.ub	r12,r0[0x2]
8000570c:	00 00       	add	r0,r0
8000570e:	01 b8       	ld.ub	r8,r0[0x3]
80005710:	00 00       	add	r0,r0
80005712:	01 40       	ld.w	r0,--r0
80005714:	00 00       	add	r0,r0
80005716:	00 ac       	st.w	r0++,r12
80005718:	00 00       	add	r0,r0
8000571a:	01 58       	ld.sh	r8,--r0
8000571c:	00 00       	add	r0,r0
8000571e:	00 64       	and	r4,r0
80005720:	00 00       	add	r0,r0
80005722:	01 34       	ld.ub	r4,r0++
80005724:	00 00       	add	r0,r0
80005726:	00 2c       	rsub	r12,r0
80005728:	00 00       	add	r0,r0
8000572a:	01 84       	ld.ub	r4,r0[0x0]
8000572c:	00 00       	add	r0,r0
8000572e:	00 e8       	st.h	--r0,r8
80005730:	00 00       	add	r0,r0
80005732:	02 00       	add	r0,r1
80005734:	80 00       	ld.sh	r0,r0[0x0]
80005736:	53 9c       	stdsp	sp[0xe4],r12
80005738:	80 00       	ld.sh	r0,r0[0x0]
8000573a:	4e 7c       	lddpc	r12,800058d4 <SCALLYield+0x4>
8000573c:	80 00       	ld.sh	r0,r0[0x0]
8000573e:	4f d8       	lddpc	r8,80005930 <SCALLYield+0x60>
80005740:	80 00       	ld.sh	r0,r0[0x0]
80005742:	4c 4a       	lddpc	r10,80005850 <pxPortInitialiseStack+0x7c>

80005744 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
80005744:	f8 c8 ff f8 	sub	r8,r12,-8
80005748:	99 18       	st.w	r12[0x4],r8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
8000574a:	3f f9       	mov	r9,-1
8000574c:	99 29       	st.w	r12[0x8],r9

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
8000574e:	99 38       	st.w	r12[0xc],r8
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
80005750:	99 48       	st.w	r12[0x10],r8

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
80005752:	30 08       	mov	r8,0
80005754:	99 08       	st.w	r12[0x0],r8
}
80005756:	5e fc       	retal	r12

80005758 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
80005758:	30 08       	mov	r8,0
8000575a:	99 48       	st.w	r12[0x10],r8
}
8000575c:	5e fc       	retal	r12

8000575e <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
8000575e:	78 18       	ld.w	r8,r12[0x4]

	pxNewListItem->pxNext = pxIndex->pxNext;
80005760:	70 19       	ld.w	r9,r8[0x4]
80005762:	97 19       	st.w	r11[0x4],r9
	pxNewListItem->pxPrevious = pxList->pxIndex;
80005764:	78 19       	ld.w	r9,r12[0x4]
80005766:	97 29       	st.w	r11[0x8],r9
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
80005768:	70 19       	ld.w	r9,r8[0x4]
8000576a:	93 2b       	st.w	r9[0x8],r11
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
8000576c:	91 1b       	st.w	r8[0x4],r11
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
8000576e:	99 1b       	st.w	r12[0x4],r11

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
80005770:	97 4c       	st.w	r11[0x10],r12

	( pxList->uxNumberOfItems )++;
80005772:	78 08       	ld.w	r8,r12[0x0]
80005774:	2f f8       	sub	r8,-1
80005776:	99 08       	st.w	r12[0x0],r8
}
80005778:	5e fc       	retal	r12

8000577a <vListInsert>:
{
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
8000577a:	76 0a       	ld.w	r10,r11[0x0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
8000577c:	5b fa       	cp.w	r10,-1
8000577e:	c0 31       	brne	80005784 <vListInsert+0xa>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
80005780:	78 48       	ld.w	r8,r12[0x10]
80005782:	c0 c8       	rjmp	8000579a <vListInsert+0x20>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
80005784:	f8 c8 ff f8 	sub	r8,r12,-8
80005788:	70 19       	ld.w	r9,r8[0x4]
8000578a:	72 09       	ld.w	r9,r9[0x0]
8000578c:	12 3a       	cp.w	r10,r9
8000578e:	c0 63       	brcs	8000579a <vListInsert+0x20>
80005790:	70 18       	ld.w	r8,r8[0x4]
80005792:	70 19       	ld.w	r9,r8[0x4]
80005794:	72 09       	ld.w	r9,r9[0x0]
80005796:	12 3a       	cp.w	r10,r9
80005798:	cf c2       	brcc	80005790 <vListInsert+0x16>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
8000579a:	70 19       	ld.w	r9,r8[0x4]
8000579c:	97 19       	st.w	r11[0x4],r9
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
8000579e:	93 2b       	st.w	r9[0x8],r11
	pxNewListItem->pxPrevious = pxIterator;
800057a0:	97 28       	st.w	r11[0x8],r8
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
800057a2:	91 1b       	st.w	r8[0x4],r11

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
800057a4:	97 4c       	st.w	r11[0x10],r12

	( pxList->uxNumberOfItems )++;
800057a6:	78 08       	ld.w	r8,r12[0x0]
800057a8:	2f f8       	sub	r8,-1
800057aa:	99 08       	st.w	r12[0x0],r8
}
800057ac:	5e fc       	retal	r12

800057ae <vListRemove>:

void vListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
800057ae:	78 18       	ld.w	r8,r12[0x4]
800057b0:	78 29       	ld.w	r9,r12[0x8]
800057b2:	91 29       	st.w	r8[0x8],r9
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
800057b4:	78 28       	ld.w	r8,r12[0x8]
800057b6:	78 19       	ld.w	r9,r12[0x4]
800057b8:	91 19       	st.w	r8[0x4],r9

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
800057ba:	78 48       	ld.w	r8,r12[0x10]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
800057bc:	70 19       	ld.w	r9,r8[0x4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
800057be:	18 39       	cp.w	r9,r12
800057c0:	f9 f9 00 02 	ld.weq	r9,r12[0x8]
800057c4:	f1 f9 0a 01 	st.weq	r8[0x4],r9
	}

	pxItemToRemove->pvContainer = NULL;
800057c8:	30 09       	mov	r9,0
800057ca:	99 49       	st.w	r12[0x10],r9
	( pxList->uxNumberOfItems )--;
800057cc:	70 09       	ld.w	r9,r8[0x0]
800057ce:	20 19       	sub	r9,1
800057d0:	91 09       	st.w	r8[0x0],r9
}
800057d2:	5e fc       	retal	r12

800057d4 <pxPortInitialiseStack>:
	/* Setup the initial stack of the task.  The stack is set exactly as
	expected by the portRESTORE_CONTEXT() macro. */

	/* When the task starts, it will expect to find the function parameter in R12. */
	pxTopOfStack--;
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x08080808;					/* R8 */
800057d4:	e0 68 08 08 	mov	r8,2056
800057d8:	ea 18 08 08 	orh	r8,0x808
800057dc:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x09090909;					/* R9 */
800057de:	e0 68 09 09 	mov	r8,2313
800057e2:	ea 18 09 09 	orh	r8,0x909
800057e6:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x0A0A0A0A;					/* R10 */
800057e8:	e0 68 0a 0a 	mov	r8,2570
800057ec:	ea 18 0a 0a 	orh	r8,0xa0a
800057f0:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x0B0B0B0B;					/* R11 */
800057f2:	e0 68 0b 0b 	mov	r8,2827
800057f6:	ea 18 0b 0b 	orh	r8,0xb0b
800057fa:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) pvParameters;					/* R12 */
800057fc:	18 da       	st.w	--r12,r10
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0xDEADBEEF;					/* R14/LR */
800057fe:	e0 68 be ef 	mov	r8,48879
80005802:	ea 18 de ad 	orh	r8,0xdead
80005806:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE; /* R15/PC */
80005808:	18 db       	st.w	--r12,r11
	*pxTopOfStack-- = ( portSTACK_TYPE ) portINITIAL_SR;				/* SR */
8000580a:	fc 18 00 40 	movh	r8,0x40
8000580e:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0xFF0000FF;					/* R0 */
80005810:	e0 68 00 ff 	mov	r8,255
80005814:	ea 18 ff 00 	orh	r8,0xff00
80005818:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x01010101;					/* R1 */
8000581a:	e0 68 01 01 	mov	r8,257
8000581e:	ea 18 01 01 	orh	r8,0x101
80005822:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x02020202;					/* R2 */
80005824:	e0 68 02 02 	mov	r8,514
80005828:	ea 18 02 02 	orh	r8,0x202
8000582c:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x03030303;					/* R3 */
8000582e:	e0 68 03 03 	mov	r8,771
80005832:	ea 18 03 03 	orh	r8,0x303
80005836:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x04040404;					/* R4 */
80005838:	e0 68 04 04 	mov	r8,1028
8000583c:	ea 18 04 04 	orh	r8,0x404
80005840:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x05050505;					/* R5 */
80005842:	e0 68 05 05 	mov	r8,1285
80005846:	ea 18 05 05 	orh	r8,0x505
8000584a:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x06060606;					/* R6 */
8000584c:	e0 68 06 06 	mov	r8,1542
80005850:	ea 18 06 06 	orh	r8,0x606
80005854:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x07070707;					/* R7 */
80005856:	e0 68 07 07 	mov	r8,1799
8000585a:	ea 18 07 07 	orh	r8,0x707
8000585e:	18 d8       	st.w	--r12,r8
	*pxTopOfStack = ( portSTACK_TYPE ) portNO_CRITICAL_NESTING;			/* ulCriticalNesting */
80005860:	30 08       	mov	r8,0
80005862:	18 d8       	st.w	--r12,r8

	return pxTopOfStack;
}
80005864:	5e fc       	retal	r12
80005866:	d7 03       	nop

80005868 <vPortEnterCritical>:
be saved to the stack.  Instead the critical section nesting level is stored
in a variable, which is then saved as part of the stack context. */
__attribute__((__noinline__)) void vPortEnterCritical( void )
{
	/* Disable interrupts */
	portDISABLE_INTERRUPTS();
80005868:	d3 03       	ssrf	0x10

	/* Now interrupts are disabled ulCriticalNesting can be accessed
	 directly.  Increment ulCriticalNesting to keep a count of how many times
	 portENTER_CRITICAL() has been called. */
	ulCriticalNesting++;
8000586a:	48 38       	lddpc	r8,80005874 <vPortEnterCritical+0xc>
8000586c:	70 09       	ld.w	r9,r8[0x0]
8000586e:	2f f9       	sub	r9,-1
80005870:	91 09       	st.w	r8[0x0],r9
}
80005872:	5e fc       	retal	r12
80005874:	00 00       	add	r0,r0
80005876:	01 dc       	ld.ub	r12,r0[0x5]

80005878 <xPortStartScheduler>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xPortStartScheduler( void )
{
80005878:	d4 01       	pushm	lr
	};

#endif

	/* Disable all interrupt/exception. */
	portDISABLE_INTERRUPTS();
8000587a:	d3 03       	ssrf	0x10
		/* Start the timer/counter. */
		tc_start(tc, configTICK_TC_CHANNEL);
	}
	#else
	{
		INTC_register_interrupt(&vTick, AVR32_CORE_COMPARE_IRQ, AVR32_INTC_INT0);
8000587c:	30 0a       	mov	r10,0
8000587e:	14 9b       	mov	r11,r10
80005880:	49 2c       	lddpc	r12,800058c8 <xPortStartScheduler+0x50>
80005882:	f0 1f 00 13 	mcall	800058cc <xPortStartScheduler+0x54>
/* Schedule the COUNT&COMPARE match interrupt in (configCPU_CLOCK_HZ/configTICK_RATE_HZ)
clock cycles from now. */
#if( configTICK_USE_TC==0 )
	static void prvScheduleFirstTick(void)
	{
		Set_system_register(AVR32_COMPARE, configCPU_CLOCK_HZ/configTICK_RATE_HZ);
80005886:	e0 68 bb 80 	mov	r8,48000
8000588a:	e3 b8 00 43 	mtsr	0x10c,r8
		Set_system_register(AVR32_COUNT, 0);
8000588e:	30 08       	mov	r8,0
80005890:	e3 b8 00 42 	mtsr	0x108,r8
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();

	/* Start the first task. */
	portRESTORE_CONTEXT();
80005894:	e0 68 cd 08 	mov	r8,52488
80005898:	ea 18 00 00 	orh	r8,0x0
8000589c:	70 00       	ld.w	r0,r8[0x0]
8000589e:	60 0d       	ld.w	sp,r0[0x0]
800058a0:	1b 00       	ld.w	r0,sp++
800058a2:	e0 68 01 dc 	mov	r8,476
800058a6:	ea 18 00 00 	orh	r8,0x0
800058aa:	91 00       	st.w	r8[0x0],r0
800058ac:	e3 cd 00 ff 	ldm	sp++,r0-r7
800058b0:	2f ed       	sub	sp,-8
800058b2:	e3 cd 5f 00 	ldm	sp++,r8-r12,lr
800058b6:	fa f0 ff e0 	ld.w	r0,sp[-32]
800058ba:	e3 b0 00 00 	mtsr	0x0,r0
800058be:	fa f0 ff dc 	ld.w	r0,sp[-36]
800058c2:	fa ff ff e4 	ld.w	pc,sp[-28]

	/* Should not get here! */
	return 0;
}
800058c6:	d8 0a       	popm	pc,r12=0
800058c8:	80 00       	ld.sh	r0,r0[0x0]
800058ca:	59 94       	cp.w	r4,25
800058cc:	80 00       	ld.sh	r0,r0[0x0]
800058ce:	6a 0c       	ld.w	r12,r5[0x0]

800058d0 <SCALLYield>:
/*-----------------------------------------------------------*/
__attribute__((__naked__)) void SCALLYield( void );
__attribute__((__naked__)) void SCALLYield( void )
{
	/* Save the context of the interrupted task. */
	portSAVE_CONTEXT_SCALL();
800058d0:	20 6d       	sub	sp,24
800058d2:	eb cd 00 ff 	pushm	r0-r7
800058d6:	fa c7 ff c0 	sub	r7,sp,-64
800058da:	ee f0 ff f8 	ld.w	r0,r7[-8]
800058de:	ef 40 ff e0 	st.w	r7[-32],r0
800058e2:	ee f0 ff fc 	ld.w	r0,r7[-4]
800058e6:	ef 40 ff e4 	st.w	r7[-28],r0
800058ea:	eb c7 5f 00 	stm	--r7,r8-r12,lr
800058ee:	e0 68 01 dc 	mov	r8,476
800058f2:	ea 18 00 00 	orh	r8,0x0
800058f6:	70 00       	ld.w	r0,r8[0x0]
800058f8:	1a d0       	st.w	--sp,r0
800058fa:	f0 1f 00 1a 	mcall	80005960 <LABEL_RET_SCALL_260+0x14>
800058fe:	e0 68 cd 08 	mov	r8,52488
80005902:	ea 18 00 00 	orh	r8,0x0
80005906:	70 00       	ld.w	r0,r8[0x0]
80005908:	81 0d       	st.w	r0[0x0],sp
	vTaskSwitchContext();
8000590a:	f0 1f 00 17 	mcall	80005964 <LABEL_RET_SCALL_260+0x18>
	portRESTORE_CONTEXT_SCALL();
8000590e:	e0 68 cd 08 	mov	r8,52488
80005912:	ea 18 00 00 	orh	r8,0x0
80005916:	70 00       	ld.w	r0,r8[0x0]
80005918:	60 0d       	ld.w	sp,r0[0x0]
8000591a:	1b 00       	ld.w	r0,sp++
8000591c:	e0 68 01 dc 	mov	r8,476
80005920:	ea 18 00 00 	orh	r8,0x0
80005924:	91 00       	st.w	r8[0x0],r0
80005926:	fa c7 ff d8 	sub	r7,sp,-40
8000592a:	e3 c7 5f 00 	ldm	r7++,r8-r12,lr
8000592e:	ee f0 ff e0 	ld.w	r0,r7[-32]
80005932:	e0 61 01 dc 	mov	r1,476
80005936:	ea 11 00 00 	orh	r1,0x0
8000593a:	62 02       	ld.w	r2,r1[0x0]
8000593c:	58 02       	cp.w	r2,0
8000593e:	c0 70       	breq	8000594c <LABEL_RET_SCALL_260>
80005940:	e4 c2 00 01 	sub	r2,r2,1
80005944:	83 02       	st.w	r1[0x0],r2
80005946:	58 02       	cp.w	r2,0
80005948:	c0 21       	brne	8000594c <LABEL_RET_SCALL_260>
8000594a:	b1 c0       	cbr	r0,0x10

8000594c <LABEL_RET_SCALL_260>:
8000594c:	ef 40 ff f8 	st.w	r7[-8],r0
80005950:	ee f0 ff e4 	ld.w	r0,r7[-28]
80005954:	ef 40 ff fc 	st.w	r7[-4],r0
80005958:	e3 cd 00 ff 	ldm	sp++,r0-r7
8000595c:	2f ad       	sub	sp,-24
8000595e:	d6 13       	rets
80005960:	80 00       	ld.sh	r0,r0[0x0]
80005962:	58 68       	cp.w	r8,6
80005964:	80 00       	ld.sh	r0,r0[0x0]
80005966:	5a 28       	cp.w	r8,-30

80005968 <prvClearCcInt>:
		Set_system_register(AVR32_COUNT, 0);
	}

	__attribute__((__noinline__)) static void prvClearCcInt(void)
	{
		Set_system_register(AVR32_COMPARE, Get_system_register(AVR32_COMPARE));
80005968:	e1 b8 00 43 	mfsr	r8,0x10c
8000596c:	e3 b8 00 43 	mtsr	0x10c,r8
	}
80005970:	5e fc       	retal	r12
80005972:	d7 03       	nop

80005974 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

__attribute__((__noinline__)) void vPortExitCritical( void )
{
	if(ulCriticalNesting > portNO_CRITICAL_NESTING)
80005974:	48 78       	lddpc	r8,80005990 <vPortExitCritical+0x1c>
80005976:	70 08       	ld.w	r8,r8[0x0]
80005978:	58 08       	cp.w	r8,0
8000597a:	5e 0c       	reteq	r12
	{
		ulCriticalNesting--;
8000597c:	48 58       	lddpc	r8,80005990 <vPortExitCritical+0x1c>
8000597e:	70 09       	ld.w	r9,r8[0x0]
80005980:	20 19       	sub	r9,1
80005982:	91 09       	st.w	r8[0x0],r9
		if( ulCriticalNesting == portNO_CRITICAL_NESTING )
80005984:	70 08       	ld.w	r8,r8[0x0]
80005986:	58 08       	cp.w	r8,0
80005988:	5e 1c       	retne	r12
		{
			/* Enable all interrupt/exception. */
			portENABLE_INTERRUPTS();
8000598a:	d5 03       	csrf	0x10
8000598c:	5e fc       	retal	r12
8000598e:	00 00       	add	r0,r0
80005990:	00 00       	add	r0,r0
80005992:	01 dc       	ld.ub	r12,r0[0x5]

80005994 <vTick>:
/* The preemptive scheduler is defined as "naked" as the full context is saved
on entry as part of the context switch. */
__attribute__((__naked__)) static void vTick( void )
{
	/* Save the context of the interrupted task. */
	portSAVE_CONTEXT_OS_INT();
80005994:	eb cd 00 ff 	pushm	r0-r7
80005998:	e0 68 01 dc 	mov	r8,476
8000599c:	ea 18 00 00 	orh	r8,0x0
800059a0:	70 00       	ld.w	r0,r8[0x0]
800059a2:	1a d0       	st.w	--sp,r0
800059a4:	7a 90       	ld.w	r0,sp[0x24]
800059a6:	e1 d0 c2 c3 	bfextu	r0,r0,0x16,0x3
800059aa:	58 10       	cp.w	r0,1
800059ac:	e0 8b 00 08 	brhi	800059bc <LABEL_INT_SKIP_SAVE_CONTEXT_234>
800059b0:	e0 68 cd 08 	mov	r8,52488
800059b4:	ea 18 00 00 	orh	r8,0x0
800059b8:	70 00       	ld.w	r0,r8[0x0]
800059ba:	81 0d       	st.w	r0[0x0],sp

800059bc <LABEL_INT_SKIP_SAVE_CONTEXT_234>:
	#if( configTICK_USE_TC==1 )
		/* Clear the interrupt flag. */
		prvClearTcInt();
	#else
		/* Clear the interrupt flag. */
		prvClearCcInt();
800059bc:	f0 1f 00 12 	mcall	80005a04 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x14>
	#endif

	/* Because FreeRTOS is not supposed to run with nested interrupts, put all OS
	calls in a critical section . */
	portENTER_CRITICAL();
800059c0:	f0 1f 00 12 	mcall	80005a08 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x18>
		vTaskIncrementTick();
800059c4:	f0 1f 00 12 	mcall	80005a0c <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x1c>
	portEXIT_CRITICAL();
800059c8:	f0 1f 00 12 	mcall	80005a10 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x20>

	/* Restore the context of the "elected task". */
	portRESTORE_CONTEXT_OS_INT();
800059cc:	7a 90       	ld.w	r0,sp[0x24]
800059ce:	e1 d0 c2 c3 	bfextu	r0,r0,0x16,0x3
800059d2:	58 10       	cp.w	r0,1
800059d4:	e0 8b 00 0e 	brhi	800059f0 <LABEL_INT_SKIP_RESTORE_CONTEXT_251>
800059d8:	f0 1f 00 0c 	mcall	80005a08 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x18>
800059dc:	f0 1f 00 0e 	mcall	80005a14 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x24>
800059e0:	f0 1f 00 0c 	mcall	80005a10 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x20>
800059e4:	e0 68 cd 08 	mov	r8,52488
800059e8:	ea 18 00 00 	orh	r8,0x0
800059ec:	70 00       	ld.w	r0,r8[0x0]
800059ee:	60 0d       	ld.w	sp,r0[0x0]

800059f0 <LABEL_INT_SKIP_RESTORE_CONTEXT_251>:
800059f0:	1b 00       	ld.w	r0,sp++
800059f2:	e0 68 01 dc 	mov	r8,476
800059f6:	ea 18 00 00 	orh	r8,0x0
800059fa:	91 00       	st.w	r8[0x0],r0
800059fc:	e3 cd 00 ff 	ldm	sp++,r0-r7
80005a00:	d6 03       	rete
80005a02:	00 00       	add	r0,r0
80005a04:	80 00       	ld.sh	r0,r0[0x0]
80005a06:	59 68       	cp.w	r8,22
80005a08:	80 00       	ld.sh	r0,r0[0x0]
80005a0a:	58 68       	cp.w	r8,6
80005a0c:	80 00       	ld.sh	r0,r0[0x0]
80005a0e:	5b dc       	cp.w	r12,-3
80005a10:	80 00       	ld.sh	r0,r0[0x0]
80005a12:	59 74       	cp.w	r4,23
80005a14:	80 00       	ld.sh	r0,r0[0x0]
80005a16:	5a 28       	cp.w	r8,-30

80005a18 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
80005a18:	48 38       	lddpc	r8,80005a24 <vTaskSuspendAll+0xc>
80005a1a:	70 09       	ld.w	r9,r8[0x0]
80005a1c:	2f f9       	sub	r9,-1
80005a1e:	91 09       	st.w	r8[0x0],r9
}
80005a20:	5e fc       	retal	r12
80005a22:	00 00       	add	r0,r0
80005a24:	00 00       	add	r0,r0
80005a26:	cd 38       	rjmp	80005bcc <xTaskRemoveFromEventList+0x70>

80005a28 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
80005a28:	49 a8       	lddpc	r8,80005a90 <vTaskSwitchContext+0x68>
80005a2a:	70 08       	ld.w	r8,r8[0x0]
80005a2c:	58 08       	cp.w	r8,0
80005a2e:	c0 b1       	brne	80005a44 <vTaskSwitchContext+0x1c>

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
80005a30:	49 98       	lddpc	r8,80005a94 <vTaskSwitchContext+0x6c>
80005a32:	70 08       	ld.w	r8,r8[0x0]
80005a34:	f0 08 00 28 	add	r8,r8,r8<<0x2
80005a38:	49 89       	lddpc	r9,80005a98 <vTaskSwitchContext+0x70>
80005a3a:	f2 08 03 28 	ld.w	r8,r9[r8<<0x2]
80005a3e:	58 08       	cp.w	r8,0
80005a40:	c0 60       	breq	80005a4c <vTaskSwitchContext+0x24>
80005a42:	c1 18       	rjmp	80005a64 <vTaskSwitchContext+0x3c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
80005a44:	30 19       	mov	r9,1
80005a46:	49 68       	lddpc	r8,80005a9c <vTaskSwitchContext+0x74>
80005a48:	91 09       	st.w	r8[0x0],r9
80005a4a:	5e fc       	retal	r12

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
80005a4c:	49 28       	lddpc	r8,80005a94 <vTaskSwitchContext+0x6c>

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
80005a4e:	49 3a       	lddpc	r10,80005a98 <vTaskSwitchContext+0x70>
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
80005a50:	70 09       	ld.w	r9,r8[0x0]
80005a52:	20 19       	sub	r9,1
80005a54:	91 09       	st.w	r8[0x0],r9

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
80005a56:	70 09       	ld.w	r9,r8[0x0]
80005a58:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005a5c:	f4 09 03 29 	ld.w	r9,r10[r9<<0x2]
80005a60:	58 09       	cp.w	r9,0
80005a62:	cf 70       	breq	80005a50 <vTaskSwitchContext+0x28>
			--uxTopReadyPriority;
		}

		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
80005a64:	48 c8       	lddpc	r8,80005a94 <vTaskSwitchContext+0x6c>
80005a66:	70 08       	ld.w	r8,r8[0x0]
80005a68:	f0 08 00 28 	add	r8,r8,r8<<0x2
80005a6c:	48 b9       	lddpc	r9,80005a98 <vTaskSwitchContext+0x70>
80005a6e:	f2 08 00 28 	add	r8,r9,r8<<0x2
80005a72:	70 19       	ld.w	r9,r8[0x4]
80005a74:	72 19       	ld.w	r9,r9[0x4]
80005a76:	91 19       	st.w	r8[0x4],r9
80005a78:	f0 ca ff f8 	sub	r10,r8,-8
80005a7c:	14 39       	cp.w	r9,r10
80005a7e:	f3 f9 00 01 	ld.weq	r9,r9[0x4]
80005a82:	f1 f9 0a 01 	st.weq	r8[0x4],r9
80005a86:	70 18       	ld.w	r8,r8[0x4]
80005a88:	70 39       	ld.w	r9,r8[0xc]
80005a8a:	48 68       	lddpc	r8,80005aa0 <vTaskSwitchContext+0x78>
80005a8c:	91 09       	st.w	r8[0x0],r9
80005a8e:	5e fc       	retal	r12
80005a90:	00 00       	add	r0,r0
80005a92:	cd 38       	rjmp	80005c38 <vTaskIncrementTick+0x5c>
80005a94:	00 00       	add	r0,r0
80005a96:	cd 70       	breq	80005a44 <vTaskSwitchContext+0x1c>
80005a98:	00 00       	add	r0,r0
80005a9a:	cc 54       	brge	80005a24 <vTaskSuspendAll+0xc>
80005a9c:	00 00       	add	r0,r0
80005a9e:	cd 58       	rjmp	80005c48 <vTaskIncrementTick+0x6c>
80005aa0:	00 00       	add	r0,r0
80005aa2:	cd 08       	rjmp	80005c42 <vTaskIncrementTick+0x66>

80005aa4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
80005aa4:	48 48       	lddpc	r8,80005ab4 <vTaskSetTimeOutState+0x10>
80005aa6:	70 08       	ld.w	r8,r8[0x0]
80005aa8:	99 08       	st.w	r12[0x0],r8
	pxTimeOut->xTimeOnEntering = xTickCount;
80005aaa:	48 48       	lddpc	r8,80005ab8 <vTaskSetTimeOutState+0x14>
80005aac:	70 08       	ld.w	r8,r8[0x0]
80005aae:	99 18       	st.w	r12[0x4],r8
}
80005ab0:	5e fc       	retal	r12
80005ab2:	00 00       	add	r0,r0
80005ab4:	00 00       	add	r0,r0
80005ab6:	cc 4c       	rcall	80005c3e <vTaskIncrementTick+0x62>
80005ab8:	00 00       	add	r0,r0
80005aba:	cd 34       	brge	80005a60 <vTaskSwitchContext+0x38>

80005abc <vTaskMissedYield>:
}
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
80005abc:	30 19       	mov	r9,1
80005abe:	48 28       	lddpc	r8,80005ac4 <vTaskMissedYield+0x8>
80005ac0:	91 09       	st.w	r8[0x0],r9
}
80005ac2:	5e fc       	retal	r12
80005ac4:	00 00       	add	r0,r0
80005ac6:	cd 58       	rjmp	80005c70 <vTaskIncrementTick+0x94>

80005ac8 <xTaskCheckForTimeOut>:
	pxTimeOut->xTimeOnEntering = xTickCount;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
80005ac8:	eb cd 40 c0 	pushm	r6-r7,lr
80005acc:	18 97       	mov	r7,r12
80005ace:	16 96       	mov	r6,r11
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
80005ad0:	f0 1f 00 15 	mcall	80005b24 <xTaskCheckForTimeOut+0x5c>
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
80005ad4:	6c 08       	ld.w	r8,r6[0x0]
80005ad6:	5b f8       	cp.w	r8,-1
80005ad8:	c0 31       	brne	80005ade <xTaskCheckForTimeOut+0x16>
80005ada:	30 07       	mov	r7,0
80005adc:	c1 f8       	rjmp	80005b1a <xTaskCheckForTimeOut+0x52>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
80005ade:	49 39       	lddpc	r9,80005b28 <xTaskCheckForTimeOut+0x60>
80005ae0:	72 09       	ld.w	r9,r9[0x0]
80005ae2:	6e 0a       	ld.w	r10,r7[0x0]
80005ae4:	12 3a       	cp.w	r10,r9
80005ae6:	c0 70       	breq	80005af4 <xTaskCheckForTimeOut+0x2c>
80005ae8:	49 19       	lddpc	r9,80005b2c <xTaskCheckForTimeOut+0x64>
80005aea:	72 09       	ld.w	r9,r9[0x0]
80005aec:	6e 1a       	ld.w	r10,r7[0x4]
80005aee:	12 3a       	cp.w	r10,r9
80005af0:	e0 88 00 14 	brls	80005b18 <xTaskCheckForTimeOut+0x50>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
80005af4:	48 e9       	lddpc	r9,80005b2c <xTaskCheckForTimeOut+0x64>
80005af6:	72 0a       	ld.w	r10,r9[0x0]
80005af8:	6e 19       	ld.w	r9,r7[0x4]
80005afa:	12 1a       	sub	r10,r9
80005afc:	14 38       	cp.w	r8,r10
80005afe:	e0 88 00 0d 	brls	80005b18 <xTaskCheckForTimeOut+0x50>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
80005b02:	48 ba       	lddpc	r10,80005b2c <xTaskCheckForTimeOut+0x64>
80005b04:	74 0a       	ld.w	r10,r10[0x0]
80005b06:	14 19       	sub	r9,r10
80005b08:	f2 08 00 08 	add	r8,r9,r8
80005b0c:	8d 08       	st.w	r6[0x0],r8
			vTaskSetTimeOutState( pxTimeOut );
80005b0e:	0e 9c       	mov	r12,r7
80005b10:	f0 1f 00 08 	mcall	80005b30 <xTaskCheckForTimeOut+0x68>
80005b14:	30 07       	mov	r7,0
80005b16:	c0 28       	rjmp	80005b1a <xTaskCheckForTimeOut+0x52>
80005b18:	30 17       	mov	r7,1
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
80005b1a:	f0 1f 00 07 	mcall	80005b34 <xTaskCheckForTimeOut+0x6c>

	return xReturn;
}
80005b1e:	0e 9c       	mov	r12,r7
80005b20:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005b24:	80 00       	ld.sh	r0,r0[0x0]
80005b26:	58 68       	cp.w	r8,6
80005b28:	00 00       	add	r0,r0
80005b2a:	cc 4c       	rcall	80005cb2 <vTaskIncrementTick+0xd6>
80005b2c:	00 00       	add	r0,r0
80005b2e:	cd 34       	brge	80005ad4 <xTaskCheckForTimeOut+0xc>
80005b30:	80 00       	ld.sh	r0,r0[0x0]
80005b32:	5a a4       	cp.w	r4,-22
80005b34:	80 00       	ld.sh	r0,r0[0x0]
80005b36:	59 74       	cp.w	r4,23

80005b38 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
80005b38:	eb cd 40 80 	pushm	r7,lr
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
80005b3c:	f0 1f 00 05 	mcall	80005b50 <xTaskGetTickCount+0x18>
	{
		xTicks = xTickCount;
80005b40:	48 58       	lddpc	r8,80005b54 <xTaskGetTickCount+0x1c>
80005b42:	70 07       	ld.w	r7,r8[0x0]
	}
	taskEXIT_CRITICAL();
80005b44:	f0 1f 00 05 	mcall	80005b58 <xTaskGetTickCount+0x20>

	return xTicks;
}
80005b48:	0e 9c       	mov	r12,r7
80005b4a:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b4e:	00 00       	add	r0,r0
80005b50:	80 00       	ld.sh	r0,r0[0x0]
80005b52:	58 68       	cp.w	r8,6
80005b54:	00 00       	add	r0,r0
80005b56:	cd 34       	brge	80005afc <xTaskCheckForTimeOut+0x34>
80005b58:	80 00       	ld.sh	r0,r0[0x0]
80005b5a:	59 74       	cp.w	r4,23

80005b5c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
80005b5c:	eb cd 40 c0 	pushm	r6-r7,lr
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
80005b60:	78 38       	ld.w	r8,r12[0xc]
80005b62:	70 37       	ld.w	r7,r8[0xc]
	configASSERT( pxUnblockedTCB );
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
80005b64:	ee c6 ff e8 	sub	r6,r7,-24
80005b68:	0c 9c       	mov	r12,r6
80005b6a:	f0 1f 00 16 	mcall	80005bc0 <xTaskRemoveFromEventList+0x64>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005b6e:	49 68       	lddpc	r8,80005bc4 <xTaskRemoveFromEventList+0x68>
80005b70:	70 08       	ld.w	r8,r8[0x0]
80005b72:	58 08       	cp.w	r8,0
80005b74:	c1 71       	brne	80005ba2 <xTaskRemoveFromEventList+0x46>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
80005b76:	ee c6 ff fc 	sub	r6,r7,-4
80005b7a:	0c 9c       	mov	r12,r6
80005b7c:	f0 1f 00 11 	mcall	80005bc0 <xTaskRemoveFromEventList+0x64>
		prvAddTaskToReadyQueue( pxUnblockedTCB );
80005b80:	6e bc       	ld.w	r12,r7[0x2c]
80005b82:	49 28       	lddpc	r8,80005bc8 <xTaskRemoveFromEventList+0x6c>
80005b84:	70 08       	ld.w	r8,r8[0x0]
80005b86:	10 3c       	cp.w	r12,r8
80005b88:	e0 88 00 04 	brls	80005b90 <xTaskRemoveFromEventList+0x34>
80005b8c:	48 f8       	lddpc	r8,80005bc8 <xTaskRemoveFromEventList+0x6c>
80005b8e:	91 0c       	st.w	r8[0x0],r12
80005b90:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005b94:	0c 9b       	mov	r11,r6
80005b96:	48 e8       	lddpc	r8,80005bcc <xTaskRemoveFromEventList+0x70>
80005b98:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80005b9c:	f0 1f 00 0d 	mcall	80005bd0 <xTaskRemoveFromEventList+0x74>
80005ba0:	c0 58       	rjmp	80005baa <xTaskRemoveFromEventList+0x4e>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
80005ba2:	0c 9b       	mov	r11,r6
80005ba4:	48 cc       	lddpc	r12,80005bd4 <xTaskRemoveFromEventList+0x78>
80005ba6:	f0 1f 00 0b 	mcall	80005bd0 <xTaskRemoveFromEventList+0x74>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005baa:	48 c8       	lddpc	r8,80005bd8 <xTaskRemoveFromEventList+0x7c>
80005bac:	70 08       	ld.w	r8,r8[0x0]
80005bae:	6e bc       	ld.w	r12,r7[0x2c]
80005bb0:	70 b8       	ld.w	r8,r8[0x2c]
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
80005bb2:	10 3c       	cp.w	r12,r8
80005bb4:	f9 bc 02 01 	movhs	r12,1
80005bb8:	f9 bc 03 00 	movlo	r12,0
80005bbc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005bc0:	80 00       	ld.sh	r0,r0[0x0]
80005bc2:	57 ae       	stdsp	sp[0x1e8],lr
80005bc4:	00 00       	add	r0,r0
80005bc6:	cd 38       	rjmp	80005d6c <xTaskResumeAll+0x7c>
80005bc8:	00 00       	add	r0,r0
80005bca:	cd 70       	breq	80005b78 <xTaskRemoveFromEventList+0x1c>
80005bcc:	00 00       	add	r0,r0
80005bce:	cc 54       	brge	80005b58 <xTaskGetTickCount+0x20>
80005bd0:	80 00       	ld.sh	r0,r0[0x0]
80005bd2:	57 5e       	stdsp	sp[0x1d4],lr
80005bd4:	00 00       	add	r0,r0
80005bd6:	cd 0c       	rcall	80005d76 <xTaskResumeAll+0x86>
80005bd8:	00 00       	add	r0,r0
80005bda:	cd 08       	rjmp	80005d7a <xTaskResumeAll+0x8a>

80005bdc <vTaskIncrementTick>:
 * documented in task.h
 *----------------------------------------------------------*/


void vTaskIncrementTick( void )
{
80005bdc:	eb cd 40 fc 	pushm	r2-r7,lr
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005be0:	4b 98       	lddpc	r8,80005cc4 <vTaskIncrementTick+0xe8>
80005be2:	70 08       	ld.w	r8,r8[0x0]
80005be4:	58 08       	cp.w	r8,0
80005be6:	c6 91       	brne	80005cb8 <vTaskIncrementTick+0xdc>
	{
		++xTickCount;
80005be8:	4b 88       	lddpc	r8,80005cc8 <vTaskIncrementTick+0xec>
80005bea:	70 09       	ld.w	r9,r8[0x0]
80005bec:	2f f9       	sub	r9,-1
80005bee:	91 09       	st.w	r8[0x0],r9
		if( xTickCount == ( portTickType ) 0 )
80005bf0:	70 08       	ld.w	r8,r8[0x0]
80005bf2:	58 08       	cp.w	r8,0
80005bf4:	c1 a1       	brne	80005c28 <vTaskIncrementTick+0x4c>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );

			pxTemp = pxDelayedTaskList;
80005bf6:	4b 68       	lddpc	r8,80005ccc <vTaskIncrementTick+0xf0>
80005bf8:	70 0a       	ld.w	r10,r8[0x0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
80005bfa:	4b 69       	lddpc	r9,80005cd0 <vTaskIncrementTick+0xf4>
80005bfc:	72 0b       	ld.w	r11,r9[0x0]
80005bfe:	91 0b       	st.w	r8[0x0],r11
			pxOverflowDelayedTaskList = pxTemp;
80005c00:	93 0a       	st.w	r9[0x0],r10
			xNumOfOverflows++;
80005c02:	4b 59       	lddpc	r9,80005cd4 <vTaskIncrementTick+0xf8>
80005c04:	72 0a       	ld.w	r10,r9[0x0]
80005c06:	2f fa       	sub	r10,-1
80005c08:	93 0a       	st.w	r9[0x0],r10

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
80005c0a:	70 08       	ld.w	r8,r8[0x0]
80005c0c:	70 08       	ld.w	r8,r8[0x0]
80005c0e:	58 08       	cp.w	r8,0
80005c10:	c0 51       	brne	80005c1a <vTaskIncrementTick+0x3e>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
80005c12:	3f f9       	mov	r9,-1
80005c14:	4b 18       	lddpc	r8,80005cd8 <vTaskIncrementTick+0xfc>
80005c16:	91 09       	st.w	r8[0x0],r9
80005c18:	c0 88       	rjmp	80005c28 <vTaskIncrementTick+0x4c>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
80005c1a:	4a d8       	lddpc	r8,80005ccc <vTaskIncrementTick+0xf0>
80005c1c:	70 08       	ld.w	r8,r8[0x0]
80005c1e:	70 38       	ld.w	r8,r8[0xc]
80005c20:	70 38       	ld.w	r8,r8[0xc]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
80005c22:	70 19       	ld.w	r9,r8[0x4]
80005c24:	4a d8       	lddpc	r8,80005cd8 <vTaskIncrementTick+0xfc>
80005c26:	91 09       	st.w	r8[0x0],r9
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
80005c28:	4a 88       	lddpc	r8,80005cc8 <vTaskIncrementTick+0xec>
80005c2a:	70 09       	ld.w	r9,r8[0x0]
80005c2c:	4a b8       	lddpc	r8,80005cd8 <vTaskIncrementTick+0xfc>
80005c2e:	70 08       	ld.w	r8,r8[0x0]
80005c30:	10 39       	cp.w	r9,r8
80005c32:	c4 73       	brcs	80005cc0 <vTaskIncrementTick+0xe4>
80005c34:	4a 68       	lddpc	r8,80005ccc <vTaskIncrementTick+0xf0>
80005c36:	70 08       	ld.w	r8,r8[0x0]
80005c38:	70 08       	ld.w	r8,r8[0x0]
80005c3a:	58 08       	cp.w	r8,0
80005c3c:	c0 c0       	breq	80005c54 <vTaskIncrementTick+0x78>
80005c3e:	4a 48       	lddpc	r8,80005ccc <vTaskIncrementTick+0xf0>
80005c40:	70 08       	ld.w	r8,r8[0x0]
80005c42:	70 38       	ld.w	r8,r8[0xc]
80005c44:	70 37       	ld.w	r7,r8[0xc]
80005c46:	6e 18       	ld.w	r8,r7[0x4]
80005c48:	4a 09       	lddpc	r9,80005cc8 <vTaskIncrementTick+0xec>
80005c4a:	72 09       	ld.w	r9,r9[0x0]
80005c4c:	12 38       	cp.w	r8,r9
80005c4e:	e0 88 00 14 	brls	80005c76 <vTaskIncrementTick+0x9a>
80005c52:	c0 e8       	rjmp	80005c6e <vTaskIncrementTick+0x92>
80005c54:	3f f9       	mov	r9,-1
80005c56:	4a 18       	lddpc	r8,80005cd8 <vTaskIncrementTick+0xfc>
80005c58:	91 09       	st.w	r8[0x0],r9
80005c5a:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005c5e:	6a 08       	ld.w	r8,r5[0x0]
80005c60:	70 38       	ld.w	r8,r8[0xc]
80005c62:	70 37       	ld.w	r7,r8[0xc]
80005c64:	6e 18       	ld.w	r8,r7[0x4]
80005c66:	64 09       	ld.w	r9,r2[0x0]
80005c68:	12 38       	cp.w	r8,r9
80005c6a:	e0 88 00 0a 	brls	80005c7e <vTaskIncrementTick+0xa2>
80005c6e:	49 b9       	lddpc	r9,80005cd8 <vTaskIncrementTick+0xfc>
80005c70:	93 08       	st.w	r9[0x0],r8
80005c72:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005c76:	49 a4       	lddpc	r4,80005cdc <vTaskIncrementTick+0x100>
80005c78:	49 a3       	lddpc	r3,80005ce0 <vTaskIncrementTick+0x104>
80005c7a:	49 55       	lddpc	r5,80005ccc <vTaskIncrementTick+0xf0>
80005c7c:	49 32       	lddpc	r2,80005cc8 <vTaskIncrementTick+0xec>
80005c7e:	ee c6 ff fc 	sub	r6,r7,-4
80005c82:	0c 9c       	mov	r12,r6
80005c84:	f0 1f 00 18 	mcall	80005ce4 <vTaskIncrementTick+0x108>
80005c88:	6e a8       	ld.w	r8,r7[0x28]
80005c8a:	58 08       	cp.w	r8,0
80005c8c:	c0 50       	breq	80005c96 <vTaskIncrementTick+0xba>
80005c8e:	ee cc ff e8 	sub	r12,r7,-24
80005c92:	f0 1f 00 15 	mcall	80005ce4 <vTaskIncrementTick+0x108>
80005c96:	6e bc       	ld.w	r12,r7[0x2c]
80005c98:	68 08       	ld.w	r8,r4[0x0]
80005c9a:	10 3c       	cp.w	r12,r8
80005c9c:	e9 fc ba 00 	st.whi	r4[0x0],r12
80005ca0:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005ca4:	0c 9b       	mov	r11,r6
80005ca6:	e6 0c 00 2c 	add	r12,r3,r12<<0x2
80005caa:	f0 1f 00 10 	mcall	80005ce8 <vTaskIncrementTick+0x10c>
80005cae:	6a 08       	ld.w	r8,r5[0x0]
80005cb0:	70 08       	ld.w	r8,r8[0x0]
80005cb2:	58 08       	cp.w	r8,0
80005cb4:	cd 51       	brne	80005c5e <vTaskIncrementTick+0x82>
80005cb6:	cc fb       	rjmp	80005c54 <vTaskIncrementTick+0x78>
	}
	else
	{
		++uxMissedTicks;
80005cb8:	48 d8       	lddpc	r8,80005cec <vTaskIncrementTick+0x110>
80005cba:	70 09       	ld.w	r9,r8[0x0]
80005cbc:	2f f9       	sub	r9,-1
80005cbe:	91 09       	st.w	r8[0x0],r9
80005cc0:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005cc4:	00 00       	add	r0,r0
80005cc6:	cd 38       	rjmp	80005e6c <vTaskDelayUntil+0x38>
80005cc8:	00 00       	add	r0,r0
80005cca:	cd 34       	brge	80005c70 <vTaskIncrementTick+0x94>
80005ccc:	00 00       	add	r0,r0
80005cce:	cc 40       	breq	80005c56 <vTaskIncrementTick+0x7a>
80005cd0:	00 00       	add	r0,r0
80005cd2:	cc 50       	breq	80005c5c <vTaskIncrementTick+0x80>
80005cd4:	00 00       	add	r0,r0
80005cd6:	cc 4c       	rcall	80005e5e <vTaskDelayUntil+0x2a>
80005cd8:	00 00       	add	r0,r0
80005cda:	01 e0       	ld.ub	r0,r0[0x6]
80005cdc:	00 00       	add	r0,r0
80005cde:	cd 70       	breq	80005c8c <vTaskIncrementTick+0xb0>
80005ce0:	00 00       	add	r0,r0
80005ce2:	cc 54       	brge	80005c6c <vTaskIncrementTick+0x90>
80005ce4:	80 00       	ld.sh	r0,r0[0x0]
80005ce6:	57 ae       	stdsp	sp[0x1e8],lr
80005ce8:	80 00       	ld.sh	r0,r0[0x0]
80005cea:	57 5e       	stdsp	sp[0x1d4],lr
80005cec:	00 00       	add	r0,r0
80005cee:	cc 38       	rjmp	80005e74 <vTaskDelayUntil+0x40>

80005cf0 <xTaskResumeAll>:
	++uxSchedulerSuspended;
}
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
80005cf0:	eb cd 40 fe 	pushm	r1-r7,lr
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
80005cf4:	f0 1f 00 2c 	mcall	80005da4 <xTaskResumeAll+0xb4>
	{
		--uxSchedulerSuspended;
80005cf8:	4a c8       	lddpc	r8,80005da8 <xTaskResumeAll+0xb8>
80005cfa:	70 09       	ld.w	r9,r8[0x0]
80005cfc:	20 19       	sub	r9,1
80005cfe:	91 09       	st.w	r8[0x0],r9

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005d00:	70 08       	ld.w	r8,r8[0x0]
80005d02:	58 08       	cp.w	r8,0
80005d04:	c4 91       	brne	80005d96 <xTaskResumeAll+0xa6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0 )
80005d06:	4a a8       	lddpc	r8,80005dac <xTaskResumeAll+0xbc>
80005d08:	70 08       	ld.w	r8,r8[0x0]
80005d0a:	58 08       	cp.w	r8,0
80005d0c:	c4 50       	breq	80005d96 <xTaskResumeAll+0xa6>
80005d0e:	30 04       	mov	r4,0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
80005d10:	4a 85       	lddpc	r5,80005db0 <xTaskResumeAll+0xc0>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					vListRemove( &( pxTCB->xEventListItem ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
80005d12:	4a 93       	lddpc	r3,80005db4 <xTaskResumeAll+0xc4>
80005d14:	4a 92       	lddpc	r2,80005db8 <xTaskResumeAll+0xc8>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005d16:	4a a1       	lddpc	r1,80005dbc <xTaskResumeAll+0xcc>
80005d18:	c1 e8       	rjmp	80005d54 <xTaskResumeAll+0x64>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
80005d1a:	6a 38       	ld.w	r8,r5[0xc]
80005d1c:	70 37       	ld.w	r7,r8[0xc]
					vListRemove( &( pxTCB->xEventListItem ) );
80005d1e:	ee cc ff e8 	sub	r12,r7,-24
80005d22:	f0 1f 00 28 	mcall	80005dc0 <xTaskResumeAll+0xd0>
					vListRemove( &( pxTCB->xGenericListItem ) );
80005d26:	ee c6 ff fc 	sub	r6,r7,-4
80005d2a:	0c 9c       	mov	r12,r6
80005d2c:	f0 1f 00 25 	mcall	80005dc0 <xTaskResumeAll+0xd0>
					prvAddTaskToReadyQueue( pxTCB );
80005d30:	6e bc       	ld.w	r12,r7[0x2c]
80005d32:	66 08       	ld.w	r8,r3[0x0]
80005d34:	10 3c       	cp.w	r12,r8
80005d36:	e7 fc ba 00 	st.whi	r3[0x0],r12
80005d3a:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005d3e:	0c 9b       	mov	r11,r6
80005d40:	e4 0c 00 2c 	add	r12,r2,r12<<0x2
80005d44:	f0 1f 00 20 	mcall	80005dc4 <xTaskResumeAll+0xd4>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005d48:	62 08       	ld.w	r8,r1[0x0]
80005d4a:	6e b9       	ld.w	r9,r7[0x2c]
80005d4c:	70 b8       	ld.w	r8,r8[0x2c]
80005d4e:	10 39       	cp.w	r9,r8
80005d50:	f9 b4 02 01 	movhs	r4,1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
80005d54:	6a 08       	ld.w	r8,r5[0x0]
80005d56:	58 08       	cp.w	r8,0
80005d58:	ce 11       	brne	80005d1a <xTaskResumeAll+0x2a>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005d5a:	49 c8       	lddpc	r8,80005dc8 <xTaskResumeAll+0xd8>
80005d5c:	70 08       	ld.w	r8,r8[0x0]
80005d5e:	58 08       	cp.w	r8,0
80005d60:	c0 f0       	breq	80005d7e <xTaskResumeAll+0x8e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005d62:	49 a8       	lddpc	r8,80005dc8 <xTaskResumeAll+0xd8>
80005d64:	70 08       	ld.w	r8,r8[0x0]
80005d66:	58 08       	cp.w	r8,0
80005d68:	c1 10       	breq	80005d8a <xTaskResumeAll+0x9a>
					{
						vTaskIncrementTick();
						--uxMissedTicks;
80005d6a:	49 87       	lddpc	r7,80005dc8 <xTaskResumeAll+0xd8>
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
					{
						vTaskIncrementTick();
80005d6c:	f0 1f 00 18 	mcall	80005dcc <xTaskResumeAll+0xdc>
						--uxMissedTicks;
80005d70:	6e 08       	ld.w	r8,r7[0x0]
80005d72:	20 18       	sub	r8,1
80005d74:	8f 08       	st.w	r7[0x0],r8
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005d76:	6e 08       	ld.w	r8,r7[0x0]
80005d78:	58 08       	cp.w	r8,0
80005d7a:	cf 91       	brne	80005d6c <xTaskResumeAll+0x7c>
80005d7c:	c0 78       	rjmp	80005d8a <xTaskResumeAll+0x9a>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
80005d7e:	58 14       	cp.w	r4,1
80005d80:	c0 50       	breq	80005d8a <xTaskResumeAll+0x9a>
80005d82:	49 48       	lddpc	r8,80005dd0 <xTaskResumeAll+0xe0>
80005d84:	70 08       	ld.w	r8,r8[0x0]
80005d86:	58 18       	cp.w	r8,1
80005d88:	c0 71       	brne	80005d96 <xTaskResumeAll+0xa6>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
80005d8a:	30 09       	mov	r9,0
80005d8c:	49 18       	lddpc	r8,80005dd0 <xTaskResumeAll+0xe0>
80005d8e:	91 09       	st.w	r8[0x0],r9
					portYIELD_WITHIN_API();
80005d90:	d7 33       	scall
80005d92:	30 17       	mov	r7,1
80005d94:	c0 28       	rjmp	80005d98 <xTaskResumeAll+0xa8>
80005d96:	30 07       	mov	r7,0
				}
			}
		}
	}
	taskEXIT_CRITICAL();
80005d98:	f0 1f 00 0f 	mcall	80005dd4 <xTaskResumeAll+0xe4>

	return xAlreadyYielded;
}
80005d9c:	0e 9c       	mov	r12,r7
80005d9e:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80005da2:	00 00       	add	r0,r0
80005da4:	80 00       	ld.sh	r0,r0[0x0]
80005da6:	58 68       	cp.w	r8,6
80005da8:	00 00       	add	r0,r0
80005daa:	cd 38       	rjmp	80005f50 <prvIdleTask+0x44>
80005dac:	00 00       	add	r0,r0
80005dae:	cd 54       	brge	80005d58 <xTaskResumeAll+0x68>
80005db0:	00 00       	add	r0,r0
80005db2:	cd 0c       	rcall	80005f52 <prvIdleTask+0x46>
80005db4:	00 00       	add	r0,r0
80005db6:	cd 70       	breq	80005d64 <xTaskResumeAll+0x74>
80005db8:	00 00       	add	r0,r0
80005dba:	cc 54       	brge	80005d44 <xTaskResumeAll+0x54>
80005dbc:	00 00       	add	r0,r0
80005dbe:	cd 08       	rjmp	80005f5e <prvIdleTask+0x52>
80005dc0:	80 00       	ld.sh	r0,r0[0x0]
80005dc2:	57 ae       	stdsp	sp[0x1e8],lr
80005dc4:	80 00       	ld.sh	r0,r0[0x0]
80005dc6:	57 5e       	stdsp	sp[0x1d4],lr
80005dc8:	00 00       	add	r0,r0
80005dca:	cc 38       	rjmp	80005f50 <prvIdleTask+0x44>
80005dcc:	80 00       	ld.sh	r0,r0[0x0]
80005dce:	5b dc       	cp.w	r12,-3
80005dd0:	00 00       	add	r0,r0
80005dd2:	cd 58       	rjmp	80005f7c <prvIdleTask+0x70>
80005dd4:	80 00       	ld.sh	r0,r0[0x0]
80005dd6:	59 74       	cp.w	r4,23

80005dd8 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
80005dd8:	eb cd 40 80 	pushm	r7,lr
80005ddc:	18 97       	mov	r7,r12
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
80005dde:	49 08       	lddpc	r8,80005e1c <prvAddCurrentTaskToDelayedList+0x44>
80005de0:	70 08       	ld.w	r8,r8[0x0]
80005de2:	91 1c       	st.w	r8[0x4],r12

	if( xTimeToWake < xTickCount )
80005de4:	48 f8       	lddpc	r8,80005e20 <prvAddCurrentTaskToDelayedList+0x48>
80005de6:	70 08       	ld.w	r8,r8[0x0]
80005de8:	10 3c       	cp.w	r12,r8
80005dea:	c0 a2       	brcc	80005dfe <prvAddCurrentTaskToDelayedList+0x26>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005dec:	48 c8       	lddpc	r8,80005e1c <prvAddCurrentTaskToDelayedList+0x44>
80005dee:	70 0b       	ld.w	r11,r8[0x0]
80005df0:	48 d8       	lddpc	r8,80005e24 <prvAddCurrentTaskToDelayedList+0x4c>
80005df2:	70 0c       	ld.w	r12,r8[0x0]
80005df4:	2f cb       	sub	r11,-4
80005df6:	f0 1f 00 0d 	mcall	80005e28 <prvAddCurrentTaskToDelayedList+0x50>
80005dfa:	e3 cd 80 80 	ldm	sp++,r7,pc
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005dfe:	48 88       	lddpc	r8,80005e1c <prvAddCurrentTaskToDelayedList+0x44>
80005e00:	70 0b       	ld.w	r11,r8[0x0]
80005e02:	48 b8       	lddpc	r8,80005e2c <prvAddCurrentTaskToDelayedList+0x54>
80005e04:	70 0c       	ld.w	r12,r8[0x0]
80005e06:	2f cb       	sub	r11,-4
80005e08:	f0 1f 00 08 	mcall	80005e28 <prvAddCurrentTaskToDelayedList+0x50>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
80005e0c:	48 98       	lddpc	r8,80005e30 <prvAddCurrentTaskToDelayedList+0x58>
80005e0e:	70 08       	ld.w	r8,r8[0x0]
80005e10:	10 37       	cp.w	r7,r8
80005e12:	c0 32       	brcc	80005e18 <prvAddCurrentTaskToDelayedList+0x40>
		{
			xNextTaskUnblockTime = xTimeToWake;
80005e14:	48 78       	lddpc	r8,80005e30 <prvAddCurrentTaskToDelayedList+0x58>
80005e16:	91 07       	st.w	r8[0x0],r7
80005e18:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e1c:	00 00       	add	r0,r0
80005e1e:	cd 08       	rjmp	80005fbe <xTaskGenericCreate+0x32>
80005e20:	00 00       	add	r0,r0
80005e22:	cd 34       	brge	80005dc8 <xTaskResumeAll+0xd8>
80005e24:	00 00       	add	r0,r0
80005e26:	cc 50       	breq	80005db0 <xTaskResumeAll+0xc0>
80005e28:	80 00       	ld.sh	r0,r0[0x0]
80005e2a:	57 7a       	stdsp	sp[0x1dc],r10
80005e2c:	00 00       	add	r0,r0
80005e2e:	cc 40       	breq	80005db6 <xTaskResumeAll+0xc6>
80005e30:	00 00       	add	r0,r0
80005e32:	01 e0       	ld.ub	r0,r0[0x6]

80005e34 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
80005e34:	eb cd 40 c0 	pushm	r6-r7,lr
80005e38:	18 96       	mov	r6,r12
80005e3a:	16 97       	mov	r7,r11
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0 ) );

		vTaskSuspendAll();
80005e3c:	f0 1f 00 18 	mcall	80005e9c <vTaskDelayUntil+0x68>
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
80005e40:	6c 08       	ld.w	r8,r6[0x0]
80005e42:	10 07       	add	r7,r8

			if( xTickCount < *pxPreviousWakeTime )
80005e44:	49 79       	lddpc	r9,80005ea0 <vTaskDelayUntil+0x6c>
80005e46:	72 09       	ld.w	r9,r9[0x0]
80005e48:	12 38       	cp.w	r8,r9
80005e4a:	e0 88 00 0c 	brls	80005e62 <vTaskDelayUntil+0x2e>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
80005e4e:	0e 38       	cp.w	r8,r7
80005e50:	e0 88 00 22 	brls	80005e94 <vTaskDelayUntil+0x60>
80005e54:	49 38       	lddpc	r8,80005ea0 <vTaskDelayUntil+0x6c>
80005e56:	70 08       	ld.w	r8,r8[0x0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
80005e58:	8d 07       	st.w	r6[0x0],r7

			if( xShouldDelay != pdFALSE )
80005e5a:	10 37       	cp.w	r7,r8
80005e5c:	e0 88 00 14 	brls	80005e84 <vTaskDelayUntil+0x50>
80005e60:	c0 a8       	rjmp	80005e74 <vTaskDelayUntil+0x40>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
80005e62:	0e 38       	cp.w	r8,r7
80005e64:	e0 8b 00 16 	brhi	80005e90 <vTaskDelayUntil+0x5c>
80005e68:	48 e8       	lddpc	r8,80005ea0 <vTaskDelayUntil+0x6c>
80005e6a:	70 08       	ld.w	r8,r8[0x0]
80005e6c:	10 37       	cp.w	r7,r8
80005e6e:	e0 8b 00 11 	brhi	80005e90 <vTaskDelayUntil+0x5c>
80005e72:	c1 18       	rjmp	80005e94 <vTaskDelayUntil+0x60>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005e74:	48 c8       	lddpc	r8,80005ea4 <vTaskDelayUntil+0x70>
80005e76:	70 0c       	ld.w	r12,r8[0x0]
80005e78:	2f cc       	sub	r12,-4
80005e7a:	f0 1f 00 0c 	mcall	80005ea8 <vTaskDelayUntil+0x74>
				prvAddCurrentTaskToDelayedList( xTimeToWake );
80005e7e:	0e 9c       	mov	r12,r7
80005e80:	f0 1f 00 0b 	mcall	80005eac <vTaskDelayUntil+0x78>
			}
		}
		xAlreadyYielded = xTaskResumeAll();
80005e84:	f0 1f 00 0b 	mcall	80005eb0 <vTaskDelayUntil+0x7c>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
80005e88:	c0 81       	brne	80005e98 <vTaskDelayUntil+0x64>
		{
			portYIELD_WITHIN_API();
80005e8a:	d7 33       	scall
80005e8c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
80005e90:	8d 07       	st.w	r6[0x0],r7
80005e92:	cf 1b       	rjmp	80005e74 <vTaskDelayUntil+0x40>
80005e94:	8d 07       	st.w	r6[0x0],r7
80005e96:	cf 7b       	rjmp	80005e84 <vTaskDelayUntil+0x50>
80005e98:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005e9c:	80 00       	ld.sh	r0,r0[0x0]
80005e9e:	5a 18       	cp.w	r8,-31
80005ea0:	00 00       	add	r0,r0
80005ea2:	cd 34       	brge	80005e48 <vTaskDelayUntil+0x14>
80005ea4:	00 00       	add	r0,r0
80005ea6:	cd 08       	rjmp	80006046 <xTaskGenericCreate+0xba>
80005ea8:	80 00       	ld.sh	r0,r0[0x0]
80005eaa:	57 ae       	stdsp	sp[0x1e8],lr
80005eac:	80 00       	ld.sh	r0,r0[0x0]
80005eae:	5d d8       	*unknown*
80005eb0:	80 00       	ld.sh	r0,r0[0x0]
80005eb2:	5c f0       	rol	r0

80005eb4 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
80005eb4:	eb cd 40 c0 	pushm	r6-r7,lr
80005eb8:	16 96       	mov	r6,r11
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
80005eba:	48 e7       	lddpc	r7,80005ef0 <vTaskPlaceOnEventList+0x3c>
80005ebc:	6e 0b       	ld.w	r11,r7[0x0]
80005ebe:	2e 8b       	sub	r11,-24
80005ec0:	f0 1f 00 0d 	mcall	80005ef4 <vTaskPlaceOnEventList+0x40>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005ec4:	6e 0c       	ld.w	r12,r7[0x0]
80005ec6:	2f cc       	sub	r12,-4
80005ec8:	f0 1f 00 0c 	mcall	80005ef8 <vTaskPlaceOnEventList+0x44>


	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
80005ecc:	5b f6       	cp.w	r6,-1
80005ece:	c0 81       	brne	80005ede <vTaskPlaceOnEventList+0x2a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005ed0:	6e 0b       	ld.w	r11,r7[0x0]
80005ed2:	2f cb       	sub	r11,-4
80005ed4:	48 ac       	lddpc	r12,80005efc <vTaskPlaceOnEventList+0x48>
80005ed6:	f0 1f 00 0b 	mcall	80005f00 <vTaskPlaceOnEventList+0x4c>
80005eda:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
80005ede:	48 a8       	lddpc	r8,80005f04 <vTaskPlaceOnEventList+0x50>
80005ee0:	70 0c       	ld.w	r12,r8[0x0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
80005ee2:	ec 0c 00 0c 	add	r12,r6,r12
80005ee6:	f0 1f 00 09 	mcall	80005f08 <vTaskPlaceOnEventList+0x54>
80005eea:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005eee:	00 00       	add	r0,r0
80005ef0:	00 00       	add	r0,r0
80005ef2:	cd 08       	rjmp	80006092 <xTaskGenericCreate+0x106>
80005ef4:	80 00       	ld.sh	r0,r0[0x0]
80005ef6:	57 7a       	stdsp	sp[0x1dc],r10
80005ef8:	80 00       	ld.sh	r0,r0[0x0]
80005efa:	57 ae       	stdsp	sp[0x1e8],lr
80005efc:	00 00       	add	r0,r0
80005efe:	cd 5c       	rcall	800060a8 <xTaskGenericCreate+0x11c>
80005f00:	80 00       	ld.sh	r0,r0[0x0]
80005f02:	57 5e       	stdsp	sp[0x1d4],lr
80005f04:	00 00       	add	r0,r0
80005f06:	cd 34       	brge	80005eac <vTaskDelayUntil+0x78>
80005f08:	80 00       	ld.sh	r0,r0[0x0]
80005f0a:	5d d8       	*unknown*

80005f0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
80005f0c:	eb cd 40 f8 	pushm	r3-r7,lr
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
80005f10:	49 57       	lddpc	r7,80005f64 <prvIdleTask+0x58>
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
80005f12:	49 64       	lddpc	r4,80005f68 <prvIdleTask+0x5c>

				taskENTER_CRITICAL();
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					--uxCurrentNumberOfTasks;
80005f14:	49 63       	lddpc	r3,80005f6c <prvIdleTask+0x60>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
80005f16:	49 75       	lddpc	r5,80005f70 <prvIdleTask+0x64>
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
80005f18:	6e 08       	ld.w	r8,r7[0x0]
80005f1a:	58 08       	cp.w	r8,0
80005f1c:	c1 e0       	breq	80005f58 <prvIdleTask+0x4c>
		{
			vTaskSuspendAll();
80005f1e:	f0 1f 00 16 	mcall	80005f74 <prvIdleTask+0x68>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
80005f22:	68 06       	ld.w	r6,r4[0x0]
			xTaskResumeAll();
80005f24:	f0 1f 00 15 	mcall	80005f78 <prvIdleTask+0x6c>

			if( xListIsEmpty == pdFALSE )
80005f28:	58 06       	cp.w	r6,0
80005f2a:	c1 70       	breq	80005f58 <prvIdleTask+0x4c>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
80005f2c:	f0 1f 00 14 	mcall	80005f7c <prvIdleTask+0x70>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
80005f30:	68 38       	ld.w	r8,r4[0xc]
80005f32:	70 36       	ld.w	r6,r8[0xc]
					vListRemove( &( pxTCB->xGenericListItem ) );
80005f34:	ec cc ff fc 	sub	r12,r6,-4
80005f38:	f0 1f 00 12 	mcall	80005f80 <prvIdleTask+0x74>
					--uxCurrentNumberOfTasks;
80005f3c:	66 08       	ld.w	r8,r3[0x0]
80005f3e:	20 18       	sub	r8,1
80005f40:	87 08       	st.w	r3[0x0],r8
					--uxTasksDeleted;
80005f42:	6e 08       	ld.w	r8,r7[0x0]
80005f44:	20 18       	sub	r8,1
80005f46:	8f 08       	st.w	r7[0x0],r8
				}
				taskEXIT_CRITICAL();
80005f48:	f0 1f 00 0f 	mcall	80005f84 <prvIdleTask+0x78>

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
80005f4c:	6c cc       	ld.w	r12,r6[0x30]
80005f4e:	f0 1f 00 0f 	mcall	80005f88 <prvIdleTask+0x7c>
		vPortFree( pxTCB );
80005f52:	0c 9c       	mov	r12,r6
80005f54:	f0 1f 00 0d 	mcall	80005f88 <prvIdleTask+0x7c>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
80005f58:	6a 08       	ld.w	r8,r5[0x0]
80005f5a:	58 18       	cp.w	r8,1
80005f5c:	fe 98 ff de 	brls	80005f18 <prvIdleTask+0xc>
			{
				taskYIELD();
80005f60:	d7 33       	scall
80005f62:	cd bb       	rjmp	80005f18 <prvIdleTask+0xc>
80005f64:	00 00       	add	r0,r0
80005f66:	cc 48       	rjmp	800060ee <xTaskGenericCreate+0x162>
80005f68:	00 00       	add	r0,r0
80005f6a:	cc f4       	brge	80005f08 <vTaskPlaceOnEventList+0x54>
80005f6c:	00 00       	add	r0,r0
80005f6e:	cd 54       	brge	80005f18 <prvIdleTask+0xc>
80005f70:	00 00       	add	r0,r0
80005f72:	cc 54       	brge	80005efc <vTaskPlaceOnEventList+0x48>
80005f74:	80 00       	ld.sh	r0,r0[0x0]
80005f76:	5a 18       	cp.w	r8,-31
80005f78:	80 00       	ld.sh	r0,r0[0x0]
80005f7a:	5c f0       	rol	r0
80005f7c:	80 00       	ld.sh	r0,r0[0x0]
80005f7e:	58 68       	cp.w	r8,6
80005f80:	80 00       	ld.sh	r0,r0[0x0]
80005f82:	57 ae       	stdsp	sp[0x1e8],lr
80005f84:	80 00       	ld.sh	r0,r0[0x0]
80005f86:	59 74       	cp.w	r4,23
80005f88:	80 00       	ld.sh	r0,r0[0x0]
80005f8a:	2b 9c       	sub	r12,-71

80005f8c <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
80005f8c:	d4 31       	pushm	r0-r7,lr
80005f8e:	20 1d       	sub	sp,4
80005f90:	fa c4 ff d8 	sub	r4,sp,-40
80005f94:	50 0c       	stdsp	sp[0x0],r12
80005f96:	16 91       	mov	r1,r11
80005f98:	14 97       	mov	r7,r10
80005f9a:	12 90       	mov	r0,r9
80005f9c:	10 93       	mov	r3,r8
80005f9e:	68 02       	ld.w	r2,r4[0x0]
80005fa0:	68 16       	ld.w	r6,r4[0x4]
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
80005fa2:	34 4c       	mov	r12,68
80005fa4:	f0 1f 00 5b 	mcall	80006110 <xTaskGenericCreate+0x184>
80005fa8:	18 95       	mov	r5,r12

	if( pxNewTCB != NULL )
80005faa:	c0 31       	brne	80005fb0 <xTaskGenericCreate+0x24>
80005fac:	3f fc       	mov	r12,-1
80005fae:	ca d8       	rjmp	80006108 <xTaskGenericCreate+0x17c>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
80005fb0:	58 06       	cp.w	r6,0
80005fb2:	e0 81 00 ad 	brne	8000610c <xTaskGenericCreate+0x180>
80005fb6:	0e 9c       	mov	r12,r7
80005fb8:	5c 7c       	castu.h	r12
80005fba:	a3 6c       	lsl	r12,0x2
80005fbc:	f0 1f 00 55 	mcall	80006110 <xTaskGenericCreate+0x184>
80005fc0:	18 96       	mov	r6,r12
80005fc2:	8b cc       	st.w	r5[0x30],r12

		if( pxNewTCB->pxStack == NULL )
80005fc4:	c0 61       	brne	80005fd0 <xTaskGenericCreate+0x44>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
80005fc6:	0a 9c       	mov	r12,r5
80005fc8:	f0 1f 00 53 	mcall	80006114 <xTaskGenericCreate+0x188>
80005fcc:	3f fc       	mov	r12,-1
80005fce:	c9 d8       	rjmp	80006108 <xTaskGenericCreate+0x17c>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, tskSTACK_FILL_BYTE, usStackDepth * sizeof( portSTACK_TYPE ) );
80005fd0:	5c 77       	castu.h	r7
80005fd2:	ee 0a 15 02 	lsl	r10,r7,0x2
80005fd6:	e0 6b 00 a5 	mov	r11,165
80005fda:	0c 9c       	mov	r12,r6
80005fdc:	f0 1f 00 4f 	mcall	80006118 <xTaskGenericCreate+0x18c>
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
80005fe0:	ee c6 00 01 	sub	r6,r7,1
80005fe4:	6a c8       	ld.w	r8,r5[0x30]
80005fe6:	f0 06 00 26 	add	r6,r8,r6<<0x2
80005fea:	e0 16 ff fc 	andl	r6,0xfffc
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
80005fee:	31 0a       	mov	r10,16
80005ff0:	02 9b       	mov	r11,r1
80005ff2:	ea cc ff cc 	sub	r12,r5,-52
80005ff6:	f0 1f 00 4a 	mcall	8000611c <xTaskGenericCreate+0x190>
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
80005ffa:	30 08       	mov	r8,0
80005ffc:	eb 68 00 43 	st.b	r5[67],r8
80006000:	58 73       	cp.w	r3,7
80006002:	e6 07 17 80 	movls	r7,r3
80006006:	f9 b7 0b 07 	movhi	r7,7
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
8000600a:	8b b7       	st.w	r5[0x2c],r7
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
8000600c:	ea c4 ff fc 	sub	r4,r5,-4
80006010:	08 9c       	mov	r12,r4
80006012:	f0 1f 00 44 	mcall	80006120 <xTaskGenericCreate+0x194>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
80006016:	ea cc ff e8 	sub	r12,r5,-24
8000601a:	f0 1f 00 42 	mcall	80006120 <xTaskGenericCreate+0x194>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
8000601e:	8b 45       	st.w	r5[0x10],r5

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
80006020:	ee 07 11 08 	rsub	r7,r7,8
80006024:	8b 67       	st.w	r5[0x18],r7
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
80006026:	8b 95       	st.w	r5[0x24],r5
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
80006028:	00 9a       	mov	r10,r0
8000602a:	40 0b       	lddsp	r11,sp[0x0]
8000602c:	0c 9c       	mov	r12,r6
8000602e:	f0 1f 00 3e 	mcall	80006124 <xTaskGenericCreate+0x198>
80006032:	8b 0c       	st.w	r5[0x0],r12
		if( ( void * ) pxCreatedTask != NULL )
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
80006034:	58 02       	cp.w	r2,0
80006036:	e5 f5 1a 00 	st.wne	r2[0x0],r5
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
8000603a:	f0 1f 00 3c 	mcall	80006128 <xTaskGenericCreate+0x19c>
		{
			uxCurrentNumberOfTasks++;
8000603e:	4b c8       	lddpc	r8,8000612c <xTaskGenericCreate+0x1a0>
80006040:	70 09       	ld.w	r9,r8[0x0]
80006042:	2f f9       	sub	r9,-1
80006044:	91 09       	st.w	r8[0x0],r9
			if( pxCurrentTCB == NULL )
80006046:	4b b8       	lddpc	r8,80006130 <xTaskGenericCreate+0x1a4>
80006048:	70 08       	ld.w	r8,r8[0x0]
8000604a:	58 08       	cp.w	r8,0
8000604c:	c2 61       	brne	80006098 <xTaskGenericCreate+0x10c>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
8000604e:	4b 98       	lddpc	r8,80006130 <xTaskGenericCreate+0x1a4>
80006050:	91 05       	st.w	r8[0x0],r5

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
80006052:	4b 78       	lddpc	r8,8000612c <xTaskGenericCreate+0x1a0>
80006054:	70 08       	ld.w	r8,r8[0x0]
80006056:	58 18       	cp.w	r8,1
80006058:	c2 b1       	brne	800060ae <xTaskGenericCreate+0x122>
8000605a:	4b 77       	lddpc	r7,80006134 <xTaskGenericCreate+0x1a8>

/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
8000605c:	ee c6 ff 60 	sub	r6,r7,-160
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
80006060:	0e 9c       	mov	r12,r7
80006062:	f0 1f 00 36 	mcall	80006138 <xTaskGenericCreate+0x1ac>
80006066:	2e c7       	sub	r7,-20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
80006068:	0c 37       	cp.w	r7,r6
8000606a:	cf b1       	brne	80006060 <xTaskGenericCreate+0xd4>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
8000606c:	4b 47       	lddpc	r7,8000613c <xTaskGenericCreate+0x1b0>
8000606e:	0e 9c       	mov	r12,r7
80006070:	f0 1f 00 32 	mcall	80006138 <xTaskGenericCreate+0x1ac>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
80006074:	4b 36       	lddpc	r6,80006140 <xTaskGenericCreate+0x1b4>
80006076:	0c 9c       	mov	r12,r6
80006078:	f0 1f 00 30 	mcall	80006138 <xTaskGenericCreate+0x1ac>
	vListInitialise( ( xList * ) &xPendingReadyList );
8000607c:	4b 2c       	lddpc	r12,80006144 <xTaskGenericCreate+0x1b8>
8000607e:	f0 1f 00 2f 	mcall	80006138 <xTaskGenericCreate+0x1ac>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
80006082:	4b 2c       	lddpc	r12,80006148 <xTaskGenericCreate+0x1bc>
80006084:	f0 1f 00 2d 	mcall	80006138 <xTaskGenericCreate+0x1ac>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
80006088:	4b 1c       	lddpc	r12,8000614c <xTaskGenericCreate+0x1c0>
8000608a:	f0 1f 00 2c 	mcall	80006138 <xTaskGenericCreate+0x1ac>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
8000608e:	4b 18       	lddpc	r8,80006150 <xTaskGenericCreate+0x1c4>
80006090:	91 07       	st.w	r8[0x0],r7
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
80006092:	4b 18       	lddpc	r8,80006154 <xTaskGenericCreate+0x1c8>
80006094:	91 06       	st.w	r8[0x0],r6
80006096:	c0 c8       	rjmp	800060ae <xTaskGenericCreate+0x122>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
80006098:	4b 08       	lddpc	r8,80006158 <xTaskGenericCreate+0x1cc>
8000609a:	70 08       	ld.w	r8,r8[0x0]
8000609c:	58 08       	cp.w	r8,0
8000609e:	c0 81       	brne	800060ae <xTaskGenericCreate+0x122>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
800060a0:	4a 48       	lddpc	r8,80006130 <xTaskGenericCreate+0x1a4>
800060a2:	70 08       	ld.w	r8,r8[0x0]
800060a4:	70 b8       	ld.w	r8,r8[0x2c]
800060a6:	10 33       	cp.w	r3,r8
800060a8:	c0 33       	brcs	800060ae <xTaskGenericCreate+0x122>
					{
						pxCurrentTCB = pxNewTCB;
800060aa:	4a 28       	lddpc	r8,80006130 <xTaskGenericCreate+0x1a4>
800060ac:	91 05       	st.w	r8[0x0],r5
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
800060ae:	6a b8       	ld.w	r8,r5[0x2c]
800060b0:	4a b9       	lddpc	r9,8000615c <xTaskGenericCreate+0x1d0>
800060b2:	72 09       	ld.w	r9,r9[0x0]
800060b4:	12 38       	cp.w	r8,r9
800060b6:	e0 88 00 04 	brls	800060be <xTaskGenericCreate+0x132>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
800060ba:	4a 99       	lddpc	r9,8000615c <xTaskGenericCreate+0x1d0>
800060bc:	93 08       	st.w	r9[0x0],r8
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
800060be:	4a 98       	lddpc	r8,80006160 <xTaskGenericCreate+0x1d4>
800060c0:	70 09       	ld.w	r9,r8[0x0]
800060c2:	2f f9       	sub	r9,-1
800060c4:	91 09       	st.w	r8[0x0],r9

			prvAddTaskToReadyQueue( pxNewTCB );
800060c6:	6a b8       	ld.w	r8,r5[0x2c]
800060c8:	4a 79       	lddpc	r9,80006164 <xTaskGenericCreate+0x1d8>
800060ca:	72 09       	ld.w	r9,r9[0x0]
800060cc:	12 38       	cp.w	r8,r9
800060ce:	e0 88 00 04 	brls	800060d6 <xTaskGenericCreate+0x14a>
800060d2:	4a 59       	lddpc	r9,80006164 <xTaskGenericCreate+0x1d8>
800060d4:	93 08       	st.w	r9[0x0],r8
800060d6:	6a bc       	ld.w	r12,r5[0x2c]
800060d8:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
800060dc:	08 9b       	mov	r11,r4
800060de:	49 68       	lddpc	r8,80006134 <xTaskGenericCreate+0x1a8>
800060e0:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
800060e4:	f0 1f 00 21 	mcall	80006168 <xTaskGenericCreate+0x1dc>

			xReturn = pdPASS;
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
800060e8:	f0 1f 00 21 	mcall	8000616c <xTaskGenericCreate+0x1e0>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
800060ec:	49 b8       	lddpc	r8,80006158 <xTaskGenericCreate+0x1cc>
800060ee:	70 08       	ld.w	r8,r8[0x0]
800060f0:	58 08       	cp.w	r8,0
800060f2:	c0 a0       	breq	80006106 <xTaskGenericCreate+0x17a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
800060f4:	48 f8       	lddpc	r8,80006130 <xTaskGenericCreate+0x1a4>
800060f6:	70 08       	ld.w	r8,r8[0x0]
800060f8:	70 b8       	ld.w	r8,r8[0x2c]
800060fa:	10 33       	cp.w	r3,r8
800060fc:	e0 88 00 05 	brls	80006106 <xTaskGenericCreate+0x17a>
			{
				portYIELD_WITHIN_API();
80006100:	d7 33       	scall
80006102:	30 1c       	mov	r12,1
80006104:	c0 28       	rjmp	80006108 <xTaskGenericCreate+0x17c>
80006106:	30 1c       	mov	r12,1
			}
		}
	}

	return xReturn;
}
80006108:	2f fd       	sub	sp,-4
8000610a:	d8 32       	popm	r0-r7,pc
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
8000610c:	99 c6       	st.w	r12[0x30],r6
8000610e:	c6 1b       	rjmp	80005fd0 <xTaskGenericCreate+0x44>
80006110:	80 00       	ld.sh	r0,r0[0x0]
80006112:	2b a0       	sub	r0,-70
80006114:	80 00       	ld.sh	r0,r0[0x0]
80006116:	2b 9c       	sub	r12,-71
80006118:	80 00       	ld.sh	r0,r0[0x0]
8000611a:	7c fe       	ld.w	lr,lr[0x3c]
8000611c:	80 00       	ld.sh	r0,r0[0x0]
8000611e:	7d 0c       	ld.w	r12,lr[0x40]
80006120:	80 00       	ld.sh	r0,r0[0x0]
80006122:	57 58       	stdsp	sp[0x1d4],r8
80006124:	80 00       	ld.sh	r0,r0[0x0]
80006126:	57 d4       	stdsp	sp[0x1f4],r4
80006128:	80 00       	ld.sh	r0,r0[0x0]
8000612a:	58 68       	cp.w	r8,6
8000612c:	00 00       	add	r0,r0
8000612e:	cd 54       	brge	800060d8 <xTaskGenericCreate+0x14c>
80006130:	00 00       	add	r0,r0
80006132:	cd 08       	rjmp	800062d2 <wdt_scheduler+0x26>
80006134:	00 00       	add	r0,r0
80006136:	cc 54       	brge	800060c0 <xTaskGenericCreate+0x134>
80006138:	80 00       	ld.sh	r0,r0[0x0]
8000613a:	57 44       	stdsp	sp[0x1d0],r4
8000613c:	00 00       	add	r0,r0
8000613e:	cd 20       	breq	800060e2 <xTaskGenericCreate+0x156>
80006140:	00 00       	add	r0,r0
80006142:	cd 3c       	rcall	800062e8 <wdt_scheduler+0x3c>
80006144:	00 00       	add	r0,r0
80006146:	cd 0c       	rcall	800062e6 <wdt_scheduler+0x3a>
80006148:	00 00       	add	r0,r0
8000614a:	cc f4       	brge	800060e8 <xTaskGenericCreate+0x15c>
8000614c:	00 00       	add	r0,r0
8000614e:	cd 5c       	rcall	800062f8 <wdt_scheduler+0x4c>
80006150:	00 00       	add	r0,r0
80006152:	cc 40       	breq	800060da <xTaskGenericCreate+0x14e>
80006154:	00 00       	add	r0,r0
80006156:	cc 50       	breq	800060e0 <xTaskGenericCreate+0x154>
80006158:	00 00       	add	r0,r0
8000615a:	cc 44       	brge	800060e2 <xTaskGenericCreate+0x156>
8000615c:	00 00       	add	r0,r0
8000615e:	cc 3c       	rcall	800062e4 <wdt_scheduler+0x38>
80006160:	00 00       	add	r0,r0
80006162:	cd 50       	breq	8000610c <xTaskGenericCreate+0x180>
80006164:	00 00       	add	r0,r0
80006166:	cd 70       	breq	80006114 <xTaskGenericCreate+0x188>
80006168:	80 00       	ld.sh	r0,r0[0x0]
8000616a:	57 5e       	stdsp	sp[0x1d4],lr
8000616c:	80 00       	ld.sh	r0,r0[0x0]
8000616e:	59 74       	cp.w	r4,23

80006170 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
80006170:	d4 01       	pushm	lr
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
80006172:	30 09       	mov	r9,0
80006174:	1a d9       	st.w	--sp,r9
80006176:	1a d9       	st.w	--sp,r9
80006178:	1a d9       	st.w	--sp,r9
8000617a:	12 98       	mov	r8,r9
8000617c:	e0 6a 01 00 	mov	r10,256
80006180:	48 9b       	lddpc	r11,800061a4 <vTaskStartScheduler+0x34>
80006182:	48 ac       	lddpc	r12,800061a8 <vTaskStartScheduler+0x38>
80006184:	f0 1f 00 0a 	mcall	800061ac <vTaskStartScheduler+0x3c>
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif

	if( xReturn == pdPASS )
80006188:	2f dd       	sub	sp,-12
8000618a:	58 1c       	cp.w	r12,1
8000618c:	c0 a1       	brne	800061a0 <vTaskStartScheduler+0x30>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
8000618e:	d3 03       	ssrf	0x10

		xSchedulerRunning = pdTRUE;
80006190:	30 19       	mov	r9,1
80006192:	48 88       	lddpc	r8,800061b0 <vTaskStartScheduler+0x40>
80006194:	91 09       	st.w	r8[0x0],r9
		xTickCount = ( portTickType ) 0;
80006196:	30 09       	mov	r9,0
80006198:	48 78       	lddpc	r8,800061b4 <vTaskStartScheduler+0x44>
8000619a:	91 09       	st.w	r8[0x0],r9
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() )
8000619c:	f0 1f 00 07 	mcall	800061b8 <vTaskStartScheduler+0x48>
800061a0:	d8 02       	popm	pc
800061a2:	00 00       	add	r0,r0
800061a4:	80 00       	ld.sh	r0,r0[0x0]
800061a6:	80 70       	ld.sh	r0,r0[0xe]
800061a8:	80 00       	ld.sh	r0,r0[0x0]
800061aa:	5f 0c       	sreq	r12
800061ac:	80 00       	ld.sh	r0,r0[0x0]
800061ae:	5f 8c       	srls	r12
800061b0:	00 00       	add	r0,r0
800061b2:	cc 44       	brge	8000613a <xTaskGenericCreate+0x1ae>
800061b4:	00 00       	add	r0,r0
800061b6:	cd 34       	brge	8000615c <xTaskGenericCreate+0x1d0>
800061b8:	80 00       	ld.sh	r0,r0[0x0]
800061ba:	58 78       	cp.w	r8,7

800061bc <get_and_send_periodic_data>:
		fsm_ecu_init(&ecu_data);
		wdt_enable(&opt);
	}
}

uint16_t get_and_send_periodic_data(fsm_ecu_data_t *ecu_data, uint16_t data_timer) {
800061bc:	eb cd 40 c0 	pushm	r6-r7,lr
800061c0:	18 96       	mov	r6,r12
800061c2:	16 97       	mov	r7,r11
	if ((data_timer % TIMER_10_HZ) == 0) {
800061c4:	16 98       	mov	r8,r11
800061c6:	5c 78       	castu.h	r8
800061c8:	e0 6b cc cd 	mov	r11,52429
800061cc:	ea 1b cc cc 	orh	r11,0xcccc
800061d0:	f0 0b 06 4a 	mulu.d	r10,r8,r11
800061d4:	f6 09 16 02 	lsr	r9,r11,0x2
800061d8:	f2 09 00 29 	add	r9,r9,r9<<0x2
800061dc:	12 18       	sub	r8,r9
800061de:	30 0a       	mov	r10,0
800061e0:	f4 08 19 00 	cp.h	r8,r10
800061e4:	c1 21       	brne	80006208 <get_and_send_periodic_data+0x4c>
		ecu_can_inverter_read_reg(VDC_REG);
800061e6:	e0 6c 00 eb 	mov	r12,235
800061ea:	f0 1f 00 2b 	mcall	80006294 <get_and_send_periodic_data+0xd8>
		ecu_can_inverter_read_reg(RPM_REG);
800061ee:	33 0c       	mov	r12,48
800061f0:	f0 1f 00 29 	mcall	80006294 <get_and_send_periodic_data+0xd8>
		ecu_can_send_fast_data(ecu_data->inverter_vdc, ecu_data->ecu_error, ecu_data->rpm, ecu_data->trq_cmd);
800061f4:	ed 09 00 16 	ld.sh	r9,r6[22]
800061f8:	ed 1a 00 40 	ld.uh	r10,r6[64]
800061fc:	ed 1b 00 5a 	ld.uh	r11,r6[90]
80006200:	ed 1c 00 3e 	ld.uh	r12,r6[62]
80006204:	f0 1f 00 25 	mcall	80006298 <get_and_send_periodic_data+0xdc>
	}
	
	if ((data_timer % TIMER_2_HZ) == 0) {
80006208:	0e 98       	mov	r8,r7
8000620a:	5c 78       	castu.h	r8
8000620c:	e0 6b 85 1f 	mov	r11,34079
80006210:	ea 1b 51 eb 	orh	r11,0x51eb
80006214:	f0 0b 06 4a 	mulu.d	r10,r8,r11
80006218:	f6 09 16 03 	lsr	r9,r11,0x3
8000621c:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006220:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006224:	12 18       	sub	r8,r9
80006226:	30 0a       	mov	r10,0
80006228:	f4 08 19 00 	cp.h	r8,r10
8000622c:	c0 b1       	brne	80006242 <get_and_send_periodic_data+0x86>
		if (ecu_data->state == STATE_ERROR) {
8000622e:	6c 08       	ld.w	r8,r6[0x0]
80006230:	58 88       	cp.w	r8,8
80006232:	c0 51       	brne	8000623c <get_and_send_periodic_data+0x80>
			ecu_can_send_alive(1);
80006234:	30 1c       	mov	r12,1
80006236:	f0 1f 00 1a 	mcall	8000629c <get_and_send_periodic_data+0xe0>
8000623a:	c0 48       	rjmp	80006242 <get_and_send_periodic_data+0x86>
			} else {
			ecu_can_send_alive(0);
8000623c:	30 0c       	mov	r12,0
8000623e:	f0 1f 00 18 	mcall	8000629c <get_and_send_periodic_data+0xe0>
		}
	}
	
	if ((data_timer % TIMER_1_HZ) == 0) {
80006242:	0e 98       	mov	r8,r7
80006244:	5c 78       	castu.h	r8
80006246:	e0 6b 85 1f 	mov	r11,34079
8000624a:	ea 1b 51 eb 	orh	r11,0x51eb
8000624e:	f0 0b 06 4a 	mulu.d	r10,r8,r11
80006252:	f6 09 16 04 	lsr	r9,r11,0x4
80006256:	f2 09 10 32 	mul	r9,r9,50
8000625a:	12 18       	sub	r8,r9
8000625c:	30 09       	mov	r9,0
8000625e:	f2 08 19 00 	cp.h	r8,r9
80006262:	c1 51       	brne	8000628c <get_and_send_periodic_data+0xd0>
		ecu_can_inverter_read_reg(MOTOR_TEMP_REG);
80006264:	34 9c       	mov	r12,73
80006266:	f0 1f 00 0c 	mcall	80006294 <get_and_send_periodic_data+0xd8>
		ecu_can_inverter_read_reg(IGBT_TEMP_REG);
8000626a:	34 ac       	mov	r12,74
8000626c:	f0 1f 00 0a 	mcall	80006294 <get_and_send_periodic_data+0xd8>
		ecu_can_send_slow_data(ecu_data->motor_temp, ecu_data->inverter_temp, ecu_data->config_max_trq);
80006270:	ed 3a 00 69 	ld.ub	r10,r6[105]
80006274:	ed 1b 00 44 	ld.uh	r11,r6[68]
80006278:	ed 1c 00 42 	ld.uh	r12,r6[66]
8000627c:	f0 1f 00 09 	mcall	800062a0 <get_and_send_periodic_data+0xe4>
		save_state(&mcp2515_spiModule, ecu_data);
80006280:	0c 9b       	mov	r11,r6
80006282:	48 9c       	lddpc	r12,800062a4 <get_and_send_periodic_data+0xe8>
80006284:	f0 1f 00 09 	mcall	800062a8 <get_and_send_periodic_data+0xec>
		data_timer = 0;
		asm("nop");
80006288:	d7 03       	nop
8000628a:	30 07       	mov	r7,0
	}
	return data_timer;
8000628c:	0e 9c       	mov	r12,r7
8000628e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80006292:	00 00       	add	r0,r0
80006294:	80 00       	ld.sh	r0,r0[0x0]
80006296:	2a d4       	sub	r4,-83
80006298:	80 00       	ld.sh	r0,r0[0x0]
8000629a:	2a 98       	sub	r8,-87
8000629c:	80 00       	ld.sh	r0,r0[0x0]
8000629e:	29 00       	sub	r0,-112
800062a0:	80 00       	ld.sh	r0,r0[0x0]
800062a2:	2a 5c       	sub	r12,-91
800062a4:	00 00       	add	r0,r0
800062a6:	d0 24       	*unknown*
800062a8:	80 00       	ld.sh	r0,r0[0x0]
800062aa:	31 f8       	mov	r8,31

800062ac <wdt_scheduler>:
		portEXIT_CRITICAL();
	}
}


void wdt_scheduler(void) {
800062ac:	d4 01       	pushm	lr
	// Watchdog reset
	if(AVR32_PM.RCAUSE.wdt) {
800062ae:	fe 78 04 00 	mov	r8,-64512
800062b2:	f0 f8 01 80 	ld.w	r8,r8[384]
800062b6:	e2 18 00 08 	andl	r8,0x8,COH
800062ba:	c0 b0       	breq	800062d0 <wdt_scheduler+0x24>
		power_on_reset = 0;
800062bc:	30 09       	mov	r9,0
800062be:	49 38       	lddpc	r8,80006308 <wdt_scheduler+0x5c>
800062c0:	b0 89       	st.b	r8[0x0],r9
		load_state(&mcp2515_spiModule, &ecu_data);
800062c2:	49 3b       	lddpc	r11,8000630c <wdt_scheduler+0x60>
800062c4:	49 3c       	lddpc	r12,80006310 <wdt_scheduler+0x64>
800062c6:	f0 1f 00 14 	mcall	80006314 <wdt_scheduler+0x68>
		wdt_reenable();
800062ca:	f0 1f 00 14 	mcall	80006318 <wdt_scheduler+0x6c>
800062ce:	d8 02       	popm	pc
	} else if (AVR32_PM.RCAUSE.por) {
800062d0:	fe 78 04 00 	mov	r8,-64512
800062d4:	f0 f8 01 80 	ld.w	r8,r8[384]
800062d8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800062dc:	c0 b0       	breq	800062f2 <wdt_scheduler+0x46>
		power_on_reset = 1;
800062de:	30 19       	mov	r9,1
800062e0:	48 a8       	lddpc	r8,80006308 <wdt_scheduler+0x5c>
800062e2:	b0 89       	st.b	r8[0x0],r9
		fsm_ecu_init(&ecu_data);
800062e4:	48 ac       	lddpc	r12,8000630c <wdt_scheduler+0x60>
800062e6:	f0 1f 00 0e 	mcall	8000631c <wdt_scheduler+0x70>
		wdt_enable(&opt);
800062ea:	48 ec       	lddpc	r12,80006320 <wdt_scheduler+0x74>
800062ec:	f0 1f 00 0e 	mcall	80006324 <wdt_scheduler+0x78>
800062f0:	d8 02       	popm	pc
	} else {
		power_on_reset = 0;
800062f2:	30 09       	mov	r9,0
800062f4:	48 58       	lddpc	r8,80006308 <wdt_scheduler+0x5c>
800062f6:	b0 89       	st.b	r8[0x0],r9
		fsm_ecu_init(&ecu_data);
800062f8:	48 5c       	lddpc	r12,8000630c <wdt_scheduler+0x60>
800062fa:	f0 1f 00 09 	mcall	8000631c <wdt_scheduler+0x70>
		wdt_enable(&opt);
800062fe:	48 9c       	lddpc	r12,80006320 <wdt_scheduler+0x74>
80006300:	f0 1f 00 09 	mcall	80006324 <wdt_scheduler+0x78>
80006304:	d8 02       	popm	pc
80006306:	00 00       	add	r0,r0
80006308:	00 00       	add	r0,r0
8000630a:	cd 7c       	rcall	800064b8 <main+0x190>
8000630c:	00 00       	add	r0,r0
8000630e:	cf 94       	brge	80006300 <wdt_scheduler+0x54>
80006310:	00 00       	add	r0,r0
80006312:	d0 24       	*unknown*
80006314:	80 00       	ld.sh	r0,r0[0x0]
80006316:	30 ec       	mov	r12,14
80006318:	80 00       	ld.sh	r0,r0[0x0]
8000631a:	21 e8       	sub	r8,30
8000631c:	80 00       	ld.sh	r0,r0[0x0]
8000631e:	35 68       	mov	r8,86
80006320:	00 00       	add	r0,r0
80006322:	01 e8       	ld.ub	r8,r0[0x6]
80006324:	80 00       	ld.sh	r0,r0[0x0]
80006326:	22 28       	sub	r8,34

80006328 <main>:
struct spi_device spi_init_module(void);
void wdt_scheduler(void);
uint16_t get_and_send_periodic_data(fsm_ecu_data_t *ecu_data, uint16_t data_timer);


int main(void){	
80006328:	eb cd 40 e0 	pushm	r5-r7,lr
	board_init();
8000632c:	f0 1f 00 50 	mcall	8000646c <main+0x144>
	spi_init_pins();
80006330:	f0 1f 00 50 	mcall	80006470 <main+0x148>
	mcp2515_spiModule = spi_init_module();
80006334:	f0 1f 00 50 	mcall	80006474 <main+0x14c>
80006338:	4d 08       	lddpc	r8,80006478 <main+0x150>
8000633a:	b0 8c       	st.b	r8[0x0],r12
	queue_from_inverter	= xQueueCreate(QUEUE_INVERTER_RX_LEN, sizeof(inverter_can_msg_t));
8000633c:	30 0a       	mov	r10,0
8000633e:	30 cb       	mov	r11,12
80006340:	30 5c       	mov	r12,5
80006342:	f0 1f 00 4f 	mcall	8000647c <main+0x154>
80006346:	4c f8       	lddpc	r8,80006480 <main+0x158>
80006348:	91 0c       	st.w	r8[0x0],r12
	queue_to_inverter	= xQueueCreate(QUEUE_INVERTER_RX_LEN+5, sizeof(inverter_can_msg_t));
8000634a:	30 0a       	mov	r10,0
8000634c:	30 cb       	mov	r11,12
8000634e:	30 ac       	mov	r12,10
80006350:	f0 1f 00 4b 	mcall	8000647c <main+0x154>
80006354:	4c c8       	lddpc	r8,80006484 <main+0x15c>
80006356:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_fl		= xQueueCreate(1, sizeof(uint16_t));	
80006358:	30 0a       	mov	r10,0
8000635a:	30 2b       	mov	r11,2
8000635c:	30 1c       	mov	r12,1
8000635e:	f0 1f 00 48 	mcall	8000647c <main+0x154>
80006362:	4c a8       	lddpc	r8,80006488 <main+0x160>
80006364:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_fr		= xQueueCreate(1, sizeof(uint16_t));	
80006366:	30 0a       	mov	r10,0
80006368:	30 2b       	mov	r11,2
8000636a:	30 1c       	mov	r12,1
8000636c:	f0 1f 00 44 	mcall	8000647c <main+0x154>
80006370:	4c 78       	lddpc	r8,8000648c <main+0x164>
80006372:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_rl		= xQueueCreate(1, sizeof(uint16_t));	
80006374:	30 0a       	mov	r10,0
80006376:	30 2b       	mov	r11,2
80006378:	30 1c       	mov	r12,1
8000637a:	f0 1f 00 41 	mcall	8000647c <main+0x154>
8000637e:	4c 58       	lddpc	r8,80006490 <main+0x168>
80006380:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_rr		= xQueueCreate(1, sizeof(uint16_t));
80006382:	30 0a       	mov	r10,0
80006384:	30 2b       	mov	r11,2
80006386:	30 1c       	mov	r12,1
80006388:	f0 1f 00 3d 	mcall	8000647c <main+0x154>
8000638c:	4c 28       	lddpc	r8,80006494 <main+0x16c>
8000638e:	91 0c       	st.w	r8[0x0],r12
	//queue_traction_control = xQueueCreate(1, sizeof(int16_t));
	queue_dash_msg		= xQueueCreate(QUEUE_DASH_MSG_LEN, sizeof(dash_can_msg_t));	
80006390:	30 0a       	mov	r10,0
80006392:	30 cb       	mov	r11,12
80006394:	30 5c       	mov	r12,5
80006396:	f0 1f 00 3a 	mcall	8000647c <main+0x154>
8000639a:	4c 08       	lddpc	r8,80006498 <main+0x170>
8000639c:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens0		= xQueueCreate(1, sizeof(int16_t));
8000639e:	30 0a       	mov	r10,0
800063a0:	30 2b       	mov	r11,2
800063a2:	30 1c       	mov	r12,1
800063a4:	f0 1f 00 36 	mcall	8000647c <main+0x154>
800063a8:	4b d8       	lddpc	r8,8000649c <main+0x174>
800063aa:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens1		= xQueueCreate(1, sizeof(int16_t));
800063ac:	30 0a       	mov	r10,0
800063ae:	30 2b       	mov	r11,2
800063b0:	30 1c       	mov	r12,1
800063b2:	f0 1f 00 33 	mcall	8000647c <main+0x154>
800063b6:	4b b8       	lddpc	r8,800064a0 <main+0x178>
800063b8:	91 0c       	st.w	r8[0x0],r12
	queue_bms_rx		= xQueueCreate(QUEUE_BMS_RX_LEN, sizeof(bms_can_msg_t));
800063ba:	30 0a       	mov	r10,0
800063bc:	30 cb       	mov	r11,12
800063be:	30 5c       	mov	r12,5
800063c0:	f0 1f 00 2f 	mcall	8000647c <main+0x154>
800063c4:	4b 88       	lddpc	r8,800064a4 <main+0x17c>
800063c6:	91 0c       	st.w	r8[0x0],r12
	queue_brake_front	= xQueueCreate(2, sizeof(uint16_t));
800063c8:	30 0a       	mov	r10,0
800063ca:	30 2b       	mov	r11,2
800063cc:	16 9c       	mov	r12,r11
800063ce:	f0 1f 00 2c 	mcall	8000647c <main+0x154>
800063d2:	4b 68       	lddpc	r8,800064a8 <main+0x180>
800063d4:	91 0c       	st.w	r8[0x0],r12
	queue_brake_rear	= xQueueCreate(2, sizeof(uint16_t));
800063d6:	30 0a       	mov	r10,0
800063d8:	30 2b       	mov	r11,2
800063da:	16 9c       	mov	r12,r11
800063dc:	f0 1f 00 28 	mcall	8000647c <main+0x154>
800063e0:	4b 38       	lddpc	r8,800064ac <main+0x184>
800063e2:	91 0c       	st.w	r8[0x0],r12
	queue_bspd			= xQueueCreate(1, sizeof(uint8_t));
800063e4:	30 0a       	mov	r10,0
800063e6:	30 1b       	mov	r11,1
800063e8:	16 9c       	mov	r12,r11
800063ea:	f0 1f 00 25 	mcall	8000647c <main+0x154>
800063ee:	4b 18       	lddpc	r8,800064b0 <main+0x188>
800063f0:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens0_err = xQueueCreate(1, sizeof(uint8_t));
800063f2:	30 0a       	mov	r10,0
800063f4:	30 1b       	mov	r11,1
800063f6:	16 9c       	mov	r12,r11
800063f8:	f0 1f 00 21 	mcall	8000647c <main+0x154>
800063fc:	4a e8       	lddpc	r8,800064b4 <main+0x18c>
800063fe:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens1_err = xQueueCreate(1, sizeof(uint8_t));
80006400:	30 0a       	mov	r10,0
80006402:	30 1b       	mov	r11,1
80006404:	16 9c       	mov	r12,r11
80006406:	f0 1f 00 1e 	mcall	8000647c <main+0x154>
8000640a:	4a c8       	lddpc	r8,800064b8 <main+0x190>
8000640c:	91 0c       	st.w	r8[0x0],r12
	
	xTaskCreate(
8000640e:	4a c5       	lddpc	r5,800064bc <main+0x194>
80006410:	30 07       	mov	r7,0
80006412:	1a d7       	st.w	--sp,r7
80006414:	1a d7       	st.w	--sp,r7
80006416:	4a b6       	lddpc	r6,800064c0 <main+0x198>
80006418:	1a d6       	st.w	--sp,r6
8000641a:	30 18       	mov	r8,1
8000641c:	0a 99       	mov	r9,r5
8000641e:	e0 6a 01 00 	mov	r10,256
80006422:	4a 9b       	lddpc	r11,800064c4 <main+0x19c>
80006424:	4a 9c       	lddpc	r12,800064c8 <main+0x1a0>
80006426:	f0 1f 00 2a 	mcall	800064cc <main+0x1a4>
		, (void *) &task_check_alive[0]
		, TASK_MAIN_PRIORITY
		, (xTaskHandle *) &task_handles[0]
	);
	
 	xTaskCreate(
8000642a:	1a d7       	st.w	--sp,r7
8000642c:	1a d7       	st.w	--sp,r7
8000642e:	2f c6       	sub	r6,-4
80006430:	1a d6       	st.w	--sp,r6
80006432:	30 18       	mov	r8,1
80006434:	ea c9 ff fc 	sub	r9,r5,-4
80006438:	e0 6a 01 00 	mov	r10,256
8000643c:	4a 5b       	lddpc	r11,800064d0 <main+0x1a8>
8000643e:	4a 6c       	lddpc	r12,800064d4 <main+0x1ac>
80006440:	f0 1f 00 23 	mcall	800064cc <main+0x1a4>
 		, (void *) &task_check_alive[1]
 		, TASK_SPI_CAN_PRIORITY
 		, (xTaskHandle *) &task_handles[1]
 	);
	 	 
	xTaskCreate(
80006444:	1a d7       	st.w	--sp,r7
80006446:	1a d7       	st.w	--sp,r7
80006448:	1a d7       	st.w	--sp,r7
8000644a:	30 28       	mov	r8,2
8000644c:	0e 99       	mov	r9,r7
8000644e:	e0 6a 01 00 	mov	r10,256
80006452:	4a 2b       	lddpc	r11,800064d8 <main+0x1b0>
80006454:	4a 2c       	lddpc	r12,800064dc <main+0x1b4>
80006456:	f0 1f 00 1e 	mcall	800064cc <main+0x1a4>
	 	, TASK_WATCHDOG_PRIORITY
	 	, NULL
	);
		
	#ifdef USE_WDT
		wdt_scheduler();
8000645a:	2f 7d       	sub	sp,-36
8000645c:	f0 1f 00 21 	mcall	800064e0 <main+0x1b8>
	#else
		fsm_ecu_init(&ecu_data);
	#endif
	vTaskStartScheduler();
80006460:	f0 1f 00 21 	mcall	800064e4 <main+0x1bc>
}
80006464:	0e 9c       	mov	r12,r7
80006466:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000646a:	00 00       	add	r0,r0
8000646c:	80 00       	ld.sh	r0,r0[0x0]
8000646e:	6d e0       	ld.w	r0,r6[0x78]
80006470:	80 00       	ld.sh	r0,r0[0x0]
80006472:	35 54       	mov	r4,85
80006474:	80 00       	ld.sh	r0,r0[0x0]
80006476:	34 cc       	mov	r12,76
80006478:	00 00       	add	r0,r0
8000647a:	d0 24       	*unknown*
8000647c:	80 00       	ld.sh	r0,r0[0x0]
8000647e:	30 44       	mov	r4,4
80006480:	00 00       	add	r0,r0
80006482:	cf 58       	rjmp	8000666c <task_spi_can+0xcc>
80006484:	00 00       	add	r0,r0
80006486:	cf 64       	brge	80006472 <main+0x14a>
80006488:	00 00       	add	r0,r0
8000648a:	cf 78       	rjmp	80006678 <task_spi_can+0xd8>
8000648c:	00 00       	add	r0,r0
8000648e:	cf 70       	breq	8000647c <main+0x154>
80006490:	00 00       	add	r0,r0
80006492:	cf 84       	brge	80006482 <main+0x15a>
80006494:	00 00       	add	r0,r0
80006496:	cf 6c       	rcall	80006682 <task_spi_can+0xe2>
80006498:	00 00       	add	r0,r0
8000649a:	cf 7c       	rcall	80006688 <task_spi_can+0xe8>
8000649c:	00 00       	add	r0,r0
8000649e:	cf 60       	breq	8000648a <main+0x162>
800064a0:	00 00       	add	r0,r0
800064a2:	cf 88       	rjmp	80006692 <task_spi_can+0xf2>
800064a4:	00 00       	add	r0,r0
800064a6:	cf 54       	brge	80006490 <main+0x168>
800064a8:	00 00       	add	r0,r0
800064aa:	cf 90       	breq	8000649c <main+0x174>
800064ac:	00 00       	add	r0,r0
800064ae:	cf 68       	rjmp	8000669a <task_spi_can+0xfa>
800064b0:	00 00       	add	r0,r0
800064b2:	cf 80       	breq	800064a2 <main+0x17a>
800064b4:	00 00       	add	r0,r0
800064b6:	cf 8c       	rcall	800066a6 <task_spi_can+0x106>
800064b8:	00 00       	add	r0,r0
800064ba:	cf 74       	brge	800064a8 <main+0x180>
800064bc:	00 00       	add	r0,r0
800064be:	cd 80       	breq	8000646e <main+0x146>
800064c0:	00 00       	add	r0,r0
800064c2:	cd 74       	brge	80006470 <main+0x148>
800064c4:	80 00       	ld.sh	r0,r0[0x0]
800064c6:	80 78       	ld.sh	r8,r0[0xe]
800064c8:	80 00       	ld.sh	r0,r0[0x0]
800064ca:	67 08       	ld.w	r8,r3[0x40]
800064cc:	80 00       	ld.sh	r0,r0[0x0]
800064ce:	5f 8c       	srls	r12
800064d0:	80 00       	ld.sh	r0,r0[0x0]
800064d2:	80 84       	ld.uh	r4,r0[0x0]
800064d4:	80 00       	ld.sh	r0,r0[0x0]
800064d6:	65 a0       	ld.w	r0,r2[0x68]
800064d8:	80 00       	ld.sh	r0,r0[0x0]
800064da:	80 90       	ld.uh	r0,r0[0x2]
800064dc:	80 00       	ld.sh	r0,r0[0x0]
800064de:	64 e8       	ld.w	r8,r2[0x38]
800064e0:	80 00       	ld.sh	r0,r0[0x0]
800064e2:	62 ac       	ld.w	r12,r1[0x28]
800064e4:	80 00       	ld.sh	r0,r0[0x0]
800064e6:	61 70       	ld.w	r0,r0[0x5c]

800064e8 <task_watchdog>:


static portTASK_FUNCTION(task_watchdog, pvParameters) {
800064e8:	d4 31       	pushm	r0-r7,lr
800064ea:	20 1d       	sub	sp,4
	portTickType first_run = xTaskGetTickCount();
800064ec:	f0 1f 00 22 	mcall	80006574 <task_watchdog+0x8c>
800064f0:	fa c2 ff fc 	sub	r2,sp,-4
800064f4:	04 dc       	st.w	--r2,r12
	short task;
	static uint8_t seppuku = 0;
	static uint8_t por_timer = 0;
	while (1) {
		vTaskDelayUntil(&first_run, TASK_WATCHDOG_PERIOD);
800064f6:	33 c1       	mov	r1,60
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
800064f8:	4a 07       	lddpc	r7,80006578 <task_watchdog+0x90>
				seppuku++;
800064fa:	4a 16       	lddpc	r6,8000657c <task_watchdog+0x94>
				gpio_set_pin_high(LED1);	
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
800064fc:	30 05       	mov	r5,0
		}
		
		if (power_on_reset == 1) {
800064fe:	4a 10       	lddpc	r0,80006580 <task_watchdog+0x98>
80006500:	30 13       	mov	r3,1
		} else {
			por_timer = 0;
		}
		
		if (por_timer < 10) {
			if (!seppuku) {
80006502:	30 04       	mov	r4,0
	portTickType first_run = xTaskGetTickCount();
	short task;
	static uint8_t seppuku = 0;
	static uint8_t por_timer = 0;
	while (1) {
		vTaskDelayUntil(&first_run, TASK_WATCHDOG_PERIOD);
80006504:	02 9b       	mov	r11,r1
80006506:	1a 9c       	mov	r12,sp
80006508:	f0 1f 00 1f 	mcall	80006584 <task_watchdog+0x9c>
		/* Perform routine work.
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
8000650c:	f0 1f 00 1f 	mcall	80006588 <task_watchdog+0xa0>
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
80006510:	6e 08       	ld.w	r8,r7[0x0]
80006512:	58 08       	cp.w	r8,0
80006514:	c0 71       	brne	80006522 <task_watchdog+0x3a>
				seppuku++;
80006516:	0d 88       	ld.ub	r8,r6[0x0]
80006518:	2f f8       	sub	r8,-1
8000651a:	ac 88       	st.b	r6[0x0],r8
				gpio_set_pin_high(LED1);	
8000651c:	35 3c       	mov	r12,83
8000651e:	f0 1f 00 1c 	mcall	8000658c <task_watchdog+0xa4>
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
80006522:	8f 05       	st.w	r7[0x0],r5
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
80006524:	6e 18       	ld.w	r8,r7[0x4]
80006526:	58 08       	cp.w	r8,0
80006528:	c0 71       	brne	80006536 <task_watchdog+0x4e>
				seppuku++;
8000652a:	0d 88       	ld.ub	r8,r6[0x0]
8000652c:	2f f8       	sub	r8,-1
8000652e:	ac 88       	st.b	r6[0x0],r8
				gpio_set_pin_high(LED1);	
80006530:	35 3c       	mov	r12,83
80006532:	f0 1f 00 17 	mcall	8000658c <task_watchdog+0xa4>
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
80006536:	8f 15       	st.w	r7[0x4],r5
		}
		
		if (power_on_reset == 1) {
80006538:	01 88       	ld.ub	r8,r0[0x0]
8000653a:	e6 08 18 00 	cp.b	r8,r3
8000653e:	c0 b1       	brne	80006554 <task_watchdog+0x6c>
			por_timer++;
80006540:	49 49       	lddpc	r9,80006590 <task_watchdog+0xa8>
80006542:	13 88       	ld.ub	r8,r9[0x0]
80006544:	2f f8       	sub	r8,-1
80006546:	b2 88       	st.b	r9[0x0],r8
		} else {
			por_timer = 0;
		}
		
		if (por_timer < 10) {
80006548:	30 99       	mov	r9,9
8000654a:	f2 08 18 00 	cp.b	r8,r9
8000654e:	e0 8b 00 0d 	brhi	80006568 <task_watchdog+0x80>
80006552:	c0 38       	rjmp	80006558 <task_watchdog+0x70>
		}
		
		if (power_on_reset == 1) {
			por_timer++;
		} else {
			por_timer = 0;
80006554:	48 f8       	lddpc	r8,80006590 <task_watchdog+0xa8>
80006556:	b0 84       	st.b	r8[0x0],r4
		}
		
		if (por_timer < 10) {
			if (!seppuku) {
80006558:	0d 88       	ld.ub	r8,r6[0x0]
8000655a:	e8 08 18 00 	cp.b	r8,r4
8000655e:	c0 41       	brne	80006566 <task_watchdog+0x7e>
				/* Clear watchdog timer */
				wdt_clear();
80006560:	f0 1f 00 0d 	mcall	80006594 <task_watchdog+0xac>
80006564:	c0 28       	rjmp	80006568 <task_watchdog+0x80>
			} else {
				asm("nop");
80006566:	d7 03       	nop
			}
		}
		portEXIT_CRITICAL();
80006568:	f0 1f 00 0c 	mcall	80006598 <task_watchdog+0xb0>
		gpio_toggle_pin(LED2);
8000656c:	35 2c       	mov	r12,82
8000656e:	f0 1f 00 0c 	mcall	8000659c <task_watchdog+0xb4>
	}
80006572:	cc 9b       	rjmp	80006504 <task_watchdog+0x1c>
80006574:	80 00       	ld.sh	r0,r0[0x0]
80006576:	5b 38       	cp.w	r8,-13
80006578:	00 00       	add	r0,r0
8000657a:	cd 80       	breq	8000652a <task_watchdog+0x42>
8000657c:	00 00       	add	r0,r0
8000657e:	cd 7e       	rcall	8000632c <main+0x4>
80006580:	00 00       	add	r0,r0
80006582:	cd 7c       	rcall	80006730 <task_main+0x28>
80006584:	80 00       	ld.sh	r0,r0[0x0]
80006586:	5e 34       	retlo	r4
80006588:	80 00       	ld.sh	r0,r0[0x0]
8000658a:	58 68       	cp.w	r8,6
8000658c:	80 00       	ld.sh	r0,r0[0x0]
8000658e:	69 c6       	ld.w	r6,r4[0x70]
80006590:	00 00       	add	r0,r0
80006592:	cd 7d       	rcall	80006940 <gpio_configure_pin+0xc0>
80006594:	80 00       	ld.sh	r0,r0[0x0]
80006596:	22 04       	sub	r4,32
80006598:	80 00       	ld.sh	r0,r0[0x0]
8000659a:	59 74       	cp.w	r4,23
8000659c:	80 00       	ld.sh	r0,r0[0x0]
8000659e:	69 f2       	ld.w	r2,r4[0x7c]

800065a0 <task_spi_can>:
		portEXIT_CRITICAL();	
		gpio_toggle_pin(LED4);
	}
}
	
static portTASK_FUNCTION(task_spi_can, pvParameters) {
800065a0:	d4 31       	pushm	r0-r7,lr
800065a2:	20 4d       	sub	sp,16
800065a4:	18 92       	mov	r2,r12
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	portTickType first_run = xTaskGetTickCount();
800065a6:	f0 1f 00 4a 	mcall	800066cc <task_spi_can+0x12c>
800065aa:	fa c3 ff f0 	sub	r3,sp,-16
800065ae:	06 dc       	st.w	--r3,r12
	inverter_can_msg_t inverter_can_msg;
	mcp2515_init (&mcp2515_spiModule);
800065b0:	4c 8c       	lddpc	r12,800066d0 <task_spi_can+0x130>
800065b2:	f0 1f 00 49 	mcall	800066d4 <task_spi_can+0x134>
	
	while(1) {
		vTaskDelayUntil(&first_run, TASK_SPI_CAN_PERIOD);
800065b6:	30 51       	mov	r1,5
800065b8:	36 e0       	mov	r0,110
		if (gpio_pin_is_low(INT1)) { // Data has been received. Start reception of data
			//portENTER_CRITICAL(); // unsure if this is necessary?
			
			uint8_t canintfRegister;
			canintfRegister = mcp2515_readRegister(&mcp2515_spiModule,CANINTF); // read the interrupt register
800065ba:	4c 67       	lddpc	r7,800066d0 <task_spi_can+0x130>
				
			}
			
			if ( messageReceivedOnBuffer1){
				inverter_can_msg.data.u64 = 0x00L;
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,1,inverter_can_msg.data.u8,6);
800065bc:	30 14       	mov	r4,1
	portTickType first_run = xTaskGetTickCount();
	inverter_can_msg_t inverter_can_msg;
	mcp2515_init (&mcp2515_spiModule);
	
	while(1) {
		vTaskDelayUntil(&first_run, TASK_SPI_CAN_PERIOD);
800065be:	02 9b       	mov	r11,r1
800065c0:	06 9c       	mov	r12,r3
800065c2:	f0 1f 00 46 	mcall	800066d8 <task_spi_can+0x138>
800065c6:	00 9c       	mov	r12,r0
800065c8:	f0 1f 00 45 	mcall	800066dc <task_spi_can+0x13c>
		if (gpio_pin_is_low(INT1)) { // Data has been received. Start reception of data
800065cc:	c3 31       	brne	80006632 <task_spi_can+0x92>
			//portENTER_CRITICAL(); // unsure if this is necessary?
			
			uint8_t canintfRegister;
			canintfRegister = mcp2515_readRegister(&mcp2515_spiModule,CANINTF); // read the interrupt register
800065ce:	32 cb       	mov	r11,44
800065d0:	0e 9c       	mov	r12,r7
800065d2:	f0 1f 00 44 	mcall	800066e0 <task_spi_can+0x140>
			
			bool messageReceivedOnBuffer0 = canintfRegister & ( 1 << RX0IF);	// determine where messages have come from
800065d6:	18 96       	mov	r6,r12
			bool messageReceivedOnBuffer1 = canintfRegister & ( 1 << RX1IF);
			
			if ( messageReceivedOnBuffer0){
800065d8:	f1 dc c0 01 	bfextu	r8,r12,0x0,0x1
800065dc:	c1 60       	breq	80006608 <task_spi_can+0x68>
				gpio_toggle_pin(LED3);
800065de:	35 1c       	mov	r12,81
800065e0:	f0 1f 00 41 	mcall	800066e4 <task_spi_can+0x144>
				inverter_can_msg.data.u64 = 0x00L;
800065e4:	30 08       	mov	r8,0
800065e6:	30 09       	mov	r9,0
800065e8:	fa e9 00 00 	st.d	sp[0],r8
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,0,inverter_can_msg.data.u8,6);
800065ec:	30 69       	mov	r9,6
800065ee:	1a 9a       	mov	r10,sp
800065f0:	30 0b       	mov	r11,0
800065f2:	0e 9c       	mov	r12,r7
800065f4:	f0 1f 00 3d 	mcall	800066e8 <task_spi_can+0x148>
800065f8:	50 2c       	stdsp	sp[0x8],r12
				xQueueSendToBack( queue_from_inverter, &inverter_can_msg, 0 );
800065fa:	30 09       	mov	r9,0
800065fc:	12 9a       	mov	r10,r9
800065fe:	1a 9b       	mov	r11,sp
80006600:	4b b8       	lddpc	r8,800066ec <task_spi_can+0x14c>
80006602:	70 0c       	ld.w	r12,r8[0x0]
80006604:	f0 1f 00 3b 	mcall	800066f0 <task_spi_can+0x150>
				
			}
			
			if ( messageReceivedOnBuffer1){
80006608:	e2 16 00 02 	andl	r6,0x2,COH
8000660c:	c1 30       	breq	80006632 <task_spi_can+0x92>
				inverter_can_msg.data.u64 = 0x00L;
8000660e:	30 08       	mov	r8,0
80006610:	30 09       	mov	r9,0
80006612:	fa e9 00 00 	st.d	sp[0],r8
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,1,inverter_can_msg.data.u8,6);
80006616:	30 69       	mov	r9,6
80006618:	1a 9a       	mov	r10,sp
8000661a:	08 9b       	mov	r11,r4
8000661c:	0e 9c       	mov	r12,r7
8000661e:	f0 1f 00 33 	mcall	800066e8 <task_spi_can+0x148>
80006622:	50 2c       	stdsp	sp[0x8],r12
				xQueueSendToBack( queue_from_inverter, &inverter_can_msg, 0 );
80006624:	30 09       	mov	r9,0
80006626:	12 9a       	mov	r10,r9
80006628:	1a 9b       	mov	r11,sp
8000662a:	4b 18       	lddpc	r8,800066ec <task_spi_can+0x14c>
8000662c:	70 0c       	ld.w	r12,r8[0x0]
8000662e:	f0 1f 00 31 	mcall	800066f0 <task_spi_can+0x150>
			
			//portEXIT_CRITICAL();
		}
		

		uint8_t TXBuffer0controlReg = mcp2515_readRegister(&mcp2515_spiModule, TXB0CTRL);	//check if transmit register 0 is ready to receive new data
80006632:	33 0b       	mov	r11,48
80006634:	0e 9c       	mov	r12,r7
80006636:	f0 1f 00 2b 	mcall	800066e0 <task_spi_can+0x140>
8000663a:	18 95       	mov	r5,r12
		bool TXbuffer0Empty = !(TXBuffer0controlReg & (1 << TXREQ));
		uint8_t TXBuffer1controlReg = mcp2515_readRegister(&mcp2515_spiModule, TXB1CTRL); //check if transmit register 1 is ready to receive new data
8000663c:	34 0b       	mov	r11,64
8000663e:	0e 9c       	mov	r12,r7
80006640:	f0 1f 00 28 	mcall	800066e0 <task_spi_can+0x140>
80006644:	18 96       	mov	r6,r12
		bool TXbuffer1Empty = !(TXBuffer1controlReg & ( 1 << TXREQ));
		
		bool messageSent = false;	
				
		if ( TXbuffer0Empty && !messageSent){
80006646:	e2 15 00 08 	andl	r5,0x8,COH
8000664a:	c1 a1       	brne	8000667e <task_spi_can+0xde>
			inverter_can_msg.dlc = 0;
8000664c:	30 0a       	mov	r10,0
8000664e:	50 2a       	stdsp	sp[0x8],r10
			inverter_can_msg.data.u64 = 0x00L;
80006650:	30 08       	mov	r8,0
80006652:	30 09       	mov	r9,0
80006654:	fa e9 00 00 	st.d	sp[0],r8
			
			if ( xQueueReceive(queue_to_inverter, &inverter_can_msg,0) == pdTRUE){
80006658:	14 99       	mov	r9,r10
8000665a:	1a 9b       	mov	r11,sp
8000665c:	4a 68       	lddpc	r8,800066f4 <task_spi_can+0x154>
8000665e:	70 0c       	ld.w	r12,r8[0x0]
80006660:	f0 1f 00 26 	mcall	800066f8 <task_spi_can+0x158>
80006664:	58 1c       	cp.w	r12,1
80006666:	c0 c1       	brne	8000667e <task_spi_can+0xde>
				mcp2515_sendCanMessage(&mcp2515_spiModule,inverter_can_msg.dlc,inverter_can_msg.data.u8,INVERTER_ADDR_RX,0);
80006668:	30 08       	mov	r8,0
8000666a:	e0 69 01 00 	mov	r9,256
8000666e:	1a 9a       	mov	r10,sp
80006670:	fb 3b 00 0b 	ld.ub	r11,sp[11]
80006674:	0e 9c       	mov	r12,r7
80006676:	f0 1f 00 22 	mcall	800066fc <task_spi_can+0x15c>
8000667a:	08 98       	mov	r8,r4
8000667c:	c0 28       	rjmp	80006680 <task_spi_can+0xe0>
8000667e:	30 08       	mov	r8,0
				messageSent = true;
			}
		}
		
		if ( TXbuffer1Empty && !messageSent){
80006680:	e2 16 00 08 	andl	r6,0x8,COH
80006684:	c1 a1       	brne	800066b8 <task_spi_can+0x118>
80006686:	58 08       	cp.w	r8,0
80006688:	c1 81       	brne	800066b8 <task_spi_can+0x118>
			inverter_can_msg.dlc = 0;
8000668a:	30 0a       	mov	r10,0
8000668c:	50 2a       	stdsp	sp[0x8],r10
			inverter_can_msg.data.u64 = 0x00L;
8000668e:	30 08       	mov	r8,0
80006690:	30 09       	mov	r9,0
80006692:	fa e9 00 00 	st.d	sp[0],r8
			
			if (xQueueReceive(queue_to_inverter, & inverter_can_msg,0) == pdTRUE){
80006696:	14 99       	mov	r9,r10
80006698:	1a 9b       	mov	r11,sp
8000669a:	49 78       	lddpc	r8,800066f4 <task_spi_can+0x154>
8000669c:	70 0c       	ld.w	r12,r8[0x0]
8000669e:	f0 1f 00 17 	mcall	800066f8 <task_spi_can+0x158>
800066a2:	58 1c       	cp.w	r12,1
800066a4:	c0 a1       	brne	800066b8 <task_spi_can+0x118>
				mcp2515_sendCanMessage(&mcp2515_spiModule,inverter_can_msg.dlc,inverter_can_msg.data.u8,INVERTER_ADDR_RX,1);
800066a6:	08 98       	mov	r8,r4
800066a8:	e0 69 01 00 	mov	r9,256
800066ac:	1a 9a       	mov	r10,sp
800066ae:	fb 3b 00 0b 	ld.ub	r11,sp[11]
800066b2:	0e 9c       	mov	r12,r7
800066b4:	f0 1f 00 12 	mcall	800066fc <task_spi_can+0x15c>
				messageSent = true;
			}
		}
		gpio_toggle_pin(LED3);
800066b8:	35 1c       	mov	r12,81
800066ba:	f0 1f 00 0b 	mcall	800066e4 <task_spi_can+0x144>
		portENTER_CRITICAL();
800066be:	f0 1f 00 11 	mcall	80006700 <task_spi_can+0x160>
		*pxTaskHasExecuted = pdTRUE;
800066c2:	85 04       	st.w	r2[0x0],r4
		portEXIT_CRITICAL();
800066c4:	f0 1f 00 10 	mcall	80006704 <task_spi_can+0x164>
	}
800066c8:	c7 bb       	rjmp	800065be <task_spi_can+0x1e>
800066ca:	00 00       	add	r0,r0
800066cc:	80 00       	ld.sh	r0,r0[0x0]
800066ce:	5b 38       	cp.w	r8,-13
800066d0:	00 00       	add	r0,r0
800066d2:	d0 24       	*unknown*
800066d4:	80 00       	ld.sh	r0,r0[0x0]
800066d6:	33 6c       	mov	r12,54
800066d8:	80 00       	ld.sh	r0,r0[0x0]
800066da:	5e 34       	retlo	r4
800066dc:	80 00       	ld.sh	r0,r0[0x0]
800066de:	69 b0       	ld.w	r0,r4[0x6c]
800066e0:	80 00       	ld.sh	r0,r0[0x0]
800066e2:	32 88       	mov	r8,40
800066e4:	80 00       	ld.sh	r0,r0[0x0]
800066e6:	69 f2       	ld.w	r2,r4[0x7c]
800066e8:	80 00       	ld.sh	r0,r0[0x0]
800066ea:	33 e8       	mov	r8,62
800066ec:	00 00       	add	r0,r0
800066ee:	cf 58       	rjmp	800068d8 <gpio_configure_pin+0x58>
800066f0:	80 00       	ld.sh	r0,r0[0x0]
800066f2:	2e c8       	sub	r8,-20
800066f4:	00 00       	add	r0,r0
800066f6:	cf 64       	brge	800066e2 <task_spi_can+0x142>
800066f8:	80 00       	ld.sh	r0,r0[0x0]
800066fa:	2d ac       	sub	r12,-38
800066fc:	80 00       	ld.sh	r0,r0[0x0]
800066fe:	34 40       	mov	r0,68
80006700:	80 00       	ld.sh	r0,r0[0x0]
80006702:	58 68       	cp.w	r8,6
80006704:	80 00       	ld.sh	r0,r0[0x0]
80006706:	59 74       	cp.w	r4,23

80006708 <task_main>:
		gpio_toggle_pin(LED2);
	}
}


static portTASK_FUNCTION( task_main, pvParameters ) {	
80006708:	eb cd 40 fe 	pushm	r1-r7,lr
8000670c:	20 1d       	sub	sp,4
8000670e:	18 94       	mov	r4,r12
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	ecu_can_inverter_disable_drive();
80006710:	f0 1f 00 14 	mcall	80006760 <task_main+0x58>
	portTickType first_run = xTaskGetTickCount();
80006714:	f0 1f 00 14 	mcall	80006764 <task_main+0x5c>
80006718:	fa c5 ff fc 	sub	r5,sp,-4
8000671c:	0a dc       	st.w	--r5,r12
	while(1) {
		vTaskDelayUntil(&first_run, TASK_MAIN_PERIOD);
8000671e:	31 43       	mov	r3,20
		/* Run state machine */
		ecu_data.state = fsm_ecu_run_state(ecu_data.state, &ecu_data);
80006720:	49 26       	lddpc	r6,80006768 <task_main+0x60>
		data_timer = get_and_send_periodic_data(&ecu_data, data_timer);
80006722:	49 37       	lddpc	r7,8000676c <task_main+0x64>
	
		portENTER_CRITICAL();
		data_timer++;
		*pxTaskHasExecuted = pdTRUE;
80006724:	30 12       	mov	r2,1
		portEXIT_CRITICAL();	
		gpio_toggle_pin(LED4);
80006726:	35 01       	mov	r1,80
static portTASK_FUNCTION( task_main, pvParameters ) {	
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	ecu_can_inverter_disable_drive();
	portTickType first_run = xTaskGetTickCount();
	while(1) {
		vTaskDelayUntil(&first_run, TASK_MAIN_PERIOD);
80006728:	06 9b       	mov	r11,r3
8000672a:	1a 9c       	mov	r12,sp
8000672c:	f0 1f 00 11 	mcall	80006770 <task_main+0x68>
		/* Run state machine */
		ecu_data.state = fsm_ecu_run_state(ecu_data.state, &ecu_data);
80006730:	0c 9b       	mov	r11,r6
80006732:	6c 0c       	ld.w	r12,r6[0x0]
80006734:	f0 1f 00 10 	mcall	80006774 <task_main+0x6c>
80006738:	8d 0c       	st.w	r6[0x0],r12
		data_timer = get_and_send_periodic_data(&ecu_data, data_timer);
8000673a:	8e 0b       	ld.sh	r11,r7[0x0]
8000673c:	5c 7b       	castu.h	r11
8000673e:	0c 9c       	mov	r12,r6
80006740:	f0 1f 00 0e 	mcall	80006778 <task_main+0x70>
80006744:	ae 0c       	st.h	r7[0x0],r12
	
		portENTER_CRITICAL();
80006746:	f0 1f 00 0e 	mcall	8000677c <task_main+0x74>
		data_timer++;
8000674a:	8e 08       	ld.sh	r8,r7[0x0]
8000674c:	2f f8       	sub	r8,-1
8000674e:	ae 08       	st.h	r7[0x0],r8
		*pxTaskHasExecuted = pdTRUE;
80006750:	89 02       	st.w	r4[0x0],r2
		portEXIT_CRITICAL();	
80006752:	f0 1f 00 0c 	mcall	80006780 <task_main+0x78>
		gpio_toggle_pin(LED4);
80006756:	02 9c       	mov	r12,r1
80006758:	f0 1f 00 0b 	mcall	80006784 <task_main+0x7c>
8000675c:	ce 6b       	rjmp	80006728 <task_main+0x20>
8000675e:	00 00       	add	r0,r0
80006760:	80 00       	ld.sh	r0,r0[0x0]
80006762:	2b 78       	sub	r8,-73
80006764:	80 00       	ld.sh	r0,r0[0x0]
80006766:	5b 38       	cp.w	r8,-13
80006768:	00 00       	add	r0,r0
8000676a:	cf 94       	brge	8000675c <task_main+0x54>
8000676c:	00 00       	add	r0,r0
8000676e:	01 e4       	ld.ub	r4,r0[0x6]
80006770:	80 00       	ld.sh	r0,r0[0x0]
80006772:	5e 34       	retlo	r4
80006774:	80 00       	ld.sh	r0,r0[0x0]
80006776:	36 44       	mov	r4,100
80006778:	80 00       	ld.sh	r0,r0[0x0]
8000677a:	61 bc       	ld.w	r12,r0[0x6c]
8000677c:	80 00       	ld.sh	r0,r0[0x0]
8000677e:	58 68       	cp.w	r8,6
80006780:	80 00       	ld.sh	r0,r0[0x0]
80006782:	59 74       	cp.w	r4,23
80006784:	80 00       	ld.sh	r0,r0[0x0]
80006786:	69 f2       	ld.w	r2,r4[0x7c]

80006788 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80006788:	fe 68 00 00 	mov	r8,-131072
8000678c:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
8000678e:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
80006792:	91 09       	st.w	r8[0x0],r9
}
80006794:	5e fc       	retal	r12
80006796:	d7 03       	nop

80006798 <flashc_set_bus_freq>:


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
80006798:	d4 01       	pushm	lr
	if (cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ) {
8000679a:	e0 68 8a 3f 	mov	r8,35391
8000679e:	ea 18 01 f7 	orh	r8,0x1f7
800067a2:	10 3c       	cp.w	r12,r8
800067a4:	e0 88 00 06 	brls	800067b0 <flashc_set_bus_freq+0x18>
		// Set 1 WS.
		flashc_set_wait_state(1);
800067a8:	30 1c       	mov	r12,1
800067aa:	f0 1f 00 04 	mcall	800067b8 <flashc_set_bus_freq+0x20>
800067ae:	d8 02       	popm	pc
	} else {
		// Set 0 WS.
		flashc_set_wait_state(0);
800067b0:	30 0c       	mov	r12,0
800067b2:	f0 1f 00 02 	mcall	800067b8 <flashc_set_bus_freq+0x20>
800067b6:	d8 02       	popm	pc
800067b8:	80 00       	ld.sh	r0,r0[0x0]
800067ba:	67 88       	ld.w	r8,r3[0x60]

800067bc <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800067bc:	f8 08 16 05 	lsr	r8,r12,0x5
800067c0:	a9 78       	lsl	r8,0x9
800067c2:	e0 28 e0 00 	sub	r8,57344

	/* Enable the correct function. */
	switch (function) {
800067c6:	58 7b       	cp.w	r11,7
800067c8:	e0 8b 00 05 	brhi	800067d2 <gpio_enable_module_pin+0x16>
800067cc:	4a 09       	lddpc	r9,8000684c <gpio_enable_module_pin+0x90>
800067ce:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
800067d2:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800067d4:	30 19       	mov	r9,1
800067d6:	f2 0c 09 49 	lsl	r9,r9,r12
800067da:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800067dc:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800067de:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800067e0:	c3 18       	rjmp	80006842 <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800067e2:	30 19       	mov	r9,1
800067e4:	f2 0c 09 49 	lsl	r9,r9,r12
800067e8:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800067ea:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800067ec:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800067ee:	c2 a8       	rjmp	80006842 <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800067f0:	30 19       	mov	r9,1
800067f2:	f2 0c 09 49 	lsl	r9,r9,r12
800067f6:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800067f8:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800067fa:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800067fc:	c2 38       	rjmp	80006842 <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800067fe:	30 19       	mov	r9,1
80006800:	f2 0c 09 49 	lsl	r9,r9,r12
80006804:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006806:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80006808:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000680a:	c1 c8       	rjmp	80006842 <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000680c:	30 19       	mov	r9,1
8000680e:	f2 0c 09 49 	lsl	r9,r9,r12
80006812:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80006814:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80006816:	91 d9       	st.w	r8[0x34],r9
		break;
80006818:	c1 58       	rjmp	80006842 <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000681a:	30 19       	mov	r9,1
8000681c:	f2 0c 09 49 	lsl	r9,r9,r12
80006820:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80006822:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80006824:	91 d9       	st.w	r8[0x34],r9
		break;
80006826:	c0 e8       	rjmp	80006842 <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006828:	30 19       	mov	r9,1
8000682a:	f2 0c 09 49 	lsl	r9,r9,r12
8000682e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006830:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80006832:	91 d9       	st.w	r8[0x34],r9
		break;
80006834:	c0 78       	rjmp	80006842 <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80006836:	30 19       	mov	r9,1
80006838:	f2 0c 09 49 	lsl	r9,r9,r12
8000683c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000683e:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80006840:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80006842:	30 19       	mov	r9,1
80006844:	f2 0c 09 4c 	lsl	r12,r9,r12
80006848:	91 2c       	st.w	r8[0x8],r12
8000684a:	5e fd       	retal	0
8000684c:	80 00       	ld.sh	r0,r0[0x0]
8000684e:	80 9c       	ld.uh	r12,r0[0x2]

80006850 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80006850:	d4 21       	pushm	r4-r7,lr
80006852:	18 97       	mov	r7,r12
80006854:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80006856:	58 0b       	cp.w	r11,0
80006858:	c0 31       	brne	8000685e <gpio_enable_module+0xe>
8000685a:	30 05       	mov	r5,0
8000685c:	c0 d8       	rjmp	80006876 <gpio_enable_module+0x26>
8000685e:	30 06       	mov	r6,0
80006860:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80006862:	6e 1b       	ld.w	r11,r7[0x4]
80006864:	6e 0c       	ld.w	r12,r7[0x0]
80006866:	f0 1f 00 06 	mcall	8000687c <gpio_enable_module+0x2c>
8000686a:	18 45       	or	r5,r12
		gpiomap++;
8000686c:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000686e:	2f f6       	sub	r6,-1
80006870:	0c 34       	cp.w	r4,r6
80006872:	fe 9b ff f8 	brhi	80006862 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
80006876:	0a 9c       	mov	r12,r5
80006878:	d8 22       	popm	r4-r7,pc
8000687a:	00 00       	add	r0,r0
8000687c:	80 00       	ld.sh	r0,r0[0x0]
8000687e:	67 bc       	ld.w	r12,r3[0x6c]

80006880 <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006880:	f8 08 16 05 	lsr	r8,r12,0x5
80006884:	a9 78       	lsl	r8,0x9
80006886:	e0 28 e0 00 	sub	r8,57344

	/* Both pull-up and pull-down set means buskeeper */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_PULL_DOWN) {
8000688a:	16 99       	mov	r9,r11
8000688c:	e2 19 00 08 	andl	r9,0x8,COH
80006890:	c0 70       	breq	8000689e <gpio_configure_pin+0x1e>
		gpio_port->pders = 1 << (pin & 0x1F);
80006892:	30 19       	mov	r9,1
80006894:	f2 0c 09 49 	lsl	r9,r9,r12
80006898:	f1 49 00 84 	st.w	r8[132],r9
8000689c:	c0 68       	rjmp	800068a8 <gpio_configure_pin+0x28>
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
8000689e:	30 19       	mov	r9,1
800068a0:	f2 0c 09 49 	lsl	r9,r9,r12
800068a4:	f1 49 00 88 	st.w	r8[136],r9
	}

#endif
	if (flags & GPIO_PULL_UP) {
800068a8:	16 99       	mov	r9,r11
800068aa:	e2 19 00 04 	andl	r9,0x4,COH
800068ae:	c0 70       	breq	800068bc <gpio_configure_pin+0x3c>
		gpio_port->puers = 1 << (pin & 0x1F);
800068b0:	30 19       	mov	r9,1
800068b2:	f2 0c 09 49 	lsl	r9,r9,r12
800068b6:	f1 49 00 74 	st.w	r8[116],r9
800068ba:	c0 68       	rjmp	800068c6 <gpio_configure_pin+0x46>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800068bc:	30 19       	mov	r9,1
800068be:	f2 0c 09 49 	lsl	r9,r9,r12
800068c2:	f1 49 00 78 	st.w	r8[120],r9
	}

	/* Enable open-drain mode if requested */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_OPEN_DRAIN) {
800068c6:	16 99       	mov	r9,r11
800068c8:	e2 19 00 40 	andl	r9,0x40,COH
800068cc:	c0 70       	breq	800068da <gpio_configure_pin+0x5a>
		gpio_port->odmers = 1 << (pin & 0x1F);
800068ce:	30 19       	mov	r9,1
800068d0:	f2 0c 09 49 	lsl	r9,r9,r12
800068d4:	f1 49 00 e4 	st.w	r8[228],r9
800068d8:	c0 68       	rjmp	800068e4 <gpio_configure_pin+0x64>
	} else {
		gpio_port->odmerc = 1 << (pin & 0x1F);
800068da:	30 19       	mov	r9,1
800068dc:	f2 0c 09 49 	lsl	r9,r9,r12
800068e0:	f1 49 00 e8 	st.w	r8[232],r9
#endif

#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	/* Select drive strength */
	if (flags & GPIO_DRIVE_LOW) {
800068e4:	16 99       	mov	r9,r11
800068e6:	e2 19 00 10 	andl	r9,0x10,COH
800068ea:	c0 70       	breq	800068f8 <gpio_configure_pin+0x78>
		gpio_port->odcr0s = 1 << (pin & 0x1F);
800068ec:	30 19       	mov	r9,1
800068ee:	f2 0c 09 49 	lsl	r9,r9,r12
800068f2:	f1 49 01 04 	st.w	r8[260],r9
800068f6:	c0 68       	rjmp	80006902 <gpio_configure_pin+0x82>
	} else {
		gpio_port->odcr0c = 1 << (pin & 0x1F);
800068f8:	30 19       	mov	r9,1
800068fa:	f2 0c 09 49 	lsl	r9,r9,r12
800068fe:	f1 49 01 08 	st.w	r8[264],r9
	}

	if (flags & GPIO_DRIVE_HIGH) {
80006902:	16 99       	mov	r9,r11
80006904:	e2 19 00 20 	andl	r9,0x20,COH
80006908:	c0 70       	breq	80006916 <gpio_configure_pin+0x96>
		gpio_port->odcr1s = 1 << (pin & 0x1F);
8000690a:	30 19       	mov	r9,1
8000690c:	f2 0c 09 49 	lsl	r9,r9,r12
80006910:	f1 49 01 14 	st.w	r8[276],r9
80006914:	c0 68       	rjmp	80006920 <gpio_configure_pin+0xa0>
	} else {
		gpio_port->odcr1c = 1 << (pin & 0x1F);
80006916:	30 19       	mov	r9,1
80006918:	f2 0c 09 49 	lsl	r9,r9,r12
8000691c:	f1 49 01 18 	st.w	r8[280],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
80006920:	16 99       	mov	r9,r11
80006922:	e2 19 00 80 	andl	r9,0x80,COH
80006926:	c2 40       	breq	8000696e <gpio_configure_pin+0xee>
		if (flags & GPIO_BOTHEDGES) {
80006928:	16 99       	mov	r9,r11
8000692a:	e2 19 01 80 	andl	r9,0x180,COH
8000692e:	c0 90       	breq	80006940 <gpio_configure_pin+0xc0>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80006930:	30 19       	mov	r9,1
80006932:	f2 0c 09 49 	lsl	r9,r9,r12
80006936:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
8000693a:	f1 49 00 b8 	st.w	r8[184],r9
8000693e:	c1 88       	rjmp	8000696e <gpio_configure_pin+0xee>
		} else if (flags & GPIO_RISING) {
80006940:	16 99       	mov	r9,r11
80006942:	e2 19 02 80 	andl	r9,0x280,COH
80006946:	c0 90       	breq	80006958 <gpio_configure_pin+0xd8>
			gpio_port->imr0s = 1 << (pin & 0x1F);
80006948:	30 19       	mov	r9,1
8000694a:	f2 0c 09 49 	lsl	r9,r9,r12
8000694e:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80006952:	f1 49 00 b8 	st.w	r8[184],r9
80006956:	c0 c8       	rjmp	8000696e <gpio_configure_pin+0xee>
		} else if (flags & GPIO_FALLING) {
80006958:	16 99       	mov	r9,r11
8000695a:	e2 19 03 80 	andl	r9,0x380,COH
8000695e:	c0 80       	breq	8000696e <gpio_configure_pin+0xee>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80006960:	30 19       	mov	r9,1
80006962:	f2 0c 09 49 	lsl	r9,r9,r12
80006966:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
8000696a:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
8000696e:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
80006972:	c1 50       	breq	8000699c <gpio_configure_pin+0x11c>
		if (flags & GPIO_INIT_HIGH) {
80006974:	e2 1b 00 02 	andl	r11,0x2,COH
80006978:	c0 70       	breq	80006986 <gpio_configure_pin+0x106>
			gpio_port->ovrs = 1 << (pin & 0x1F);
8000697a:	30 19       	mov	r9,1
8000697c:	f2 0c 09 49 	lsl	r9,r9,r12
80006980:	f1 49 00 54 	st.w	r8[84],r9
80006984:	c0 68       	rjmp	80006990 <gpio_configure_pin+0x110>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
80006986:	30 19       	mov	r9,1
80006988:	f2 0c 09 49 	lsl	r9,r9,r12
8000698c:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80006990:	30 19       	mov	r9,1
80006992:	f2 0c 09 49 	lsl	r9,r9,r12
80006996:	f1 49 00 44 	st.w	r8[68],r9
8000699a:	c0 68       	rjmp	800069a6 <gpio_configure_pin+0x126>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
8000699c:	30 19       	mov	r9,1
8000699e:	f2 0c 09 49 	lsl	r9,r9,r12
800069a2:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
800069a6:	30 19       	mov	r9,1
800069a8:	f2 0c 09 4c 	lsl	r12,r9,r12
800069ac:	91 1c       	st.w	r8[0x4],r12
}
800069ae:	5e fc       	retal	r12

800069b0 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800069b0:	f8 08 16 05 	lsr	r8,r12,0x5
800069b4:	a9 78       	lsl	r8,0x9
800069b6:	e0 28 e0 00 	sub	r8,57344
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
800069ba:	71 88       	ld.w	r8,r8[0x60]
800069bc:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
800069c0:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800069c4:	5e fc       	retal	r12

800069c6 <gpio_set_pin_high>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800069c6:	f8 08 16 05 	lsr	r8,r12,0x5
800069ca:	a9 78       	lsl	r8,0x9
800069cc:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
800069d0:	30 19       	mov	r9,1
800069d2:	f2 0c 09 4c 	lsl	r12,r9,r12
800069d6:	f1 4c 00 54 	st.w	r8[84],r12
}
800069da:	5e fc       	retal	r12

800069dc <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800069dc:	f8 08 16 05 	lsr	r8,r12,0x5
800069e0:	a9 78       	lsl	r8,0x9
800069e2:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
800069e6:	30 19       	mov	r9,1
800069e8:	f2 0c 09 4c 	lsl	r12,r9,r12
800069ec:	f1 4c 00 58 	st.w	r8[88],r12
}
800069f0:	5e fc       	retal	r12

800069f2 <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800069f2:	f8 08 16 05 	lsr	r8,r12,0x5
800069f6:	a9 78       	lsl	r8,0x9
800069f8:	e0 28 e0 00 	sub	r8,57344
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
800069fc:	30 19       	mov	r9,1
800069fe:	f2 0c 09 4c 	lsl	r12,r9,r12
80006a02:	f1 4c 00 5c 	st.w	r8[92],r12
}
80006a06:	5e fc       	retal	r12

80006a08 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80006a08:	c0 08       	rjmp	80006a08 <_unhandled_interrupt>
80006a0a:	d7 03       	nop

80006a0c <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80006a0c:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80006a10:	49 99       	lddpc	r9,80006a74 <INTC_register_interrupt+0x68>
80006a12:	f2 08 00 39 	add	r9,r9,r8<<0x3
80006a16:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80006a1a:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80006a1c:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80006a20:	58 0a       	cp.w	r10,0
80006a22:	c0 91       	brne	80006a34 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006a24:	49 59       	lddpc	r9,80006a78 <INTC_register_interrupt+0x6c>
80006a26:	49 6a       	lddpc	r10,80006a7c <INTC_register_interrupt+0x70>
80006a28:	12 1a       	sub	r10,r9
80006a2a:	fe 79 00 00 	mov	r9,-65536
80006a2e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80006a32:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80006a34:	58 1a       	cp.w	r10,1
80006a36:	c0 a1       	brne	80006a4a <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80006a38:	49 09       	lddpc	r9,80006a78 <INTC_register_interrupt+0x6c>
80006a3a:	49 2a       	lddpc	r10,80006a80 <INTC_register_interrupt+0x74>
80006a3c:	12 1a       	sub	r10,r9
80006a3e:	bf aa       	sbr	r10,0x1e
80006a40:	fe 79 00 00 	mov	r9,-65536
80006a44:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80006a48:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80006a4a:	58 2a       	cp.w	r10,2
80006a4c:	c0 a1       	brne	80006a60 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80006a4e:	48 b9       	lddpc	r9,80006a78 <INTC_register_interrupt+0x6c>
80006a50:	48 da       	lddpc	r10,80006a84 <INTC_register_interrupt+0x78>
80006a52:	12 1a       	sub	r10,r9
80006a54:	bf ba       	sbr	r10,0x1f
80006a56:	fe 79 00 00 	mov	r9,-65536
80006a5a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80006a5e:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80006a60:	48 69       	lddpc	r9,80006a78 <INTC_register_interrupt+0x6c>
80006a62:	48 aa       	lddpc	r10,80006a88 <INTC_register_interrupt+0x7c>
80006a64:	12 1a       	sub	r10,r9
80006a66:	ea 1a c0 00 	orh	r10,0xc000
80006a6a:	fe 79 00 00 	mov	r9,-65536
80006a6e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80006a72:	5e fc       	retal	r12
80006a74:	80 00       	ld.sh	r0,r0[0x0]
80006a76:	80 bc       	ld.uh	r12,r0[0x6]
80006a78:	80 00       	ld.sh	r0,r0[0x0]
80006a7a:	7e 00       	ld.w	r0,pc[0x0]
80006a7c:	80 00       	ld.sh	r0,r0[0x0]
80006a7e:	7f 04       	ld.w	r4,pc[0x40]
80006a80:	80 00       	ld.sh	r0,r0[0x0]
80006a82:	7f 12       	ld.w	r2,pc[0x44]
80006a84:	80 00       	ld.sh	r0,r0[0x0]
80006a86:	7f 20       	ld.w	r0,pc[0x48]
80006a88:	80 00       	ld.sh	r0,r0[0x0]
80006a8a:	7f 2e       	ld.w	lr,pc[0x48]

80006a8c <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80006a8c:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80006a8e:	49 18       	lddpc	r8,80006ad0 <INTC_init_interrupts+0x44>
80006a90:	e3 b8 00 01 	mtsr	0x4,r8
80006a94:	49 0e       	lddpc	lr,80006ad4 <INTC_init_interrupts+0x48>
80006a96:	30 07       	mov	r7,0
80006a98:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006a9a:	49 0c       	lddpc	r12,80006ad8 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006a9c:	49 05       	lddpc	r5,80006adc <INTC_init_interrupts+0x50>
80006a9e:	10 15       	sub	r5,r8
80006aa0:	fe 76 00 00 	mov	r6,-65536
80006aa4:	c1 18       	rjmp	80006ac6 <INTC_init_interrupts+0x3a>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80006aa6:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80006aa8:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006aaa:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006aac:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80006ab0:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006ab2:	10 3a       	cp.w	r10,r8
80006ab4:	fe 9b ff fc 	brhi	80006aac <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006ab8:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80006abc:	2f f7       	sub	r7,-1
80006abe:	2f 8e       	sub	lr,-8
80006ac0:	e0 47 00 2f 	cp.w	r7,47
80006ac4:	c0 50       	breq	80006ace <INTC_init_interrupts+0x42>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006ac6:	7c 08       	ld.w	r8,lr[0x0]
80006ac8:	58 08       	cp.w	r8,0
80006aca:	ce e1       	brne	80006aa6 <INTC_init_interrupts+0x1a>
80006acc:	cf 6b       	rjmp	80006ab8 <INTC_init_interrupts+0x2c>
80006ace:	d8 22       	popm	r4-r7,pc
80006ad0:	80 00       	ld.sh	r0,r0[0x0]
80006ad2:	7e 00       	ld.w	r0,pc[0x0]
80006ad4:	80 00       	ld.sh	r0,r0[0x0]
80006ad6:	80 bc       	ld.uh	r12,r0[0x6]
80006ad8:	80 00       	ld.sh	r0,r0[0x0]
80006ada:	6a 08       	ld.w	r8,r5[0x0]
80006adc:	80 00       	ld.sh	r0,r0[0x0]
80006ade:	7f 04       	ld.w	r4,pc[0x40]

80006ae0 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80006ae0:	fe 78 00 00 	mov	r8,-65536
80006ae4:	e0 69 00 83 	mov	r9,131
80006ae8:	f2 0c 01 0c 	sub	r12,r9,r12
80006aec:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80006af0:	f2 ca ff c0 	sub	r10,r9,-64
80006af4:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006af8:	58 08       	cp.w	r8,0
80006afa:	c0 21       	brne	80006afe <_get_interrupt_handler+0x1e>
80006afc:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006afe:	f0 08 12 00 	clz	r8,r8
80006b02:	48 5a       	lddpc	r10,80006b14 <_get_interrupt_handler+0x34>
80006b04:	f4 09 00 39 	add	r9,r10,r9<<0x3
80006b08:	f0 08 11 1f 	rsub	r8,r8,31
80006b0c:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006b0e:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80006b12:	5e fc       	retal	r12
80006b14:	80 00       	ld.sh	r0,r0[0x0]
80006b16:	80 bc       	ld.uh	r12,r0[0x6]

80006b18 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80006b18:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80006b1c:	fe c0 ed 1c 	sub	r0,pc,-4836

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80006b20:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80006b24:	d5 53       	csrf	0x15
  cp      r0, r1
80006b26:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80006b28:	e0 61 04 00 	mov	r1,1024
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80006b2c:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80006b2e:	c0 72       	brcc	80006b3c <idata_load_loop_end>
  cp      r0, r1
80006b30:	fe c2 e8 f8 	sub	r2,pc,-5896

80006b34 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80006b34:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80006b36:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80006b38:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80006b3a:	cf d3       	brcs	80006b34 <idata_load_loop>

80006b3c <idata_load_loop_end>:
  mov     r2, 0
80006b3c:	e0 60 04 00 	mov	r0,1024
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80006b40:	e0 61 d0 28 	mov	r1,53288
  cp      r0, r1
  brlo    udata_clear_loop
80006b44:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80006b46:	c0 62       	brcc	80006b52 <udata_clear_loop_end>
80006b48:	30 02       	mov	r2,0
80006b4a:	30 03       	mov	r3,0

80006b4c <udata_clear_loop>:
80006b4c:	a1 22       	st.d	r0++,r2
80006b4e:	02 30       	cp.w	r0,r1
80006b50:	cf e3       	brcs	80006b4c <udata_clear_loop>

80006b52 <udata_clear_loop_end>:
80006b52:	fe cf 08 2a 	sub	pc,pc,2090
80006b56:	d7 03       	nop

80006b58 <osc_priv_enable_rc120m>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006b58:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006b5c:	d3 03       	ssrf	0x10
void osc_priv_enable_rc120m(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80006b5e:	fe 78 08 00 	mov	r8,-63488
80006b62:	35 8a       	mov	r10,88
80006b64:	ea 1a aa 00 	orh	r10,0xaa00
80006b68:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80006b6a:	30 1a       	mov	r10,1
80006b6c:	f1 4a 00 58 	st.w	r8[88],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006b70:	12 98       	mov	r8,r9
80006b72:	e6 18 00 01 	andh	r8,0x1,COH
80006b76:	c0 21       	brne	80006b7a <osc_priv_enable_rc120m+0x22>
      cpu_irq_enable();
80006b78:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006b7a:	5e fc       	retal	r12

80006b7c <osc_priv_enable_rc8m>:
{
	irqflags_t flags;
	uint32_t   rccr8;
    uint32_t* calibration_bits = (uint32_t*)0x80800200;
	/* Wait for the CALIB field to be updated from fuses after reset */
	while (!(AVR32_SCIF.rccr8 & AVR32_SCIF_RCCR8_FCD_MASK)) {
80006b7c:	fe 79 08 00 	mov	r9,-63488
80006b80:	73 28       	ld.w	r8,r9[0x48]
80006b82:	e6 18 00 01 	andh	r8,0x1,COH
80006b86:	cf d0       	breq	80006b80 <osc_priv_enable_rc8m+0x4>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006b88:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006b8c:	d3 03       	ssrf	0x10
		/* Do nothing */
	}

	/* Enable the oscillator without touching the CALIB and FCD fields */
	flags = cpu_irq_save();
	rccr8 = AVR32_SCIF.rccr8;
80006b8e:	fe 78 08 00 	mov	r8,-63488
80006b92:	71 2b       	ld.w	r11,r8[0x48]
	rccr8 &= AVR32_SCIF_RCCR8_FCD_MASK | ((*calibration_bits)&AVR32_SCIF_RCCR8_CALIB_MASK);
80006b94:	e0 6a 02 00 	mov	r10,512
80006b98:	ea 1a 80 80 	orh	r10,0x8080
80006b9c:	15 ba       	ld.ub	r10,r10[0x3]
80006b9e:	b1 aa       	sbr	r10,0x10
80006ba0:	16 6a       	and	r10,r11
	rccr8 |= 1U << AVR32_SCIF_RCOSC8_EN;
80006ba2:	b9 aa       	sbr	r10,0x18
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RCCR8;
80006ba4:	34 8b       	mov	r11,72
80006ba6:	ea 1b aa 00 	orh	r11,0xaa00
80006baa:	91 6b       	st.w	r8[0x18],r11
	AVR32_SCIF.rccr8 = rccr8;
80006bac:	f1 4a 00 48 	st.w	r8[72],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006bb0:	12 98       	mov	r8,r9
80006bb2:	e6 18 00 01 	andh	r8,0x1,COH
80006bb6:	c0 21       	brne	80006bba <osc_priv_enable_rc8m+0x3e>
      cpu_irq_enable();
80006bb8:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006bba:	5e fc       	retal	r12

80006bbc <osc_priv_enable_osc32>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006bbc:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006bc0:	d3 03       	ssrf	0x10
void osc_priv_enable_osc32(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL32;
80006bc2:	fe 78 08 00 	mov	r8,-63488
80006bc6:	34 ca       	mov	r10,76
80006bc8:	ea 1a aa 00 	orh	r10,0xaa00
80006bcc:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.oscctrl32 =
80006bce:	e2 6a 01 01 	mov	r10,131329
80006bd2:	f1 4a 00 4c 	st.w	r8[76],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006bd6:	12 98       	mov	r8,r9
80006bd8:	e6 18 00 01 	andh	r8,0x1,COH
80006bdc:	c0 21       	brne	80006be0 <osc_priv_enable_osc32+0x24>
      cpu_irq_enable();
80006bde:	d5 03       	csrf	0x10
			(OSC32_STARTUP_VALUE << AVR32_SCIF_OSCCTRL32_STARTUP)
			| (OSC32_MODE_VALUE << AVR32_SCIF_OSCCTRL32_MODE)
			| (1U << AVR32_SCIF_OSCCTRL32_OSC32EN);
	cpu_irq_restore(flags);
}
80006be0:	5e fc       	retal	r12

80006be2 <osc_priv_enable_osc0>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006be2:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006be6:	d3 03       	ssrf	0x10
void osc_priv_enable_osc0(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL;
80006be8:	fe 78 08 00 	mov	r8,-63488
80006bec:	32 4a       	mov	r10,36
80006bee:	ea 1a aa 00 	orh	r10,0xaa00
80006bf2:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.oscctrl[0] =
80006bf4:	e0 7a 0c 07 	mov	r10,68615
80006bf8:	91 9a       	st.w	r8[0x24],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006bfa:	12 98       	mov	r8,r9
80006bfc:	e6 18 00 01 	andh	r8,0x1,COH
80006c00:	c0 21       	brne	80006c04 <osc_priv_enable_osc0+0x22>
      cpu_irq_enable();
80006c02:	d5 03       	csrf	0x10
			(OSC0_STARTUP_VALUE << AVR32_SCIF_OSCCTRL_STARTUP)
			| (OSC0_GAIN_VALUE << AVR32_SCIF_OSCCTRL_GAIN)
			| (OSC0_MODE_VALUE << AVR32_SCIF_OSCCTRL_MODE)
			| (1U << AVR32_SCIF_OSCCTRL_OSCEN);
	cpu_irq_restore(flags);
}
80006c04:	5e fc       	retal	r12

80006c06 <pll_enable>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006c06:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006c0a:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | (AVR32_SCIF_PLL + (4 * pll_id));
80006c0c:	2f 9b       	sub	r11,-7
80006c0e:	f6 0a 15 02 	lsl	r10,r11,0x2
80006c12:	ea 1a aa 00 	orh	r10,0xaa00
80006c16:	fe 78 08 00 	mov	r8,-63488
80006c1a:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.pll[pll_id] = cfg->ctrl | (1U << AVR32_SCIF_PLLEN);
80006c1c:	78 0a       	ld.w	r10,r12[0x0]
80006c1e:	a1 aa       	sbr	r10,0x0
80006c20:	f0 0b 09 2a 	st.w	r8[r11<<0x2],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006c24:	12 98       	mov	r8,r9
80006c26:	e6 18 00 01 	andh	r8,0x1,COH
80006c2a:	c0 21       	brne	80006c2e <pll_enable+0x28>
      cpu_irq_enable();
80006c2c:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006c2e:	5e fc       	retal	r12

80006c30 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80006c30:	d4 01       	pushm	lr
	switch (id) {
80006c32:	30 28       	mov	r8,2
80006c34:	f0 0c 18 00 	cp.b	r12,r8
80006c38:	c1 50       	breq	80006c62 <osc_enable+0x32>
80006c3a:	e0 8b 00 05 	brhi	80006c44 <osc_enable+0x14>
80006c3e:	58 0c       	cp.w	r12,0
80006c40:	c1 61       	brne	80006c6c <osc_enable+0x3c>
80006c42:	c0 a8       	rjmp	80006c56 <osc_enable+0x26>
80006c44:	30 38       	mov	r8,3
80006c46:	f0 0c 18 00 	cp.b	r12,r8
80006c4a:	c0 90       	breq	80006c5c <osc_enable+0x2c>
80006c4c:	30 48       	mov	r8,4
80006c4e:	f0 0c 18 00 	cp.b	r12,r8
80006c52:	c0 d1       	brne	80006c6c <osc_enable+0x3c>
80006c54:	c0 a8       	rjmp	80006c68 <osc_enable+0x38>
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		osc_priv_enable_osc0();
80006c56:	f0 1f 00 07 	mcall	80006c70 <osc_enable+0x40>
		break;
80006c5a:	d8 02       	popm	pc
		break;
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		osc_priv_enable_osc32();
80006c5c:	f0 1f 00 06 	mcall	80006c74 <osc_enable+0x44>
		break;
80006c60:	d8 02       	popm	pc
#endif

	case OSC_ID_RC8M:
		osc_priv_enable_rc8m();
80006c62:	f0 1f 00 06 	mcall	80006c78 <osc_enable+0x48>
		break;
80006c66:	d8 02       	popm	pc

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80006c68:	f0 1f 00 05 	mcall	80006c7c <osc_enable+0x4c>
80006c6c:	d8 02       	popm	pc
80006c6e:	00 00       	add	r0,r0
80006c70:	80 00       	ld.sh	r0,r0[0x0]
80006c72:	6b e2       	ld.w	r2,r5[0x78]
80006c74:	80 00       	ld.sh	r0,r0[0x0]
80006c76:	6b bc       	ld.w	r12,r5[0x6c]
80006c78:	80 00       	ld.sh	r0,r0[0x0]
80006c7a:	6b 7c       	ld.w	r12,r5[0x5c]
80006c7c:	80 00       	ld.sh	r0,r0[0x0]
80006c7e:	6b 58       	ld.w	r8,r5[0x54]

80006c80 <sysclk_set_source>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006c80:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006c84:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_RC120M);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
80006c86:	fe 78 04 00 	mov	r8,-64512
80006c8a:	fc 1a aa 00 	movh	r10,0xaa00
80006c8e:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.mcctrl = src;
80006c92:	91 0c       	st.w	r8[0x0],r12
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006c94:	12 98       	mov	r8,r9
80006c96:	e6 18 00 01 	andh	r8,0x1,COH
80006c9a:	c0 21       	brne	80006c9e <sysclk_set_source+0x1e>
      cpu_irq_enable();
80006c9c:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006c9e:	5e fc       	retal	r12

80006ca0 <sysclk_set_prescalers>:
 * \param pbc_shift The PBC clock will be divided by \f$2^{pbc\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift,
		unsigned int pbc_shift)
{
80006ca0:	eb cd 40 80 	pushm	r7,lr
	uint32_t   pbc_cksel = 0;

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
80006ca4:	58 0c       	cp.w	r12,0
80006ca6:	c0 30       	breq	80006cac <sysclk_set_prescalers+0xc>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_CPUSEL)
80006ca8:	20 1c       	sub	r12,1
80006caa:	a7 bc       	sbr	r12,0x7
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80006cac:	58 0b       	cp.w	r11,0
80006cae:	c0 30       	breq	80006cb4 <sysclk_set_prescalers+0x14>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_PBSEL)
80006cb0:	20 1b       	sub	r11,1
80006cb2:	a7 bb       	sbr	r11,0x7
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80006cb4:	58 0a       	cp.w	r10,0
80006cb6:	c0 30       	breq	80006cbc <sysclk_set_prescalers+0x1c>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_PBSEL)
80006cb8:	20 1a       	sub	r10,1
80006cba:	a7 ba       	sbr	r10,0x7
				| (1U << AVR32_PM_PBBDIV);

	if (pbc_shift > 0)
80006cbc:	58 09       	cp.w	r9,0
80006cbe:	c0 30       	breq	80006cc4 <sysclk_set_prescalers+0x24>
		pbc_cksel = ((pbc_shift - 1) << AVR32_PM_PBCSEL_PBSEL)
80006cc0:	20 19       	sub	r9,1
80006cc2:	a7 b9       	sbr	r9,0x7

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006cc4:	e1 be 00 00 	mfsr	lr,0x0
	cpu_irq_disable();
80006cc8:	d3 03       	ssrf	0x10
				| (1U << AVR32_PM_PBCDIV);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80006cca:	fe 78 04 00 	mov	r8,-64512
80006cce:	30 47       	mov	r7,4
80006cd0:	ea 17 aa 00 	orh	r7,0xaa00
80006cd4:	f1 47 00 58 	st.w	r8[88],r7
	AVR32_PM.cpusel = cpu_cksel;
80006cd8:	91 1c       	st.w	r8[0x4],r12
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
80006cda:	30 cc       	mov	r12,12
80006cdc:	ea 1c aa 00 	orh	r12,0xaa00
80006ce0:	f1 4c 00 58 	st.w	r8[88],r12
	AVR32_PM.pbasel = pba_cksel;
80006ce4:	91 3b       	st.w	r8[0xc],r11
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80006ce6:	31 0b       	mov	r11,16
80006ce8:	ea 1b aa 00 	orh	r11,0xaa00
80006cec:	f1 4b 00 58 	st.w	r8[88],r11
	AVR32_PM.pbbsel = pbb_cksel;
80006cf0:	91 4a       	st.w	r8[0x10],r10
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBCSEL;
80006cf2:	31 4a       	mov	r10,20
80006cf4:	ea 1a aa 00 	orh	r10,0xaa00
80006cf8:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.pbcsel = pbc_cksel;
80006cfc:	91 59       	st.w	r8[0x14],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006cfe:	1c 98       	mov	r8,lr
80006d00:	e6 18 00 01 	andh	r8,0x1,COH
80006d04:	c0 21       	brne	80006d08 <sysclk_set_prescalers+0x68>
      cpu_irq_enable();
80006d06:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006d08:	e3 cd 80 80 	ldm	sp++,r7,pc

80006d0c <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80006d0c:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006d0e:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006d12:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80006d14:	a3 6c       	lsl	r12,0x2
80006d16:	fe 7a 04 20 	mov	r10,-64480
80006d1a:	f8 0a 00 08 	add	r8,r12,r10
80006d1e:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80006d20:	30 1e       	mov	lr,1
80006d22:	fc 0b 09 4b 	lsl	r11,lr,r11
80006d26:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80006d28:	32 0a       	mov	r10,32
80006d2a:	ea 1a aa 00 	orh	r10,0xaa00
80006d2e:	14 0c       	add	r12,r10
80006d30:	fe 7a 04 00 	mov	r10,-64512
80006d34:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80006d38:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006d3a:	12 98       	mov	r8,r9
80006d3c:	e6 18 00 01 	andh	r8,0x1,COH
80006d40:	c0 21       	brne	80006d44 <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
80006d42:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80006d44:	d8 02       	popm	pc
80006d46:	d7 03       	nop

80006d48 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80006d48:	d4 01       	pushm	lr
80006d4a:	20 1d       	sub	sp,4
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0) || (CONFIG_SYSCLK_PBC_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
80006d4c:	30 19       	mov	r9,1
80006d4e:	12 9a       	mov	r10,r9
80006d50:	12 9b       	mov	r11,r9
80006d52:	30 0c       	mov	r12,0
80006d54:	f0 1f 00 1e 	mcall	80006dcc <sysclk_init+0x84>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_SCIF.pclksr & (1U << (AVR32_SCIF_PLL0_LOCK + pll_id)));
80006d58:	fe 78 08 00 	mov	r8,-63488
80006d5c:	70 58       	ld.w	r8,r8[0x14]

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
80006d5e:	e2 18 00 10 	andl	r8,0x10,COH
80006d62:	c2 91       	brne	80006db4 <sysclk_init+0x6c>
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC0RDY));
80006d64:	fe 78 08 00 	mov	r8,-63488
80006d68:	70 58       	ld.w	r8,r8[0x14]

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_OSC0:
		if (!osc_is_ready(OSC_ID_OSC0)) {
80006d6a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006d6e:	c0 a1       	brne	80006d82 <sysclk_init+0x3a>
			osc_enable(OSC_ID_OSC0);
80006d70:	30 0c       	mov	r12,0
80006d72:	f0 1f 00 18 	mcall	80006dd0 <sysclk_init+0x88>
80006d76:	fe 79 08 00 	mov	r9,-63488
80006d7a:	72 58       	ld.w	r8,r9[0x14]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
80006d7c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006d80:	cf d0       	breq	80006d7a <sysclk_init+0x32>
static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_SCIF_PLLOPT + option);
80006d82:	31 08       	mov	r8,16
80006d84:	a3 b8       	sbr	r8,0x3
80006d86:	50 08       	stdsp	sp[0x0],r8
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);

	Assert(mul > 2 && mul <= 16);
	Assert(div > 0 && div <= 15);

	cfg->ctrl |= ((mul - 1) << AVR32_SCIF_PLLMUL)
80006d88:	10 99       	mov	r9,r8
80006d8a:	ea 19 3f 00 	orh	r9,0x3f00
80006d8e:	e8 19 01 00 	orl	r9,0x100
80006d92:	30 68       	mov	r8,6
80006d94:	20 18       	sub	r8,1
80006d96:	f3 e8 11 08 	or	r8,r9,r8<<0x10
80006d9a:	fa cc ff fc 	sub	r12,sp,-4
80006d9e:	18 d8       	st.w	--r12,r8
#endif
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
80006da0:	30 0b       	mov	r11,0
80006da2:	1a 9c       	mov	r12,sp
80006da4:	f0 1f 00 0c 	mcall	80006dd4 <sysclk_init+0x8c>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_SCIF.pclksr & (1U << (AVR32_SCIF_PLL0_LOCK + pll_id)));
80006da8:	fe 79 08 00 	mov	r9,-63488
80006dac:	72 58       	ld.w	r8,r9[0x14]
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
80006dae:	e2 18 00 10 	andl	r8,0x10,COH
80006db2:	cf d0       	breq	80006dac <sysclk_init+0x64>

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL0: {
		pll_enable_config_defaults(0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80006db4:	e0 6c 6c 00 	mov	r12,27648
80006db8:	ea 1c 02 dc 	orh	r12,0x2dc
80006dbc:	f0 1f 00 07 	mcall	80006dd8 <sysclk_init+0x90>
		sysclk_set_source(SYSCLK_SRC_PLL0);
80006dc0:	30 3c       	mov	r12,3
80006dc2:	f0 1f 00 07 	mcall	80006ddc <sysclk_init+0x94>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80006dc6:	2f fd       	sub	sp,-4
80006dc8:	d8 02       	popm	pc
80006dca:	00 00       	add	r0,r0
80006dcc:	80 00       	ld.sh	r0,r0[0x0]
80006dce:	6c a0       	ld.w	r0,r6[0x28]
80006dd0:	80 00       	ld.sh	r0,r0[0x0]
80006dd2:	6c 30       	ld.w	r0,r6[0xc]
80006dd4:	80 00       	ld.sh	r0,r0[0x0]
80006dd6:	6c 06       	ld.w	r6,r6[0x0]
80006dd8:	80 00       	ld.sh	r0,r0[0x0]
80006dda:	67 98       	ld.w	r8,r3[0x64]
80006ddc:	80 00       	ld.sh	r0,r0[0x0]
80006dde:	6c 80       	ld.w	r0,r6[0x20]

80006de0 <board_init>:
#include <conf_board.h>
#include "ecu_can.h"
#include "mcp2515.h"

void board_init(void)
{
80006de0:	d4 01       	pushm	lr
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	#ifdef USE_WDT
		wdt_disable();
80006de2:	f0 1f 00 25 	mcall	80006e74 <board_init+0x94>
	#endif
	/* Disable all interrupts. */
	Disable_global_interrupt();
80006de6:	d3 03       	ssrf	0x10
	sysclk_init();
80006de8:	f0 1f 00 24 	mcall	80006e78 <board_init+0x98>
	delay_init(sysclk_get_cpu_hz());
	
	gpio_configure_pin(LED1,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006dec:	30 3b       	mov	r11,3
80006dee:	35 3c       	mov	r12,83
80006df0:	f0 1f 00 23 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(LED2,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006df4:	30 3b       	mov	r11,3
80006df6:	35 2c       	mov	r12,82
80006df8:	f0 1f 00 21 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(LED3,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006dfc:	30 3b       	mov	r11,3
80006dfe:	35 1c       	mov	r12,81
80006e00:	f0 1f 00 1f 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(LED4,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006e04:	30 3b       	mov	r11,3
80006e06:	35 0c       	mov	r12,80
80006e08:	f0 1f 00 1d 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(AIR_PLUS,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e0c:	30 1b       	mov	r11,1
80006e0e:	30 4c       	mov	r12,4
80006e10:	f0 1f 00 1b 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(FRG_PIN,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e14:	30 1b       	mov	r11,1
80006e16:	30 9c       	mov	r12,9
80006e18:	f0 1f 00 19 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(RFE_PIN,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e1c:	30 1b       	mov	r11,1
80006e1e:	31 0c       	mov	r12,16
80006e20:	f0 1f 00 17 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(INVERTER_BTB,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006e24:	30 8b       	mov	r11,8
80006e26:	37 dc       	mov	r12,125
80006e28:	f0 1f 00 15 	mcall	80006e7c <board_init+0x9c>
	
	
	gpio_configure_pin(INVERTER_DIN1, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e2c:	30 1b       	mov	r11,1
80006e2e:	30 5c       	mov	r12,5
80006e30:	f0 1f 00 13 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(INVERTER_DIN2, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e34:	30 1b       	mov	r11,1
80006e36:	30 6c       	mov	r12,6
80006e38:	f0 1f 00 11 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT1,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006e3c:	30 8b       	mov	r11,8
80006e3e:	37 5c       	mov	r12,117
80006e40:	f0 1f 00 0f 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT2,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006e44:	30 8b       	mov	r11,8
80006e46:	37 bc       	mov	r12,123
80006e48:	f0 1f 00 0d 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT3,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006e4c:	30 8b       	mov	r11,8
80006e4e:	37 cc       	mov	r12,124
80006e50:	f0 1f 00 0b 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(END1, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e54:	30 1b       	mov	r11,1
80006e56:	30 7c       	mov	r12,7
80006e58:	f0 1f 00 09 	mcall	80006e7c <board_init+0x9c>
	gpio_configure_pin(END2, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006e5c:	30 1b       	mov	r11,1
80006e5e:	30 8c       	mov	r12,8
80006e60:	f0 1f 00 07 	mcall	80006e7c <board_init+0x9c>
	
	gpio_configure_pin(INT1, GPIO_DIR_INPUT| GPIO_PULL_UP); 
80006e64:	30 4b       	mov	r11,4
80006e66:	36 ec       	mov	r12,110
80006e68:	f0 1f 00 05 	mcall	80006e7c <board_init+0x9c>
	
	ecu_can_init();
80006e6c:	f0 1f 00 05 	mcall	80006e80 <board_init+0xa0>
	
	Enable_global_interrupt();
80006e70:	d5 03       	csrf	0x10
	
}
80006e72:	d8 02       	popm	pc
80006e74:	80 00       	ld.sh	r0,r0[0x0]
80006e76:	21 d4       	sub	r4,29
80006e78:	80 00       	ld.sh	r0,r0[0x0]
80006e7a:	6d 48       	ld.w	r8,r6[0x50]
80006e7c:	80 00       	ld.sh	r0,r0[0x0]
80006e7e:	68 80       	ld.w	r0,r4[0x20]
80006e80:	80 00       	ld.sh	r0,r0[0x0]
80006e82:	55 88       	stdsp	sp[0x160],r8

80006e84 <__avr32_f64_mul>:
80006e84:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80006e88:	e0 80 00 dc 	breq	80007040 <__avr32_f64_mul_op1_zero>
80006e8c:	d4 21       	pushm	r4-r7,lr
80006e8e:	f7 e9 20 0e 	eor	lr,r11,r9
80006e92:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80006e96:	30 15       	mov	r5,1
80006e98:	c4 30       	breq	80006f1e <__avr32_f64_mul_op1_subnormal>
80006e9a:	ab 6b       	lsl	r11,0xa
80006e9c:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80006ea0:	ab 6a       	lsl	r10,0xa
80006ea2:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80006ea6:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80006eaa:	c5 c0       	breq	80006f62 <__avr32_f64_mul_op2_subnormal>
80006eac:	a1 78       	lsl	r8,0x1
80006eae:	5c f9       	rol	r9
80006eb0:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80006eb4:	e0 47 07 ff 	cp.w	r7,2047
80006eb8:	c7 70       	breq	80006fa6 <__avr32_f64_mul_op_nan_or_inf>
80006eba:	e0 46 07 ff 	cp.w	r6,2047
80006ebe:	c7 40       	breq	80006fa6 <__avr32_f64_mul_op_nan_or_inf>
80006ec0:	ee 06 00 0c 	add	r12,r7,r6
80006ec4:	e0 2c 03 fe 	sub	r12,1022
80006ec8:	f6 08 06 44 	mulu.d	r4,r11,r8
80006ecc:	f4 09 07 44 	macu.d	r4,r10,r9
80006ed0:	f4 08 06 46 	mulu.d	r6,r10,r8
80006ed4:	f6 09 06 4a 	mulu.d	r10,r11,r9
80006ed8:	08 07       	add	r7,r4
80006eda:	f4 05 00 4a 	adc	r10,r10,r5
80006ede:	5c 0b       	acr	r11
80006ee0:	ed bb 00 14 	bld	r11,0x14
80006ee4:	c0 50       	breq	80006eee <__avr32_f64_mul+0x6a>
80006ee6:	a1 77       	lsl	r7,0x1
80006ee8:	5c fa       	rol	r10
80006eea:	5c fb       	rol	r11
80006eec:	20 1c       	sub	r12,1
80006eee:	58 0c       	cp.w	r12,0
80006ef0:	e0 8a 00 6f 	brle	80006fce <__avr32_f64_mul_res_subnormal>
80006ef4:	e0 4c 07 ff 	cp.w	r12,2047
80006ef8:	e0 84 00 9c 	brge	80007030 <__avr32_f64_mul_res_inf>
80006efc:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80006f00:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80006f04:	ef e6 12 17 	or	r7,r7,r6>>0x1
80006f08:	ee 17 80 00 	eorh	r7,0x8000
80006f0c:	f1 b7 04 20 	satu	r7,0x1
80006f10:	0e 0a       	add	r10,r7
80006f12:	5c 0b       	acr	r11
80006f14:	ed be 00 1f 	bld	lr,0x1f
80006f18:	ef bb 00 1f 	bst	r11,0x1f
80006f1c:	d8 22       	popm	r4-r7,pc

80006f1e <__avr32_f64_mul_op1_subnormal>:
80006f1e:	e4 1b 00 0f 	andh	r11,0xf
80006f22:	f4 0c 12 00 	clz	r12,r10
80006f26:	f6 06 12 00 	clz	r6,r11
80006f2a:	f7 bc 03 e1 	sublo	r12,-31
80006f2e:	f8 06 17 30 	movlo	r6,r12
80006f32:	f7 b6 02 01 	subhs	r6,1
80006f36:	e0 46 00 20 	cp.w	r6,32
80006f3a:	c0 d4       	brge	80006f54 <__avr32_f64_mul_op1_subnormal+0x36>
80006f3c:	ec 0c 11 20 	rsub	r12,r6,32
80006f40:	f6 06 09 4b 	lsl	r11,r11,r6
80006f44:	f4 0c 0a 4c 	lsr	r12,r10,r12
80006f48:	18 4b       	or	r11,r12
80006f4a:	f4 06 09 4a 	lsl	r10,r10,r6
80006f4e:	20 b6       	sub	r6,11
80006f50:	0c 17       	sub	r7,r6
80006f52:	ca ab       	rjmp	80006ea6 <__avr32_f64_mul+0x22>
80006f54:	f4 06 09 4b 	lsl	r11,r10,r6
80006f58:	c6 40       	breq	80007020 <__avr32_f64_mul_res_zero>
80006f5a:	30 0a       	mov	r10,0
80006f5c:	20 b6       	sub	r6,11
80006f5e:	0c 17       	sub	r7,r6
80006f60:	ca 3b       	rjmp	80006ea6 <__avr32_f64_mul+0x22>

80006f62 <__avr32_f64_mul_op2_subnormal>:
80006f62:	e4 19 00 0f 	andh	r9,0xf
80006f66:	f0 0c 12 00 	clz	r12,r8
80006f6a:	f2 05 12 00 	clz	r5,r9
80006f6e:	f7 bc 03 ea 	sublo	r12,-22
80006f72:	f8 05 17 30 	movlo	r5,r12
80006f76:	f7 b5 02 0a 	subhs	r5,10
80006f7a:	e0 45 00 20 	cp.w	r5,32
80006f7e:	c0 d4       	brge	80006f98 <__avr32_f64_mul_op2_subnormal+0x36>
80006f80:	ea 0c 11 20 	rsub	r12,r5,32
80006f84:	f2 05 09 49 	lsl	r9,r9,r5
80006f88:	f0 0c 0a 4c 	lsr	r12,r8,r12
80006f8c:	18 49       	or	r9,r12
80006f8e:	f0 05 09 48 	lsl	r8,r8,r5
80006f92:	20 25       	sub	r5,2
80006f94:	0a 16       	sub	r6,r5
80006f96:	c8 fb       	rjmp	80006eb4 <__avr32_f64_mul+0x30>
80006f98:	f0 05 09 49 	lsl	r9,r8,r5
80006f9c:	c4 20       	breq	80007020 <__avr32_f64_mul_res_zero>
80006f9e:	30 08       	mov	r8,0
80006fa0:	20 25       	sub	r5,2
80006fa2:	0a 16       	sub	r6,r5
80006fa4:	c8 8b       	rjmp	80006eb4 <__avr32_f64_mul+0x30>

80006fa6 <__avr32_f64_mul_op_nan_or_inf>:
80006fa6:	e4 19 00 0f 	andh	r9,0xf
80006faa:	e4 1b 00 0f 	andh	r11,0xf
80006fae:	14 4b       	or	r11,r10
80006fb0:	10 49       	or	r9,r8
80006fb2:	e0 47 07 ff 	cp.w	r7,2047
80006fb6:	c0 91       	brne	80006fc8 <__avr32_f64_mul_op1_not_naninf>
80006fb8:	58 0b       	cp.w	r11,0
80006fba:	c3 81       	brne	8000702a <__avr32_f64_mul_res_nan>
80006fbc:	e0 46 07 ff 	cp.w	r6,2047
80006fc0:	c3 81       	brne	80007030 <__avr32_f64_mul_res_inf>
80006fc2:	58 09       	cp.w	r9,0
80006fc4:	c3 60       	breq	80007030 <__avr32_f64_mul_res_inf>
80006fc6:	c3 28       	rjmp	8000702a <__avr32_f64_mul_res_nan>

80006fc8 <__avr32_f64_mul_op1_not_naninf>:
80006fc8:	58 09       	cp.w	r9,0
80006fca:	c3 30       	breq	80007030 <__avr32_f64_mul_res_inf>
80006fcc:	c2 f8       	rjmp	8000702a <__avr32_f64_mul_res_nan>

80006fce <__avr32_f64_mul_res_subnormal>:
80006fce:	5c 3c       	neg	r12
80006fd0:	2f fc       	sub	r12,-1
80006fd2:	f1 bc 04 c0 	satu	r12,0x6
80006fd6:	e0 4c 00 20 	cp.w	r12,32
80006fda:	c1 14       	brge	80006ffc <__avr32_f64_mul_res_subnormal+0x2e>
80006fdc:	f8 08 11 20 	rsub	r8,r12,32
80006fe0:	0e 46       	or	r6,r7
80006fe2:	ee 0c 0a 47 	lsr	r7,r7,r12
80006fe6:	f4 08 09 49 	lsl	r9,r10,r8
80006fea:	12 47       	or	r7,r9
80006fec:	f4 0c 0a 4a 	lsr	r10,r10,r12
80006ff0:	f6 08 09 49 	lsl	r9,r11,r8
80006ff4:	12 4a       	or	r10,r9
80006ff6:	f6 0c 0a 4b 	lsr	r11,r11,r12
80006ffa:	c8 3b       	rjmp	80006f00 <__avr32_f64_mul+0x7c>
80006ffc:	f8 08 11 20 	rsub	r8,r12,32
80007000:	f9 b9 00 00 	moveq	r9,0
80007004:	c0 30       	breq	8000700a <__avr32_f64_mul_res_subnormal+0x3c>
80007006:	f6 08 09 49 	lsl	r9,r11,r8
8000700a:	0e 46       	or	r6,r7
8000700c:	ed ea 10 16 	or	r6,r6,r10<<0x1
80007010:	f4 0c 0a 4a 	lsr	r10,r10,r12
80007014:	f3 ea 10 07 	or	r7,r9,r10
80007018:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000701c:	30 0b       	mov	r11,0
8000701e:	c7 1b       	rjmp	80006f00 <__avr32_f64_mul+0x7c>

80007020 <__avr32_f64_mul_res_zero>:
80007020:	1c 9b       	mov	r11,lr
80007022:	e6 1b 80 00 	andh	r11,0x8000,COH
80007026:	30 0a       	mov	r10,0
80007028:	d8 22       	popm	r4-r7,pc

8000702a <__avr32_f64_mul_res_nan>:
8000702a:	3f fb       	mov	r11,-1
8000702c:	3f fa       	mov	r10,-1
8000702e:	d8 22       	popm	r4-r7,pc

80007030 <__avr32_f64_mul_res_inf>:
80007030:	f0 6b 00 00 	mov	r11,-1048576
80007034:	ed be 00 1f 	bld	lr,0x1f
80007038:	ef bb 00 1f 	bst	r11,0x1f
8000703c:	30 0a       	mov	r10,0
8000703e:	d8 22       	popm	r4-r7,pc

80007040 <__avr32_f64_mul_op1_zero>:
80007040:	f7 e9 20 0b 	eor	r11,r11,r9
80007044:	e6 1b 80 00 	andh	r11,0x8000,COH
80007048:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000704c:	e0 4c 07 ff 	cp.w	r12,2047
80007050:	5e 1c       	retne	r12
80007052:	3f fa       	mov	r10,-1
80007054:	3f fb       	mov	r11,-1
80007056:	5e fc       	retal	r12

80007058 <__avr32_f64_sub_from_add>:
80007058:	ee 19 80 00 	eorh	r9,0x8000

8000705c <__avr32_f64_sub>:
8000705c:	f7 e9 20 0c 	eor	r12,r11,r9
80007060:	e0 86 00 ca 	brmi	800071f4 <__avr32_f64_add_from_sub>
80007064:	eb cd 40 e0 	pushm	r5-r7,lr
80007068:	16 9c       	mov	r12,r11
8000706a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000706e:	bf db       	cbr	r11,0x1f
80007070:	bf d9       	cbr	r9,0x1f
80007072:	10 3a       	cp.w	r10,r8
80007074:	f2 0b 13 00 	cpc	r11,r9
80007078:	c0 92       	brcc	8000708a <__avr32_f64_sub+0x2e>
8000707a:	16 97       	mov	r7,r11
8000707c:	12 9b       	mov	r11,r9
8000707e:	0e 99       	mov	r9,r7
80007080:	14 97       	mov	r7,r10
80007082:	10 9a       	mov	r10,r8
80007084:	0e 98       	mov	r8,r7
80007086:	ee 1c 80 00 	eorh	r12,0x8000
8000708a:	f6 07 16 14 	lsr	r7,r11,0x14
8000708e:	ab 7b       	lsl	r11,0xb
80007090:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80007094:	ab 7a       	lsl	r10,0xb
80007096:	bf bb       	sbr	r11,0x1f
80007098:	f2 06 16 14 	lsr	r6,r9,0x14
8000709c:	c4 40       	breq	80007124 <__avr32_f64_sub_opL_subnormal>
8000709e:	ab 79       	lsl	r9,0xb
800070a0:	f3 e8 13 59 	or	r9,r9,r8>>0x15
800070a4:	ab 78       	lsl	r8,0xb
800070a6:	bf b9       	sbr	r9,0x1f

800070a8 <__avr32_f64_sub_opL_subnormal_done>:
800070a8:	e0 47 07 ff 	cp.w	r7,2047
800070ac:	c4 f0       	breq	8000714a <__avr32_f64_sub_opH_nan_or_inf>
800070ae:	0e 26       	rsub	r6,r7
800070b0:	c1 20       	breq	800070d4 <__avr32_f64_sub_shift_done>
800070b2:	ec 05 11 20 	rsub	r5,r6,32
800070b6:	e0 46 00 20 	cp.w	r6,32
800070ba:	c7 c2       	brcc	800071b2 <__avr32_f64_sub_longshift>
800070bc:	f0 05 09 4e 	lsl	lr,r8,r5
800070c0:	f2 05 09 45 	lsl	r5,r9,r5
800070c4:	f0 06 0a 48 	lsr	r8,r8,r6
800070c8:	f2 06 0a 49 	lsr	r9,r9,r6
800070cc:	0a 48       	or	r8,r5
800070ce:	58 0e       	cp.w	lr,0
800070d0:	5f 1e       	srne	lr
800070d2:	1c 48       	or	r8,lr

800070d4 <__avr32_f64_sub_shift_done>:
800070d4:	10 1a       	sub	r10,r8
800070d6:	f6 09 01 4b 	sbc	r11,r11,r9
800070da:	f6 06 12 00 	clz	r6,r11
800070de:	c0 e0       	breq	800070fa <__avr32_f64_sub_longnormalize_done>
800070e0:	c7 83       	brcs	800071d0 <__avr32_f64_sub_longnormalize>
800070e2:	ec 0e 11 20 	rsub	lr,r6,32
800070e6:	f6 06 09 4b 	lsl	r11,r11,r6
800070ea:	f4 0e 0a 4e 	lsr	lr,r10,lr
800070ee:	1c 4b       	or	r11,lr
800070f0:	f4 06 09 4a 	lsl	r10,r10,r6
800070f4:	0c 17       	sub	r7,r6
800070f6:	e0 8a 00 39 	brle	80007168 <__avr32_f64_sub_subnormal_result>

800070fa <__avr32_f64_sub_longnormalize_done>:
800070fa:	f4 09 15 15 	lsl	r9,r10,0x15
800070fe:	ab 9a       	lsr	r10,0xb
80007100:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80007104:	ab 9b       	lsr	r11,0xb
80007106:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000710a:	18 4b       	or	r11,r12

8000710c <__avr32_f64_sub_round>:
8000710c:	fc 17 80 00 	movh	r7,0x8000
80007110:	ed ba 00 00 	bld	r10,0x0
80007114:	f7 b7 01 ff 	subne	r7,-1
80007118:	0e 39       	cp.w	r9,r7
8000711a:	5f 29       	srhs	r9
8000711c:	12 0a       	add	r10,r9
8000711e:	5c 0b       	acr	r11
80007120:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007124 <__avr32_f64_sub_opL_subnormal>:
80007124:	ab 79       	lsl	r9,0xb
80007126:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000712a:	ab 78       	lsl	r8,0xb
8000712c:	f3 e8 10 0e 	or	lr,r9,r8
80007130:	f9 b6 01 01 	movne	r6,1
80007134:	ee 0e 11 00 	rsub	lr,r7,0
80007138:	f9 b7 00 01 	moveq	r7,1
8000713c:	ef bb 00 1f 	bst	r11,0x1f
80007140:	f7 ea 10 0e 	or	lr,r11,r10
80007144:	f9 b7 00 00 	moveq	r7,0
80007148:	cb 0b       	rjmp	800070a8 <__avr32_f64_sub_opL_subnormal_done>

8000714a <__avr32_f64_sub_opH_nan_or_inf>:
8000714a:	bf db       	cbr	r11,0x1f
8000714c:	f7 ea 10 0e 	or	lr,r11,r10
80007150:	c0 81       	brne	80007160 <__avr32_f64_sub_return_nan>
80007152:	e0 46 07 ff 	cp.w	r6,2047
80007156:	c0 50       	breq	80007160 <__avr32_f64_sub_return_nan>
80007158:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000715c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007160 <__avr32_f64_sub_return_nan>:
80007160:	3f fa       	mov	r10,-1
80007162:	3f fb       	mov	r11,-1
80007164:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007168 <__avr32_f64_sub_subnormal_result>:
80007168:	5c 37       	neg	r7
8000716a:	2f f7       	sub	r7,-1
8000716c:	f1 b7 04 c0 	satu	r7,0x6
80007170:	e0 47 00 20 	cp.w	r7,32
80007174:	c1 14       	brge	80007196 <__avr32_f64_sub_subnormal_result+0x2e>
80007176:	ee 08 11 20 	rsub	r8,r7,32
8000717a:	f4 08 09 49 	lsl	r9,r10,r8
8000717e:	5f 16       	srne	r6
80007180:	f4 07 0a 4a 	lsr	r10,r10,r7
80007184:	0c 4a       	or	r10,r6
80007186:	f6 08 09 49 	lsl	r9,r11,r8
8000718a:	f5 e9 10 0a 	or	r10,r10,r9
8000718e:	f4 07 0a 4b 	lsr	r11,r10,r7
80007192:	30 07       	mov	r7,0
80007194:	cb 3b       	rjmp	800070fa <__avr32_f64_sub_longnormalize_done>
80007196:	ee 08 11 40 	rsub	r8,r7,64
8000719a:	f6 08 09 49 	lsl	r9,r11,r8
8000719e:	14 49       	or	r9,r10
800071a0:	5f 16       	srne	r6
800071a2:	f6 07 0a 4a 	lsr	r10,r11,r7
800071a6:	0c 4a       	or	r10,r6
800071a8:	30 0b       	mov	r11,0
800071aa:	30 07       	mov	r7,0
800071ac:	ca 7b       	rjmp	800070fa <__avr32_f64_sub_longnormalize_done>
800071ae:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800071b2 <__avr32_f64_sub_longshift>:
800071b2:	f1 b6 04 c0 	satu	r6,0x6
800071b6:	f0 0e 17 00 	moveq	lr,r8
800071ba:	c0 40       	breq	800071c2 <__avr32_f64_sub_longshift+0x10>
800071bc:	f2 05 09 4e 	lsl	lr,r9,r5
800071c0:	10 4e       	or	lr,r8
800071c2:	f2 06 0a 48 	lsr	r8,r9,r6
800071c6:	30 09       	mov	r9,0
800071c8:	58 0e       	cp.w	lr,0
800071ca:	5f 1e       	srne	lr
800071cc:	1c 48       	or	r8,lr
800071ce:	c8 3b       	rjmp	800070d4 <__avr32_f64_sub_shift_done>

800071d0 <__avr32_f64_sub_longnormalize>:
800071d0:	f4 06 12 00 	clz	r6,r10
800071d4:	f9 b7 03 00 	movlo	r7,0
800071d8:	f9 b6 03 00 	movlo	r6,0
800071dc:	f9 bc 03 00 	movlo	r12,0
800071e0:	f7 b6 02 e0 	subhs	r6,-32
800071e4:	f4 06 09 4b 	lsl	r11,r10,r6
800071e8:	30 0a       	mov	r10,0
800071ea:	0c 17       	sub	r7,r6
800071ec:	fe 9a ff be 	brle	80007168 <__avr32_f64_sub_subnormal_result>
800071f0:	c8 5b       	rjmp	800070fa <__avr32_f64_sub_longnormalize_done>
800071f2:	d7 03       	nop

800071f4 <__avr32_f64_add_from_sub>:
800071f4:	ee 19 80 00 	eorh	r9,0x8000

800071f8 <__avr32_f64_add>:
800071f8:	f7 e9 20 0c 	eor	r12,r11,r9
800071fc:	fe 96 ff 2e 	brmi	80007058 <__avr32_f64_sub_from_add>
80007200:	eb cd 40 e0 	pushm	r5-r7,lr
80007204:	16 9c       	mov	r12,r11
80007206:	e6 1c 80 00 	andh	r12,0x8000,COH
8000720a:	bf db       	cbr	r11,0x1f
8000720c:	bf d9       	cbr	r9,0x1f
8000720e:	12 3b       	cp.w	r11,r9
80007210:	c0 72       	brcc	8000721e <__avr32_f64_add+0x26>
80007212:	16 97       	mov	r7,r11
80007214:	12 9b       	mov	r11,r9
80007216:	0e 99       	mov	r9,r7
80007218:	14 97       	mov	r7,r10
8000721a:	10 9a       	mov	r10,r8
8000721c:	0e 98       	mov	r8,r7
8000721e:	30 0e       	mov	lr,0
80007220:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80007224:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80007228:	b5 ab       	sbr	r11,0x14
8000722a:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000722e:	c6 20       	breq	800072f2 <__avr32_f64_add_op2_subnormal>
80007230:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80007234:	b5 a9       	sbr	r9,0x14
80007236:	e0 47 07 ff 	cp.w	r7,2047
8000723a:	c2 80       	breq	8000728a <__avr32_f64_add_opH_nan_or_inf>
8000723c:	0e 26       	rsub	r6,r7
8000723e:	c1 20       	breq	80007262 <__avr32_f64_add_shift_done>
80007240:	e0 46 00 36 	cp.w	r6,54
80007244:	c1 52       	brcc	8000726e <__avr32_f64_add_res_of_done>
80007246:	ec 05 11 20 	rsub	r5,r6,32
8000724a:	e0 46 00 20 	cp.w	r6,32
8000724e:	c3 52       	brcc	800072b8 <__avr32_f64_add_longshift>
80007250:	f0 05 09 4e 	lsl	lr,r8,r5
80007254:	f2 05 09 45 	lsl	r5,r9,r5
80007258:	f0 06 0a 48 	lsr	r8,r8,r6
8000725c:	f2 06 0a 49 	lsr	r9,r9,r6
80007260:	0a 48       	or	r8,r5

80007262 <__avr32_f64_add_shift_done>:
80007262:	10 0a       	add	r10,r8
80007264:	f6 09 00 4b 	adc	r11,r11,r9
80007268:	ed bb 00 15 	bld	r11,0x15
8000726c:	c3 40       	breq	800072d4 <__avr32_f64_add_res_of>

8000726e <__avr32_f64_add_res_of_done>:
8000726e:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80007272:	18 4b       	or	r11,r12

80007274 <__avr32_f64_add_round>:
80007274:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80007278:	18 4e       	or	lr,r12
8000727a:	ee 1e 80 00 	eorh	lr,0x8000
8000727e:	f1 be 04 20 	satu	lr,0x1
80007282:	1c 0a       	add	r10,lr
80007284:	5c 0b       	acr	r11
80007286:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000728a <__avr32_f64_add_opH_nan_or_inf>:
8000728a:	b5 cb       	cbr	r11,0x14
8000728c:	f7 ea 10 0e 	or	lr,r11,r10
80007290:	c1 01       	brne	800072b0 <__avr32_f64_add_return_nan>
80007292:	e0 46 07 ff 	cp.w	r6,2047
80007296:	c0 30       	breq	8000729c <__avr32_f64_add_opL_nan_or_inf>
80007298:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000729c <__avr32_f64_add_opL_nan_or_inf>:
8000729c:	b5 c9       	cbr	r9,0x14
8000729e:	f3 e8 10 0e 	or	lr,r9,r8
800072a2:	c0 71       	brne	800072b0 <__avr32_f64_add_return_nan>
800072a4:	30 0a       	mov	r10,0
800072a6:	fc 1b 7f f0 	movh	r11,0x7ff0
800072aa:	18 4b       	or	r11,r12
800072ac:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800072b0 <__avr32_f64_add_return_nan>:
800072b0:	3f fa       	mov	r10,-1
800072b2:	3f fb       	mov	r11,-1
800072b4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800072b8 <__avr32_f64_add_longshift>:
800072b8:	f1 b6 04 c0 	satu	r6,0x6
800072bc:	f0 0e 17 00 	moveq	lr,r8
800072c0:	c0 60       	breq	800072cc <__avr32_f64_add_longshift+0x14>
800072c2:	f2 05 09 4e 	lsl	lr,r9,r5
800072c6:	58 08       	cp.w	r8,0
800072c8:	5f 18       	srne	r8
800072ca:	10 4e       	or	lr,r8
800072cc:	f2 06 0a 48 	lsr	r8,r9,r6
800072d0:	30 09       	mov	r9,0
800072d2:	cc 8b       	rjmp	80007262 <__avr32_f64_add_shift_done>

800072d4 <__avr32_f64_add_res_of>:
800072d4:	fd ee 10 1e 	or	lr,lr,lr<<0x1
800072d8:	a1 9b       	lsr	r11,0x1
800072da:	5d 0a       	ror	r10
800072dc:	5d 0e       	ror	lr
800072de:	2f f7       	sub	r7,-1
800072e0:	e0 47 07 ff 	cp.w	r7,2047
800072e4:	f9 ba 00 00 	moveq	r10,0
800072e8:	f9 bb 00 00 	moveq	r11,0
800072ec:	f9 be 00 00 	moveq	lr,0
800072f0:	cb fb       	rjmp	8000726e <__avr32_f64_add_res_of_done>

800072f2 <__avr32_f64_add_op2_subnormal>:
800072f2:	30 16       	mov	r6,1
800072f4:	58 07       	cp.w	r7,0
800072f6:	ca 01       	brne	80007236 <__avr32_f64_add+0x3e>
800072f8:	b5 cb       	cbr	r11,0x14
800072fa:	10 0a       	add	r10,r8
800072fc:	f6 09 00 4b 	adc	r11,r11,r9
80007300:	18 4b       	or	r11,r12
80007302:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80007306:	d7 03       	nop

80007308 <__avr32_u32_to_f64>:
80007308:	f8 cb 00 00 	sub	r11,r12,0
8000730c:	30 0c       	mov	r12,0
8000730e:	c0 38       	rjmp	80007314 <__avr32_s32_to_f64+0x4>

80007310 <__avr32_s32_to_f64>:
80007310:	18 9b       	mov	r11,r12
80007312:	5c 4b       	abs	r11
80007314:	30 0a       	mov	r10,0
80007316:	5e 0b       	reteq	r11
80007318:	d4 01       	pushm	lr
8000731a:	e0 69 04 1e 	mov	r9,1054
8000731e:	f6 08 12 00 	clz	r8,r11
80007322:	c1 70       	breq	80007350 <__avr32_s32_to_f64+0x40>
80007324:	c0 c3       	brcs	8000733c <__avr32_s32_to_f64+0x2c>
80007326:	f0 0e 11 20 	rsub	lr,r8,32
8000732a:	f6 08 09 4b 	lsl	r11,r11,r8
8000732e:	f4 0e 0a 4e 	lsr	lr,r10,lr
80007332:	1c 4b       	or	r11,lr
80007334:	f4 08 09 4a 	lsl	r10,r10,r8
80007338:	10 19       	sub	r9,r8
8000733a:	c0 b8       	rjmp	80007350 <__avr32_s32_to_f64+0x40>
8000733c:	f4 08 12 00 	clz	r8,r10
80007340:	f9 b8 03 00 	movlo	r8,0
80007344:	f7 b8 02 e0 	subhs	r8,-32
80007348:	f4 08 09 4b 	lsl	r11,r10,r8
8000734c:	30 0a       	mov	r10,0
8000734e:	10 19       	sub	r9,r8
80007350:	58 09       	cp.w	r9,0
80007352:	e0 89 00 30 	brgt	800073b2 <__avr32_s32_to_f64+0xa2>
80007356:	5c 39       	neg	r9
80007358:	2f f9       	sub	r9,-1
8000735a:	e0 49 00 36 	cp.w	r9,54
8000735e:	c0 43       	brcs	80007366 <__avr32_s32_to_f64+0x56>
80007360:	30 0b       	mov	r11,0
80007362:	30 0a       	mov	r10,0
80007364:	c2 68       	rjmp	800073b0 <__avr32_s32_to_f64+0xa0>
80007366:	2f 69       	sub	r9,-10
80007368:	f2 08 11 20 	rsub	r8,r9,32
8000736c:	e0 49 00 20 	cp.w	r9,32
80007370:	c0 b2       	brcc	80007386 <__avr32_s32_to_f64+0x76>
80007372:	f4 08 09 4e 	lsl	lr,r10,r8
80007376:	f6 08 09 48 	lsl	r8,r11,r8
8000737a:	f4 09 0a 4a 	lsr	r10,r10,r9
8000737e:	f6 09 0a 4b 	lsr	r11,r11,r9
80007382:	10 4b       	or	r11,r8
80007384:	c0 88       	rjmp	80007394 <__avr32_s32_to_f64+0x84>
80007386:	f6 08 09 4e 	lsl	lr,r11,r8
8000738a:	14 4e       	or	lr,r10
8000738c:	16 9a       	mov	r10,r11
8000738e:	30 0b       	mov	r11,0
80007390:	f4 09 0a 4a 	lsr	r10,r10,r9
80007394:	ed ba 00 00 	bld	r10,0x0
80007398:	c0 92       	brcc	800073aa <__avr32_s32_to_f64+0x9a>
8000739a:	1c 7e       	tst	lr,lr
8000739c:	c0 41       	brne	800073a4 <__avr32_s32_to_f64+0x94>
8000739e:	ed ba 00 01 	bld	r10,0x1
800073a2:	c0 42       	brcc	800073aa <__avr32_s32_to_f64+0x9a>
800073a4:	2f fa       	sub	r10,-1
800073a6:	f7 bb 02 ff 	subhs	r11,-1
800073aa:	5c fc       	rol	r12
800073ac:	5d 0b       	ror	r11
800073ae:	5d 0a       	ror	r10
800073b0:	d8 02       	popm	pc
800073b2:	e0 68 03 ff 	mov	r8,1023
800073b6:	ed ba 00 0b 	bld	r10,0xb
800073ba:	f7 b8 00 ff 	subeq	r8,-1
800073be:	10 0a       	add	r10,r8
800073c0:	5c 0b       	acr	r11
800073c2:	f7 b9 03 fe 	sublo	r9,-2
800073c6:	e0 49 07 ff 	cp.w	r9,2047
800073ca:	c0 55       	brlt	800073d4 <__avr32_s32_to_f64+0xc4>
800073cc:	30 0a       	mov	r10,0
800073ce:	fc 1b ff e0 	movh	r11,0xffe0
800073d2:	c0 c8       	rjmp	800073ea <__floatsidf_return_op1>
800073d4:	ed bb 00 1f 	bld	r11,0x1f
800073d8:	f7 b9 01 01 	subne	r9,1
800073dc:	ab 9a       	lsr	r10,0xb
800073de:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
800073e2:	a1 7b       	lsl	r11,0x1
800073e4:	ab 9b       	lsr	r11,0xb
800073e6:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

800073ea <__floatsidf_return_op1>:
800073ea:	a1 7c       	lsl	r12,0x1
800073ec:	5d 0b       	ror	r11
800073ee:	d8 02       	popm	pc

800073f0 <__avr32_f64_div>:
800073f0:	eb cd 40 ff 	pushm	r0-r7,lr
800073f4:	f7 e9 20 0e 	eor	lr,r11,r9
800073f8:	f6 07 16 14 	lsr	r7,r11,0x14
800073fc:	a9 7b       	lsl	r11,0x9
800073fe:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80007402:	a9 7a       	lsl	r10,0x9
80007404:	bd bb       	sbr	r11,0x1d
80007406:	e4 1b 3f ff 	andh	r11,0x3fff
8000740a:	ab d7       	cbr	r7,0xb
8000740c:	e0 80 00 cc 	breq	800075a4 <__avr32_f64_div_round_subnormal+0x54>
80007410:	e0 47 07 ff 	cp.w	r7,2047
80007414:	e0 84 00 b5 	brge	8000757e <__avr32_f64_div_round_subnormal+0x2e>
80007418:	f2 06 16 14 	lsr	r6,r9,0x14
8000741c:	a9 79       	lsl	r9,0x9
8000741e:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80007422:	a9 78       	lsl	r8,0x9
80007424:	bd b9       	sbr	r9,0x1d
80007426:	e4 19 3f ff 	andh	r9,0x3fff
8000742a:	ab d6       	cbr	r6,0xb
8000742c:	e0 80 00 e2 	breq	800075f0 <__avr32_f64_div_round_subnormal+0xa0>
80007430:	e0 46 07 ff 	cp.w	r6,2047
80007434:	e0 84 00 b2 	brge	80007598 <__avr32_f64_div_round_subnormal+0x48>
80007438:	0c 17       	sub	r7,r6
8000743a:	fe 37 fc 01 	sub	r7,-1023
8000743e:	fc 1c 80 00 	movh	r12,0x8000
80007442:	f8 03 16 01 	lsr	r3,r12,0x1
80007446:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000744a:	5c d4       	com	r4
8000744c:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80007450:	e6 09 06 44 	mulu.d	r4,r3,r9
80007454:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80007458:	e6 05 06 44 	mulu.d	r4,r3,r5
8000745c:	ea 03 15 02 	lsl	r3,r5,0x2
80007460:	e6 09 06 44 	mulu.d	r4,r3,r9
80007464:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80007468:	e6 05 06 44 	mulu.d	r4,r3,r5
8000746c:	ea 03 15 02 	lsl	r3,r5,0x2
80007470:	e6 09 06 44 	mulu.d	r4,r3,r9
80007474:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80007478:	e6 05 06 44 	mulu.d	r4,r3,r5
8000747c:	ea 03 15 02 	lsl	r3,r5,0x2
80007480:	e6 08 06 40 	mulu.d	r0,r3,r8
80007484:	e4 09 07 40 	macu.d	r0,r2,r9
80007488:	e6 09 06 44 	mulu.d	r4,r3,r9
8000748c:	02 04       	add	r4,r1
8000748e:	5c 05       	acr	r5
80007490:	a3 65       	lsl	r5,0x2
80007492:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80007496:	a3 64       	lsl	r4,0x2
80007498:	5c 34       	neg	r4
8000749a:	f8 05 01 45 	sbc	r5,r12,r5
8000749e:	e6 04 06 40 	mulu.d	r0,r3,r4
800074a2:	e4 05 07 40 	macu.d	r0,r2,r5
800074a6:	e6 05 06 44 	mulu.d	r4,r3,r5
800074aa:	02 04       	add	r4,r1
800074ac:	5c 05       	acr	r5
800074ae:	ea 03 15 02 	lsl	r3,r5,0x2
800074b2:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
800074b6:	e8 02 15 02 	lsl	r2,r4,0x2
800074ba:	e6 08 06 40 	mulu.d	r0,r3,r8
800074be:	e4 09 07 40 	macu.d	r0,r2,r9
800074c2:	e6 09 06 44 	mulu.d	r4,r3,r9
800074c6:	02 04       	add	r4,r1
800074c8:	5c 05       	acr	r5
800074ca:	a3 65       	lsl	r5,0x2
800074cc:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
800074d0:	a3 64       	lsl	r4,0x2
800074d2:	5c 34       	neg	r4
800074d4:	f8 05 01 45 	sbc	r5,r12,r5
800074d8:	e6 04 06 40 	mulu.d	r0,r3,r4
800074dc:	e4 05 07 40 	macu.d	r0,r2,r5
800074e0:	e6 05 06 44 	mulu.d	r4,r3,r5
800074e4:	02 04       	add	r4,r1
800074e6:	5c 05       	acr	r5
800074e8:	ea 03 15 02 	lsl	r3,r5,0x2
800074ec:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
800074f0:	e8 02 15 02 	lsl	r2,r4,0x2
800074f4:	e6 0a 06 40 	mulu.d	r0,r3,r10
800074f8:	e4 0b 07 40 	macu.d	r0,r2,r11
800074fc:	e6 0b 06 42 	mulu.d	r2,r3,r11
80007500:	02 02       	add	r2,r1
80007502:	5c 03       	acr	r3
80007504:	ed b3 00 1c 	bld	r3,0x1c
80007508:	c0 90       	breq	8000751a <__avr32_f64_div+0x12a>
8000750a:	a1 72       	lsl	r2,0x1
8000750c:	5c f3       	rol	r3
8000750e:	20 17       	sub	r7,1
80007510:	a3 9a       	lsr	r10,0x3
80007512:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80007516:	a3 9b       	lsr	r11,0x3
80007518:	c0 58       	rjmp	80007522 <__avr32_f64_div+0x132>
8000751a:	a5 8a       	lsr	r10,0x4
8000751c:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80007520:	a5 8b       	lsr	r11,0x4
80007522:	58 07       	cp.w	r7,0
80007524:	e0 8a 00 8b 	brle	8000763a <__avr32_f64_div_res_subnormal>
80007528:	e0 12 ff 00 	andl	r2,0xff00
8000752c:	e8 12 00 80 	orl	r2,0x80
80007530:	e6 08 06 40 	mulu.d	r0,r3,r8
80007534:	e4 09 07 40 	macu.d	r0,r2,r9
80007538:	e4 08 06 44 	mulu.d	r4,r2,r8
8000753c:	e6 09 06 48 	mulu.d	r8,r3,r9
80007540:	00 05       	add	r5,r0
80007542:	f0 01 00 48 	adc	r8,r8,r1
80007546:	5c 09       	acr	r9
80007548:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000754c:	58 04       	cp.w	r4,0
8000754e:	5c 25       	cpc	r5

80007550 <__avr32_f64_div_round_subnormal>:
80007550:	f4 08 13 00 	cpc	r8,r10
80007554:	f6 09 13 00 	cpc	r9,r11
80007558:	5f 36       	srlo	r6
8000755a:	f8 06 17 00 	moveq	r6,r12
8000755e:	e4 0a 16 08 	lsr	r10,r2,0x8
80007562:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80007566:	e6 0b 16 08 	lsr	r11,r3,0x8
8000756a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000756e:	ed be 00 1f 	bld	lr,0x1f
80007572:	ef bb 00 1f 	bst	r11,0x1f
80007576:	0c 0a       	add	r10,r6
80007578:	5c 0b       	acr	r11
8000757a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000757e:	e4 1b 00 0f 	andh	r11,0xf
80007582:	14 4b       	or	r11,r10
80007584:	e0 81 00 a7 	brne	800076d2 <__avr32_f64_div_res_subnormal+0x98>
80007588:	f2 06 16 14 	lsr	r6,r9,0x14
8000758c:	ab d6       	cbr	r6,0xb
8000758e:	e0 46 07 ff 	cp.w	r6,2047
80007592:	e0 81 00 a4 	brne	800076da <__avr32_f64_div_res_subnormal+0xa0>
80007596:	c9 e8       	rjmp	800076d2 <__avr32_f64_div_res_subnormal+0x98>
80007598:	e4 19 00 0f 	andh	r9,0xf
8000759c:	10 49       	or	r9,r8
8000759e:	e0 81 00 9a 	brne	800076d2 <__avr32_f64_div_res_subnormal+0x98>
800075a2:	c9 28       	rjmp	800076c6 <__avr32_f64_div_res_subnormal+0x8c>
800075a4:	a3 7b       	lsl	r11,0x3
800075a6:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
800075aa:	a3 7a       	lsl	r10,0x3
800075ac:	f5 eb 10 04 	or	r4,r10,r11
800075b0:	e0 80 00 a0 	breq	800076f0 <__avr32_f64_div_op1_zero>
800075b4:	f6 04 12 00 	clz	r4,r11
800075b8:	c1 70       	breq	800075e6 <__avr32_f64_div_round_subnormal+0x96>
800075ba:	c0 c3       	brcs	800075d2 <__avr32_f64_div_round_subnormal+0x82>
800075bc:	e8 05 11 20 	rsub	r5,r4,32
800075c0:	f6 04 09 4b 	lsl	r11,r11,r4
800075c4:	f4 05 0a 45 	lsr	r5,r10,r5
800075c8:	0a 4b       	or	r11,r5
800075ca:	f4 04 09 4a 	lsl	r10,r10,r4
800075ce:	08 17       	sub	r7,r4
800075d0:	c0 b8       	rjmp	800075e6 <__avr32_f64_div_round_subnormal+0x96>
800075d2:	f4 04 12 00 	clz	r4,r10
800075d6:	f9 b4 03 00 	movlo	r4,0
800075da:	f7 b4 02 e0 	subhs	r4,-32
800075de:	f4 04 09 4b 	lsl	r11,r10,r4
800075e2:	30 0a       	mov	r10,0
800075e4:	08 17       	sub	r7,r4
800075e6:	a3 8a       	lsr	r10,0x2
800075e8:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
800075ec:	a3 8b       	lsr	r11,0x2
800075ee:	c1 1b       	rjmp	80007410 <__avr32_f64_div+0x20>
800075f0:	a3 79       	lsl	r9,0x3
800075f2:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
800075f6:	a3 78       	lsl	r8,0x3
800075f8:	f3 e8 10 04 	or	r4,r9,r8
800075fc:	c6 f0       	breq	800076da <__avr32_f64_div_res_subnormal+0xa0>
800075fe:	f2 04 12 00 	clz	r4,r9
80007602:	c1 70       	breq	80007630 <__avr32_f64_div_round_subnormal+0xe0>
80007604:	c0 c3       	brcs	8000761c <__avr32_f64_div_round_subnormal+0xcc>
80007606:	e8 05 11 20 	rsub	r5,r4,32
8000760a:	f2 04 09 49 	lsl	r9,r9,r4
8000760e:	f0 05 0a 45 	lsr	r5,r8,r5
80007612:	0a 49       	or	r9,r5
80007614:	f0 04 09 48 	lsl	r8,r8,r4
80007618:	08 16       	sub	r6,r4
8000761a:	c0 b8       	rjmp	80007630 <__avr32_f64_div_round_subnormal+0xe0>
8000761c:	f0 04 12 00 	clz	r4,r8
80007620:	f9 b4 03 00 	movlo	r4,0
80007624:	f7 b4 02 e0 	subhs	r4,-32
80007628:	f0 04 09 49 	lsl	r9,r8,r4
8000762c:	30 08       	mov	r8,0
8000762e:	08 16       	sub	r6,r4
80007630:	a3 88       	lsr	r8,0x2
80007632:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80007636:	a3 89       	lsr	r9,0x2
80007638:	cf ca       	rjmp	80007430 <__avr32_f64_div+0x40>

8000763a <__avr32_f64_div_res_subnormal>:
8000763a:	5c 37       	neg	r7
8000763c:	2f f7       	sub	r7,-1
8000763e:	f1 b7 04 c0 	satu	r7,0x6
80007642:	e0 47 00 20 	cp.w	r7,32
80007646:	c1 54       	brge	80007670 <__avr32_f64_div_res_subnormal+0x36>
80007648:	ee 06 11 20 	rsub	r6,r7,32
8000764c:	e4 07 0a 42 	lsr	r2,r2,r7
80007650:	e6 06 09 4c 	lsl	r12,r3,r6
80007654:	18 42       	or	r2,r12
80007656:	e6 07 0a 43 	lsr	r3,r3,r7
8000765a:	f4 06 09 41 	lsl	r1,r10,r6
8000765e:	f4 07 0a 4a 	lsr	r10,r10,r7
80007662:	f6 06 09 4c 	lsl	r12,r11,r6
80007666:	18 4a       	or	r10,r12
80007668:	f6 07 0a 4b 	lsr	r11,r11,r7
8000766c:	30 00       	mov	r0,0
8000766e:	c1 58       	rjmp	80007698 <__avr32_f64_div_res_subnormal+0x5e>
80007670:	ee 06 11 20 	rsub	r6,r7,32
80007674:	f9 b0 00 00 	moveq	r0,0
80007678:	f9 bc 00 00 	moveq	r12,0
8000767c:	c0 50       	breq	80007686 <__avr32_f64_div_res_subnormal+0x4c>
8000767e:	f4 06 09 40 	lsl	r0,r10,r6
80007682:	f6 06 09 4c 	lsl	r12,r11,r6
80007686:	e6 07 0a 42 	lsr	r2,r3,r7
8000768a:	30 03       	mov	r3,0
8000768c:	f4 07 0a 41 	lsr	r1,r10,r7
80007690:	18 41       	or	r1,r12
80007692:	f6 07 0a 4a 	lsr	r10,r11,r7
80007696:	30 0b       	mov	r11,0
80007698:	e0 12 ff 00 	andl	r2,0xff00
8000769c:	e8 12 00 80 	orl	r2,0x80
800076a0:	e6 08 06 46 	mulu.d	r6,r3,r8
800076a4:	e4 09 07 46 	macu.d	r6,r2,r9
800076a8:	e4 08 06 44 	mulu.d	r4,r2,r8
800076ac:	e6 09 06 48 	mulu.d	r8,r3,r9
800076b0:	0c 05       	add	r5,r6
800076b2:	f0 07 00 48 	adc	r8,r8,r7
800076b6:	5c 09       	acr	r9
800076b8:	30 07       	mov	r7,0
800076ba:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800076be:	00 34       	cp.w	r4,r0
800076c0:	e2 05 13 00 	cpc	r5,r1
800076c4:	c4 6b       	rjmp	80007550 <__avr32_f64_div_round_subnormal>
800076c6:	1c 9b       	mov	r11,lr
800076c8:	e6 1b 80 00 	andh	r11,0x8000,COH
800076cc:	30 0a       	mov	r10,0
800076ce:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800076d2:	3f fb       	mov	r11,-1
800076d4:	30 0a       	mov	r10,0
800076d6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800076da:	f5 eb 10 04 	or	r4,r10,r11
800076de:	c0 90       	breq	800076f0 <__avr32_f64_div_op1_zero>
800076e0:	1c 9b       	mov	r11,lr
800076e2:	e6 1b 80 00 	andh	r11,0x8000,COH
800076e6:	ea 1b 7f f0 	orh	r11,0x7ff0
800076ea:	30 0a       	mov	r10,0
800076ec:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

800076f0 <__avr32_f64_div_op1_zero>:
800076f0:	f1 e9 10 15 	or	r5,r8,r9<<0x1
800076f4:	ce f0       	breq	800076d2 <__avr32_f64_div_res_subnormal+0x98>
800076f6:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
800076fa:	e0 44 07 ff 	cp.w	r4,2047
800076fe:	ce 41       	brne	800076c6 <__avr32_f64_div_res_subnormal+0x8c>
80007700:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80007704:	ce 10       	breq	800076c6 <__avr32_f64_div_res_subnormal+0x8c>
80007706:	ce 6b       	rjmp	800076d2 <__avr32_f64_div_res_subnormal+0x98>

80007708 <__avr32_f32_div>:
80007708:	f7 ec 20 08 	eor	r8,r11,r12
8000770c:	a1 7c       	lsl	r12,0x1
8000770e:	a1 7b       	lsl	r11,0x1
80007710:	c7 a0       	breq	80007804 <__divsf_return_op1+0x16>
80007712:	18 7c       	tst	r12,r12
80007714:	f9 b9 00 00 	moveq	r9,0
80007718:	c0 90       	breq	8000772a <__avr32_f32_div+0x22>
8000771a:	f8 09 16 18 	lsr	r9,r12,0x18
8000771e:	c7 e0       	breq	8000781a <__divsf_return_op1+0x2c>
80007720:	e0 49 00 ff 	cp.w	r9,255
80007724:	c6 82       	brcc	800077f4 <__divsf_return_op1+0x6>
80007726:	a7 7c       	lsl	r12,0x7
80007728:	bf bc       	sbr	r12,0x1f
8000772a:	f6 0a 16 18 	lsr	r10,r11,0x18
8000772e:	c7 e0       	breq	8000782a <__divsf_return_op1+0x3c>
80007730:	e0 4a 00 ff 	cp.w	r10,255
80007734:	c6 62       	brcc	80007800 <__divsf_return_op1+0x12>
80007736:	a7 7b       	lsl	r11,0x7
80007738:	bf bb       	sbr	r11,0x1f
8000773a:	58 09       	cp.w	r9,0
8000773c:	f5 bc 00 00 	subfeq	r12,0
80007740:	5e 0d       	reteq	0
80007742:	1a d5       	st.w	--sp,r5
80007744:	bb 27       	st.d	--sp,r6
80007746:	14 19       	sub	r9,r10
80007748:	28 19       	sub	r9,-127
8000774a:	fc 1a 80 00 	movh	r10,0x8000
8000774e:	a3 8c       	lsr	r12,0x2
80007750:	f6 05 16 02 	lsr	r5,r11,0x2
80007754:	f4 0b 16 01 	lsr	r11,r10,0x1
80007758:	ed d5 c3 62 	bfextu	r6,r5,0x1b,0x2
8000775c:	5c d6       	com	r6
8000775e:	f7 d6 d3 82 	bfins	r11,r6,0x1c,0x2
80007762:	f6 05 06 46 	mulu.d	r6,r11,r5
80007766:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000776a:	f6 07 06 46 	mulu.d	r6,r11,r7
8000776e:	ee 0b 15 02 	lsl	r11,r7,0x2
80007772:	f6 05 06 46 	mulu.d	r6,r11,r5
80007776:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000777a:	f6 07 06 46 	mulu.d	r6,r11,r7
8000777e:	ee 0b 15 02 	lsl	r11,r7,0x2
80007782:	f6 05 06 46 	mulu.d	r6,r11,r5
80007786:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000778a:	f6 07 06 46 	mulu.d	r6,r11,r7
8000778e:	ee 0b 15 02 	lsl	r11,r7,0x2
80007792:	f6 05 06 46 	mulu.d	r6,r11,r5
80007796:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000779a:	f6 07 06 46 	mulu.d	r6,r11,r7
8000779e:	ee 0b 15 02 	lsl	r11,r7,0x2
800077a2:	f6 0c 06 46 	mulu.d	r6,r11,r12
800077a6:	a5 8c       	lsr	r12,0x4
800077a8:	ed b7 00 1c 	bld	r7,0x1c
800077ac:	c0 40       	breq	800077b4 <__avr32_f32_div+0xac>
800077ae:	a1 77       	lsl	r7,0x1
800077b0:	20 19       	sub	r9,1
800077b2:	a1 7c       	lsl	r12,0x1
800077b4:	58 09       	cp.w	r9,0
800077b6:	e0 8a 00 42 	brle	8000783a <__avr32_f32_div_res_subnormal>
800077ba:	e0 17 ff e0 	andl	r7,0xffe0
800077be:	e8 17 00 10 	orl	r7,0x10
800077c2:	ea 07 06 4a 	mulu.d	r10,r5,r7
800077c6:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
800077ca:	58 0a       	cp.w	r10,0

800077cc <__avr32_f32_div_round_subnormal>:
800077cc:	f8 0b 13 00 	cpc	r11,r12
800077d0:	5f 3b       	srlo	r11
800077d2:	ea 0b 17 00 	moveq	r11,r5
800077d6:	ee 0c 16 05 	lsr	r12,r7,0x5
800077da:	f9 d9 d2 e8 	bfins	r12,r9,0x17,0x8
800077de:	bb 07       	ld.d	r6,sp++
800077e0:	1b 05       	ld.w	r5,sp++
800077e2:	ed b8 00 1f 	bld	r8,0x1f
800077e6:	ef bc 00 1f 	bst	r12,0x1f
800077ea:	16 0c       	add	r12,r11
800077ec:	5e fc       	retal	r12

800077ee <__divsf_return_op1>:
800077ee:	a1 78       	lsl	r8,0x1
800077f0:	5d 0c       	ror	r12
800077f2:	5e fc       	retal	r12
800077f4:	5e 1e       	retne	-1
800077f6:	fc 19 ff 00 	movh	r9,0xff00
800077fa:	12 3b       	cp.w	r11,r9
800077fc:	cf 93       	brcs	800077ee <__divsf_return_op1>
800077fe:	5e fe       	retal	-1
80007800:	5e 0d       	reteq	0
80007802:	5e fe       	retal	-1
80007804:	18 7c       	tst	r12,r12
80007806:	5e 0e       	reteq	-1
80007808:	f8 09 16 18 	lsr	r9,r12,0x18
8000780c:	c0 70       	breq	8000781a <__divsf_return_op1+0x2c>
8000780e:	e0 49 00 ff 	cp.w	r9,255
80007812:	cf 12       	brcc	800077f4 <__divsf_return_op1+0x6>
80007814:	fc 1c ff 00 	movh	r12,0xff00
80007818:	ce bb       	rjmp	800077ee <__divsf_return_op1>
8000781a:	a7 7c       	lsl	r12,0x7
8000781c:	f8 09 12 00 	clz	r9,r12
80007820:	f8 09 09 4c 	lsl	r12,r12,r9
80007824:	f2 09 11 01 	rsub	r9,r9,1
80007828:	c8 1b       	rjmp	8000772a <__avr32_f32_div+0x22>
8000782a:	a7 7b       	lsl	r11,0x7
8000782c:	f6 0a 12 00 	clz	r10,r11
80007830:	f6 0a 09 4b 	lsl	r11,r11,r10
80007834:	f4 0a 11 01 	rsub	r10,r10,1
80007838:	c8 5b       	rjmp	80007742 <__avr32_f32_div+0x3a>

8000783a <__avr32_f32_div_res_subnormal>:
8000783a:	5c 39       	neg	r9
8000783c:	2f f9       	sub	r9,-1
8000783e:	f1 b9 04 a0 	satu	r9,0x5
80007842:	f2 0a 11 20 	rsub	r10,r9,32
80007846:	ee 09 0a 47 	lsr	r7,r7,r9
8000784a:	f8 0a 09 46 	lsl	r6,r12,r10
8000784e:	f8 09 0a 4c 	lsr	r12,r12,r9
80007852:	e0 17 ff e0 	andl	r7,0xffe0
80007856:	e8 17 00 10 	orl	r7,0x10
8000785a:	ea 07 06 4a 	mulu.d	r10,r5,r7
8000785e:	30 09       	mov	r9,0
80007860:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
80007864:	0c 3a       	cp.w	r10,r6
80007866:	cb 3b       	rjmp	800077cc <__avr32_f32_div_round_subnormal>

80007868 <__avr32_f32_to_f64>:
80007868:	f8 0b 15 01 	lsl	r11,r12,0x1
8000786c:	f9 ba 00 00 	moveq	r10,0
80007870:	5e 0b       	reteq	r11
80007872:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
80007876:	e0 49 00 ff 	cp.w	r9,255
8000787a:	c1 e0       	breq	800078b6 <__extendsfdf_return_op1+0x6>
8000787c:	a7 7b       	lsl	r11,0x7
8000787e:	30 0a       	mov	r10,0
80007880:	58 09       	cp.w	r9,0
80007882:	f7 b9 00 ff 	subeq	r9,-1
80007886:	5f 18       	srne	r8
80007888:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
8000788c:	fe 39 fc 80 	sub	r9,-896
80007890:	f6 08 12 00 	clz	r8,r11
80007894:	10 19       	sub	r9,r8
80007896:	f6 08 09 4b 	lsl	r11,r11,r8
8000789a:	ed bb 00 1f 	bld	r11,0x1f
8000789e:	f7 b9 01 01 	subne	r9,1
800078a2:	ab 9a       	lsr	r10,0xb
800078a4:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
800078a8:	a1 7b       	lsl	r11,0x1
800078aa:	ab 9b       	lsr	r11,0xb
800078ac:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

800078b0 <__extendsfdf_return_op1>:
800078b0:	a1 7c       	lsl	r12,0x1
800078b2:	5d 0b       	ror	r11
800078b4:	5e fb       	retal	r11
800078b6:	fc 1a ff e0 	movh	r10,0xffe0
800078ba:	a9 6b       	lsl	r11,0x8
800078bc:	f9 bb 01 ff 	movne	r11,-1
800078c0:	f4 0b 17 00 	moveq	r11,r10
800078c4:	30 0a       	mov	r10,0
800078c6:	cf 5b       	rjmp	800078b0 <__extendsfdf_return_op1>

800078c8 <__avr32_f64_to_f32>:
800078c8:	f6 09 15 01 	lsl	r9,r11,0x1
800078cc:	b5 99       	lsr	r9,0x15
800078ce:	5e 0d       	reteq	0
800078d0:	f6 08 15 0a 	lsl	r8,r11,0xa
800078d4:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
800078d8:	ab 6a       	lsl	r10,0xa
800078da:	5c 3a       	neg	r10
800078dc:	5c fc       	rol	r12
800078de:	e0 49 07 ff 	cp.w	r9,2047
800078e2:	c1 a0       	breq	80007916 <__truncdfsf_return_op1+0x6>
800078e4:	e0 29 03 80 	sub	r9,896
800078e8:	bf bc       	sbr	r12,0x1f
800078ea:	58 09       	cp.w	r9,0
800078ec:	e0 8a 00 1a 	brle	80007920 <__truncdfsf_return_op1+0x10>
800078f0:	37 fa       	mov	r10,127
800078f2:	ed bc 00 08 	bld	r12,0x8
800078f6:	f7 ba 00 ff 	subeq	r10,-1
800078fa:	14 0c       	add	r12,r10
800078fc:	f7 b9 03 fe 	sublo	r9,-2
80007900:	ed bc 00 1f 	bld	r12,0x1f
80007904:	f7 b9 01 01 	subne	r9,1
80007908:	f8 0c 16 07 	lsr	r12,r12,0x7
8000790c:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

80007910 <__truncdfsf_return_op1>:
80007910:	a1 7b       	lsl	r11,0x1
80007912:	5d 0c       	ror	r12
80007914:	5e fc       	retal	r12
80007916:	bf dc       	cbr	r12,0x1f
80007918:	5e 1e       	retne	-1
8000791a:	fc 1c 7f 80 	movh	r12,0x7f80
8000791e:	5e fc       	retal	r12
80007920:	f2 09 11 01 	rsub	r9,r9,1
80007924:	59 99       	cp.w	r9,25
80007926:	f9 bc 02 00 	movhs	r12,0
8000792a:	c1 32       	brcc	80007950 <__truncdfsf_return_op1+0x40>
8000792c:	f2 0a 11 20 	rsub	r10,r9,32
80007930:	f8 0a 09 4a 	lsl	r10,r12,r10
80007934:	5f 1a       	srne	r10
80007936:	f8 09 0a 4c 	lsr	r12,r12,r9
8000793a:	14 4c       	or	r12,r10
8000793c:	37 fa       	mov	r10,127
8000793e:	ed bc 00 08 	bld	r12,0x8
80007942:	f7 ba 00 ff 	subeq	r10,-1
80007946:	14 0c       	add	r12,r10
80007948:	f8 0c 16 07 	lsr	r12,r12,0x7
8000794c:	a1 7b       	lsl	r11,0x1
8000794e:	5d 0c       	ror	r12
80007950:	5e fc       	retal	r12

80007952 <__avr32_udiv64>:
80007952:	d4 31       	pushm	r0-r7,lr
80007954:	1a 97       	mov	r7,sp
80007956:	20 3d       	sub	sp,12
80007958:	10 9c       	mov	r12,r8
8000795a:	12 9e       	mov	lr,r9
8000795c:	14 93       	mov	r3,r10
8000795e:	58 09       	cp.w	r9,0
80007960:	e0 81 00 bd 	brne	80007ada <__avr32_udiv64+0x188>
80007964:	16 38       	cp.w	r8,r11
80007966:	e0 88 00 40 	brls	800079e6 <__avr32_udiv64+0x94>
8000796a:	f0 08 12 00 	clz	r8,r8
8000796e:	c0 d0       	breq	80007988 <__avr32_udiv64+0x36>
80007970:	f6 08 09 4b 	lsl	r11,r11,r8
80007974:	f0 09 11 20 	rsub	r9,r8,32
80007978:	f8 08 09 4c 	lsl	r12,r12,r8
8000797c:	f4 09 0a 49 	lsr	r9,r10,r9
80007980:	f4 08 09 43 	lsl	r3,r10,r8
80007984:	f3 eb 10 0b 	or	r11,r9,r11
80007988:	f8 0e 16 10 	lsr	lr,r12,0x10
8000798c:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80007990:	f6 0e 0d 00 	divu	r0,r11,lr
80007994:	e6 0b 16 10 	lsr	r11,r3,0x10
80007998:	00 99       	mov	r9,r0
8000799a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000799e:	e0 0a 02 48 	mul	r8,r0,r10
800079a2:	10 3b       	cp.w	r11,r8
800079a4:	c0 a2       	brcc	800079b8 <__avr32_udiv64+0x66>
800079a6:	20 19       	sub	r9,1
800079a8:	18 0b       	add	r11,r12
800079aa:	18 3b       	cp.w	r11,r12
800079ac:	c0 63       	brcs	800079b8 <__avr32_udiv64+0x66>
800079ae:	10 3b       	cp.w	r11,r8
800079b0:	f7 b9 03 01 	sublo	r9,1
800079b4:	f7 dc e3 0b 	addcs	r11,r11,r12
800079b8:	f6 08 01 01 	sub	r1,r11,r8
800079bc:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
800079c0:	e2 0e 0d 00 	divu	r0,r1,lr
800079c4:	e7 e1 11 03 	or	r3,r3,r1<<0x10
800079c8:	00 98       	mov	r8,r0
800079ca:	e0 0a 02 4a 	mul	r10,r0,r10
800079ce:	14 33       	cp.w	r3,r10
800079d0:	c0 82       	brcc	800079e0 <__avr32_udiv64+0x8e>
800079d2:	20 18       	sub	r8,1
800079d4:	18 03       	add	r3,r12
800079d6:	18 33       	cp.w	r3,r12
800079d8:	c0 43       	brcs	800079e0 <__avr32_udiv64+0x8e>
800079da:	14 33       	cp.w	r3,r10
800079dc:	f7 b8 03 01 	sublo	r8,1
800079e0:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800079e4:	cd f8       	rjmp	80007ba2 <__avr32_udiv64+0x250>
800079e6:	58 08       	cp.w	r8,0
800079e8:	c0 51       	brne	800079f2 <__avr32_udiv64+0xa0>
800079ea:	30 19       	mov	r9,1
800079ec:	f2 08 0d 08 	divu	r8,r9,r8
800079f0:	10 9c       	mov	r12,r8
800079f2:	f8 06 12 00 	clz	r6,r12
800079f6:	c0 41       	brne	800079fe <__avr32_udiv64+0xac>
800079f8:	18 1b       	sub	r11,r12
800079fa:	30 19       	mov	r9,1
800079fc:	c4 08       	rjmp	80007a7c <__avr32_udiv64+0x12a>
800079fe:	ec 01 11 20 	rsub	r1,r6,32
80007a02:	f4 01 0a 49 	lsr	r9,r10,r1
80007a06:	f8 06 09 4c 	lsl	r12,r12,r6
80007a0a:	f6 06 09 48 	lsl	r8,r11,r6
80007a0e:	f6 01 0a 41 	lsr	r1,r11,r1
80007a12:	f3 e8 10 08 	or	r8,r9,r8
80007a16:	f8 03 16 10 	lsr	r3,r12,0x10
80007a1a:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80007a1e:	e2 03 0d 00 	divu	r0,r1,r3
80007a22:	f0 0b 16 10 	lsr	r11,r8,0x10
80007a26:	00 9e       	mov	lr,r0
80007a28:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007a2c:	e0 05 02 49 	mul	r9,r0,r5
80007a30:	12 3b       	cp.w	r11,r9
80007a32:	c0 a2       	brcc	80007a46 <__avr32_udiv64+0xf4>
80007a34:	20 1e       	sub	lr,1
80007a36:	18 0b       	add	r11,r12
80007a38:	18 3b       	cp.w	r11,r12
80007a3a:	c0 63       	brcs	80007a46 <__avr32_udiv64+0xf4>
80007a3c:	12 3b       	cp.w	r11,r9
80007a3e:	f7 be 03 01 	sublo	lr,1
80007a42:	f7 dc e3 0b 	addcs	r11,r11,r12
80007a46:	12 1b       	sub	r11,r9
80007a48:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80007a4c:	f6 03 0d 02 	divu	r2,r11,r3
80007a50:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80007a54:	04 99       	mov	r9,r2
80007a56:	e4 05 02 4b 	mul	r11,r2,r5
80007a5a:	16 38       	cp.w	r8,r11
80007a5c:	c0 a2       	brcc	80007a70 <__avr32_udiv64+0x11e>
80007a5e:	20 19       	sub	r9,1
80007a60:	18 08       	add	r8,r12
80007a62:	18 38       	cp.w	r8,r12
80007a64:	c0 63       	brcs	80007a70 <__avr32_udiv64+0x11e>
80007a66:	16 38       	cp.w	r8,r11
80007a68:	f7 b9 03 01 	sublo	r9,1
80007a6c:	f1 dc e3 08 	addcs	r8,r8,r12
80007a70:	f4 06 09 43 	lsl	r3,r10,r6
80007a74:	f0 0b 01 0b 	sub	r11,r8,r11
80007a78:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80007a7c:	f8 06 16 10 	lsr	r6,r12,0x10
80007a80:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80007a84:	f6 06 0d 00 	divu	r0,r11,r6
80007a88:	e6 0b 16 10 	lsr	r11,r3,0x10
80007a8c:	00 9a       	mov	r10,r0
80007a8e:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007a92:	e0 0e 02 48 	mul	r8,r0,lr
80007a96:	10 3b       	cp.w	r11,r8
80007a98:	c0 a2       	brcc	80007aac <__avr32_udiv64+0x15a>
80007a9a:	20 1a       	sub	r10,1
80007a9c:	18 0b       	add	r11,r12
80007a9e:	18 3b       	cp.w	r11,r12
80007aa0:	c0 63       	brcs	80007aac <__avr32_udiv64+0x15a>
80007aa2:	10 3b       	cp.w	r11,r8
80007aa4:	f7 ba 03 01 	sublo	r10,1
80007aa8:	f7 dc e3 0b 	addcs	r11,r11,r12
80007aac:	f6 08 01 01 	sub	r1,r11,r8
80007ab0:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80007ab4:	e2 06 0d 00 	divu	r0,r1,r6
80007ab8:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80007abc:	00 98       	mov	r8,r0
80007abe:	e0 0e 02 4b 	mul	r11,r0,lr
80007ac2:	16 33       	cp.w	r3,r11
80007ac4:	c0 82       	brcc	80007ad4 <__avr32_udiv64+0x182>
80007ac6:	20 18       	sub	r8,1
80007ac8:	18 03       	add	r3,r12
80007aca:	18 33       	cp.w	r3,r12
80007acc:	c0 43       	brcs	80007ad4 <__avr32_udiv64+0x182>
80007ace:	16 33       	cp.w	r3,r11
80007ad0:	f7 b8 03 01 	sublo	r8,1
80007ad4:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80007ad8:	c6 98       	rjmp	80007baa <__avr32_udiv64+0x258>
80007ada:	16 39       	cp.w	r9,r11
80007adc:	e0 8b 00 65 	brhi	80007ba6 <__avr32_udiv64+0x254>
80007ae0:	f2 09 12 00 	clz	r9,r9
80007ae4:	c0 b1       	brne	80007afa <__avr32_udiv64+0x1a8>
80007ae6:	10 3a       	cp.w	r10,r8
80007ae8:	5f 2a       	srhs	r10
80007aea:	1c 3b       	cp.w	r11,lr
80007aec:	5f b8       	srhi	r8
80007aee:	10 4a       	or	r10,r8
80007af0:	f2 0a 18 00 	cp.b	r10,r9
80007af4:	c5 90       	breq	80007ba6 <__avr32_udiv64+0x254>
80007af6:	30 18       	mov	r8,1
80007af8:	c5 98       	rjmp	80007baa <__avr32_udiv64+0x258>
80007afa:	f0 09 09 46 	lsl	r6,r8,r9
80007afe:	f2 03 11 20 	rsub	r3,r9,32
80007b02:	fc 09 09 4e 	lsl	lr,lr,r9
80007b06:	f0 03 0a 48 	lsr	r8,r8,r3
80007b0a:	f6 09 09 4c 	lsl	r12,r11,r9
80007b0e:	f4 03 0a 42 	lsr	r2,r10,r3
80007b12:	ef 46 ff f4 	st.w	r7[-12],r6
80007b16:	f6 03 0a 43 	lsr	r3,r11,r3
80007b1a:	18 42       	or	r2,r12
80007b1c:	f1 ee 10 0c 	or	r12,r8,lr
80007b20:	f8 01 16 10 	lsr	r1,r12,0x10
80007b24:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80007b28:	e6 01 0d 04 	divu	r4,r3,r1
80007b2c:	e4 03 16 10 	lsr	r3,r2,0x10
80007b30:	08 9e       	mov	lr,r4
80007b32:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80007b36:	e8 06 02 48 	mul	r8,r4,r6
80007b3a:	10 33       	cp.w	r3,r8
80007b3c:	c0 a2       	brcc	80007b50 <__avr32_udiv64+0x1fe>
80007b3e:	20 1e       	sub	lr,1
80007b40:	18 03       	add	r3,r12
80007b42:	18 33       	cp.w	r3,r12
80007b44:	c0 63       	brcs	80007b50 <__avr32_udiv64+0x1fe>
80007b46:	10 33       	cp.w	r3,r8
80007b48:	f7 be 03 01 	sublo	lr,1
80007b4c:	e7 dc e3 03 	addcs	r3,r3,r12
80007b50:	10 13       	sub	r3,r8
80007b52:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80007b56:	e6 01 0d 00 	divu	r0,r3,r1
80007b5a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007b5e:	00 98       	mov	r8,r0
80007b60:	e0 06 02 46 	mul	r6,r0,r6
80007b64:	0c 3b       	cp.w	r11,r6
80007b66:	c0 a2       	brcc	80007b7a <__avr32_udiv64+0x228>
80007b68:	20 18       	sub	r8,1
80007b6a:	18 0b       	add	r11,r12
80007b6c:	18 3b       	cp.w	r11,r12
80007b6e:	c0 63       	brcs	80007b7a <__avr32_udiv64+0x228>
80007b70:	0c 3b       	cp.w	r11,r6
80007b72:	f7 dc e3 0b 	addcs	r11,r11,r12
80007b76:	f7 b8 03 01 	sublo	r8,1
80007b7a:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80007b7e:	ee f4 ff f4 	ld.w	r4,r7[-12]
80007b82:	0c 1b       	sub	r11,r6
80007b84:	f0 04 06 42 	mulu.d	r2,r8,r4
80007b88:	06 95       	mov	r5,r3
80007b8a:	16 35       	cp.w	r5,r11
80007b8c:	e0 8b 00 0a 	brhi	80007ba0 <__avr32_udiv64+0x24e>
80007b90:	5f 0b       	sreq	r11
80007b92:	f4 09 09 49 	lsl	r9,r10,r9
80007b96:	12 32       	cp.w	r2,r9
80007b98:	5f b9       	srhi	r9
80007b9a:	f7 e9 00 09 	and	r9,r11,r9
80007b9e:	c0 60       	breq	80007baa <__avr32_udiv64+0x258>
80007ba0:	20 18       	sub	r8,1
80007ba2:	30 09       	mov	r9,0
80007ba4:	c0 38       	rjmp	80007baa <__avr32_udiv64+0x258>
80007ba6:	30 09       	mov	r9,0
80007ba8:	12 98       	mov	r8,r9
80007baa:	10 9a       	mov	r10,r8
80007bac:	12 93       	mov	r3,r9
80007bae:	10 92       	mov	r2,r8
80007bb0:	12 9b       	mov	r11,r9
80007bb2:	2f dd       	sub	sp,-12
80007bb4:	d8 32       	popm	r0-r7,pc

80007bb6 <memcpy>:
80007bb6:	58 8a       	cp.w	r10,8
80007bb8:	c2 f5       	brlt	80007c16 <memcpy+0x60>
80007bba:	f9 eb 10 09 	or	r9,r12,r11
80007bbe:	e2 19 00 03 	andl	r9,0x3,COH
80007bc2:	e0 81 00 97 	brne	80007cf0 <memcpy+0x13a>
80007bc6:	e0 4a 00 20 	cp.w	r10,32
80007bca:	c3 b4       	brge	80007c40 <memcpy+0x8a>
80007bcc:	f4 08 14 02 	asr	r8,r10,0x2
80007bd0:	f0 09 11 08 	rsub	r9,r8,8
80007bd4:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80007bd8:	76 69       	ld.w	r9,r11[0x18]
80007bda:	99 69       	st.w	r12[0x18],r9
80007bdc:	76 59       	ld.w	r9,r11[0x14]
80007bde:	99 59       	st.w	r12[0x14],r9
80007be0:	76 49       	ld.w	r9,r11[0x10]
80007be2:	99 49       	st.w	r12[0x10],r9
80007be4:	76 39       	ld.w	r9,r11[0xc]
80007be6:	99 39       	st.w	r12[0xc],r9
80007be8:	76 29       	ld.w	r9,r11[0x8]
80007bea:	99 29       	st.w	r12[0x8],r9
80007bec:	76 19       	ld.w	r9,r11[0x4]
80007bee:	99 19       	st.w	r12[0x4],r9
80007bf0:	76 09       	ld.w	r9,r11[0x0]
80007bf2:	99 09       	st.w	r12[0x0],r9
80007bf4:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80007bf8:	f8 08 00 28 	add	r8,r12,r8<<0x2
80007bfc:	e0 1a 00 03 	andl	r10,0x3
80007c00:	f4 0a 11 04 	rsub	r10,r10,4
80007c04:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007c08:	17 a9       	ld.ub	r9,r11[0x2]
80007c0a:	b0 a9       	st.b	r8[0x2],r9
80007c0c:	17 99       	ld.ub	r9,r11[0x1]
80007c0e:	b0 99       	st.b	r8[0x1],r9
80007c10:	17 89       	ld.ub	r9,r11[0x0]
80007c12:	b0 89       	st.b	r8[0x0],r9
80007c14:	5e fc       	retal	r12
80007c16:	f4 0a 11 09 	rsub	r10,r10,9
80007c1a:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007c1e:	17 f9       	ld.ub	r9,r11[0x7]
80007c20:	b8 f9       	st.b	r12[0x7],r9
80007c22:	17 e9       	ld.ub	r9,r11[0x6]
80007c24:	b8 e9       	st.b	r12[0x6],r9
80007c26:	17 d9       	ld.ub	r9,r11[0x5]
80007c28:	b8 d9       	st.b	r12[0x5],r9
80007c2a:	17 c9       	ld.ub	r9,r11[0x4]
80007c2c:	b8 c9       	st.b	r12[0x4],r9
80007c2e:	17 b9       	ld.ub	r9,r11[0x3]
80007c30:	b8 b9       	st.b	r12[0x3],r9
80007c32:	17 a9       	ld.ub	r9,r11[0x2]
80007c34:	b8 a9       	st.b	r12[0x2],r9
80007c36:	17 99       	ld.ub	r9,r11[0x1]
80007c38:	b8 99       	st.b	r12[0x1],r9
80007c3a:	17 89       	ld.ub	r9,r11[0x0]
80007c3c:	b8 89       	st.b	r12[0x0],r9
80007c3e:	5e fc       	retal	r12
80007c40:	eb cd 40 c0 	pushm	r6-r7,lr
80007c44:	18 99       	mov	r9,r12
80007c46:	22 0a       	sub	r10,32
80007c48:	b7 07       	ld.d	r6,r11++
80007c4a:	b3 26       	st.d	r9++,r6
80007c4c:	b7 07       	ld.d	r6,r11++
80007c4e:	b3 26       	st.d	r9++,r6
80007c50:	b7 07       	ld.d	r6,r11++
80007c52:	b3 26       	st.d	r9++,r6
80007c54:	b7 07       	ld.d	r6,r11++
80007c56:	b3 26       	st.d	r9++,r6
80007c58:	22 0a       	sub	r10,32
80007c5a:	cf 74       	brge	80007c48 <memcpy+0x92>
80007c5c:	2f 0a       	sub	r10,-16
80007c5e:	c0 65       	brlt	80007c6a <memcpy+0xb4>
80007c60:	b7 07       	ld.d	r6,r11++
80007c62:	b3 26       	st.d	r9++,r6
80007c64:	b7 07       	ld.d	r6,r11++
80007c66:	b3 26       	st.d	r9++,r6
80007c68:	21 0a       	sub	r10,16
80007c6a:	5c 3a       	neg	r10
80007c6c:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80007c70:	d7 03       	nop
80007c72:	d7 03       	nop
80007c74:	f7 36 00 0e 	ld.ub	r6,r11[14]
80007c78:	f3 66 00 0e 	st.b	r9[14],r6
80007c7c:	f7 36 00 0d 	ld.ub	r6,r11[13]
80007c80:	f3 66 00 0d 	st.b	r9[13],r6
80007c84:	f7 36 00 0c 	ld.ub	r6,r11[12]
80007c88:	f3 66 00 0c 	st.b	r9[12],r6
80007c8c:	f7 36 00 0b 	ld.ub	r6,r11[11]
80007c90:	f3 66 00 0b 	st.b	r9[11],r6
80007c94:	f7 36 00 0a 	ld.ub	r6,r11[10]
80007c98:	f3 66 00 0a 	st.b	r9[10],r6
80007c9c:	f7 36 00 09 	ld.ub	r6,r11[9]
80007ca0:	f3 66 00 09 	st.b	r9[9],r6
80007ca4:	f7 36 00 08 	ld.ub	r6,r11[8]
80007ca8:	f3 66 00 08 	st.b	r9[8],r6
80007cac:	f7 36 00 07 	ld.ub	r6,r11[7]
80007cb0:	f3 66 00 07 	st.b	r9[7],r6
80007cb4:	f7 36 00 06 	ld.ub	r6,r11[6]
80007cb8:	f3 66 00 06 	st.b	r9[6],r6
80007cbc:	f7 36 00 05 	ld.ub	r6,r11[5]
80007cc0:	f3 66 00 05 	st.b	r9[5],r6
80007cc4:	f7 36 00 04 	ld.ub	r6,r11[4]
80007cc8:	f3 66 00 04 	st.b	r9[4],r6
80007ccc:	f7 36 00 03 	ld.ub	r6,r11[3]
80007cd0:	f3 66 00 03 	st.b	r9[3],r6
80007cd4:	f7 36 00 02 	ld.ub	r6,r11[2]
80007cd8:	f3 66 00 02 	st.b	r9[2],r6
80007cdc:	f7 36 00 01 	ld.ub	r6,r11[1]
80007ce0:	f3 66 00 01 	st.b	r9[1],r6
80007ce4:	f7 36 00 00 	ld.ub	r6,r11[0]
80007ce8:	f3 66 00 00 	st.b	r9[0],r6
80007cec:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80007cf0:	20 1a       	sub	r10,1
80007cf2:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80007cf6:	f8 0a 0b 09 	st.b	r12[r10],r9
80007cfa:	cf b1       	brne	80007cf0 <memcpy+0x13a>
80007cfc:	5e fc       	retal	r12

80007cfe <memset>:
80007cfe:	18 98       	mov	r8,r12
80007d00:	c0 38       	rjmp	80007d06 <memset+0x8>
80007d02:	10 cb       	st.b	r8++,r11
80007d04:	20 1a       	sub	r10,1
80007d06:	58 0a       	cp.w	r10,0
80007d08:	cf d1       	brne	80007d02 <memset+0x4>
80007d0a:	5e fc       	retal	r12

80007d0c <strncpy>:
80007d0c:	30 08       	mov	r8,0
80007d0e:	10 3a       	cp.w	r10,r8
80007d10:	5e 0c       	reteq	r12
80007d12:	f6 08 07 09 	ld.ub	r9,r11[r8]
80007d16:	f8 08 0b 09 	st.b	r12[r8],r9
80007d1a:	2f f8       	sub	r8,-1
80007d1c:	58 09       	cp.w	r9,0
80007d1e:	cf 81       	brne	80007d0e <strncpy+0x2>
80007d20:	10 3a       	cp.w	r10,r8
80007d22:	5e 0c       	reteq	r12
80007d24:	f8 08 0b 09 	st.b	r12[r8],r9
80007d28:	2f f8       	sub	r8,-1
80007d2a:	cf bb       	rjmp	80007d20 <strncpy+0x14>

Disassembly of section .exception:

80007e00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80007e00:	c0 08       	rjmp	80007e00 <_evba>
	...

80007e04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80007e04:	c0 08       	rjmp	80007e04 <_handle_TLB_Multiple_Hit>
	...

80007e08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80007e08:	c0 08       	rjmp	80007e08 <_handle_Bus_Error_Data_Fetch>
	...

80007e0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80007e0c:	c0 08       	rjmp	80007e0c <_handle_Bus_Error_Instruction_Fetch>
	...

80007e10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80007e10:	c0 08       	rjmp	80007e10 <_handle_NMI>
	...

80007e14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80007e14:	c0 08       	rjmp	80007e14 <_handle_Instruction_Address>
	...

80007e18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80007e18:	c0 08       	rjmp	80007e18 <_handle_ITLB_Protection>
	...

80007e1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80007e1c:	c0 08       	rjmp	80007e1c <_handle_Breakpoint>
	...

80007e20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80007e20:	c0 08       	rjmp	80007e20 <_handle_Illegal_Opcode>
	...

80007e24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80007e24:	c0 08       	rjmp	80007e24 <_handle_Unimplemented_Instruction>
	...

80007e28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80007e28:	c0 08       	rjmp	80007e28 <_handle_Privilege_Violation>
	...

80007e2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR UC3.
_handle_Floating_Point:
	rjmp $
80007e2c:	c0 08       	rjmp	80007e2c <_handle_Floating_Point>
	...

80007e30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR UC3.
_handle_Coprocessor_Absent:
	rjmp $
80007e30:	c0 08       	rjmp	80007e30 <_handle_Coprocessor_Absent>
	...

80007e34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80007e34:	c0 08       	rjmp	80007e34 <_handle_Data_Address_Read>
	...

80007e38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80007e38:	c0 08       	rjmp	80007e38 <_handle_Data_Address_Write>
	...

80007e3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80007e3c:	c0 08       	rjmp	80007e3c <_handle_DTLB_Protection_Read>
	...

80007e40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80007e40:	c0 08       	rjmp	80007e40 <_handle_DTLB_Protection_Write>
	...

80007e44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80007e44:	c0 08       	rjmp	80007e44 <_handle_DTLB_Modified>
	...

80007e50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80007e50:	c0 08       	rjmp	80007e50 <_handle_ITLB_Miss>
	...

80007e60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80007e60:	c0 08       	rjmp	80007e60 <_handle_DTLB_Miss_Read>
	...

80007e70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80007e70:	c0 08       	rjmp	80007e70 <_handle_DTLB_Miss_Write>
	...

80007f00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	lda.w   pc, SCALLYield
80007f00:	fe cf 26 30 	sub	pc,pc,9776

80007f04 <_int0>:
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
	rete
.endr
80007f04:	30 0c       	mov	r12,0
80007f06:	fe b0 f5 ed 	rcall	80006ae0 <_get_interrupt_handler>
80007f0a:	58 0c       	cp.w	r12,0
80007f0c:	f8 0f 17 10 	movne	pc,r12
80007f10:	d6 03       	rete

80007f12 <_int1>:
80007f12:	30 1c       	mov	r12,1
80007f14:	fe b0 f5 e6 	rcall	80006ae0 <_get_interrupt_handler>
80007f18:	58 0c       	cp.w	r12,0
80007f1a:	f8 0f 17 10 	movne	pc,r12
80007f1e:	d6 03       	rete

80007f20 <_int2>:
80007f20:	30 2c       	mov	r12,2
80007f22:	fe b0 f5 df 	rcall	80006ae0 <_get_interrupt_handler>
80007f26:	58 0c       	cp.w	r12,0
80007f28:	f8 0f 17 10 	movne	pc,r12
80007f2c:	d6 03       	rete

80007f2e <_int3>:
80007f2e:	30 3c       	mov	r12,3
80007f30:	fe b0 f5 d8 	rcall	80006ae0 <_get_interrupt_handler>
80007f34:	58 0c       	cp.w	r12,0
80007f36:	f8 0f 17 10 	movne	pc,r12
80007f3a:	d6 03       	rete
80007f3c:	d7 03       	nop
80007f3e:	d7 03       	nop
80007f40:	d7 03       	nop
80007f42:	d7 03       	nop
80007f44:	d7 03       	nop
80007f46:	d7 03       	nop
80007f48:	d7 03       	nop
80007f4a:	d7 03       	nop
80007f4c:	d7 03       	nop
80007f4e:	d7 03       	nop
80007f50:	d7 03       	nop
80007f52:	d7 03       	nop
80007f54:	d7 03       	nop
80007f56:	d7 03       	nop
80007f58:	d7 03       	nop
80007f5a:	d7 03       	nop
80007f5c:	d7 03       	nop
80007f5e:	d7 03       	nop
80007f60:	d7 03       	nop
80007f62:	d7 03       	nop
80007f64:	d7 03       	nop
80007f66:	d7 03       	nop
80007f68:	d7 03       	nop
80007f6a:	d7 03       	nop
80007f6c:	d7 03       	nop
80007f6e:	d7 03       	nop
80007f70:	d7 03       	nop
80007f72:	d7 03       	nop
80007f74:	d7 03       	nop
80007f76:	d7 03       	nop
80007f78:	d7 03       	nop
80007f7a:	d7 03       	nop
80007f7c:	d7 03       	nop
80007f7e:	d7 03       	nop
80007f80:	d7 03       	nop
80007f82:	d7 03       	nop
80007f84:	d7 03       	nop
80007f86:	d7 03       	nop
80007f88:	d7 03       	nop
80007f8a:	d7 03       	nop
80007f8c:	d7 03       	nop
80007f8e:	d7 03       	nop
80007f90:	d7 03       	nop
80007f92:	d7 03       	nop
80007f94:	d7 03       	nop
80007f96:	d7 03       	nop
80007f98:	d7 03       	nop
80007f9a:	d7 03       	nop
80007f9c:	d7 03       	nop
80007f9e:	d7 03       	nop
80007fa0:	d7 03       	nop
80007fa2:	d7 03       	nop
80007fa4:	d7 03       	nop
80007fa6:	d7 03       	nop
80007fa8:	d7 03       	nop
80007faa:	d7 03       	nop
80007fac:	d7 03       	nop
80007fae:	d7 03       	nop
80007fb0:	d7 03       	nop
80007fb2:	d7 03       	nop
80007fb4:	d7 03       	nop
80007fb6:	d7 03       	nop
80007fb8:	d7 03       	nop
80007fba:	d7 03       	nop
80007fbc:	d7 03       	nop
80007fbe:	d7 03       	nop
80007fc0:	d7 03       	nop
80007fc2:	d7 03       	nop
80007fc4:	d7 03       	nop
80007fc6:	d7 03       	nop
80007fc8:	d7 03       	nop
80007fca:	d7 03       	nop
80007fcc:	d7 03       	nop
80007fce:	d7 03       	nop
80007fd0:	d7 03       	nop
80007fd2:	d7 03       	nop
80007fd4:	d7 03       	nop
80007fd6:	d7 03       	nop
80007fd8:	d7 03       	nop
80007fda:	d7 03       	nop
80007fdc:	d7 03       	nop
80007fde:	d7 03       	nop
80007fe0:	d7 03       	nop
80007fe2:	d7 03       	nop
80007fe4:	d7 03       	nop
80007fe6:	d7 03       	nop
80007fe8:	d7 03       	nop
80007fea:	d7 03       	nop
80007fec:	d7 03       	nop
80007fee:	d7 03       	nop
80007ff0:	d7 03       	nop
80007ff2:	d7 03       	nop
80007ff4:	d7 03       	nop
80007ff6:	d7 03       	nop
80007ff8:	d7 03       	nop
80007ffa:	d7 03       	nop
80007ffc:	d7 03       	nop
80007ffe:	d7 03       	nop
