INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_1to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
