#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024371529f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000243717ef2f0_0 .net "PC", 31 0, L_000002437186ebe0;  1 drivers
v00000243717ee850_0 .net "cycles_consumed", 31 0, v00000243717edc70_0;  1 drivers
v00000243717ed450_0 .var "input_clk", 0 0;
v00000243717ed130_0 .var "rst", 0 0;
S_00000243715396a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000024371529f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000024371727920 .functor NOR 1, v00000243717ed450_0, v00000243717d9640_0, C4<0>, C4<0>;
L_0000024371728250 .functor AND 1, v00000243717be680_0, v00000243717be5e0_0, C4<1>, C4<1>;
L_0000024371728f00 .functor AND 1, L_0000024371728250, L_00000243717ed590, C4<1>, C4<1>;
L_0000024371728cd0 .functor AND 1, v00000243717afbe0_0, v00000243717b0e00_0, C4<1>, C4<1>;
L_0000024371729050 .functor AND 1, L_0000024371728cd0, L_00000243717ed6d0, C4<1>, C4<1>;
L_0000024371728b10 .functor AND 1, v00000243717d9d20_0, v00000243717d9aa0_0, C4<1>, C4<1>;
L_00000243717292f0 .functor AND 1, L_0000024371728b10, L_00000243717ed770, C4<1>, C4<1>;
L_00000243717282c0 .functor AND 1, v00000243717be680_0, v00000243717be5e0_0, C4<1>, C4<1>;
L_0000024371728f70 .functor AND 1, L_00000243717282c0, L_00000243717eea30, C4<1>, C4<1>;
L_0000024371729210 .functor AND 1, v00000243717afbe0_0, v00000243717b0e00_0, C4<1>, C4<1>;
L_0000024371728790 .functor AND 1, L_0000024371729210, L_00000243717eef30, C4<1>, C4<1>;
L_0000024371727990 .functor AND 1, v00000243717d9d20_0, v00000243717d9aa0_0, C4<1>, C4<1>;
L_0000024371728090 .functor AND 1, L_0000024371727990, L_00000243717ed810, C4<1>, C4<1>;
L_00000243717f4c00 .functor NOT 1, L_0000024371727920, C4<0>, C4<0>, C4<0>;
L_00000243717f5840 .functor NOT 1, L_0000024371727920, C4<0>, C4<0>, C4<0>;
L_000002437185a0b0 .functor NOT 1, L_0000024371727920, C4<0>, C4<0>, C4<0>;
L_000002437185be70 .functor NOT 1, L_0000024371727920, C4<0>, C4<0>, C4<0>;
L_000002437185bbd0 .functor NOT 1, L_0000024371727920, C4<0>, C4<0>, C4<0>;
L_000002437186ebe0 .functor BUFZ 32, v00000243717d6760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243717db3a0_0 .net "EX1_ALU_OPER1", 31 0, L_00000243717f5fb0;  1 drivers
v00000243717dc480_0 .net "EX1_ALU_OPER2", 31 0, L_000002437185baf0;  1 drivers
v00000243717dcc00_0 .net "EX1_PC", 31 0, v00000243717c0200_0;  1 drivers
v00000243717dd060_0 .net "EX1_PFC", 31 0, v00000243717c05c0_0;  1 drivers
v00000243717dca20_0 .net "EX1_PFC_to_IF", 31 0, L_00000243717ecaf0;  1 drivers
v00000243717dc700_0 .net "EX1_forward_to_B", 31 0, v00000243717c0340_0;  1 drivers
v00000243717dd100_0 .net "EX1_is_beq", 0 0, v00000243717bfe40_0;  1 drivers
v00000243717db620_0 .net "EX1_is_bne", 0 0, v00000243717bf440_0;  1 drivers
v00000243717db080_0 .net "EX1_is_jal", 0 0, v00000243717c0660_0;  1 drivers
v00000243717dae00_0 .net "EX1_is_jr", 0 0, v00000243717c0700_0;  1 drivers
v00000243717db440_0 .net "EX1_is_oper2_immed", 0 0, v00000243717bfb20_0;  1 drivers
v00000243717dac20_0 .net "EX1_memread", 0 0, v00000243717c07a0_0;  1 drivers
v00000243717db6c0_0 .net "EX1_memwrite", 0 0, v00000243717bf800_0;  1 drivers
v00000243717daf40_0 .net "EX1_opcode", 11 0, v00000243717c00c0_0;  1 drivers
v00000243717dc5c0_0 .net "EX1_predicted", 0 0, v00000243717bf6c0_0;  1 drivers
v00000243717dc7a0_0 .net "EX1_rd_ind", 4 0, v00000243717bf760_0;  1 drivers
v00000243717dcde0_0 .net "EX1_rd_indzero", 0 0, v00000243717bf8a0_0;  1 drivers
v00000243717dc340_0 .net "EX1_regwrite", 0 0, v00000243717bfbc0_0;  1 drivers
v00000243717dc0c0_0 .net "EX1_rs1", 31 0, v00000243717bfd00_0;  1 drivers
v00000243717dba80_0 .net "EX1_rs1_ind", 4 0, v00000243717bfc60_0;  1 drivers
v00000243717dcb60_0 .net "EX1_rs2", 31 0, v00000243717bfda0_0;  1 drivers
v00000243717db940_0 .net "EX1_rs2_ind", 4 0, v00000243717c0160_0;  1 drivers
v00000243717db4e0_0 .net "EX1_rs2_out", 31 0, L_000002437185a200;  1 drivers
v00000243717dcac0_0 .net "EX2_ALU_OPER1", 31 0, v00000243717bdaa0_0;  1 drivers
v00000243717db760_0 .net "EX2_ALU_OPER2", 31 0, v00000243717bd320_0;  1 drivers
v00000243717dcd40_0 .net "EX2_ALU_OUT", 31 0, L_00000243717ec690;  1 drivers
v00000243717daea0_0 .net "EX2_PC", 31 0, v00000243717bd820_0;  1 drivers
v00000243717dc980_0 .net "EX2_PFC_to_IF", 31 0, v00000243717beb80_0;  1 drivers
v00000243717dbb20_0 .net "EX2_forward_to_B", 31 0, v00000243717bda00_0;  1 drivers
v00000243717dc8e0_0 .net "EX2_is_beq", 0 0, v00000243717bd960_0;  1 drivers
v00000243717dcca0_0 .net "EX2_is_bne", 0 0, v00000243717bd3c0_0;  1 drivers
v00000243717dc660_0 .net "EX2_is_jal", 0 0, v00000243717be180_0;  1 drivers
v00000243717db800_0 .net "EX2_is_jr", 0 0, v00000243717bdb40_0;  1 drivers
v00000243717db8a0_0 .net "EX2_is_oper2_immed", 0 0, v00000243717bddc0_0;  1 drivers
v00000243717dc840_0 .net "EX2_memread", 0 0, v00000243717be0e0_0;  1 drivers
v00000243717db580_0 .net "EX2_memwrite", 0 0, v00000243717be220_0;  1 drivers
v00000243717dce80_0 .net "EX2_opcode", 11 0, v00000243717be360_0;  1 drivers
v00000243717dcf20_0 .net "EX2_predicted", 0 0, v00000243717be4a0_0;  1 drivers
v00000243717dc160_0 .net "EX2_rd_ind", 4 0, v00000243717bee00_0;  1 drivers
v00000243717dd1a0_0 .net "EX2_rd_indzero", 0 0, v00000243717be5e0_0;  1 drivers
v00000243717dbee0_0 .net "EX2_regwrite", 0 0, v00000243717be680_0;  1 drivers
v00000243717dc020_0 .net "EX2_rs1", 31 0, v00000243717bef40_0;  1 drivers
v00000243717db300_0 .net "EX2_rs1_ind", 4 0, v00000243717be720_0;  1 drivers
v00000243717dacc0_0 .net "EX2_rs2_ind", 4 0, v00000243717bf080_0;  1 drivers
v00000243717dbbc0_0 .net "EX2_rs2_out", 31 0, v00000243717be7c0_0;  1 drivers
v00000243717dbe40_0 .net "ID_INST", 31 0, v00000243717c91d0_0;  1 drivers
v00000243717dab80_0 .net "ID_PC", 31 0, v00000243717c8ff0_0;  1 drivers
v00000243717dd240_0 .net "ID_PFC_to_EX", 31 0, L_00000243717e9fd0;  1 drivers
v00000243717dbc60_0 .net "ID_PFC_to_IF", 31 0, L_00000243717e8950;  1 drivers
v00000243717daae0_0 .net "ID_forward_to_B", 31 0, L_00000243717ea390;  1 drivers
v00000243717dad60_0 .net "ID_is_beq", 0 0, L_00000243717e8a90;  1 drivers
v00000243717dc200_0 .net "ID_is_bne", 0 0, L_00000243717e81d0;  1 drivers
v00000243717db9e0_0 .net "ID_is_j", 0 0, L_00000243717e83b0;  1 drivers
v00000243717dafe0_0 .net "ID_is_jal", 0 0, L_00000243717ea250;  1 drivers
v00000243717db120_0 .net "ID_is_jr", 0 0, L_00000243717e84f0;  1 drivers
v00000243717db1c0_0 .net "ID_is_oper2_immed", 0 0, L_00000243717f4ff0;  1 drivers
v00000243717db260_0 .net "ID_memread", 0 0, L_00000243717e8630;  1 drivers
v00000243717dbd00_0 .net "ID_memwrite", 0 0, L_00000243717e86d0;  1 drivers
v00000243717dbf80_0 .net "ID_opcode", 11 0, v00000243717d6a80_0;  1 drivers
v00000243717dc2a0_0 .net "ID_predicted", 0 0, v00000243717c2a10_0;  1 drivers
v00000243717dd600_0 .net "ID_rd_ind", 4 0, v00000243717d78e0_0;  1 drivers
v00000243717dd7e0_0 .net "ID_regwrite", 0 0, L_00000243717e8130;  1 drivers
v00000243717dd9c0_0 .net "ID_rs1", 31 0, v00000243717c7a10_0;  1 drivers
v00000243717dd6a0_0 .net "ID_rs1_ind", 4 0, v00000243717d8240_0;  1 drivers
v00000243717dd2e0_0 .net "ID_rs2", 31 0, v00000243717c7e70_0;  1 drivers
v00000243717dd880_0 .net "ID_rs2_ind", 4 0, v00000243717d5c20_0;  1 drivers
v00000243717dd380_0 .net "IF_INST", 31 0, L_00000243717f5990;  1 drivers
v00000243717dd920_0 .net "IF_pc", 31 0, v00000243717d6760_0;  1 drivers
v00000243717dd420_0 .net "MEM_ALU_OUT", 31 0, v00000243717afd20_0;  1 drivers
v00000243717dd740_0 .net "MEM_Data_mem_out", 31 0, v00000243717da220_0;  1 drivers
v00000243717dd4c0_0 .net "MEM_memread", 0 0, v00000243717b02c0_0;  1 drivers
v00000243717dd560_0 .net "MEM_memwrite", 0 0, v00000243717b0220_0;  1 drivers
v00000243717ee210_0 .net "MEM_opcode", 11 0, v00000243717b0720_0;  1 drivers
v00000243717ed8b0_0 .net "MEM_rd_ind", 4 0, v00000243717afb40_0;  1 drivers
v00000243717ed9f0_0 .net "MEM_rd_indzero", 0 0, v00000243717b0e00_0;  1 drivers
v00000243717eead0_0 .net "MEM_regwrite", 0 0, v00000243717afbe0_0;  1 drivers
v00000243717edd10_0 .net "MEM_rs2", 31 0, v00000243717af8c0_0;  1 drivers
v00000243717ed950_0 .net "PC", 31 0, L_000002437186ebe0;  alias, 1 drivers
v00000243717eeb70_0 .net "STALL_ID1_FLUSH", 0 0, v00000243717c3690_0;  1 drivers
v00000243717ee5d0_0 .net "STALL_ID2_FLUSH", 0 0, v00000243717c32d0_0;  1 drivers
v00000243717eda90_0 .net "STALL_IF_FLUSH", 0 0, v00000243717c5850_0;  1 drivers
v00000243717ed310_0 .net "WB_ALU_OUT", 31 0, v00000243717d8560_0;  1 drivers
v00000243717ef430_0 .net "WB_Data_mem_out", 31 0, v00000243717d9be0_0;  1 drivers
v00000243717ef110_0 .net "WB_memread", 0 0, v00000243717d93c0_0;  1 drivers
v00000243717ee0d0_0 .net "WB_rd_ind", 4 0, v00000243717d8600_0;  1 drivers
v00000243717ef070_0 .net "WB_rd_indzero", 0 0, v00000243717d9aa0_0;  1 drivers
v00000243717ef390_0 .net "WB_regwrite", 0 0, v00000243717d9d20_0;  1 drivers
v00000243717ed270_0 .net "Wrong_prediction", 0 0, L_000002437185bcb0;  1 drivers
v00000243717ed1d0_0 .net *"_ivl_1", 0 0, L_0000024371728250;  1 drivers
v00000243717ee490_0 .net *"_ivl_13", 0 0, L_0000024371728b10;  1 drivers
v00000243717eec10_0 .net *"_ivl_14", 0 0, L_00000243717ed770;  1 drivers
v00000243717ef570_0 .net *"_ivl_19", 0 0, L_00000243717282c0;  1 drivers
v00000243717ef4d0_0 .net *"_ivl_2", 0 0, L_00000243717ed590;  1 drivers
v00000243717ee350_0 .net *"_ivl_20", 0 0, L_00000243717eea30;  1 drivers
v00000243717ee3f0_0 .net *"_ivl_25", 0 0, L_0000024371729210;  1 drivers
v00000243717ed630_0 .net *"_ivl_26", 0 0, L_00000243717eef30;  1 drivers
v00000243717ee170_0 .net *"_ivl_31", 0 0, L_0000024371727990;  1 drivers
v00000243717eed50_0 .net *"_ivl_32", 0 0, L_00000243717ed810;  1 drivers
v00000243717edb30_0 .net *"_ivl_40", 31 0, L_00000243717e8b30;  1 drivers
L_0000024371810c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243717ee990_0 .net *"_ivl_43", 26 0, L_0000024371810c58;  1 drivers
L_0000024371810ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243717ef1b0_0 .net/2u *"_ivl_44", 31 0, L_0000024371810ca0;  1 drivers
v00000243717ef610_0 .net *"_ivl_52", 31 0, L_0000024371860fb0;  1 drivers
L_0000024371810d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243717eefd0_0 .net *"_ivl_55", 26 0, L_0000024371810d30;  1 drivers
L_0000024371810d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243717ee670_0 .net/2u *"_ivl_56", 31 0, L_0000024371810d78;  1 drivers
v00000243717ee710_0 .net *"_ivl_7", 0 0, L_0000024371728cd0;  1 drivers
v00000243717ee530_0 .net *"_ivl_8", 0 0, L_00000243717ed6d0;  1 drivers
v00000243717eedf0_0 .net "alu_selA", 1 0, L_00000243717eecb0;  1 drivers
v00000243717edbd0_0 .net "alu_selB", 1 0, L_00000243717efd90;  1 drivers
v00000243717ed3b0_0 .net "clk", 0 0, L_0000024371727920;  1 drivers
v00000243717edc70_0 .var "cycles_consumed", 31 0;
v00000243717eddb0_0 .net "exhaz", 0 0, L_0000024371729050;  1 drivers
v00000243717ed4f0_0 .net "exhaz2", 0 0, L_0000024371728790;  1 drivers
v00000243717eee90_0 .net "hlt", 0 0, v00000243717d9640_0;  1 drivers
v00000243717ef6b0_0 .net "idhaz", 0 0, L_0000024371728f00;  1 drivers
v00000243717ede50_0 .net "idhaz2", 0 0, L_0000024371728f70;  1 drivers
v00000243717ef750_0 .net "if_id_write", 0 0, v00000243717c5d50_0;  1 drivers
v00000243717edef0_0 .net "input_clk", 0 0, v00000243717ed450_0;  1 drivers
v00000243717ee8f0_0 .net "is_branch_and_taken", 0 0, L_00000243717f4dc0;  1 drivers
v00000243717ee7b0_0 .net "memhaz", 0 0, L_00000243717292f0;  1 drivers
v00000243717ee2b0_0 .net "memhaz2", 0 0, L_0000024371728090;  1 drivers
v00000243717ef7f0_0 .net "pc_src", 2 0, L_00000243717e97b0;  1 drivers
v00000243717ef250_0 .net "pc_write", 0 0, v00000243717c3e10_0;  1 drivers
v00000243717ee030_0 .net "rst", 0 0, v00000243717ed130_0;  1 drivers
v00000243717ed090_0 .net "store_rs2_forward", 1 0, L_00000243717efa70;  1 drivers
v00000243717edf90_0 .net "wdata_to_reg_file", 31 0, L_000002437186e780;  1 drivers
E_00000243717481a0/0 .event negedge, v00000243717c1430_0;
E_00000243717481a0/1 .event posedge, v00000243717b0360_0;
E_00000243717481a0 .event/or E_00000243717481a0/0, E_00000243717481a0/1;
L_00000243717ed590 .cmp/eq 5, v00000243717bee00_0, v00000243717bfc60_0;
L_00000243717ed6d0 .cmp/eq 5, v00000243717afb40_0, v00000243717bfc60_0;
L_00000243717ed770 .cmp/eq 5, v00000243717d8600_0, v00000243717bfc60_0;
L_00000243717eea30 .cmp/eq 5, v00000243717bee00_0, v00000243717c0160_0;
L_00000243717eef30 .cmp/eq 5, v00000243717afb40_0, v00000243717c0160_0;
L_00000243717ed810 .cmp/eq 5, v00000243717d8600_0, v00000243717c0160_0;
L_00000243717e8b30 .concat [ 5 27 0 0], v00000243717d78e0_0, L_0000024371810c58;
L_00000243717e9170 .cmp/ne 32, L_00000243717e8b30, L_0000024371810ca0;
L_0000024371860fb0 .concat [ 5 27 0 0], v00000243717bee00_0, L_0000024371810d30;
L_0000024371862450 .cmp/ne 32, L_0000024371860fb0, L_0000024371810d78;
S_000002437160d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000024371729130 .functor NOT 1, L_0000024371729050, C4<0>, C4<0>, C4<0>;
L_0000024371728720 .functor AND 1, L_00000243717292f0, L_0000024371729130, C4<1>, C4<1>;
L_0000024371727ed0 .functor OR 1, L_0000024371728f00, L_0000024371728720, C4<0>, C4<0>;
L_0000024371728330 .functor OR 1, L_0000024371728f00, L_0000024371729050, C4<0>, C4<0>;
v0000024371746d70_0 .net *"_ivl_12", 0 0, L_0000024371728330;  1 drivers
v0000024371745e70_0 .net *"_ivl_2", 0 0, L_0000024371729130;  1 drivers
v0000024371745fb0_0 .net *"_ivl_5", 0 0, L_0000024371728720;  1 drivers
v0000024371746cd0_0 .net *"_ivl_7", 0 0, L_0000024371727ed0;  1 drivers
v0000024371746190_0 .net "alu_selA", 1 0, L_00000243717eecb0;  alias, 1 drivers
v0000024371745a10_0 .net "exhaz", 0 0, L_0000024371729050;  alias, 1 drivers
v00000243717460f0_0 .net "idhaz", 0 0, L_0000024371728f00;  alias, 1 drivers
v0000024371745d30_0 .net "memhaz", 0 0, L_00000243717292f0;  alias, 1 drivers
L_00000243717eecb0 .concat8 [ 1 1 0 0], L_0000024371727ed0, L_0000024371728330;
S_000002437160d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000024371727a00 .functor NOT 1, L_0000024371728790, C4<0>, C4<0>, C4<0>;
L_0000024371727a70 .functor AND 1, L_0000024371728090, L_0000024371727a00, C4<1>, C4<1>;
L_0000024371727bc0 .functor OR 1, L_0000024371728f70, L_0000024371727a70, C4<0>, C4<0>;
L_0000024371727c30 .functor NOT 1, v00000243717bfb20_0, C4<0>, C4<0>, C4<0>;
L_0000024371727d10 .functor AND 1, L_0000024371727bc0, L_0000024371727c30, C4<1>, C4<1>;
L_0000024371728020 .functor OR 1, L_0000024371728f70, L_0000024371728790, C4<0>, C4<0>;
L_0000024371728480 .functor NOT 1, v00000243717bfb20_0, C4<0>, C4<0>, C4<0>;
L_0000024371729670 .functor AND 1, L_0000024371728020, L_0000024371728480, C4<1>, C4<1>;
v0000024371746b90_0 .net "EX1_is_oper2_immed", 0 0, v00000243717bfb20_0;  alias, 1 drivers
v0000024371747090_0 .net *"_ivl_11", 0 0, L_0000024371727d10;  1 drivers
v0000024371747450_0 .net *"_ivl_16", 0 0, L_0000024371728020;  1 drivers
v0000024371747270_0 .net *"_ivl_17", 0 0, L_0000024371728480;  1 drivers
v0000024371745830_0 .net *"_ivl_2", 0 0, L_0000024371727a00;  1 drivers
v0000024371746e10_0 .net *"_ivl_20", 0 0, L_0000024371729670;  1 drivers
v0000024371746c30_0 .net *"_ivl_5", 0 0, L_0000024371727a70;  1 drivers
v0000024371746f50_0 .net *"_ivl_7", 0 0, L_0000024371727bc0;  1 drivers
v0000024371746050_0 .net *"_ivl_8", 0 0, L_0000024371727c30;  1 drivers
v0000024371747130_0 .net "alu_selB", 1 0, L_00000243717efd90;  alias, 1 drivers
v0000024371746690_0 .net "exhaz", 0 0, L_0000024371728790;  alias, 1 drivers
v0000024371747310_0 .net "idhaz", 0 0, L_0000024371728f70;  alias, 1 drivers
v0000024371746730_0 .net "memhaz", 0 0, L_0000024371728090;  alias, 1 drivers
L_00000243717efd90 .concat8 [ 1 1 0 0], L_0000024371727d10, L_0000024371729670;
S_00000243716069c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000024371729440 .functor NOT 1, L_0000024371728790, C4<0>, C4<0>, C4<0>;
L_0000024371729600 .functor AND 1, L_0000024371728090, L_0000024371729440, C4<1>, C4<1>;
L_00000243717296e0 .functor OR 1, L_0000024371728f70, L_0000024371729600, C4<0>, C4<0>;
L_00000243717293d0 .functor OR 1, L_0000024371728f70, L_0000024371728790, C4<0>, C4<0>;
v00000243717462d0_0 .net *"_ivl_12", 0 0, L_00000243717293d0;  1 drivers
v00000243717473b0_0 .net *"_ivl_2", 0 0, L_0000024371729440;  1 drivers
v0000024371746370_0 .net *"_ivl_5", 0 0, L_0000024371729600;  1 drivers
v0000024371747590_0 .net *"_ivl_7", 0 0, L_00000243717296e0;  1 drivers
v0000024371746870_0 .net "exhaz", 0 0, L_0000024371728790;  alias, 1 drivers
v00000243717469b0_0 .net "idhaz", 0 0, L_0000024371728f70;  alias, 1 drivers
v00000243716d1e40_0 .net "memhaz", 0 0, L_0000024371728090;  alias, 1 drivers
v00000243716d23e0_0 .net "store_rs2_forward", 1 0, L_00000243717efa70;  alias, 1 drivers
L_00000243717efa70 .concat8 [ 1 1 0 0], L_00000243717296e0, L_00000243717293d0;
S_0000024371606b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000243716d2a20_0 .net "EX_ALU_OUT", 31 0, L_00000243717ec690;  alias, 1 drivers
v00000243716d13a0_0 .net "EX_memread", 0 0, v00000243717be0e0_0;  alias, 1 drivers
v00000243716acec0_0 .net "EX_memwrite", 0 0, v00000243717be220_0;  alias, 1 drivers
v00000243716acd80_0 .net "EX_opcode", 11 0, v00000243717be360_0;  alias, 1 drivers
v00000243717afdc0_0 .net "EX_rd_ind", 4 0, v00000243717bee00_0;  alias, 1 drivers
v00000243717b0d60_0 .net "EX_rd_indzero", 0 0, L_0000024371862450;  1 drivers
v00000243717b0400_0 .net "EX_regwrite", 0 0, v00000243717be680_0;  alias, 1 drivers
v00000243717b04a0_0 .net "EX_rs2_out", 31 0, v00000243717be7c0_0;  alias, 1 drivers
v00000243717afd20_0 .var "MEM_ALU_OUT", 31 0;
v00000243717b02c0_0 .var "MEM_memread", 0 0;
v00000243717b0220_0 .var "MEM_memwrite", 0 0;
v00000243717b0720_0 .var "MEM_opcode", 11 0;
v00000243717afb40_0 .var "MEM_rd_ind", 4 0;
v00000243717b0e00_0 .var "MEM_rd_indzero", 0 0;
v00000243717afbe0_0 .var "MEM_regwrite", 0 0;
v00000243717af8c0_0 .var "MEM_rs2", 31 0;
v00000243717af960_0 .net "clk", 0 0, L_000002437185be70;  1 drivers
v00000243717b0360_0 .net "rst", 0 0, v00000243717ed130_0;  alias, 1 drivers
E_0000024371748ae0 .event posedge, v00000243717b0360_0, v00000243717af960_0;
S_0000024371519ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000024371501470 .param/l "add" 0 9 6, C4<000000100000>;
P_00000243715014a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000243715014e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024371501518 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024371501550 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024371501588 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000243715015c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000243715015f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024371501630 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024371501668 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000243715016a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000243715016d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024371501710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024371501748 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024371501780 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000243715017b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000243715017f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024371501828 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024371501860 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024371501898 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000243715018d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024371501908 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024371501940 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024371501978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000243715019b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002437185a040 .functor XOR 1, L_000002437185ba10, v00000243717be4a0_0, C4<0>, C4<0>;
L_000002437185bd90 .functor NOT 1, L_000002437185a040, C4<0>, C4<0>, C4<0>;
L_000002437185bc40 .functor OR 1, v00000243717ed130_0, L_000002437185bd90, C4<0>, C4<0>;
L_000002437185bcb0 .functor NOT 1, L_000002437185bc40, C4<0>, C4<0>, C4<0>;
v00000243717b1f30_0 .net "ALU_OP", 3 0, v00000243717b1df0_0;  1 drivers
v00000243717b4410_0 .net "BranchDecision", 0 0, L_000002437185ba10;  1 drivers
v00000243717b3dd0_0 .net "CF", 0 0, v00000243717b27f0_0;  1 drivers
v00000243717b4d70_0 .net "EX_opcode", 11 0, v00000243717be360_0;  alias, 1 drivers
v00000243717b4b90_0 .net "Wrong_prediction", 0 0, L_000002437185bcb0;  alias, 1 drivers
v00000243717b3bf0_0 .net "ZF", 0 0, L_000002437185a4a0;  1 drivers
L_0000024371810ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000243717b4190_0 .net/2u *"_ivl_0", 31 0, L_0000024371810ce8;  1 drivers
v00000243717b4050_0 .net *"_ivl_11", 0 0, L_000002437185bc40;  1 drivers
v00000243717b47d0_0 .net *"_ivl_2", 31 0, L_00000243717ec910;  1 drivers
v00000243717b4cd0_0 .net *"_ivl_6", 0 0, L_000002437185a040;  1 drivers
v00000243717b4370_0 .net *"_ivl_8", 0 0, L_000002437185bd90;  1 drivers
v00000243717b38d0_0 .net "alu_out", 31 0, L_00000243717ec690;  alias, 1 drivers
v00000243717b4550_0 .net "alu_outw", 31 0, v00000243717b1d50_0;  1 drivers
v00000243717b4f50_0 .net "is_beq", 0 0, v00000243717bd960_0;  alias, 1 drivers
v00000243717b3970_0 .net "is_bne", 0 0, v00000243717bd3c0_0;  alias, 1 drivers
v00000243717b40f0_0 .net "is_jal", 0 0, v00000243717be180_0;  alias, 1 drivers
v00000243717b3d30_0 .net "oper1", 31 0, v00000243717bdaa0_0;  alias, 1 drivers
v00000243717b3c90_0 .net "oper2", 31 0, v00000243717bd320_0;  alias, 1 drivers
v00000243717b3ab0_0 .net "pc", 31 0, v00000243717bd820_0;  alias, 1 drivers
v00000243717b4910_0 .net "predicted", 0 0, v00000243717be4a0_0;  alias, 1 drivers
v00000243717b4e10_0 .net "rst", 0 0, v00000243717ed130_0;  alias, 1 drivers
L_00000243717ec910 .arith/sum 32, v00000243717bd820_0, L_0000024371810ce8;
L_00000243717ec690 .functor MUXZ 32, v00000243717b1d50_0, L_00000243717ec910, v00000243717be180_0, C4<>;
S_0000024371519c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000024371519ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002437185aac0 .functor AND 1, v00000243717bd960_0, L_000002437185a9e0, C4<1>, C4<1>;
L_000002437185b7e0 .functor NOT 1, L_000002437185a9e0, C4<0>, C4<0>, C4<0>;
L_000002437185b9a0 .functor AND 1, v00000243717bd3c0_0, L_000002437185b7e0, C4<1>, C4<1>;
L_000002437185ba10 .functor OR 1, L_000002437185aac0, L_000002437185b9a0, C4<0>, C4<0>;
v00000243717b2430_0 .net "BranchDecision", 0 0, L_000002437185ba10;  alias, 1 drivers
v00000243717b17b0_0 .net *"_ivl_2", 0 0, L_000002437185b7e0;  1 drivers
v00000243717b3330_0 .net "is_beq", 0 0, v00000243717bd960_0;  alias, 1 drivers
v00000243717b12b0_0 .net "is_beq_taken", 0 0, L_000002437185aac0;  1 drivers
v00000243717b2750_0 .net "is_bne", 0 0, v00000243717bd3c0_0;  alias, 1 drivers
v00000243717b1350_0 .net "is_bne_taken", 0 0, L_000002437185b9a0;  1 drivers
v00000243717b1490_0 .net "is_eq", 0 0, L_000002437185a9e0;  1 drivers
v00000243717b13f0_0 .net "oper1", 31 0, v00000243717bdaa0_0;  alias, 1 drivers
v00000243717b15d0_0 .net "oper2", 31 0, v00000243717bd320_0;  alias, 1 drivers
S_0000024371563170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000024371519c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002437185b3f0 .functor XOR 1, L_00000243717eb970, L_00000243717ec190, C4<0>, C4<0>;
L_000002437185b0e0 .functor XOR 1, L_00000243717ecf50, L_00000243717ec730, C4<0>, C4<0>;
L_000002437185b770 .functor XOR 1, L_00000243717ea890, L_00000243717ea930, C4<0>, C4<0>;
L_000002437185ba80 .functor XOR 1, L_00000243717eb010, L_00000243717ea9d0, C4<0>, C4<0>;
L_000002437185a270 .functor XOR 1, L_00000243717eb150, L_00000243717eaa70, C4<0>, C4<0>;
L_000002437185b1c0 .functor XOR 1, L_00000243717eab10, L_00000243717eb0b0, C4<0>, C4<0>;
L_000002437185ad60 .functor XOR 1, L_000002437185e2b0, L_000002437185f110, C4<0>, C4<0>;
L_000002437185a580 .functor XOR 1, L_000002437185fcf0, L_000002437185f070, C4<0>, C4<0>;
L_000002437185b230 .functor XOR 1, L_0000024371860330, L_0000024371860010, C4<0>, C4<0>;
L_000002437185aeb0 .functor XOR 1, L_000002437185fd90, L_000002437185fa70, C4<0>, C4<0>;
L_000002437185a7b0 .functor XOR 1, L_000002437185e670, L_000002437185f1b0, C4<0>, C4<0>;
L_000002437185b460 .functor XOR 1, L_000002437185ead0, L_00000243718600b0, C4<0>, C4<0>;
L_000002437185ae40 .functor XOR 1, L_000002437185f4d0, L_000002437185fbb0, C4<0>, C4<0>;
L_000002437185b2a0 .functor XOR 1, L_000002437185f250, L_000002437185f2f0, C4<0>, C4<0>;
L_000002437185a350 .functor XOR 1, L_000002437185e850, L_000002437185fed0, C4<0>, C4<0>;
L_000002437185a820 .functor XOR 1, L_000002437185df90, L_000002437185ff70, C4<0>, C4<0>;
L_000002437185b4d0 .functor XOR 1, L_000002437185f390, L_000002437185fc50, C4<0>, C4<0>;
L_000002437185a6d0 .functor XOR 1, L_000002437185eb70, L_000002437185e3f0, C4<0>, C4<0>;
L_000002437185b540 .functor XOR 1, L_0000024371860290, L_000002437185e710, C4<0>, C4<0>;
L_0000024371859fd0 .functor XOR 1, L_000002437185e350, L_0000024371860150, C4<0>, C4<0>;
L_000002437185aa50 .functor XOR 1, L_000002437185fb10, L_000002437185f9d0, C4<0>, C4<0>;
L_000002437185b5b0 .functor XOR 1, L_00000243718601f0, L_000002437185fe30, C4<0>, C4<0>;
L_000002437185b620 .functor XOR 1, L_000002437185e7b0, L_00000243718603d0, C4<0>, C4<0>;
L_000002437185a890 .functor XOR 1, L_000002437185e490, L_000002437185e030, C4<0>, C4<0>;
L_000002437185b690 .functor XOR 1, L_000002437185e530, L_000002437185ecb0, C4<0>, C4<0>;
L_000002437185b700 .functor XOR 1, L_000002437185e8f0, L_000002437185f430, C4<0>, C4<0>;
L_000002437185a900 .functor XOR 1, L_000002437185e170, L_0000024371860470, C4<0>, C4<0>;
L_000002437185a5f0 .functor XOR 1, L_000002437185ec10, L_000002437185f930, C4<0>, C4<0>;
L_000002437185a970 .functor XOR 1, L_000002437185ed50, L_0000024371860510, C4<0>, C4<0>;
L_000002437185b8c0 .functor XOR 1, L_00000243718605b0, L_000002437185e5d0, C4<0>, C4<0>;
L_000002437185a120 .functor XOR 1, L_0000024371860650, L_000002437185e990, C4<0>, C4<0>;
L_000002437185a3c0 .functor XOR 1, L_000002437185f890, L_00000243718606f0, C4<0>, C4<0>;
L_000002437185a9e0/0/0 .functor OR 1, L_000002437185e0d0, L_000002437185e210, L_000002437185ea30, L_000002437185edf0;
L_000002437185a9e0/0/4 .functor OR 1, L_000002437185ee90, L_000002437185f7f0, L_000002437185f610, L_000002437185ef30;
L_000002437185a9e0/0/8 .functor OR 1, L_000002437185efd0, L_000002437185f6b0, L_000002437185f750, L_0000024371862950;
L_000002437185a9e0/0/12 .functor OR 1, L_0000024371860e70, L_0000024371862270, L_00000243718621d0, L_00000243718626d0;
L_000002437185a9e0/0/16 .functor OR 1, L_0000024371862810, L_00000243718629f0, L_0000024371861f50, L_0000024371861e10;
L_000002437185a9e0/0/20 .functor OR 1, L_0000024371862ef0, L_0000024371860970, L_0000024371860f10, L_0000024371862a90;
L_000002437185a9e0/0/24 .functor OR 1, L_00000243718612d0, L_0000024371861ff0, L_0000024371860ab0, L_0000024371862630;
L_000002437185a9e0/0/28 .functor OR 1, L_0000024371861410, L_0000024371862310, L_00000243718623b0, L_0000024371860a10;
L_000002437185a9e0/1/0 .functor OR 1, L_000002437185a9e0/0/0, L_000002437185a9e0/0/4, L_000002437185a9e0/0/8, L_000002437185a9e0/0/12;
L_000002437185a9e0/1/4 .functor OR 1, L_000002437185a9e0/0/16, L_000002437185a9e0/0/20, L_000002437185a9e0/0/24, L_000002437185a9e0/0/28;
L_000002437185a9e0 .functor NOR 1, L_000002437185a9e0/1/0, L_000002437185a9e0/1/4, C4<0>, C4<0>;
v00000243717b0540_0 .net *"_ivl_0", 0 0, L_000002437185b3f0;  1 drivers
v00000243717affa0_0 .net *"_ivl_101", 0 0, L_000002437185fc50;  1 drivers
v00000243717b0ea0_0 .net *"_ivl_102", 0 0, L_000002437185a6d0;  1 drivers
v00000243717afa00_0 .net *"_ivl_105", 0 0, L_000002437185eb70;  1 drivers
v00000243717b05e0_0 .net *"_ivl_107", 0 0, L_000002437185e3f0;  1 drivers
v00000243717b0f40_0 .net *"_ivl_108", 0 0, L_000002437185b540;  1 drivers
v00000243717b0680_0 .net *"_ivl_11", 0 0, L_00000243717ec730;  1 drivers
v00000243717aff00_0 .net *"_ivl_111", 0 0, L_0000024371860290;  1 drivers
v00000243717b07c0_0 .net *"_ivl_113", 0 0, L_000002437185e710;  1 drivers
v00000243717b0040_0 .net *"_ivl_114", 0 0, L_0000024371859fd0;  1 drivers
v00000243717afaa0_0 .net *"_ivl_117", 0 0, L_000002437185e350;  1 drivers
v00000243717b0180_0 .net *"_ivl_119", 0 0, L_0000024371860150;  1 drivers
v00000243717b0860_0 .net *"_ivl_12", 0 0, L_000002437185b770;  1 drivers
v00000243717b00e0_0 .net *"_ivl_120", 0 0, L_000002437185aa50;  1 drivers
v00000243717b0900_0 .net *"_ivl_123", 0 0, L_000002437185fb10;  1 drivers
v00000243717b09a0_0 .net *"_ivl_125", 0 0, L_000002437185f9d0;  1 drivers
v00000243717b0a40_0 .net *"_ivl_126", 0 0, L_000002437185b5b0;  1 drivers
v00000243717afc80_0 .net *"_ivl_129", 0 0, L_00000243718601f0;  1 drivers
v00000243717b0ae0_0 .net *"_ivl_131", 0 0, L_000002437185fe30;  1 drivers
v00000243717b0b80_0 .net *"_ivl_132", 0 0, L_000002437185b620;  1 drivers
v00000243717b0c20_0 .net *"_ivl_135", 0 0, L_000002437185e7b0;  1 drivers
v00000243717b0cc0_0 .net *"_ivl_137", 0 0, L_00000243718603d0;  1 drivers
v00000243717ad700_0 .net *"_ivl_138", 0 0, L_000002437185a890;  1 drivers
v00000243717ae2e0_0 .net *"_ivl_141", 0 0, L_000002437185e490;  1 drivers
v00000243717ad7a0_0 .net *"_ivl_143", 0 0, L_000002437185e030;  1 drivers
v00000243717ae1a0_0 .net *"_ivl_144", 0 0, L_000002437185b690;  1 drivers
v00000243717adc00_0 .net *"_ivl_147", 0 0, L_000002437185e530;  1 drivers
v00000243717ae100_0 .net *"_ivl_149", 0 0, L_000002437185ecb0;  1 drivers
v00000243717ae060_0 .net *"_ivl_15", 0 0, L_00000243717ea890;  1 drivers
v00000243717aea60_0 .net *"_ivl_150", 0 0, L_000002437185b700;  1 drivers
v00000243717aeb00_0 .net *"_ivl_153", 0 0, L_000002437185e8f0;  1 drivers
v00000243717ae380_0 .net *"_ivl_155", 0 0, L_000002437185f430;  1 drivers
v00000243717ad980_0 .net *"_ivl_156", 0 0, L_000002437185a900;  1 drivers
v00000243717adca0_0 .net *"_ivl_159", 0 0, L_000002437185e170;  1 drivers
v00000243717ae4c0_0 .net *"_ivl_161", 0 0, L_0000024371860470;  1 drivers
v00000243717aed80_0 .net *"_ivl_162", 0 0, L_000002437185a5f0;  1 drivers
v00000243717aee20_0 .net *"_ivl_165", 0 0, L_000002437185ec10;  1 drivers
v00000243717ae240_0 .net *"_ivl_167", 0 0, L_000002437185f930;  1 drivers
v00000243717ae6a0_0 .net *"_ivl_168", 0 0, L_000002437185a970;  1 drivers
v00000243717ae420_0 .net *"_ivl_17", 0 0, L_00000243717ea930;  1 drivers
v00000243717ada20_0 .net *"_ivl_171", 0 0, L_000002437185ed50;  1 drivers
v00000243717ad520_0 .net *"_ivl_173", 0 0, L_0000024371860510;  1 drivers
v00000243717ad3e0_0 .net *"_ivl_174", 0 0, L_000002437185b8c0;  1 drivers
v00000243717ae740_0 .net *"_ivl_177", 0 0, L_00000243718605b0;  1 drivers
v00000243717ad5c0_0 .net *"_ivl_179", 0 0, L_000002437185e5d0;  1 drivers
v00000243717ad200_0 .net *"_ivl_18", 0 0, L_000002437185ba80;  1 drivers
v00000243717adac0_0 .net *"_ivl_180", 0 0, L_000002437185a120;  1 drivers
v00000243717af1e0_0 .net *"_ivl_183", 0 0, L_0000024371860650;  1 drivers
v00000243717ae920_0 .net *"_ivl_185", 0 0, L_000002437185e990;  1 drivers
v00000243717adde0_0 .net *"_ivl_186", 0 0, L_000002437185a3c0;  1 drivers
v00000243717ad160_0 .net *"_ivl_190", 0 0, L_000002437185f890;  1 drivers
v00000243717ae7e0_0 .net *"_ivl_192", 0 0, L_00000243718606f0;  1 drivers
v00000243717ae9c0_0 .net *"_ivl_194", 0 0, L_000002437185e0d0;  1 drivers
v00000243717ad8e0_0 .net *"_ivl_196", 0 0, L_000002437185e210;  1 drivers
v00000243717aeec0_0 .net *"_ivl_198", 0 0, L_000002437185ea30;  1 drivers
v00000243717aec40_0 .net *"_ivl_200", 0 0, L_000002437185edf0;  1 drivers
v00000243717ad2a0_0 .net *"_ivl_202", 0 0, L_000002437185ee90;  1 drivers
v00000243717adb60_0 .net *"_ivl_204", 0 0, L_000002437185f7f0;  1 drivers
v00000243717aeba0_0 .net *"_ivl_206", 0 0, L_000002437185f610;  1 drivers
v00000243717ae880_0 .net *"_ivl_208", 0 0, L_000002437185ef30;  1 drivers
v00000243717ae560_0 .net *"_ivl_21", 0 0, L_00000243717eb010;  1 drivers
v00000243717af280_0 .net *"_ivl_210", 0 0, L_000002437185efd0;  1 drivers
v00000243717ae600_0 .net *"_ivl_212", 0 0, L_000002437185f6b0;  1 drivers
v00000243717aece0_0 .net *"_ivl_214", 0 0, L_000002437185f750;  1 drivers
v00000243717aef60_0 .net *"_ivl_216", 0 0, L_0000024371862950;  1 drivers
v00000243717ad840_0 .net *"_ivl_218", 0 0, L_0000024371860e70;  1 drivers
v00000243717ad340_0 .net *"_ivl_220", 0 0, L_0000024371862270;  1 drivers
v00000243717af000_0 .net *"_ivl_222", 0 0, L_00000243718621d0;  1 drivers
v00000243717af5a0_0 .net *"_ivl_224", 0 0, L_00000243718626d0;  1 drivers
v00000243717af0a0_0 .net *"_ivl_226", 0 0, L_0000024371862810;  1 drivers
v00000243717af140_0 .net *"_ivl_228", 0 0, L_00000243718629f0;  1 drivers
v00000243717ad480_0 .net *"_ivl_23", 0 0, L_00000243717ea9d0;  1 drivers
v00000243717ad660_0 .net *"_ivl_230", 0 0, L_0000024371861f50;  1 drivers
v00000243717af320_0 .net *"_ivl_232", 0 0, L_0000024371861e10;  1 drivers
v00000243717add40_0 .net *"_ivl_234", 0 0, L_0000024371862ef0;  1 drivers
v00000243717ade80_0 .net *"_ivl_236", 0 0, L_0000024371860970;  1 drivers
v00000243717ad0c0_0 .net *"_ivl_238", 0 0, L_0000024371860f10;  1 drivers
v00000243717af6e0_0 .net *"_ivl_24", 0 0, L_000002437185a270;  1 drivers
v00000243717af3c0_0 .net *"_ivl_240", 0 0, L_0000024371862a90;  1 drivers
v00000243717af640_0 .net *"_ivl_242", 0 0, L_00000243718612d0;  1 drivers
v00000243717af460_0 .net *"_ivl_244", 0 0, L_0000024371861ff0;  1 drivers
v00000243717adf20_0 .net *"_ivl_246", 0 0, L_0000024371860ab0;  1 drivers
v00000243717adfc0_0 .net *"_ivl_248", 0 0, L_0000024371862630;  1 drivers
v00000243717af500_0 .net *"_ivl_250", 0 0, L_0000024371861410;  1 drivers
v00000243717af780_0 .net *"_ivl_252", 0 0, L_0000024371862310;  1 drivers
v00000243717af820_0 .net *"_ivl_254", 0 0, L_00000243718623b0;  1 drivers
v00000243716d2700_0 .net *"_ivl_256", 0 0, L_0000024371860a10;  1 drivers
v00000243717b1170_0 .net *"_ivl_27", 0 0, L_00000243717eb150;  1 drivers
v00000243717b36f0_0 .net *"_ivl_29", 0 0, L_00000243717eaa70;  1 drivers
v00000243717b2cf0_0 .net *"_ivl_3", 0 0, L_00000243717eb970;  1 drivers
v00000243717b2f70_0 .net *"_ivl_30", 0 0, L_000002437185b1c0;  1 drivers
v00000243717b24d0_0 .net *"_ivl_33", 0 0, L_00000243717eab10;  1 drivers
v00000243717b3830_0 .net *"_ivl_35", 0 0, L_00000243717eb0b0;  1 drivers
v00000243717b1cb0_0 .net *"_ivl_36", 0 0, L_000002437185ad60;  1 drivers
v00000243717b2890_0 .net *"_ivl_39", 0 0, L_000002437185e2b0;  1 drivers
v00000243717b2e30_0 .net *"_ivl_41", 0 0, L_000002437185f110;  1 drivers
v00000243717b2110_0 .net *"_ivl_42", 0 0, L_000002437185a580;  1 drivers
v00000243717b3510_0 .net *"_ivl_45", 0 0, L_000002437185fcf0;  1 drivers
v00000243717b2250_0 .net *"_ivl_47", 0 0, L_000002437185f070;  1 drivers
v00000243717b1990_0 .net *"_ivl_48", 0 0, L_000002437185b230;  1 drivers
v00000243717b3470_0 .net *"_ivl_5", 0 0, L_00000243717ec190;  1 drivers
v00000243717b2c50_0 .net *"_ivl_51", 0 0, L_0000024371860330;  1 drivers
v00000243717b2a70_0 .net *"_ivl_53", 0 0, L_0000024371860010;  1 drivers
v00000243717b1530_0 .net *"_ivl_54", 0 0, L_000002437185aeb0;  1 drivers
v00000243717b35b0_0 .net *"_ivl_57", 0 0, L_000002437185fd90;  1 drivers
v00000243717b1fd0_0 .net *"_ivl_59", 0 0, L_000002437185fa70;  1 drivers
v00000243717b3010_0 .net *"_ivl_6", 0 0, L_000002437185b0e0;  1 drivers
v00000243717b1a30_0 .net *"_ivl_60", 0 0, L_000002437185a7b0;  1 drivers
v00000243717b1710_0 .net *"_ivl_63", 0 0, L_000002437185e670;  1 drivers
v00000243717b3650_0 .net *"_ivl_65", 0 0, L_000002437185f1b0;  1 drivers
v00000243717b2d90_0 .net *"_ivl_66", 0 0, L_000002437185b460;  1 drivers
v00000243717b21b0_0 .net *"_ivl_69", 0 0, L_000002437185ead0;  1 drivers
v00000243717b2ed0_0 .net *"_ivl_71", 0 0, L_00000243718600b0;  1 drivers
v00000243717b22f0_0 .net *"_ivl_72", 0 0, L_000002437185ae40;  1 drivers
v00000243717b2390_0 .net *"_ivl_75", 0 0, L_000002437185f4d0;  1 drivers
v00000243717b3790_0 .net *"_ivl_77", 0 0, L_000002437185fbb0;  1 drivers
v00000243717b1670_0 .net *"_ivl_78", 0 0, L_000002437185b2a0;  1 drivers
v00000243717b10d0_0 .net *"_ivl_81", 0 0, L_000002437185f250;  1 drivers
v00000243717b2570_0 .net *"_ivl_83", 0 0, L_000002437185f2f0;  1 drivers
v00000243717b2b10_0 .net *"_ivl_84", 0 0, L_000002437185a350;  1 drivers
v00000243717b30b0_0 .net *"_ivl_87", 0 0, L_000002437185e850;  1 drivers
v00000243717b1210_0 .net *"_ivl_89", 0 0, L_000002437185fed0;  1 drivers
v00000243717b2610_0 .net *"_ivl_9", 0 0, L_00000243717ecf50;  1 drivers
v00000243717b1ad0_0 .net *"_ivl_90", 0 0, L_000002437185a820;  1 drivers
v00000243717b1850_0 .net *"_ivl_93", 0 0, L_000002437185df90;  1 drivers
v00000243717b3150_0 .net *"_ivl_95", 0 0, L_000002437185ff70;  1 drivers
v00000243717b2070_0 .net *"_ivl_96", 0 0, L_000002437185b4d0;  1 drivers
v00000243717b31f0_0 .net *"_ivl_99", 0 0, L_000002437185f390;  1 drivers
v00000243717b26b0_0 .net "a", 31 0, v00000243717bdaa0_0;  alias, 1 drivers
v00000243717b33d0_0 .net "b", 31 0, v00000243717bd320_0;  alias, 1 drivers
v00000243717b3290_0 .net "out", 0 0, L_000002437185a9e0;  alias, 1 drivers
v00000243717b2bb0_0 .net "temp", 31 0, L_000002437185f570;  1 drivers
L_00000243717eb970 .part v00000243717bdaa0_0, 0, 1;
L_00000243717ec190 .part v00000243717bd320_0, 0, 1;
L_00000243717ecf50 .part v00000243717bdaa0_0, 1, 1;
L_00000243717ec730 .part v00000243717bd320_0, 1, 1;
L_00000243717ea890 .part v00000243717bdaa0_0, 2, 1;
L_00000243717ea930 .part v00000243717bd320_0, 2, 1;
L_00000243717eb010 .part v00000243717bdaa0_0, 3, 1;
L_00000243717ea9d0 .part v00000243717bd320_0, 3, 1;
L_00000243717eb150 .part v00000243717bdaa0_0, 4, 1;
L_00000243717eaa70 .part v00000243717bd320_0, 4, 1;
L_00000243717eab10 .part v00000243717bdaa0_0, 5, 1;
L_00000243717eb0b0 .part v00000243717bd320_0, 5, 1;
L_000002437185e2b0 .part v00000243717bdaa0_0, 6, 1;
L_000002437185f110 .part v00000243717bd320_0, 6, 1;
L_000002437185fcf0 .part v00000243717bdaa0_0, 7, 1;
L_000002437185f070 .part v00000243717bd320_0, 7, 1;
L_0000024371860330 .part v00000243717bdaa0_0, 8, 1;
L_0000024371860010 .part v00000243717bd320_0, 8, 1;
L_000002437185fd90 .part v00000243717bdaa0_0, 9, 1;
L_000002437185fa70 .part v00000243717bd320_0, 9, 1;
L_000002437185e670 .part v00000243717bdaa0_0, 10, 1;
L_000002437185f1b0 .part v00000243717bd320_0, 10, 1;
L_000002437185ead0 .part v00000243717bdaa0_0, 11, 1;
L_00000243718600b0 .part v00000243717bd320_0, 11, 1;
L_000002437185f4d0 .part v00000243717bdaa0_0, 12, 1;
L_000002437185fbb0 .part v00000243717bd320_0, 12, 1;
L_000002437185f250 .part v00000243717bdaa0_0, 13, 1;
L_000002437185f2f0 .part v00000243717bd320_0, 13, 1;
L_000002437185e850 .part v00000243717bdaa0_0, 14, 1;
L_000002437185fed0 .part v00000243717bd320_0, 14, 1;
L_000002437185df90 .part v00000243717bdaa0_0, 15, 1;
L_000002437185ff70 .part v00000243717bd320_0, 15, 1;
L_000002437185f390 .part v00000243717bdaa0_0, 16, 1;
L_000002437185fc50 .part v00000243717bd320_0, 16, 1;
L_000002437185eb70 .part v00000243717bdaa0_0, 17, 1;
L_000002437185e3f0 .part v00000243717bd320_0, 17, 1;
L_0000024371860290 .part v00000243717bdaa0_0, 18, 1;
L_000002437185e710 .part v00000243717bd320_0, 18, 1;
L_000002437185e350 .part v00000243717bdaa0_0, 19, 1;
L_0000024371860150 .part v00000243717bd320_0, 19, 1;
L_000002437185fb10 .part v00000243717bdaa0_0, 20, 1;
L_000002437185f9d0 .part v00000243717bd320_0, 20, 1;
L_00000243718601f0 .part v00000243717bdaa0_0, 21, 1;
L_000002437185fe30 .part v00000243717bd320_0, 21, 1;
L_000002437185e7b0 .part v00000243717bdaa0_0, 22, 1;
L_00000243718603d0 .part v00000243717bd320_0, 22, 1;
L_000002437185e490 .part v00000243717bdaa0_0, 23, 1;
L_000002437185e030 .part v00000243717bd320_0, 23, 1;
L_000002437185e530 .part v00000243717bdaa0_0, 24, 1;
L_000002437185ecb0 .part v00000243717bd320_0, 24, 1;
L_000002437185e8f0 .part v00000243717bdaa0_0, 25, 1;
L_000002437185f430 .part v00000243717bd320_0, 25, 1;
L_000002437185e170 .part v00000243717bdaa0_0, 26, 1;
L_0000024371860470 .part v00000243717bd320_0, 26, 1;
L_000002437185ec10 .part v00000243717bdaa0_0, 27, 1;
L_000002437185f930 .part v00000243717bd320_0, 27, 1;
L_000002437185ed50 .part v00000243717bdaa0_0, 28, 1;
L_0000024371860510 .part v00000243717bd320_0, 28, 1;
L_00000243718605b0 .part v00000243717bdaa0_0, 29, 1;
L_000002437185e5d0 .part v00000243717bd320_0, 29, 1;
L_0000024371860650 .part v00000243717bdaa0_0, 30, 1;
L_000002437185e990 .part v00000243717bd320_0, 30, 1;
LS_000002437185f570_0_0 .concat8 [ 1 1 1 1], L_000002437185b3f0, L_000002437185b0e0, L_000002437185b770, L_000002437185ba80;
LS_000002437185f570_0_4 .concat8 [ 1 1 1 1], L_000002437185a270, L_000002437185b1c0, L_000002437185ad60, L_000002437185a580;
LS_000002437185f570_0_8 .concat8 [ 1 1 1 1], L_000002437185b230, L_000002437185aeb0, L_000002437185a7b0, L_000002437185b460;
LS_000002437185f570_0_12 .concat8 [ 1 1 1 1], L_000002437185ae40, L_000002437185b2a0, L_000002437185a350, L_000002437185a820;
LS_000002437185f570_0_16 .concat8 [ 1 1 1 1], L_000002437185b4d0, L_000002437185a6d0, L_000002437185b540, L_0000024371859fd0;
LS_000002437185f570_0_20 .concat8 [ 1 1 1 1], L_000002437185aa50, L_000002437185b5b0, L_000002437185b620, L_000002437185a890;
LS_000002437185f570_0_24 .concat8 [ 1 1 1 1], L_000002437185b690, L_000002437185b700, L_000002437185a900, L_000002437185a5f0;
LS_000002437185f570_0_28 .concat8 [ 1 1 1 1], L_000002437185a970, L_000002437185b8c0, L_000002437185a120, L_000002437185a3c0;
LS_000002437185f570_1_0 .concat8 [ 4 4 4 4], LS_000002437185f570_0_0, LS_000002437185f570_0_4, LS_000002437185f570_0_8, LS_000002437185f570_0_12;
LS_000002437185f570_1_4 .concat8 [ 4 4 4 4], LS_000002437185f570_0_16, LS_000002437185f570_0_20, LS_000002437185f570_0_24, LS_000002437185f570_0_28;
L_000002437185f570 .concat8 [ 16 16 0 0], LS_000002437185f570_1_0, LS_000002437185f570_1_4;
L_000002437185f890 .part v00000243717bdaa0_0, 31, 1;
L_00000243718606f0 .part v00000243717bd320_0, 31, 1;
L_000002437185e0d0 .part L_000002437185f570, 0, 1;
L_000002437185e210 .part L_000002437185f570, 1, 1;
L_000002437185ea30 .part L_000002437185f570, 2, 1;
L_000002437185edf0 .part L_000002437185f570, 3, 1;
L_000002437185ee90 .part L_000002437185f570, 4, 1;
L_000002437185f7f0 .part L_000002437185f570, 5, 1;
L_000002437185f610 .part L_000002437185f570, 6, 1;
L_000002437185ef30 .part L_000002437185f570, 7, 1;
L_000002437185efd0 .part L_000002437185f570, 8, 1;
L_000002437185f6b0 .part L_000002437185f570, 9, 1;
L_000002437185f750 .part L_000002437185f570, 10, 1;
L_0000024371862950 .part L_000002437185f570, 11, 1;
L_0000024371860e70 .part L_000002437185f570, 12, 1;
L_0000024371862270 .part L_000002437185f570, 13, 1;
L_00000243718621d0 .part L_000002437185f570, 14, 1;
L_00000243718626d0 .part L_000002437185f570, 15, 1;
L_0000024371862810 .part L_000002437185f570, 16, 1;
L_00000243718629f0 .part L_000002437185f570, 17, 1;
L_0000024371861f50 .part L_000002437185f570, 18, 1;
L_0000024371861e10 .part L_000002437185f570, 19, 1;
L_0000024371862ef0 .part L_000002437185f570, 20, 1;
L_0000024371860970 .part L_000002437185f570, 21, 1;
L_0000024371860f10 .part L_000002437185f570, 22, 1;
L_0000024371862a90 .part L_000002437185f570, 23, 1;
L_00000243718612d0 .part L_000002437185f570, 24, 1;
L_0000024371861ff0 .part L_000002437185f570, 25, 1;
L_0000024371860ab0 .part L_000002437185f570, 26, 1;
L_0000024371862630 .part L_000002437185f570, 27, 1;
L_0000024371861410 .part L_000002437185f570, 28, 1;
L_0000024371862310 .part L_000002437185f570, 29, 1;
L_00000243718623b0 .part L_000002437185f570, 30, 1;
L_0000024371860a10 .part L_000002437185f570, 31, 1;
S_0000024371563300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000024371519ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000243717482a0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002437185a4a0 .functor NOT 1, L_00000243717eb8d0, C4<0>, C4<0>, C4<0>;
v00000243717b18f0_0 .net "A", 31 0, v00000243717bdaa0_0;  alias, 1 drivers
v00000243717b1b70_0 .net "ALUOP", 3 0, v00000243717b1df0_0;  alias, 1 drivers
v00000243717b1e90_0 .net "B", 31 0, v00000243717bd320_0;  alias, 1 drivers
v00000243717b27f0_0 .var "CF", 0 0;
v00000243717b2930_0 .net "ZF", 0 0, L_000002437185a4a0;  alias, 1 drivers
v00000243717b1c10_0 .net *"_ivl_1", 0 0, L_00000243717eb8d0;  1 drivers
v00000243717b1d50_0 .var "res", 31 0;
E_0000024371748460 .event anyedge, v00000243717b1b70_0, v00000243717b26b0_0, v00000243717b33d0_0, v00000243717b27f0_0;
L_00000243717eb8d0 .reduce/or v00000243717b1d50_0;
S_000002437155c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000024371519ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002437175fdf0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002437175fe28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002437175fe60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002437175fe98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002437175fed0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002437175ff08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002437175ff40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002437175ff78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002437175ffb0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002437175ffe8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024371760020 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024371760058 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024371760090 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000243717600c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024371760100 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024371760138 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024371760170 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000243717601a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000243717601e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024371760218 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024371760250 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024371760288 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000243717602c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000243717602f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024371760330 .param/l "xori" 0 9 12, C4<001110000000>;
v00000243717b1df0_0 .var "ALU_OP", 3 0;
v00000243717b29d0_0 .net "opcode", 11 0, v00000243717be360_0;  alias, 1 drivers
E_00000243717487e0 .event anyedge, v00000243716acd80_0;
S_0000024371760370 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000243717c02a0_0 .net "EX1_forward_to_B", 31 0, v00000243717c0340_0;  alias, 1 drivers
v00000243717bf620_0 .net "EX_PFC", 31 0, v00000243717c05c0_0;  alias, 1 drivers
v00000243717bff80_0 .net "EX_PFC_to_IF", 31 0, L_00000243717ecaf0;  alias, 1 drivers
v00000243717bf4e0_0 .net "alu_selA", 1 0, L_00000243717eecb0;  alias, 1 drivers
v00000243717bf9e0_0 .net "alu_selB", 1 0, L_00000243717efd90;  alias, 1 drivers
v00000243717bf1c0_0 .net "ex_haz", 31 0, v00000243717afd20_0;  alias, 1 drivers
v00000243717c0020_0 .net "id_haz", 31 0, L_00000243717ec690;  alias, 1 drivers
v00000243717c0520_0 .net "is_jr", 0 0, v00000243717c0700_0;  alias, 1 drivers
v00000243717bf300_0 .net "mem_haz", 31 0, L_000002437186e780;  alias, 1 drivers
v00000243717bf120_0 .net "oper1", 31 0, L_00000243717f5fb0;  alias, 1 drivers
v00000243717bf260_0 .net "oper2", 31 0, L_000002437185baf0;  alias, 1 drivers
v00000243717c03e0_0 .net "pc", 31 0, v00000243717c0200_0;  alias, 1 drivers
v00000243717bf3a0_0 .net "rs1", 31 0, v00000243717bfd00_0;  alias, 1 drivers
v00000243717c0480_0 .net "rs2_in", 31 0, v00000243717bfda0_0;  alias, 1 drivers
v00000243717bfa80_0 .net "rs2_out", 31 0, L_000002437185a200;  alias, 1 drivers
v00000243717bf580_0 .net "store_rs2_forward", 1 0, L_00000243717efa70;  alias, 1 drivers
L_00000243717ecaf0 .functor MUXZ 32, v00000243717c05c0_0, L_00000243717f5fb0, v00000243717c0700_0, C4<>;
S_000002437155ca50 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000024371760370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024371748c20 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000243717f4180 .functor NOT 1, L_00000243717eabb0, C4<0>, C4<0>, C4<0>;
L_00000243717f4b20 .functor NOT 1, L_00000243717ec0f0, C4<0>, C4<0>, C4<0>;
L_00000243717f4260 .functor NOT 1, L_00000243717ec2d0, C4<0>, C4<0>, C4<0>;
L_00000243717f50d0 .functor NOT 1, L_00000243717eac50, C4<0>, C4<0>, C4<0>;
L_00000243717f4e30 .functor AND 32, L_00000243717f5a70, v00000243717bfd00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000243717f5140 .functor AND 32, L_00000243717f5b50, L_000002437186e780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000243717f51b0 .functor OR 32, L_00000243717f4e30, L_00000243717f5140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000243717f5220 .functor AND 32, L_00000243717f4b90, v00000243717afd20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000243717f5df0 .functor OR 32, L_00000243717f51b0, L_00000243717f5220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000243717f5e60 .functor AND 32, L_00000243717f4f10, L_00000243717ec690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000243717f5fb0 .functor OR 32, L_00000243717f5df0, L_00000243717f5e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243717b3b50_0 .net *"_ivl_1", 0 0, L_00000243717eabb0;  1 drivers
v00000243717b4690_0 .net *"_ivl_13", 0 0, L_00000243717ec2d0;  1 drivers
v00000243717b49b0_0 .net *"_ivl_14", 0 0, L_00000243717f4260;  1 drivers
v00000243717b4a50_0 .net *"_ivl_19", 0 0, L_00000243717eccd0;  1 drivers
v00000243717b4c30_0 .net *"_ivl_2", 0 0, L_00000243717f4180;  1 drivers
v00000243717b8ca0_0 .net *"_ivl_23", 0 0, L_00000243717ebbf0;  1 drivers
v00000243717b8c00_0 .net *"_ivl_27", 0 0, L_00000243717eac50;  1 drivers
v00000243717b87a0_0 .net *"_ivl_28", 0 0, L_00000243717f50d0;  1 drivers
v00000243717b7260_0 .net *"_ivl_33", 0 0, L_00000243717ebc90;  1 drivers
v00000243717b9060_0 .net *"_ivl_37", 0 0, L_00000243717eae30;  1 drivers
v00000243717b7580_0 .net *"_ivl_40", 31 0, L_00000243717f4e30;  1 drivers
v00000243717b6c20_0 .net *"_ivl_42", 31 0, L_00000243717f5140;  1 drivers
v00000243717b7d00_0 .net *"_ivl_44", 31 0, L_00000243717f51b0;  1 drivers
v00000243717b6ae0_0 .net *"_ivl_46", 31 0, L_00000243717f5220;  1 drivers
v00000243717b7b20_0 .net *"_ivl_48", 31 0, L_00000243717f5df0;  1 drivers
v00000243717b7440_0 .net *"_ivl_50", 31 0, L_00000243717f5e60;  1 drivers
v00000243717b8160_0 .net *"_ivl_7", 0 0, L_00000243717ec0f0;  1 drivers
v00000243717b8840_0 .net *"_ivl_8", 0 0, L_00000243717f4b20;  1 drivers
v00000243717b8340_0 .net "ina", 31 0, v00000243717bfd00_0;  alias, 1 drivers
v00000243717b8520_0 .net "inb", 31 0, L_000002437186e780;  alias, 1 drivers
v00000243717b7620_0 .net "inc", 31 0, v00000243717afd20_0;  alias, 1 drivers
v00000243717b76c0_0 .net "ind", 31 0, L_00000243717ec690;  alias, 1 drivers
v00000243717b6f40_0 .net "out", 31 0, L_00000243717f5fb0;  alias, 1 drivers
v00000243717b6cc0_0 .net "s0", 31 0, L_00000243717f5a70;  1 drivers
v00000243717b8660_0 .net "s1", 31 0, L_00000243717f5b50;  1 drivers
v00000243717b7f80_0 .net "s2", 31 0, L_00000243717f4b90;  1 drivers
v00000243717b7e40_0 .net "s3", 31 0, L_00000243717f4f10;  1 drivers
v00000243717b8a20_0 .net "sel", 1 0, L_00000243717eecb0;  alias, 1 drivers
L_00000243717eabb0 .part L_00000243717eecb0, 1, 1;
LS_00000243717ec410_0_0 .concat [ 1 1 1 1], L_00000243717f4180, L_00000243717f4180, L_00000243717f4180, L_00000243717f4180;
LS_00000243717ec410_0_4 .concat [ 1 1 1 1], L_00000243717f4180, L_00000243717f4180, L_00000243717f4180, L_00000243717f4180;
LS_00000243717ec410_0_8 .concat [ 1 1 1 1], L_00000243717f4180, L_00000243717f4180, L_00000243717f4180, L_00000243717f4180;
LS_00000243717ec410_0_12 .concat [ 1 1 1 1], L_00000243717f4180, L_00000243717f4180, L_00000243717f4180, L_00000243717f4180;
LS_00000243717ec410_0_16 .concat [ 1 1 1 1], L_00000243717f4180, L_00000243717f4180, L_00000243717f4180, L_00000243717f4180;
LS_00000243717ec410_0_20 .concat [ 1 1 1 1], L_00000243717f4180, L_00000243717f4180, L_00000243717f4180, L_00000243717f4180;
LS_00000243717ec410_0_24 .concat [ 1 1 1 1], L_00000243717f4180, L_00000243717f4180, L_00000243717f4180, L_00000243717f4180;
LS_00000243717ec410_0_28 .concat [ 1 1 1 1], L_00000243717f4180, L_00000243717f4180, L_00000243717f4180, L_00000243717f4180;
LS_00000243717ec410_1_0 .concat [ 4 4 4 4], LS_00000243717ec410_0_0, LS_00000243717ec410_0_4, LS_00000243717ec410_0_8, LS_00000243717ec410_0_12;
LS_00000243717ec410_1_4 .concat [ 4 4 4 4], LS_00000243717ec410_0_16, LS_00000243717ec410_0_20, LS_00000243717ec410_0_24, LS_00000243717ec410_0_28;
L_00000243717ec410 .concat [ 16 16 0 0], LS_00000243717ec410_1_0, LS_00000243717ec410_1_4;
L_00000243717ec0f0 .part L_00000243717eecb0, 0, 1;
LS_00000243717eb3d0_0_0 .concat [ 1 1 1 1], L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20;
LS_00000243717eb3d0_0_4 .concat [ 1 1 1 1], L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20;
LS_00000243717eb3d0_0_8 .concat [ 1 1 1 1], L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20;
LS_00000243717eb3d0_0_12 .concat [ 1 1 1 1], L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20;
LS_00000243717eb3d0_0_16 .concat [ 1 1 1 1], L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20;
LS_00000243717eb3d0_0_20 .concat [ 1 1 1 1], L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20;
LS_00000243717eb3d0_0_24 .concat [ 1 1 1 1], L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20;
LS_00000243717eb3d0_0_28 .concat [ 1 1 1 1], L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20, L_00000243717f4b20;
LS_00000243717eb3d0_1_0 .concat [ 4 4 4 4], LS_00000243717eb3d0_0_0, LS_00000243717eb3d0_0_4, LS_00000243717eb3d0_0_8, LS_00000243717eb3d0_0_12;
LS_00000243717eb3d0_1_4 .concat [ 4 4 4 4], LS_00000243717eb3d0_0_16, LS_00000243717eb3d0_0_20, LS_00000243717eb3d0_0_24, LS_00000243717eb3d0_0_28;
L_00000243717eb3d0 .concat [ 16 16 0 0], LS_00000243717eb3d0_1_0, LS_00000243717eb3d0_1_4;
L_00000243717ec2d0 .part L_00000243717eecb0, 1, 1;
LS_00000243717eb330_0_0 .concat [ 1 1 1 1], L_00000243717f4260, L_00000243717f4260, L_00000243717f4260, L_00000243717f4260;
LS_00000243717eb330_0_4 .concat [ 1 1 1 1], L_00000243717f4260, L_00000243717f4260, L_00000243717f4260, L_00000243717f4260;
LS_00000243717eb330_0_8 .concat [ 1 1 1 1], L_00000243717f4260, L_00000243717f4260, L_00000243717f4260, L_00000243717f4260;
LS_00000243717eb330_0_12 .concat [ 1 1 1 1], L_00000243717f4260, L_00000243717f4260, L_00000243717f4260, L_00000243717f4260;
LS_00000243717eb330_0_16 .concat [ 1 1 1 1], L_00000243717f4260, L_00000243717f4260, L_00000243717f4260, L_00000243717f4260;
LS_00000243717eb330_0_20 .concat [ 1 1 1 1], L_00000243717f4260, L_00000243717f4260, L_00000243717f4260, L_00000243717f4260;
LS_00000243717eb330_0_24 .concat [ 1 1 1 1], L_00000243717f4260, L_00000243717f4260, L_00000243717f4260, L_00000243717f4260;
LS_00000243717eb330_0_28 .concat [ 1 1 1 1], L_00000243717f4260, L_00000243717f4260, L_00000243717f4260, L_00000243717f4260;
LS_00000243717eb330_1_0 .concat [ 4 4 4 4], LS_00000243717eb330_0_0, LS_00000243717eb330_0_4, LS_00000243717eb330_0_8, LS_00000243717eb330_0_12;
LS_00000243717eb330_1_4 .concat [ 4 4 4 4], LS_00000243717eb330_0_16, LS_00000243717eb330_0_20, LS_00000243717eb330_0_24, LS_00000243717eb330_0_28;
L_00000243717eb330 .concat [ 16 16 0 0], LS_00000243717eb330_1_0, LS_00000243717eb330_1_4;
L_00000243717eccd0 .part L_00000243717eecb0, 0, 1;
LS_00000243717ec230_0_0 .concat [ 1 1 1 1], L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0;
LS_00000243717ec230_0_4 .concat [ 1 1 1 1], L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0;
LS_00000243717ec230_0_8 .concat [ 1 1 1 1], L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0;
LS_00000243717ec230_0_12 .concat [ 1 1 1 1], L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0;
LS_00000243717ec230_0_16 .concat [ 1 1 1 1], L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0;
LS_00000243717ec230_0_20 .concat [ 1 1 1 1], L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0;
LS_00000243717ec230_0_24 .concat [ 1 1 1 1], L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0;
LS_00000243717ec230_0_28 .concat [ 1 1 1 1], L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0, L_00000243717eccd0;
LS_00000243717ec230_1_0 .concat [ 4 4 4 4], LS_00000243717ec230_0_0, LS_00000243717ec230_0_4, LS_00000243717ec230_0_8, LS_00000243717ec230_0_12;
LS_00000243717ec230_1_4 .concat [ 4 4 4 4], LS_00000243717ec230_0_16, LS_00000243717ec230_0_20, LS_00000243717ec230_0_24, LS_00000243717ec230_0_28;
L_00000243717ec230 .concat [ 16 16 0 0], LS_00000243717ec230_1_0, LS_00000243717ec230_1_4;
L_00000243717ebbf0 .part L_00000243717eecb0, 1, 1;
LS_00000243717eba10_0_0 .concat [ 1 1 1 1], L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0;
LS_00000243717eba10_0_4 .concat [ 1 1 1 1], L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0;
LS_00000243717eba10_0_8 .concat [ 1 1 1 1], L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0;
LS_00000243717eba10_0_12 .concat [ 1 1 1 1], L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0;
LS_00000243717eba10_0_16 .concat [ 1 1 1 1], L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0;
LS_00000243717eba10_0_20 .concat [ 1 1 1 1], L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0;
LS_00000243717eba10_0_24 .concat [ 1 1 1 1], L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0;
LS_00000243717eba10_0_28 .concat [ 1 1 1 1], L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0, L_00000243717ebbf0;
LS_00000243717eba10_1_0 .concat [ 4 4 4 4], LS_00000243717eba10_0_0, LS_00000243717eba10_0_4, LS_00000243717eba10_0_8, LS_00000243717eba10_0_12;
LS_00000243717eba10_1_4 .concat [ 4 4 4 4], LS_00000243717eba10_0_16, LS_00000243717eba10_0_20, LS_00000243717eba10_0_24, LS_00000243717eba10_0_28;
L_00000243717eba10 .concat [ 16 16 0 0], LS_00000243717eba10_1_0, LS_00000243717eba10_1_4;
L_00000243717eac50 .part L_00000243717eecb0, 0, 1;
LS_00000243717ecff0_0_0 .concat [ 1 1 1 1], L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0;
LS_00000243717ecff0_0_4 .concat [ 1 1 1 1], L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0;
LS_00000243717ecff0_0_8 .concat [ 1 1 1 1], L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0;
LS_00000243717ecff0_0_12 .concat [ 1 1 1 1], L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0;
LS_00000243717ecff0_0_16 .concat [ 1 1 1 1], L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0;
LS_00000243717ecff0_0_20 .concat [ 1 1 1 1], L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0;
LS_00000243717ecff0_0_24 .concat [ 1 1 1 1], L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0;
LS_00000243717ecff0_0_28 .concat [ 1 1 1 1], L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0, L_00000243717f50d0;
LS_00000243717ecff0_1_0 .concat [ 4 4 4 4], LS_00000243717ecff0_0_0, LS_00000243717ecff0_0_4, LS_00000243717ecff0_0_8, LS_00000243717ecff0_0_12;
LS_00000243717ecff0_1_4 .concat [ 4 4 4 4], LS_00000243717ecff0_0_16, LS_00000243717ecff0_0_20, LS_00000243717ecff0_0_24, LS_00000243717ecff0_0_28;
L_00000243717ecff0 .concat [ 16 16 0 0], LS_00000243717ecff0_1_0, LS_00000243717ecff0_1_4;
L_00000243717ebc90 .part L_00000243717eecb0, 1, 1;
LS_00000243717eb6f0_0_0 .concat [ 1 1 1 1], L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90;
LS_00000243717eb6f0_0_4 .concat [ 1 1 1 1], L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90;
LS_00000243717eb6f0_0_8 .concat [ 1 1 1 1], L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90;
LS_00000243717eb6f0_0_12 .concat [ 1 1 1 1], L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90;
LS_00000243717eb6f0_0_16 .concat [ 1 1 1 1], L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90;
LS_00000243717eb6f0_0_20 .concat [ 1 1 1 1], L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90;
LS_00000243717eb6f0_0_24 .concat [ 1 1 1 1], L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90;
LS_00000243717eb6f0_0_28 .concat [ 1 1 1 1], L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90, L_00000243717ebc90;
LS_00000243717eb6f0_1_0 .concat [ 4 4 4 4], LS_00000243717eb6f0_0_0, LS_00000243717eb6f0_0_4, LS_00000243717eb6f0_0_8, LS_00000243717eb6f0_0_12;
LS_00000243717eb6f0_1_4 .concat [ 4 4 4 4], LS_00000243717eb6f0_0_16, LS_00000243717eb6f0_0_20, LS_00000243717eb6f0_0_24, LS_00000243717eb6f0_0_28;
L_00000243717eb6f0 .concat [ 16 16 0 0], LS_00000243717eb6f0_1_0, LS_00000243717eb6f0_1_4;
L_00000243717eae30 .part L_00000243717eecb0, 0, 1;
LS_00000243717ecd70_0_0 .concat [ 1 1 1 1], L_00000243717eae30, L_00000243717eae30, L_00000243717eae30, L_00000243717eae30;
LS_00000243717ecd70_0_4 .concat [ 1 1 1 1], L_00000243717eae30, L_00000243717eae30, L_00000243717eae30, L_00000243717eae30;
LS_00000243717ecd70_0_8 .concat [ 1 1 1 1], L_00000243717eae30, L_00000243717eae30, L_00000243717eae30, L_00000243717eae30;
LS_00000243717ecd70_0_12 .concat [ 1 1 1 1], L_00000243717eae30, L_00000243717eae30, L_00000243717eae30, L_00000243717eae30;
LS_00000243717ecd70_0_16 .concat [ 1 1 1 1], L_00000243717eae30, L_00000243717eae30, L_00000243717eae30, L_00000243717eae30;
LS_00000243717ecd70_0_20 .concat [ 1 1 1 1], L_00000243717eae30, L_00000243717eae30, L_00000243717eae30, L_00000243717eae30;
LS_00000243717ecd70_0_24 .concat [ 1 1 1 1], L_00000243717eae30, L_00000243717eae30, L_00000243717eae30, L_00000243717eae30;
LS_00000243717ecd70_0_28 .concat [ 1 1 1 1], L_00000243717eae30, L_00000243717eae30, L_00000243717eae30, L_00000243717eae30;
LS_00000243717ecd70_1_0 .concat [ 4 4 4 4], LS_00000243717ecd70_0_0, LS_00000243717ecd70_0_4, LS_00000243717ecd70_0_8, LS_00000243717ecd70_0_12;
LS_00000243717ecd70_1_4 .concat [ 4 4 4 4], LS_00000243717ecd70_0_16, LS_00000243717ecd70_0_20, LS_00000243717ecd70_0_24, LS_00000243717ecd70_0_28;
L_00000243717ecd70 .concat [ 16 16 0 0], LS_00000243717ecd70_1_0, LS_00000243717ecd70_1_4;
S_0000024371518230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002437155ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000243717f5a70 .functor AND 32, L_00000243717ec410, L_00000243717eb3d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000243717b44b0_0 .net "in1", 31 0, L_00000243717ec410;  1 drivers
v00000243717b4870_0 .net "in2", 31 0, L_00000243717eb3d0;  1 drivers
v00000243717b3f10_0 .net "out", 31 0, L_00000243717f5a70;  alias, 1 drivers
S_00000243715183c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002437155ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000243717f5b50 .functor AND 32, L_00000243717eb330, L_00000243717ec230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000243717b4230_0 .net "in1", 31 0, L_00000243717eb330;  1 drivers
v00000243717b4eb0_0 .net "in2", 31 0, L_00000243717ec230;  1 drivers
v00000243717b4730_0 .net "out", 31 0, L_00000243717f5b50;  alias, 1 drivers
S_0000024371551570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002437155ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000243717f4b90 .functor AND 32, L_00000243717eba10, L_00000243717ecff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000243717b3fb0_0 .net "in1", 31 0, L_00000243717eba10;  1 drivers
v00000243717b3e70_0 .net "in2", 31 0, L_00000243717ecff0;  1 drivers
v00000243717b4af0_0 .net "out", 31 0, L_00000243717f4b90;  alias, 1 drivers
S_00000243717b6560 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002437155ca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000243717f4f10 .functor AND 32, L_00000243717eb6f0, L_00000243717ecd70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000243717b3a10_0 .net "in1", 31 0, L_00000243717eb6f0;  1 drivers
v00000243717b42d0_0 .net "in2", 31 0, L_00000243717ecd70;  1 drivers
v00000243717b45f0_0 .net "out", 31 0, L_00000243717f4f10;  alias, 1 drivers
S_00000243717b6240 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000024371760370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024371748a60 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000243717f5d10 .functor NOT 1, L_00000243717ebb50, C4<0>, C4<0>, C4<0>;
L_00000243717f5f40 .functor NOT 1, L_00000243717ec370, C4<0>, C4<0>, C4<0>;
L_00000243717f5d80 .functor NOT 1, L_00000243717ec9b0, C4<0>, C4<0>, C4<0>;
L_000002437185a660 .functor NOT 1, L_00000243717eb5b0, C4<0>, C4<0>, C4<0>;
L_000002437185a510 .functor AND 32, L_00000243717f5ed0, v00000243717c0340_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002437185b850 .functor AND 32, L_00000243717f5ca0, L_000002437186e780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002437185ab30 .functor OR 32, L_000002437185a510, L_000002437185b850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002437185aba0 .functor AND 32, L_0000024371728800, v00000243717afd20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002437185ac10 .functor OR 32, L_000002437185ab30, L_000002437185aba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002437185af20 .functor AND 32, L_0000024371859f60, L_00000243717ec690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002437185baf0 .functor OR 32, L_000002437185ac10, L_000002437185af20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243717b8ac0_0 .net *"_ivl_1", 0 0, L_00000243717ebb50;  1 drivers
v00000243717b78a0_0 .net *"_ivl_13", 0 0, L_00000243717ec9b0;  1 drivers
v00000243717b8200_0 .net *"_ivl_14", 0 0, L_00000243717f5d80;  1 drivers
v00000243717b7080_0 .net *"_ivl_19", 0 0, L_00000243717eca50;  1 drivers
v00000243717b6a40_0 .net *"_ivl_2", 0 0, L_00000243717f5d10;  1 drivers
v00000243717b83e0_0 .net *"_ivl_23", 0 0, L_00000243717eacf0;  1 drivers
v00000243717b74e0_0 .net *"_ivl_27", 0 0, L_00000243717eb5b0;  1 drivers
v00000243717b7bc0_0 .net *"_ivl_28", 0 0, L_000002437185a660;  1 drivers
v00000243717b6fe0_0 .net *"_ivl_33", 0 0, L_00000243717ec050;  1 drivers
v00000243717b88e0_0 .net *"_ivl_37", 0 0, L_00000243717ebf10;  1 drivers
v00000243717b6b80_0 .net *"_ivl_40", 31 0, L_000002437185a510;  1 drivers
v00000243717b82a0_0 .net *"_ivl_42", 31 0, L_000002437185b850;  1 drivers
v00000243717b8b60_0 .net *"_ivl_44", 31 0, L_000002437185ab30;  1 drivers
v00000243717b8e80_0 .net *"_ivl_46", 31 0, L_000002437185aba0;  1 drivers
v00000243717b8980_0 .net *"_ivl_48", 31 0, L_000002437185ac10;  1 drivers
v00000243717b8020_0 .net *"_ivl_50", 31 0, L_000002437185af20;  1 drivers
v00000243717b80c0_0 .net *"_ivl_7", 0 0, L_00000243717ec370;  1 drivers
v00000243717b8700_0 .net *"_ivl_8", 0 0, L_00000243717f5f40;  1 drivers
v00000243717b7800_0 .net "ina", 31 0, v00000243717c0340_0;  alias, 1 drivers
v00000243717b6e00_0 .net "inb", 31 0, L_000002437186e780;  alias, 1 drivers
v00000243717b8480_0 .net "inc", 31 0, v00000243717afd20_0;  alias, 1 drivers
v00000243717b8de0_0 .net "ind", 31 0, L_00000243717ec690;  alias, 1 drivers
v00000243717b8f20_0 .net "out", 31 0, L_000002437185baf0;  alias, 1 drivers
v00000243717b8fc0_0 .net "s0", 31 0, L_00000243717f5ed0;  1 drivers
v00000243717b73a0_0 .net "s1", 31 0, L_00000243717f5ca0;  1 drivers
v00000243717b69a0_0 .net "s2", 31 0, L_0000024371728800;  1 drivers
v00000243717b7a80_0 .net "s3", 31 0, L_0000024371859f60;  1 drivers
v00000243717b6ea0_0 .net "sel", 1 0, L_00000243717efd90;  alias, 1 drivers
L_00000243717ebb50 .part L_00000243717efd90, 1, 1;
LS_00000243717eb290_0_0 .concat [ 1 1 1 1], L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10;
LS_00000243717eb290_0_4 .concat [ 1 1 1 1], L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10;
LS_00000243717eb290_0_8 .concat [ 1 1 1 1], L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10;
LS_00000243717eb290_0_12 .concat [ 1 1 1 1], L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10;
LS_00000243717eb290_0_16 .concat [ 1 1 1 1], L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10;
LS_00000243717eb290_0_20 .concat [ 1 1 1 1], L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10;
LS_00000243717eb290_0_24 .concat [ 1 1 1 1], L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10;
LS_00000243717eb290_0_28 .concat [ 1 1 1 1], L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10, L_00000243717f5d10;
LS_00000243717eb290_1_0 .concat [ 4 4 4 4], LS_00000243717eb290_0_0, LS_00000243717eb290_0_4, LS_00000243717eb290_0_8, LS_00000243717eb290_0_12;
LS_00000243717eb290_1_4 .concat [ 4 4 4 4], LS_00000243717eb290_0_16, LS_00000243717eb290_0_20, LS_00000243717eb290_0_24, LS_00000243717eb290_0_28;
L_00000243717eb290 .concat [ 16 16 0 0], LS_00000243717eb290_1_0, LS_00000243717eb290_1_4;
L_00000243717ec370 .part L_00000243717efd90, 0, 1;
LS_00000243717ebdd0_0_0 .concat [ 1 1 1 1], L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40;
LS_00000243717ebdd0_0_4 .concat [ 1 1 1 1], L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40;
LS_00000243717ebdd0_0_8 .concat [ 1 1 1 1], L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40;
LS_00000243717ebdd0_0_12 .concat [ 1 1 1 1], L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40;
LS_00000243717ebdd0_0_16 .concat [ 1 1 1 1], L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40;
LS_00000243717ebdd0_0_20 .concat [ 1 1 1 1], L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40;
LS_00000243717ebdd0_0_24 .concat [ 1 1 1 1], L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40;
LS_00000243717ebdd0_0_28 .concat [ 1 1 1 1], L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40, L_00000243717f5f40;
LS_00000243717ebdd0_1_0 .concat [ 4 4 4 4], LS_00000243717ebdd0_0_0, LS_00000243717ebdd0_0_4, LS_00000243717ebdd0_0_8, LS_00000243717ebdd0_0_12;
LS_00000243717ebdd0_1_4 .concat [ 4 4 4 4], LS_00000243717ebdd0_0_16, LS_00000243717ebdd0_0_20, LS_00000243717ebdd0_0_24, LS_00000243717ebdd0_0_28;
L_00000243717ebdd0 .concat [ 16 16 0 0], LS_00000243717ebdd0_1_0, LS_00000243717ebdd0_1_4;
L_00000243717ec9b0 .part L_00000243717efd90, 1, 1;
LS_00000243717ec4b0_0_0 .concat [ 1 1 1 1], L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80;
LS_00000243717ec4b0_0_4 .concat [ 1 1 1 1], L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80;
LS_00000243717ec4b0_0_8 .concat [ 1 1 1 1], L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80;
LS_00000243717ec4b0_0_12 .concat [ 1 1 1 1], L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80;
LS_00000243717ec4b0_0_16 .concat [ 1 1 1 1], L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80;
LS_00000243717ec4b0_0_20 .concat [ 1 1 1 1], L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80;
LS_00000243717ec4b0_0_24 .concat [ 1 1 1 1], L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80;
LS_00000243717ec4b0_0_28 .concat [ 1 1 1 1], L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80, L_00000243717f5d80;
LS_00000243717ec4b0_1_0 .concat [ 4 4 4 4], LS_00000243717ec4b0_0_0, LS_00000243717ec4b0_0_4, LS_00000243717ec4b0_0_8, LS_00000243717ec4b0_0_12;
LS_00000243717ec4b0_1_4 .concat [ 4 4 4 4], LS_00000243717ec4b0_0_16, LS_00000243717ec4b0_0_20, LS_00000243717ec4b0_0_24, LS_00000243717ec4b0_0_28;
L_00000243717ec4b0 .concat [ 16 16 0 0], LS_00000243717ec4b0_1_0, LS_00000243717ec4b0_1_4;
L_00000243717eca50 .part L_00000243717efd90, 0, 1;
LS_00000243717ebd30_0_0 .concat [ 1 1 1 1], L_00000243717eca50, L_00000243717eca50, L_00000243717eca50, L_00000243717eca50;
LS_00000243717ebd30_0_4 .concat [ 1 1 1 1], L_00000243717eca50, L_00000243717eca50, L_00000243717eca50, L_00000243717eca50;
LS_00000243717ebd30_0_8 .concat [ 1 1 1 1], L_00000243717eca50, L_00000243717eca50, L_00000243717eca50, L_00000243717eca50;
LS_00000243717ebd30_0_12 .concat [ 1 1 1 1], L_00000243717eca50, L_00000243717eca50, L_00000243717eca50, L_00000243717eca50;
LS_00000243717ebd30_0_16 .concat [ 1 1 1 1], L_00000243717eca50, L_00000243717eca50, L_00000243717eca50, L_00000243717eca50;
LS_00000243717ebd30_0_20 .concat [ 1 1 1 1], L_00000243717eca50, L_00000243717eca50, L_00000243717eca50, L_00000243717eca50;
LS_00000243717ebd30_0_24 .concat [ 1 1 1 1], L_00000243717eca50, L_00000243717eca50, L_00000243717eca50, L_00000243717eca50;
LS_00000243717ebd30_0_28 .concat [ 1 1 1 1], L_00000243717eca50, L_00000243717eca50, L_00000243717eca50, L_00000243717eca50;
LS_00000243717ebd30_1_0 .concat [ 4 4 4 4], LS_00000243717ebd30_0_0, LS_00000243717ebd30_0_4, LS_00000243717ebd30_0_8, LS_00000243717ebd30_0_12;
LS_00000243717ebd30_1_4 .concat [ 4 4 4 4], LS_00000243717ebd30_0_16, LS_00000243717ebd30_0_20, LS_00000243717ebd30_0_24, LS_00000243717ebd30_0_28;
L_00000243717ebd30 .concat [ 16 16 0 0], LS_00000243717ebd30_1_0, LS_00000243717ebd30_1_4;
L_00000243717eacf0 .part L_00000243717efd90, 1, 1;
LS_00000243717eb510_0_0 .concat [ 1 1 1 1], L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0;
LS_00000243717eb510_0_4 .concat [ 1 1 1 1], L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0;
LS_00000243717eb510_0_8 .concat [ 1 1 1 1], L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0;
LS_00000243717eb510_0_12 .concat [ 1 1 1 1], L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0;
LS_00000243717eb510_0_16 .concat [ 1 1 1 1], L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0;
LS_00000243717eb510_0_20 .concat [ 1 1 1 1], L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0;
LS_00000243717eb510_0_24 .concat [ 1 1 1 1], L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0;
LS_00000243717eb510_0_28 .concat [ 1 1 1 1], L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0, L_00000243717eacf0;
LS_00000243717eb510_1_0 .concat [ 4 4 4 4], LS_00000243717eb510_0_0, LS_00000243717eb510_0_4, LS_00000243717eb510_0_8, LS_00000243717eb510_0_12;
LS_00000243717eb510_1_4 .concat [ 4 4 4 4], LS_00000243717eb510_0_16, LS_00000243717eb510_0_20, LS_00000243717eb510_0_24, LS_00000243717eb510_0_28;
L_00000243717eb510 .concat [ 16 16 0 0], LS_00000243717eb510_1_0, LS_00000243717eb510_1_4;
L_00000243717eb5b0 .part L_00000243717efd90, 0, 1;
LS_00000243717ebab0_0_0 .concat [ 1 1 1 1], L_000002437185a660, L_000002437185a660, L_000002437185a660, L_000002437185a660;
LS_00000243717ebab0_0_4 .concat [ 1 1 1 1], L_000002437185a660, L_000002437185a660, L_000002437185a660, L_000002437185a660;
LS_00000243717ebab0_0_8 .concat [ 1 1 1 1], L_000002437185a660, L_000002437185a660, L_000002437185a660, L_000002437185a660;
LS_00000243717ebab0_0_12 .concat [ 1 1 1 1], L_000002437185a660, L_000002437185a660, L_000002437185a660, L_000002437185a660;
LS_00000243717ebab0_0_16 .concat [ 1 1 1 1], L_000002437185a660, L_000002437185a660, L_000002437185a660, L_000002437185a660;
LS_00000243717ebab0_0_20 .concat [ 1 1 1 1], L_000002437185a660, L_000002437185a660, L_000002437185a660, L_000002437185a660;
LS_00000243717ebab0_0_24 .concat [ 1 1 1 1], L_000002437185a660, L_000002437185a660, L_000002437185a660, L_000002437185a660;
LS_00000243717ebab0_0_28 .concat [ 1 1 1 1], L_000002437185a660, L_000002437185a660, L_000002437185a660, L_000002437185a660;
LS_00000243717ebab0_1_0 .concat [ 4 4 4 4], LS_00000243717ebab0_0_0, LS_00000243717ebab0_0_4, LS_00000243717ebab0_0_8, LS_00000243717ebab0_0_12;
LS_00000243717ebab0_1_4 .concat [ 4 4 4 4], LS_00000243717ebab0_0_16, LS_00000243717ebab0_0_20, LS_00000243717ebab0_0_24, LS_00000243717ebab0_0_28;
L_00000243717ebab0 .concat [ 16 16 0 0], LS_00000243717ebab0_1_0, LS_00000243717ebab0_1_4;
L_00000243717ec050 .part L_00000243717efd90, 1, 1;
LS_00000243717eb470_0_0 .concat [ 1 1 1 1], L_00000243717ec050, L_00000243717ec050, L_00000243717ec050, L_00000243717ec050;
LS_00000243717eb470_0_4 .concat [ 1 1 1 1], L_00000243717ec050, L_00000243717ec050, L_00000243717ec050, L_00000243717ec050;
LS_00000243717eb470_0_8 .concat [ 1 1 1 1], L_00000243717ec050, L_00000243717ec050, L_00000243717ec050, L_00000243717ec050;
LS_00000243717eb470_0_12 .concat [ 1 1 1 1], L_00000243717ec050, L_00000243717ec050, L_00000243717ec050, L_00000243717ec050;
LS_00000243717eb470_0_16 .concat [ 1 1 1 1], L_00000243717ec050, L_00000243717ec050, L_00000243717ec050, L_00000243717ec050;
LS_00000243717eb470_0_20 .concat [ 1 1 1 1], L_00000243717ec050, L_00000243717ec050, L_00000243717ec050, L_00000243717ec050;
LS_00000243717eb470_0_24 .concat [ 1 1 1 1], L_00000243717ec050, L_00000243717ec050, L_00000243717ec050, L_00000243717ec050;
LS_00000243717eb470_0_28 .concat [ 1 1 1 1], L_00000243717ec050, L_00000243717ec050, L_00000243717ec050, L_00000243717ec050;
LS_00000243717eb470_1_0 .concat [ 4 4 4 4], LS_00000243717eb470_0_0, LS_00000243717eb470_0_4, LS_00000243717eb470_0_8, LS_00000243717eb470_0_12;
LS_00000243717eb470_1_4 .concat [ 4 4 4 4], LS_00000243717eb470_0_16, LS_00000243717eb470_0_20, LS_00000243717eb470_0_24, LS_00000243717eb470_0_28;
L_00000243717eb470 .concat [ 16 16 0 0], LS_00000243717eb470_1_0, LS_00000243717eb470_1_4;
L_00000243717ebf10 .part L_00000243717efd90, 0, 1;
LS_00000243717eb650_0_0 .concat [ 1 1 1 1], L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10;
LS_00000243717eb650_0_4 .concat [ 1 1 1 1], L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10;
LS_00000243717eb650_0_8 .concat [ 1 1 1 1], L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10;
LS_00000243717eb650_0_12 .concat [ 1 1 1 1], L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10;
LS_00000243717eb650_0_16 .concat [ 1 1 1 1], L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10;
LS_00000243717eb650_0_20 .concat [ 1 1 1 1], L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10;
LS_00000243717eb650_0_24 .concat [ 1 1 1 1], L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10;
LS_00000243717eb650_0_28 .concat [ 1 1 1 1], L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10, L_00000243717ebf10;
LS_00000243717eb650_1_0 .concat [ 4 4 4 4], LS_00000243717eb650_0_0, LS_00000243717eb650_0_4, LS_00000243717eb650_0_8, LS_00000243717eb650_0_12;
LS_00000243717eb650_1_4 .concat [ 4 4 4 4], LS_00000243717eb650_0_16, LS_00000243717eb650_0_20, LS_00000243717eb650_0_24, LS_00000243717eb650_0_28;
L_00000243717eb650 .concat [ 16 16 0 0], LS_00000243717eb650_1_0, LS_00000243717eb650_1_4;
S_00000243717b66f0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000243717b6240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000243717f5ed0 .functor AND 32, L_00000243717eb290, L_00000243717ebdd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000243717b85c0_0 .net "in1", 31 0, L_00000243717eb290;  1 drivers
v00000243717b8d40_0 .net "in2", 31 0, L_00000243717ebdd0;  1 drivers
v00000243717b79e0_0 .net "out", 31 0, L_00000243717f5ed0;  alias, 1 drivers
S_00000243717b58e0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000243717b6240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000243717f5ca0 .functor AND 32, L_00000243717ec4b0, L_00000243717ebd30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000243717b6d60_0 .net "in1", 31 0, L_00000243717ec4b0;  1 drivers
v00000243717b7300_0 .net "in2", 31 0, L_00000243717ebd30;  1 drivers
v00000243717b6900_0 .net "out", 31 0, L_00000243717f5ca0;  alias, 1 drivers
S_00000243717b60b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000243717b6240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024371728800 .functor AND 32, L_00000243717eb510, L_00000243717ebab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000243717b7760_0 .net "in1", 31 0, L_00000243717eb510;  1 drivers
v00000243717b7940_0 .net "in2", 31 0, L_00000243717ebab0;  1 drivers
v00000243717b7da0_0 .net "out", 31 0, L_0000024371728800;  alias, 1 drivers
S_00000243717b63d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000243717b6240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024371859f60 .functor AND 32, L_00000243717eb470, L_00000243717eb650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000243717b71c0_0 .net "in1", 31 0, L_00000243717eb470;  1 drivers
v00000243717b7120_0 .net "in2", 31 0, L_00000243717eb650;  1 drivers
v00000243717b7ee0_0 .net "out", 31 0, L_0000024371859f60;  alias, 1 drivers
S_00000243717b5f20 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000024371760370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000243717480a0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002437185b310 .functor NOT 1, L_00000243717eaf70, C4<0>, C4<0>, C4<0>;
L_000002437185ac80 .functor NOT 1, L_00000243717eb1f0, C4<0>, C4<0>, C4<0>;
L_000002437185b070 .functor NOT 1, L_00000243717eb790, C4<0>, C4<0>, C4<0>;
L_000002437185b380 .functor NOT 1, L_00000243717eceb0, C4<0>, C4<0>, C4<0>;
L_000002437185a430 .functor AND 32, L_000002437185a190, v00000243717bfda0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002437185b930 .functor AND 32, L_000002437185a2e0, L_000002437186e780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002437185af90 .functor OR 32, L_000002437185a430, L_000002437185b930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002437185add0 .functor AND 32, L_000002437185acf0, v00000243717afd20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002437185b150 .functor OR 32, L_000002437185af90, L_000002437185add0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002437185b000 .functor AND 32, L_000002437185a740, L_00000243717ec690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002437185a200 .functor OR 32, L_000002437185b150, L_000002437185b000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243717b9c40_0 .net *"_ivl_1", 0 0, L_00000243717eaf70;  1 drivers
v00000243717b9600_0 .net *"_ivl_13", 0 0, L_00000243717eb790;  1 drivers
v00000243717b9240_0 .net *"_ivl_14", 0 0, L_000002437185b070;  1 drivers
v00000243717b9d80_0 .net *"_ivl_19", 0 0, L_00000243717ec5f0;  1 drivers
v00000243717b94c0_0 .net *"_ivl_2", 0 0, L_000002437185b310;  1 drivers
v00000243717ba640_0 .net *"_ivl_23", 0 0, L_00000243717ec7d0;  1 drivers
v00000243717ba500_0 .net *"_ivl_27", 0 0, L_00000243717eceb0;  1 drivers
v00000243717ba280_0 .net *"_ivl_28", 0 0, L_000002437185b380;  1 drivers
v00000243717b96a0_0 .net *"_ivl_33", 0 0, L_00000243717ece10;  1 drivers
v00000243717b9100_0 .net *"_ivl_37", 0 0, L_00000243717ebfb0;  1 drivers
v00000243717b9880_0 .net *"_ivl_40", 31 0, L_000002437185a430;  1 drivers
v00000243717b9380_0 .net *"_ivl_42", 31 0, L_000002437185b930;  1 drivers
v00000243717ba3c0_0 .net *"_ivl_44", 31 0, L_000002437185af90;  1 drivers
v00000243717b91a0_0 .net *"_ivl_46", 31 0, L_000002437185add0;  1 drivers
v00000243717b9ec0_0 .net *"_ivl_48", 31 0, L_000002437185b150;  1 drivers
v00000243717ba320_0 .net *"_ivl_50", 31 0, L_000002437185b000;  1 drivers
v00000243717ba000_0 .net *"_ivl_7", 0 0, L_00000243717eb1f0;  1 drivers
v00000243717b9920_0 .net *"_ivl_8", 0 0, L_000002437185ac80;  1 drivers
v00000243717b9420_0 .net "ina", 31 0, v00000243717bfda0_0;  alias, 1 drivers
v00000243717b9560_0 .net "inb", 31 0, L_000002437186e780;  alias, 1 drivers
v00000243717b9a60_0 .net "inc", 31 0, v00000243717afd20_0;  alias, 1 drivers
v00000243717ba460_0 .net "ind", 31 0, L_00000243717ec690;  alias, 1 drivers
v00000243717b99c0_0 .net "out", 31 0, L_000002437185a200;  alias, 1 drivers
v00000243717b9ba0_0 .net "s0", 31 0, L_000002437185a190;  1 drivers
v00000243717ba140_0 .net "s1", 31 0, L_000002437185a2e0;  1 drivers
v00000243717b9ce0_0 .net "s2", 31 0, L_000002437185acf0;  1 drivers
v00000243717bf940_0 .net "s3", 31 0, L_000002437185a740;  1 drivers
v00000243717bfee0_0 .net "sel", 1 0, L_00000243717efa70;  alias, 1 drivers
L_00000243717eaf70 .part L_00000243717efa70, 1, 1;
LS_00000243717ead90_0_0 .concat [ 1 1 1 1], L_000002437185b310, L_000002437185b310, L_000002437185b310, L_000002437185b310;
LS_00000243717ead90_0_4 .concat [ 1 1 1 1], L_000002437185b310, L_000002437185b310, L_000002437185b310, L_000002437185b310;
LS_00000243717ead90_0_8 .concat [ 1 1 1 1], L_000002437185b310, L_000002437185b310, L_000002437185b310, L_000002437185b310;
LS_00000243717ead90_0_12 .concat [ 1 1 1 1], L_000002437185b310, L_000002437185b310, L_000002437185b310, L_000002437185b310;
LS_00000243717ead90_0_16 .concat [ 1 1 1 1], L_000002437185b310, L_000002437185b310, L_000002437185b310, L_000002437185b310;
LS_00000243717ead90_0_20 .concat [ 1 1 1 1], L_000002437185b310, L_000002437185b310, L_000002437185b310, L_000002437185b310;
LS_00000243717ead90_0_24 .concat [ 1 1 1 1], L_000002437185b310, L_000002437185b310, L_000002437185b310, L_000002437185b310;
LS_00000243717ead90_0_28 .concat [ 1 1 1 1], L_000002437185b310, L_000002437185b310, L_000002437185b310, L_000002437185b310;
LS_00000243717ead90_1_0 .concat [ 4 4 4 4], LS_00000243717ead90_0_0, LS_00000243717ead90_0_4, LS_00000243717ead90_0_8, LS_00000243717ead90_0_12;
LS_00000243717ead90_1_4 .concat [ 4 4 4 4], LS_00000243717ead90_0_16, LS_00000243717ead90_0_20, LS_00000243717ead90_0_24, LS_00000243717ead90_0_28;
L_00000243717ead90 .concat [ 16 16 0 0], LS_00000243717ead90_1_0, LS_00000243717ead90_1_4;
L_00000243717eb1f0 .part L_00000243717efa70, 0, 1;
LS_00000243717ec550_0_0 .concat [ 1 1 1 1], L_000002437185ac80, L_000002437185ac80, L_000002437185ac80, L_000002437185ac80;
LS_00000243717ec550_0_4 .concat [ 1 1 1 1], L_000002437185ac80, L_000002437185ac80, L_000002437185ac80, L_000002437185ac80;
LS_00000243717ec550_0_8 .concat [ 1 1 1 1], L_000002437185ac80, L_000002437185ac80, L_000002437185ac80, L_000002437185ac80;
LS_00000243717ec550_0_12 .concat [ 1 1 1 1], L_000002437185ac80, L_000002437185ac80, L_000002437185ac80, L_000002437185ac80;
LS_00000243717ec550_0_16 .concat [ 1 1 1 1], L_000002437185ac80, L_000002437185ac80, L_000002437185ac80, L_000002437185ac80;
LS_00000243717ec550_0_20 .concat [ 1 1 1 1], L_000002437185ac80, L_000002437185ac80, L_000002437185ac80, L_000002437185ac80;
LS_00000243717ec550_0_24 .concat [ 1 1 1 1], L_000002437185ac80, L_000002437185ac80, L_000002437185ac80, L_000002437185ac80;
LS_00000243717ec550_0_28 .concat [ 1 1 1 1], L_000002437185ac80, L_000002437185ac80, L_000002437185ac80, L_000002437185ac80;
LS_00000243717ec550_1_0 .concat [ 4 4 4 4], LS_00000243717ec550_0_0, LS_00000243717ec550_0_4, LS_00000243717ec550_0_8, LS_00000243717ec550_0_12;
LS_00000243717ec550_1_4 .concat [ 4 4 4 4], LS_00000243717ec550_0_16, LS_00000243717ec550_0_20, LS_00000243717ec550_0_24, LS_00000243717ec550_0_28;
L_00000243717ec550 .concat [ 16 16 0 0], LS_00000243717ec550_1_0, LS_00000243717ec550_1_4;
L_00000243717eb790 .part L_00000243717efa70, 1, 1;
LS_00000243717ec870_0_0 .concat [ 1 1 1 1], L_000002437185b070, L_000002437185b070, L_000002437185b070, L_000002437185b070;
LS_00000243717ec870_0_4 .concat [ 1 1 1 1], L_000002437185b070, L_000002437185b070, L_000002437185b070, L_000002437185b070;
LS_00000243717ec870_0_8 .concat [ 1 1 1 1], L_000002437185b070, L_000002437185b070, L_000002437185b070, L_000002437185b070;
LS_00000243717ec870_0_12 .concat [ 1 1 1 1], L_000002437185b070, L_000002437185b070, L_000002437185b070, L_000002437185b070;
LS_00000243717ec870_0_16 .concat [ 1 1 1 1], L_000002437185b070, L_000002437185b070, L_000002437185b070, L_000002437185b070;
LS_00000243717ec870_0_20 .concat [ 1 1 1 1], L_000002437185b070, L_000002437185b070, L_000002437185b070, L_000002437185b070;
LS_00000243717ec870_0_24 .concat [ 1 1 1 1], L_000002437185b070, L_000002437185b070, L_000002437185b070, L_000002437185b070;
LS_00000243717ec870_0_28 .concat [ 1 1 1 1], L_000002437185b070, L_000002437185b070, L_000002437185b070, L_000002437185b070;
LS_00000243717ec870_1_0 .concat [ 4 4 4 4], LS_00000243717ec870_0_0, LS_00000243717ec870_0_4, LS_00000243717ec870_0_8, LS_00000243717ec870_0_12;
LS_00000243717ec870_1_4 .concat [ 4 4 4 4], LS_00000243717ec870_0_16, LS_00000243717ec870_0_20, LS_00000243717ec870_0_24, LS_00000243717ec870_0_28;
L_00000243717ec870 .concat [ 16 16 0 0], LS_00000243717ec870_1_0, LS_00000243717ec870_1_4;
L_00000243717ec5f0 .part L_00000243717efa70, 0, 1;
LS_00000243717ecc30_0_0 .concat [ 1 1 1 1], L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0;
LS_00000243717ecc30_0_4 .concat [ 1 1 1 1], L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0;
LS_00000243717ecc30_0_8 .concat [ 1 1 1 1], L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0;
LS_00000243717ecc30_0_12 .concat [ 1 1 1 1], L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0;
LS_00000243717ecc30_0_16 .concat [ 1 1 1 1], L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0;
LS_00000243717ecc30_0_20 .concat [ 1 1 1 1], L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0;
LS_00000243717ecc30_0_24 .concat [ 1 1 1 1], L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0;
LS_00000243717ecc30_0_28 .concat [ 1 1 1 1], L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0, L_00000243717ec5f0;
LS_00000243717ecc30_1_0 .concat [ 4 4 4 4], LS_00000243717ecc30_0_0, LS_00000243717ecc30_0_4, LS_00000243717ecc30_0_8, LS_00000243717ecc30_0_12;
LS_00000243717ecc30_1_4 .concat [ 4 4 4 4], LS_00000243717ecc30_0_16, LS_00000243717ecc30_0_20, LS_00000243717ecc30_0_24, LS_00000243717ecc30_0_28;
L_00000243717ecc30 .concat [ 16 16 0 0], LS_00000243717ecc30_1_0, LS_00000243717ecc30_1_4;
L_00000243717ec7d0 .part L_00000243717efa70, 1, 1;
LS_00000243717ecb90_0_0 .concat [ 1 1 1 1], L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0;
LS_00000243717ecb90_0_4 .concat [ 1 1 1 1], L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0;
LS_00000243717ecb90_0_8 .concat [ 1 1 1 1], L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0;
LS_00000243717ecb90_0_12 .concat [ 1 1 1 1], L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0;
LS_00000243717ecb90_0_16 .concat [ 1 1 1 1], L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0;
LS_00000243717ecb90_0_20 .concat [ 1 1 1 1], L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0;
LS_00000243717ecb90_0_24 .concat [ 1 1 1 1], L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0;
LS_00000243717ecb90_0_28 .concat [ 1 1 1 1], L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0, L_00000243717ec7d0;
LS_00000243717ecb90_1_0 .concat [ 4 4 4 4], LS_00000243717ecb90_0_0, LS_00000243717ecb90_0_4, LS_00000243717ecb90_0_8, LS_00000243717ecb90_0_12;
LS_00000243717ecb90_1_4 .concat [ 4 4 4 4], LS_00000243717ecb90_0_16, LS_00000243717ecb90_0_20, LS_00000243717ecb90_0_24, LS_00000243717ecb90_0_28;
L_00000243717ecb90 .concat [ 16 16 0 0], LS_00000243717ecb90_1_0, LS_00000243717ecb90_1_4;
L_00000243717eceb0 .part L_00000243717efa70, 0, 1;
LS_00000243717eb830_0_0 .concat [ 1 1 1 1], L_000002437185b380, L_000002437185b380, L_000002437185b380, L_000002437185b380;
LS_00000243717eb830_0_4 .concat [ 1 1 1 1], L_000002437185b380, L_000002437185b380, L_000002437185b380, L_000002437185b380;
LS_00000243717eb830_0_8 .concat [ 1 1 1 1], L_000002437185b380, L_000002437185b380, L_000002437185b380, L_000002437185b380;
LS_00000243717eb830_0_12 .concat [ 1 1 1 1], L_000002437185b380, L_000002437185b380, L_000002437185b380, L_000002437185b380;
LS_00000243717eb830_0_16 .concat [ 1 1 1 1], L_000002437185b380, L_000002437185b380, L_000002437185b380, L_000002437185b380;
LS_00000243717eb830_0_20 .concat [ 1 1 1 1], L_000002437185b380, L_000002437185b380, L_000002437185b380, L_000002437185b380;
LS_00000243717eb830_0_24 .concat [ 1 1 1 1], L_000002437185b380, L_000002437185b380, L_000002437185b380, L_000002437185b380;
LS_00000243717eb830_0_28 .concat [ 1 1 1 1], L_000002437185b380, L_000002437185b380, L_000002437185b380, L_000002437185b380;
LS_00000243717eb830_1_0 .concat [ 4 4 4 4], LS_00000243717eb830_0_0, LS_00000243717eb830_0_4, LS_00000243717eb830_0_8, LS_00000243717eb830_0_12;
LS_00000243717eb830_1_4 .concat [ 4 4 4 4], LS_00000243717eb830_0_16, LS_00000243717eb830_0_20, LS_00000243717eb830_0_24, LS_00000243717eb830_0_28;
L_00000243717eb830 .concat [ 16 16 0 0], LS_00000243717eb830_1_0, LS_00000243717eb830_1_4;
L_00000243717ece10 .part L_00000243717efa70, 1, 1;
LS_00000243717ebe70_0_0 .concat [ 1 1 1 1], L_00000243717ece10, L_00000243717ece10, L_00000243717ece10, L_00000243717ece10;
LS_00000243717ebe70_0_4 .concat [ 1 1 1 1], L_00000243717ece10, L_00000243717ece10, L_00000243717ece10, L_00000243717ece10;
LS_00000243717ebe70_0_8 .concat [ 1 1 1 1], L_00000243717ece10, L_00000243717ece10, L_00000243717ece10, L_00000243717ece10;
LS_00000243717ebe70_0_12 .concat [ 1 1 1 1], L_00000243717ece10, L_00000243717ece10, L_00000243717ece10, L_00000243717ece10;
LS_00000243717ebe70_0_16 .concat [ 1 1 1 1], L_00000243717ece10, L_00000243717ece10, L_00000243717ece10, L_00000243717ece10;
LS_00000243717ebe70_0_20 .concat [ 1 1 1 1], L_00000243717ece10, L_00000243717ece10, L_00000243717ece10, L_00000243717ece10;
LS_00000243717ebe70_0_24 .concat [ 1 1 1 1], L_00000243717ece10, L_00000243717ece10, L_00000243717ece10, L_00000243717ece10;
LS_00000243717ebe70_0_28 .concat [ 1 1 1 1], L_00000243717ece10, L_00000243717ece10, L_00000243717ece10, L_00000243717ece10;
LS_00000243717ebe70_1_0 .concat [ 4 4 4 4], LS_00000243717ebe70_0_0, LS_00000243717ebe70_0_4, LS_00000243717ebe70_0_8, LS_00000243717ebe70_0_12;
LS_00000243717ebe70_1_4 .concat [ 4 4 4 4], LS_00000243717ebe70_0_16, LS_00000243717ebe70_0_20, LS_00000243717ebe70_0_24, LS_00000243717ebe70_0_28;
L_00000243717ebe70 .concat [ 16 16 0 0], LS_00000243717ebe70_1_0, LS_00000243717ebe70_1_4;
L_00000243717ebfb0 .part L_00000243717efa70, 0, 1;
LS_00000243717eaed0_0_0 .concat [ 1 1 1 1], L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0;
LS_00000243717eaed0_0_4 .concat [ 1 1 1 1], L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0;
LS_00000243717eaed0_0_8 .concat [ 1 1 1 1], L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0;
LS_00000243717eaed0_0_12 .concat [ 1 1 1 1], L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0;
LS_00000243717eaed0_0_16 .concat [ 1 1 1 1], L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0;
LS_00000243717eaed0_0_20 .concat [ 1 1 1 1], L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0;
LS_00000243717eaed0_0_24 .concat [ 1 1 1 1], L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0;
LS_00000243717eaed0_0_28 .concat [ 1 1 1 1], L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0, L_00000243717ebfb0;
LS_00000243717eaed0_1_0 .concat [ 4 4 4 4], LS_00000243717eaed0_0_0, LS_00000243717eaed0_0_4, LS_00000243717eaed0_0_8, LS_00000243717eaed0_0_12;
LS_00000243717eaed0_1_4 .concat [ 4 4 4 4], LS_00000243717eaed0_0_16, LS_00000243717eaed0_0_20, LS_00000243717eaed0_0_24, LS_00000243717eaed0_0_28;
L_00000243717eaed0 .concat [ 16 16 0 0], LS_00000243717eaed0_1_0, LS_00000243717eaed0_1_4;
S_00000243717b5d90 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000243717b5f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002437185a190 .functor AND 32, L_00000243717ead90, L_00000243717ec550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000243717b7c60_0 .net "in1", 31 0, L_00000243717ead90;  1 drivers
v00000243717ba6e0_0 .net "in2", 31 0, L_00000243717ec550;  1 drivers
v00000243717b9b00_0 .net "out", 31 0, L_000002437185a190;  alias, 1 drivers
S_00000243717b5a70 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000243717b5f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002437185a2e0 .functor AND 32, L_00000243717ec870, L_00000243717ecc30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000243717b9740_0 .net "in1", 31 0, L_00000243717ec870;  1 drivers
v00000243717ba5a0_0 .net "in2", 31 0, L_00000243717ecc30;  1 drivers
v00000243717b9e20_0 .net "out", 31 0, L_000002437185a2e0;  alias, 1 drivers
S_00000243717b5c00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000243717b5f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002437185acf0 .functor AND 32, L_00000243717ecb90, L_00000243717eb830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000243717ba0a0_0 .net "in1", 31 0, L_00000243717ecb90;  1 drivers
v00000243717b92e0_0 .net "in2", 31 0, L_00000243717eb830;  1 drivers
v00000243717ba780_0 .net "out", 31 0, L_000002437185acf0;  alias, 1 drivers
S_00000243717bbbc0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000243717b5f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002437185a740 .functor AND 32, L_00000243717ebe70, L_00000243717eaed0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000243717b97e0_0 .net "in1", 31 0, L_00000243717ebe70;  1 drivers
v00000243717b9f60_0 .net "in2", 31 0, L_00000243717eaed0;  1 drivers
v00000243717ba1e0_0 .net "out", 31 0, L_000002437185a740;  alias, 1 drivers
S_00000243717bb3f0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000243717c08d0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000243717c0908 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000243717c0940 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000243717c0978 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000243717c09b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000243717c09e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000243717c0a20 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000243717c0a58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000243717c0a90 .param/l "j" 0 9 19, C4<000010000000>;
P_00000243717c0ac8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000243717c0b00 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000243717c0b38 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000243717c0b70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000243717c0ba8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000243717c0be0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000243717c0c18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000243717c0c50 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000243717c0c88 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000243717c0cc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000243717c0cf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000243717c0d30 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000243717c0d68 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000243717c0da0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000243717c0dd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000243717c0e10 .param/l "xori" 0 9 12, C4<001110000000>;
v00000243717c0200_0 .var "EX1_PC", 31 0;
v00000243717c05c0_0 .var "EX1_PFC", 31 0;
v00000243717c0340_0 .var "EX1_forward_to_B", 31 0;
v00000243717bfe40_0 .var "EX1_is_beq", 0 0;
v00000243717bf440_0 .var "EX1_is_bne", 0 0;
v00000243717c0660_0 .var "EX1_is_jal", 0 0;
v00000243717c0700_0 .var "EX1_is_jr", 0 0;
v00000243717bfb20_0 .var "EX1_is_oper2_immed", 0 0;
v00000243717c07a0_0 .var "EX1_memread", 0 0;
v00000243717bf800_0 .var "EX1_memwrite", 0 0;
v00000243717c00c0_0 .var "EX1_opcode", 11 0;
v00000243717bf6c0_0 .var "EX1_predicted", 0 0;
v00000243717bf760_0 .var "EX1_rd_ind", 4 0;
v00000243717bf8a0_0 .var "EX1_rd_indzero", 0 0;
v00000243717bfbc0_0 .var "EX1_regwrite", 0 0;
v00000243717bfd00_0 .var "EX1_rs1", 31 0;
v00000243717bfc60_0 .var "EX1_rs1_ind", 4 0;
v00000243717bfda0_0 .var "EX1_rs2", 31 0;
v00000243717c0160_0 .var "EX1_rs2_ind", 4 0;
v00000243717bd000_0 .net "FLUSH", 0 0, v00000243717c3690_0;  alias, 1 drivers
v00000243717bca60_0 .net "ID_PC", 31 0, v00000243717c8ff0_0;  alias, 1 drivers
v00000243717bcc40_0 .net "ID_PFC_to_EX", 31 0, L_00000243717e9fd0;  alias, 1 drivers
v00000243717be2c0_0 .net "ID_forward_to_B", 31 0, L_00000243717ea390;  alias, 1 drivers
v00000243717bd460_0 .net "ID_is_beq", 0 0, L_00000243717e8a90;  alias, 1 drivers
v00000243717bea40_0 .net "ID_is_bne", 0 0, L_00000243717e81d0;  alias, 1 drivers
v00000243717bdbe0_0 .net "ID_is_jal", 0 0, L_00000243717ea250;  alias, 1 drivers
v00000243717bc920_0 .net "ID_is_jr", 0 0, L_00000243717e84f0;  alias, 1 drivers
v00000243717be860_0 .net "ID_is_oper2_immed", 0 0, L_00000243717f4ff0;  alias, 1 drivers
v00000243717bde60_0 .net "ID_memread", 0 0, L_00000243717e8630;  alias, 1 drivers
v00000243717be540_0 .net "ID_memwrite", 0 0, L_00000243717e86d0;  alias, 1 drivers
v00000243717bdf00_0 .net "ID_opcode", 11 0, v00000243717d6a80_0;  alias, 1 drivers
v00000243717bd500_0 .net "ID_predicted", 0 0, v00000243717c2a10_0;  alias, 1 drivers
v00000243717bcec0_0 .net "ID_rd_ind", 4 0, v00000243717d78e0_0;  alias, 1 drivers
v00000243717bcce0_0 .net "ID_rd_indzero", 0 0, L_00000243717e9170;  1 drivers
v00000243717bcb00_0 .net "ID_regwrite", 0 0, L_00000243717e8130;  alias, 1 drivers
v00000243717bd5a0_0 .net "ID_rs1", 31 0, v00000243717c7a10_0;  alias, 1 drivers
v00000243717be9a0_0 .net "ID_rs1_ind", 4 0, v00000243717d8240_0;  alias, 1 drivers
v00000243717becc0_0 .net "ID_rs2", 31 0, v00000243717c7e70_0;  alias, 1 drivers
v00000243717bdfa0_0 .net "ID_rs2_ind", 4 0, v00000243717d5c20_0;  alias, 1 drivers
v00000243717bd0a0_0 .net "clk", 0 0, L_00000243717f5840;  1 drivers
v00000243717bc9c0_0 .net "rst", 0 0, v00000243717ed130_0;  alias, 1 drivers
E_0000024371748960 .event posedge, v00000243717b0360_0, v00000243717bd0a0_0;
S_00000243717bc200 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000243717c0e50 .param/l "add" 0 9 6, C4<000000100000>;
P_00000243717c0e88 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000243717c0ec0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000243717c0ef8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000243717c0f30 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000243717c0f68 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000243717c0fa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000243717c0fd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000243717c1010 .param/l "j" 0 9 19, C4<000010000000>;
P_00000243717c1048 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000243717c1080 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000243717c10b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000243717c10f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000243717c1128 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000243717c1160 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000243717c1198 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000243717c11d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000243717c1208 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000243717c1240 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000243717c1278 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000243717c12b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000243717c12e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000243717c1320 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000243717c1358 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000243717c1390 .param/l "xori" 0 9 12, C4<001110000000>;
v00000243717bdc80_0 .net "EX1_ALU_OPER1", 31 0, L_00000243717f5fb0;  alias, 1 drivers
v00000243717bcf60_0 .net "EX1_ALU_OPER2", 31 0, L_000002437185baf0;  alias, 1 drivers
v00000243717bcd80_0 .net "EX1_PC", 31 0, v00000243717c0200_0;  alias, 1 drivers
v00000243717bd8c0_0 .net "EX1_PFC_to_IF", 31 0, L_00000243717ecaf0;  alias, 1 drivers
v00000243717bec20_0 .net "EX1_forward_to_B", 31 0, v00000243717c0340_0;  alias, 1 drivers
v00000243717bdd20_0 .net "EX1_is_beq", 0 0, v00000243717bfe40_0;  alias, 1 drivers
v00000243717bcba0_0 .net "EX1_is_bne", 0 0, v00000243717bf440_0;  alias, 1 drivers
v00000243717be900_0 .net "EX1_is_jal", 0 0, v00000243717c0660_0;  alias, 1 drivers
v00000243717be040_0 .net "EX1_is_jr", 0 0, v00000243717c0700_0;  alias, 1 drivers
v00000243717befe0_0 .net "EX1_is_oper2_immed", 0 0, v00000243717bfb20_0;  alias, 1 drivers
v00000243717beea0_0 .net "EX1_memread", 0 0, v00000243717c07a0_0;  alias, 1 drivers
v00000243717bd640_0 .net "EX1_memwrite", 0 0, v00000243717bf800_0;  alias, 1 drivers
v00000243717bd140_0 .net "EX1_opcode", 11 0, v00000243717c00c0_0;  alias, 1 drivers
v00000243717bce20_0 .net "EX1_predicted", 0 0, v00000243717bf6c0_0;  alias, 1 drivers
v00000243717bd1e0_0 .net "EX1_rd_ind", 4 0, v00000243717bf760_0;  alias, 1 drivers
v00000243717be400_0 .net "EX1_rd_indzero", 0 0, v00000243717bf8a0_0;  alias, 1 drivers
v00000243717beae0_0 .net "EX1_regwrite", 0 0, v00000243717bfbc0_0;  alias, 1 drivers
v00000243717bed60_0 .net "EX1_rs1", 31 0, v00000243717bfd00_0;  alias, 1 drivers
v00000243717bd6e0_0 .net "EX1_rs1_ind", 4 0, v00000243717bfc60_0;  alias, 1 drivers
v00000243717bd780_0 .net "EX1_rs2_ind", 4 0, v00000243717c0160_0;  alias, 1 drivers
v00000243717bd280_0 .net "EX1_rs2_out", 31 0, L_000002437185a200;  alias, 1 drivers
v00000243717bdaa0_0 .var "EX2_ALU_OPER1", 31 0;
v00000243717bd320_0 .var "EX2_ALU_OPER2", 31 0;
v00000243717bd820_0 .var "EX2_PC", 31 0;
v00000243717beb80_0 .var "EX2_PFC_to_IF", 31 0;
v00000243717bda00_0 .var "EX2_forward_to_B", 31 0;
v00000243717bd960_0 .var "EX2_is_beq", 0 0;
v00000243717bd3c0_0 .var "EX2_is_bne", 0 0;
v00000243717be180_0 .var "EX2_is_jal", 0 0;
v00000243717bdb40_0 .var "EX2_is_jr", 0 0;
v00000243717bddc0_0 .var "EX2_is_oper2_immed", 0 0;
v00000243717be0e0_0 .var "EX2_memread", 0 0;
v00000243717be220_0 .var "EX2_memwrite", 0 0;
v00000243717be360_0 .var "EX2_opcode", 11 0;
v00000243717be4a0_0 .var "EX2_predicted", 0 0;
v00000243717bee00_0 .var "EX2_rd_ind", 4 0;
v00000243717be5e0_0 .var "EX2_rd_indzero", 0 0;
v00000243717be680_0 .var "EX2_regwrite", 0 0;
v00000243717bef40_0 .var "EX2_rs1", 31 0;
v00000243717be720_0 .var "EX2_rs1_ind", 4 0;
v00000243717bf080_0 .var "EX2_rs2_ind", 4 0;
v00000243717be7c0_0 .var "EX2_rs2_out", 31 0;
v00000243717c20b0_0 .net "FLUSH", 0 0, v00000243717c32d0_0;  alias, 1 drivers
v00000243717c1f70_0 .net "clk", 0 0, L_000002437185a0b0;  1 drivers
v00000243717c1e30_0 .net "rst", 0 0, v00000243717ed130_0;  alias, 1 drivers
E_0000024371748b20 .event posedge, v00000243717b0360_0, v00000243717c1f70_0;
S_00000243717bbd50 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000243717c93e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000243717c9418 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000243717c9450 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000243717c9488 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000243717c94c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000243717c94f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000243717c9530 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000243717c9568 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000243717c95a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000243717c95d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000243717c9610 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000243717c9648 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000243717c9680 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000243717c96b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000243717c96f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000243717c9728 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000243717c9760 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000243717c9798 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000243717c97d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000243717c9808 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000243717c9840 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000243717c9878 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000243717c98b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000243717c98e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000243717c9920 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000243717f5370 .functor OR 1, L_00000243717e8a90, L_00000243717e81d0, C4<0>, C4<0>;
L_00000243717f4dc0 .functor AND 1, L_00000243717f5370, L_00000243717f54c0, C4<1>, C4<1>;
L_00000243717f4f80 .functor OR 1, L_00000243717e8a90, L_00000243717e81d0, C4<0>, C4<0>;
L_00000243717f41f0 .functor AND 1, L_00000243717f4f80, L_00000243717f54c0, C4<1>, C4<1>;
L_00000243717f4650 .functor OR 1, L_00000243717e8a90, L_00000243717e81d0, C4<0>, C4<0>;
L_00000243717f57d0 .functor AND 1, L_00000243717f4650, v00000243717c2a10_0, C4<1>, C4<1>;
v00000243717c8370_0 .net "EX1_memread", 0 0, v00000243717c07a0_0;  alias, 1 drivers
v00000243717c6f70_0 .net "EX1_opcode", 11 0, v00000243717c00c0_0;  alias, 1 drivers
v00000243717c67f0_0 .net "EX1_rd_ind", 4 0, v00000243717bf760_0;  alias, 1 drivers
v00000243717c64d0_0 .net "EX1_rd_indzero", 0 0, v00000243717bf8a0_0;  alias, 1 drivers
v00000243717c6610_0 .net "EX2_memread", 0 0, v00000243717be0e0_0;  alias, 1 drivers
v00000243717c8a50_0 .net "EX2_opcode", 11 0, v00000243717be360_0;  alias, 1 drivers
v00000243717c7ab0_0 .net "EX2_rd_ind", 4 0, v00000243717bee00_0;  alias, 1 drivers
v00000243717c8af0_0 .net "EX2_rd_indzero", 0 0, v00000243717be5e0_0;  alias, 1 drivers
v00000243717c89b0_0 .net "ID_EX1_flush", 0 0, v00000243717c3690_0;  alias, 1 drivers
v00000243717c80f0_0 .net "ID_EX2_flush", 0 0, v00000243717c32d0_0;  alias, 1 drivers
v00000243717c6e30_0 .net "ID_is_beq", 0 0, L_00000243717e8a90;  alias, 1 drivers
v00000243717c6750_0 .net "ID_is_bne", 0 0, L_00000243717e81d0;  alias, 1 drivers
v00000243717c66b0_0 .net "ID_is_j", 0 0, L_00000243717e83b0;  alias, 1 drivers
v00000243717c7010_0 .net "ID_is_jal", 0 0, L_00000243717ea250;  alias, 1 drivers
v00000243717c6890_0 .net "ID_is_jr", 0 0, L_00000243717e84f0;  alias, 1 drivers
v00000243717c8190_0 .net "ID_opcode", 11 0, v00000243717d6a80_0;  alias, 1 drivers
v00000243717c87d0_0 .net "ID_rs1_ind", 4 0, v00000243717d8240_0;  alias, 1 drivers
v00000243717c7970_0 .net "ID_rs2_ind", 4 0, v00000243717d5c20_0;  alias, 1 drivers
v00000243717c71f0_0 .net "IF_ID_flush", 0 0, v00000243717c5850_0;  alias, 1 drivers
v00000243717c7dd0_0 .net "IF_ID_write", 0 0, v00000243717c5d50_0;  alias, 1 drivers
v00000243717c7b50_0 .net "PC_src", 2 0, L_00000243717e97b0;  alias, 1 drivers
v00000243717c73d0_0 .net "PFC_to_EX", 31 0, L_00000243717e9fd0;  alias, 1 drivers
v00000243717c84b0_0 .net "PFC_to_IF", 31 0, L_00000243717e8950;  alias, 1 drivers
v00000243717c7510_0 .net "WB_rd_ind", 4 0, v00000243717d8600_0;  alias, 1 drivers
v00000243717c6c50_0 .net "Wrong_prediction", 0 0, L_000002437185bcb0;  alias, 1 drivers
v00000243717c75b0_0 .net *"_ivl_11", 0 0, L_00000243717f41f0;  1 drivers
v00000243717c7290_0 .net *"_ivl_13", 9 0, L_00000243717ea430;  1 drivers
v00000243717c6930_0 .net *"_ivl_15", 9 0, L_00000243717ea610;  1 drivers
v00000243717c8b90_0 .net *"_ivl_16", 9 0, L_00000243717ea6b0;  1 drivers
v00000243717c6d90_0 .net *"_ivl_19", 9 0, L_00000243717ea750;  1 drivers
v00000243717c7830_0 .net *"_ivl_20", 9 0, L_00000243717e9df0;  1 drivers
v00000243717c69d0_0 .net *"_ivl_25", 0 0, L_00000243717f4650;  1 drivers
v00000243717c6bb0_0 .net *"_ivl_27", 0 0, L_00000243717f57d0;  1 drivers
v00000243717c8690_0 .net *"_ivl_29", 9 0, L_00000243717e8e50;  1 drivers
v00000243717c70b0_0 .net *"_ivl_3", 0 0, L_00000243717f5370;  1 drivers
L_00000243718101f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000243717c7fb0_0 .net/2u *"_ivl_30", 9 0, L_00000243718101f0;  1 drivers
v00000243717c6a70_0 .net *"_ivl_32", 9 0, L_00000243717e8770;  1 drivers
v00000243717c78d0_0 .net *"_ivl_35", 9 0, L_00000243717e9030;  1 drivers
v00000243717c8050_0 .net *"_ivl_37", 9 0, L_00000243717e8810;  1 drivers
v00000243717c6b10_0 .net *"_ivl_38", 9 0, L_00000243717e9670;  1 drivers
v00000243717c7150_0 .net *"_ivl_40", 9 0, L_00000243717ea110;  1 drivers
L_0000024371810238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243717c8870_0 .net/2s *"_ivl_45", 21 0, L_0000024371810238;  1 drivers
L_0000024371810280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243717c8410_0 .net/2s *"_ivl_50", 21 0, L_0000024371810280;  1 drivers
v00000243717c7330_0 .net *"_ivl_9", 0 0, L_00000243717f4f80;  1 drivers
v00000243717c85f0_0 .net "clk", 0 0, L_0000024371727920;  alias, 1 drivers
v00000243717c6ed0_0 .net "forward_to_B", 31 0, L_00000243717ea390;  alias, 1 drivers
v00000243717c7650_0 .net "imm", 31 0, v00000243717c3ff0_0;  1 drivers
v00000243717c8230_0 .net "inst", 31 0, v00000243717c91d0_0;  alias, 1 drivers
v00000243717c82d0_0 .net "is_branch_and_taken", 0 0, L_00000243717f4dc0;  alias, 1 drivers
v00000243717c7790_0 .net "is_oper2_immed", 0 0, L_00000243717f4ff0;  alias, 1 drivers
v00000243717c8910_0 .net "mem_read", 0 0, L_00000243717e8630;  alias, 1 drivers
v00000243717c7bf0_0 .net "mem_write", 0 0, L_00000243717e86d0;  alias, 1 drivers
v00000243717c9090_0 .net "pc", 31 0, v00000243717c8ff0_0;  alias, 1 drivers
v00000243717c9130_0 .net "pc_write", 0 0, v00000243717c3e10_0;  alias, 1 drivers
v00000243717c8d70_0 .net "predicted", 0 0, L_00000243717f54c0;  1 drivers
v00000243717c9270_0 .net "predicted_to_EX", 0 0, v00000243717c2a10_0;  alias, 1 drivers
v00000243717c8e10_0 .net "reg_write", 0 0, L_00000243717e8130;  alias, 1 drivers
v00000243717c9310_0 .net "reg_write_from_wb", 0 0, v00000243717d9d20_0;  alias, 1 drivers
v00000243717c8f50_0 .net "rs1", 31 0, v00000243717c7a10_0;  alias, 1 drivers
v00000243717c8eb0_0 .net "rs2", 31 0, v00000243717c7e70_0;  alias, 1 drivers
v00000243717c8c30_0 .net "rst", 0 0, v00000243717ed130_0;  alias, 1 drivers
v00000243717c8cd0_0 .net "wr_reg_data", 31 0, L_000002437186e780;  alias, 1 drivers
L_00000243717ea390 .functor MUXZ 32, v00000243717c7e70_0, v00000243717c3ff0_0, L_00000243717f4ff0, C4<>;
L_00000243717ea430 .part v00000243717c8ff0_0, 0, 10;
L_00000243717ea610 .part v00000243717c91d0_0, 0, 10;
L_00000243717ea6b0 .arith/sum 10, L_00000243717ea430, L_00000243717ea610;
L_00000243717ea750 .part v00000243717c91d0_0, 0, 10;
L_00000243717e9df0 .functor MUXZ 10, L_00000243717ea750, L_00000243717ea6b0, L_00000243717f41f0, C4<>;
L_00000243717e8e50 .part v00000243717c8ff0_0, 0, 10;
L_00000243717e8770 .arith/sum 10, L_00000243717e8e50, L_00000243718101f0;
L_00000243717e9030 .part v00000243717c8ff0_0, 0, 10;
L_00000243717e8810 .part v00000243717c91d0_0, 0, 10;
L_00000243717e9670 .arith/sum 10, L_00000243717e9030, L_00000243717e8810;
L_00000243717ea110 .functor MUXZ 10, L_00000243717e9670, L_00000243717e8770, L_00000243717f57d0, C4<>;
L_00000243717e8950 .concat8 [ 10 22 0 0], L_00000243717e9df0, L_0000024371810238;
L_00000243717e9fd0 .concat8 [ 10 22 0 0], L_00000243717ea110, L_0000024371810280;
S_00000243717badb0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000243717bbd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000243717c9960 .param/l "add" 0 9 6, C4<000000100000>;
P_00000243717c9998 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000243717c99d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000243717c9a08 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000243717c9a40 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000243717c9a78 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000243717c9ab0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000243717c9ae8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000243717c9b20 .param/l "j" 0 9 19, C4<000010000000>;
P_00000243717c9b58 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000243717c9b90 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000243717c9bc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000243717c9c00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000243717c9c38 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000243717c9c70 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000243717c9ca8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000243717c9ce0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000243717c9d18 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000243717c9d50 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000243717c9d88 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000243717c9dc0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000243717c9df8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000243717c9e30 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000243717c9e68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000243717c9ea0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000243717f46c0 .functor OR 1, L_00000243717f54c0, L_00000243717ea4d0, C4<0>, C4<0>;
L_00000243717f5450 .functor OR 1, L_00000243717f46c0, L_00000243717e9210, C4<0>, C4<0>;
v00000243717c2f10_0 .net "EX1_opcode", 11 0, v00000243717c00c0_0;  alias, 1 drivers
v00000243717c2dd0_0 .net "EX2_opcode", 11 0, v00000243717be360_0;  alias, 1 drivers
v00000243717c14d0_0 .net "ID_opcode", 11 0, v00000243717d6a80_0;  alias, 1 drivers
v00000243717c3230_0 .net "PC_src", 2 0, L_00000243717e97b0;  alias, 1 drivers
v00000243717c16b0_0 .net "Wrong_prediction", 0 0, L_000002437185bcb0;  alias, 1 drivers
L_00000243718103e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000243717c3b90_0 .net/2u *"_ivl_0", 2 0, L_00000243718103e8;  1 drivers
v00000243717c23d0_0 .net *"_ivl_10", 0 0, L_00000243717e9710;  1 drivers
L_0000024371810508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000243717c1a70_0 .net/2u *"_ivl_12", 2 0, L_0000024371810508;  1 drivers
L_0000024371810550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000243717c3910_0 .net/2u *"_ivl_14", 11 0, L_0000024371810550;  1 drivers
v00000243717c1750_0 .net *"_ivl_16", 0 0, L_00000243717ea4d0;  1 drivers
v00000243717c2510_0 .net *"_ivl_19", 0 0, L_00000243717f46c0;  1 drivers
L_0000024371810430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000243717c2fb0_0 .net/2u *"_ivl_2", 11 0, L_0000024371810430;  1 drivers
L_0000024371810598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000243717c2150_0 .net/2u *"_ivl_20", 11 0, L_0000024371810598;  1 drivers
v00000243717c17f0_0 .net *"_ivl_22", 0 0, L_00000243717e9210;  1 drivers
v00000243717c3050_0 .net *"_ivl_25", 0 0, L_00000243717f5450;  1 drivers
L_00000243718105e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000243717c1890_0 .net/2u *"_ivl_26", 2 0, L_00000243718105e0;  1 drivers
L_0000024371810628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000243717c19d0_0 .net/2u *"_ivl_28", 2 0, L_0000024371810628;  1 drivers
v00000243717c2290_0 .net *"_ivl_30", 2 0, L_00000243717e9350;  1 drivers
v00000243717c28d0_0 .net *"_ivl_32", 2 0, L_00000243717e89f0;  1 drivers
v00000243717c1d90_0 .net *"_ivl_34", 2 0, L_00000243717e8d10;  1 drivers
v00000243717c25b0_0 .net *"_ivl_4", 0 0, L_00000243717e8c70;  1 drivers
L_0000024371810478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000243717c1930_0 .net/2u *"_ivl_6", 2 0, L_0000024371810478;  1 drivers
L_00000243718104c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000243717c2970_0 .net/2u *"_ivl_8", 11 0, L_00000243718104c0;  1 drivers
v00000243717c21f0_0 .net "clk", 0 0, L_0000024371727920;  alias, 1 drivers
v00000243717c2470_0 .net "predicted", 0 0, L_00000243717f54c0;  alias, 1 drivers
v00000243717c2ab0_0 .net "predicted_to_EX", 0 0, v00000243717c2a10_0;  alias, 1 drivers
v00000243717c1bb0_0 .net "rst", 0 0, v00000243717ed130_0;  alias, 1 drivers
v00000243717c1c50_0 .net "state", 1 0, v00000243717c39b0_0;  1 drivers
L_00000243717e8c70 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810430;
L_00000243717e9710 .cmp/eq 12, v00000243717c00c0_0, L_00000243718104c0;
L_00000243717ea4d0 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810550;
L_00000243717e9210 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810598;
L_00000243717e9350 .functor MUXZ 3, L_0000024371810628, L_00000243718105e0, L_00000243717f5450, C4<>;
L_00000243717e89f0 .functor MUXZ 3, L_00000243717e9350, L_0000024371810508, L_00000243717e9710, C4<>;
L_00000243717e8d10 .functor MUXZ 3, L_00000243717e89f0, L_0000024371810478, L_00000243717e8c70, C4<>;
L_00000243717e97b0 .functor MUXZ 3, L_00000243717e8d10, L_00000243718103e8, L_000002437185bcb0, C4<>;
S_00000243717bc520 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000243717badb0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000243717c9ee0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000243717c9f18 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000243717c9f50 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000243717c9f88 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000243717c9fc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000243717c9ff8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000243717ca030 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000243717ca068 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000243717ca0a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000243717ca0d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000243717ca110 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000243717ca148 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000243717ca180 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000243717ca1b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000243717ca1f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000243717ca228 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000243717ca260 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000243717ca298 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000243717ca2d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000243717ca308 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000243717ca340 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000243717ca378 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000243717ca3b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000243717ca3e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000243717ca420 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000243717f4a40 .functor OR 1, L_00000243717e8310, L_00000243717e9ad0, C4<0>, C4<0>;
L_00000243717f4ab0 .functor OR 1, L_00000243717ea070, L_00000243717e9e90, C4<0>, C4<0>;
L_00000243717f47a0 .functor AND 1, L_00000243717f4a40, L_00000243717f4ab0, C4<1>, C4<1>;
L_00000243717f5920 .functor NOT 1, L_00000243717f47a0, C4<0>, C4<0>, C4<0>;
L_00000243717f40a0 .functor OR 1, v00000243717ed130_0, L_00000243717f5920, C4<0>, C4<0>;
L_00000243717f54c0 .functor NOT 1, L_00000243717f40a0, C4<0>, C4<0>, C4<0>;
v00000243717c1ed0_0 .net "EX_opcode", 11 0, v00000243717be360_0;  alias, 1 drivers
v00000243717c37d0_0 .net "ID_opcode", 11 0, v00000243717d6a80_0;  alias, 1 drivers
v00000243717c2c90_0 .net "Wrong_prediction", 0 0, L_000002437185bcb0;  alias, 1 drivers
L_00000243718102c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000243717c3410_0 .net/2u *"_ivl_0", 11 0, L_00000243718102c8;  1 drivers
L_0000024371810358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000243717c1610_0 .net/2u *"_ivl_10", 1 0, L_0000024371810358;  1 drivers
v00000243717c2e70_0 .net *"_ivl_12", 0 0, L_00000243717ea070;  1 drivers
L_00000243718103a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000243717c1cf0_0 .net/2u *"_ivl_14", 1 0, L_00000243718103a0;  1 drivers
v00000243717c3870_0 .net *"_ivl_16", 0 0, L_00000243717e9e90;  1 drivers
v00000243717c26f0_0 .net *"_ivl_19", 0 0, L_00000243717f4ab0;  1 drivers
v00000243717c1b10_0 .net *"_ivl_2", 0 0, L_00000243717e8310;  1 drivers
v00000243717c1570_0 .net *"_ivl_21", 0 0, L_00000243717f47a0;  1 drivers
v00000243717c34b0_0 .net *"_ivl_22", 0 0, L_00000243717f5920;  1 drivers
v00000243717c2830_0 .net *"_ivl_25", 0 0, L_00000243717f40a0;  1 drivers
L_0000024371810310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000243717c2d30_0 .net/2u *"_ivl_4", 11 0, L_0000024371810310;  1 drivers
v00000243717c3550_0 .net *"_ivl_6", 0 0, L_00000243717e9ad0;  1 drivers
v00000243717c2790_0 .net *"_ivl_9", 0 0, L_00000243717f4a40;  1 drivers
v00000243717c1430_0 .net "clk", 0 0, L_0000024371727920;  alias, 1 drivers
v00000243717c3a50_0 .net "predicted", 0 0, L_00000243717f54c0;  alias, 1 drivers
v00000243717c2a10_0 .var "predicted_to_EX", 0 0;
v00000243717c3af0_0 .net "rst", 0 0, v00000243717ed130_0;  alias, 1 drivers
v00000243717c39b0_0 .var "state", 1 0;
E_0000024371748c60 .event posedge, v00000243717c1430_0, v00000243717b0360_0;
L_00000243717e8310 .cmp/eq 12, v00000243717d6a80_0, L_00000243718102c8;
L_00000243717e9ad0 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810310;
L_00000243717ea070 .cmp/eq 2, v00000243717c39b0_0, L_0000024371810358;
L_00000243717e9e90 .cmp/eq 2, v00000243717c39b0_0, L_00000243718103a0;
S_00000243717ba900 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000243717bbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000243717cc470 .param/l "add" 0 9 6, C4<000000100000>;
P_00000243717cc4a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000243717cc4e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000243717cc518 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000243717cc550 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000243717cc588 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000243717cc5c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000243717cc5f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000243717cc630 .param/l "j" 0 9 19, C4<000010000000>;
P_00000243717cc668 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000243717cc6a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000243717cc6d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000243717cc710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000243717cc748 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000243717cc780 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000243717cc7b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000243717cc7f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000243717cc828 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000243717cc860 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000243717cc898 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000243717cc8d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000243717cc908 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000243717cc940 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000243717cc978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000243717cc9b0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000243717c2650_0 .net "EX1_memread", 0 0, v00000243717c07a0_0;  alias, 1 drivers
v00000243717c2330_0 .net "EX1_rd_ind", 4 0, v00000243717bf760_0;  alias, 1 drivers
v00000243717c2b50_0 .net "EX1_rd_indzero", 0 0, v00000243717bf8a0_0;  alias, 1 drivers
v00000243717c2bf0_0 .net "EX2_memread", 0 0, v00000243717be0e0_0;  alias, 1 drivers
v00000243717c30f0_0 .net "EX2_rd_ind", 4 0, v00000243717bee00_0;  alias, 1 drivers
v00000243717c3190_0 .net "EX2_rd_indzero", 0 0, v00000243717be5e0_0;  alias, 1 drivers
v00000243717c3690_0 .var "ID_EX1_flush", 0 0;
v00000243717c32d0_0 .var "ID_EX2_flush", 0 0;
v00000243717c3370_0 .net "ID_opcode", 11 0, v00000243717d6a80_0;  alias, 1 drivers
v00000243717c35f0_0 .net "ID_rs1_ind", 4 0, v00000243717d8240_0;  alias, 1 drivers
v00000243717c3730_0 .net "ID_rs2_ind", 4 0, v00000243717d5c20_0;  alias, 1 drivers
v00000243717c5d50_0 .var "IF_ID_Write", 0 0;
v00000243717c5850_0 .var "IF_ID_flush", 0 0;
v00000243717c3e10_0 .var "PC_Write", 0 0;
v00000243717c5c10_0 .net "Wrong_prediction", 0 0, L_000002437185bcb0;  alias, 1 drivers
E_0000024371748ca0/0 .event anyedge, v00000243717b4b90_0, v00000243717c07a0_0, v00000243717bf8a0_0, v00000243717be9a0_0;
E_0000024371748ca0/1 .event anyedge, v00000243717bf760_0, v00000243717bdfa0_0, v00000243716d13a0_0, v00000243717be5e0_0;
E_0000024371748ca0/2 .event anyedge, v00000243717afdc0_0, v00000243717bdf00_0;
E_0000024371748ca0 .event/or E_0000024371748ca0/0, E_0000024371748ca0/1, E_0000024371748ca0/2;
S_00000243717baa90 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000243717bbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000243717cc9f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000243717cca28 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000243717cca60 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000243717cca98 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000243717ccad0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000243717ccb08 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000243717ccb40 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000243717ccb78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000243717ccbb0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000243717ccbe8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000243717ccc20 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000243717ccc58 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000243717ccc90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000243717cccc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000243717ccd00 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000243717ccd38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000243717ccd70 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000243717ccda8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000243717ccde0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000243717cce18 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000243717cce50 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000243717cce88 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000243717ccec0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000243717ccef8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000243717ccf30 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000243717f4810 .functor OR 1, L_00000243717e8f90, L_00000243717e8590, C4<0>, C4<0>;
L_00000243717f45e0 .functor OR 1, L_00000243717f4810, L_00000243717e93f0, C4<0>, C4<0>;
L_00000243717f5530 .functor OR 1, L_00000243717f45e0, L_00000243717e9850, C4<0>, C4<0>;
L_00000243717f4c70 .functor OR 1, L_00000243717f5530, L_00000243717e9530, C4<0>, C4<0>;
L_00000243717f4960 .functor OR 1, L_00000243717f4c70, L_00000243717ea1b0, C4<0>, C4<0>;
L_00000243717f4d50 .functor OR 1, L_00000243717f4960, L_00000243717e95d0, C4<0>, C4<0>;
L_00000243717f4340 .functor OR 1, L_00000243717f4d50, L_00000243717e9990, C4<0>, C4<0>;
L_00000243717f4ff0 .functor OR 1, L_00000243717f4340, L_00000243717e98f0, C4<0>, C4<0>;
L_00000243717f5680 .functor OR 1, L_00000243717e9b70, L_00000243717ea570, C4<0>, C4<0>;
L_00000243717f4490 .functor OR 1, L_00000243717f5680, L_00000243717e8090, C4<0>, C4<0>;
L_00000243717f5610 .functor OR 1, L_00000243717f4490, L_00000243717e8bd0, C4<0>, C4<0>;
L_00000243717f5060 .functor OR 1, L_00000243717f5610, L_00000243717e90d0, C4<0>, C4<0>;
v00000243717c5df0_0 .net "ID_opcode", 11 0, v00000243717d6a80_0;  alias, 1 drivers
L_0000024371810670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000243717c4c70_0 .net/2u *"_ivl_0", 11 0, L_0000024371810670;  1 drivers
L_0000024371810700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000243717c4130_0 .net/2u *"_ivl_10", 11 0, L_0000024371810700;  1 drivers
L_0000024371810bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000243717c4e50_0 .net/2u *"_ivl_102", 11 0, L_0000024371810bc8;  1 drivers
L_0000024371810c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000243717c4770_0 .net/2u *"_ivl_106", 11 0, L_0000024371810c10;  1 drivers
v00000243717c61b0_0 .net *"_ivl_12", 0 0, L_00000243717e93f0;  1 drivers
v00000243717c55d0_0 .net *"_ivl_15", 0 0, L_00000243717f45e0;  1 drivers
L_0000024371810748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000243717c4ef0_0 .net/2u *"_ivl_16", 11 0, L_0000024371810748;  1 drivers
v00000243717c4810_0 .net *"_ivl_18", 0 0, L_00000243717e9850;  1 drivers
v00000243717c5490_0 .net *"_ivl_2", 0 0, L_00000243717e8f90;  1 drivers
v00000243717c5e90_0 .net *"_ivl_21", 0 0, L_00000243717f5530;  1 drivers
L_0000024371810790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000243717c5b70_0 .net/2u *"_ivl_22", 11 0, L_0000024371810790;  1 drivers
v00000243717c5670_0 .net *"_ivl_24", 0 0, L_00000243717e9530;  1 drivers
v00000243717c57b0_0 .net *"_ivl_27", 0 0, L_00000243717f4c70;  1 drivers
L_00000243718107d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000243717c41d0_0 .net/2u *"_ivl_28", 11 0, L_00000243718107d8;  1 drivers
v00000243717c5cb0_0 .net *"_ivl_30", 0 0, L_00000243717ea1b0;  1 drivers
v00000243717c5530_0 .net *"_ivl_33", 0 0, L_00000243717f4960;  1 drivers
L_0000024371810820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000243717c4630_0 .net/2u *"_ivl_34", 11 0, L_0000024371810820;  1 drivers
v00000243717c48b0_0 .net *"_ivl_36", 0 0, L_00000243717e95d0;  1 drivers
v00000243717c5f30_0 .net *"_ivl_39", 0 0, L_00000243717f4d50;  1 drivers
L_00000243718106b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000243717c3f50_0 .net/2u *"_ivl_4", 11 0, L_00000243718106b8;  1 drivers
L_0000024371810868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000243717c4950_0 .net/2u *"_ivl_40", 11 0, L_0000024371810868;  1 drivers
v00000243717c5710_0 .net *"_ivl_42", 0 0, L_00000243717e9990;  1 drivers
v00000243717c58f0_0 .net *"_ivl_45", 0 0, L_00000243717f4340;  1 drivers
L_00000243718108b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000243717c44f0_0 .net/2u *"_ivl_46", 11 0, L_00000243718108b0;  1 drivers
v00000243717c5990_0 .net *"_ivl_48", 0 0, L_00000243717e98f0;  1 drivers
L_00000243718108f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000243717c3d70_0 .net/2u *"_ivl_52", 11 0, L_00000243718108f8;  1 drivers
L_0000024371810940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000243717c46d0_0 .net/2u *"_ivl_56", 11 0, L_0000024371810940;  1 drivers
v00000243717c49f0_0 .net *"_ivl_6", 0 0, L_00000243717e8590;  1 drivers
L_0000024371810988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000243717c4d10_0 .net/2u *"_ivl_60", 11 0, L_0000024371810988;  1 drivers
L_00000243718109d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000243717c6070_0 .net/2u *"_ivl_64", 11 0, L_00000243718109d0;  1 drivers
L_0000024371810a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000243717c4db0_0 .net/2u *"_ivl_68", 11 0, L_0000024371810a18;  1 drivers
L_0000024371810a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000243717c4590_0 .net/2u *"_ivl_72", 11 0, L_0000024371810a60;  1 drivers
v00000243717c5fd0_0 .net *"_ivl_74", 0 0, L_00000243717e9b70;  1 drivers
L_0000024371810aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000243717c4f90_0 .net/2u *"_ivl_76", 11 0, L_0000024371810aa8;  1 drivers
v00000243717c5210_0 .net *"_ivl_78", 0 0, L_00000243717ea570;  1 drivers
v00000243717c5030_0 .net *"_ivl_81", 0 0, L_00000243717f5680;  1 drivers
L_0000024371810af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000243717c3cd0_0 .net/2u *"_ivl_82", 11 0, L_0000024371810af0;  1 drivers
v00000243717c6110_0 .net *"_ivl_84", 0 0, L_00000243717e8090;  1 drivers
v00000243717c50d0_0 .net *"_ivl_87", 0 0, L_00000243717f4490;  1 drivers
L_0000024371810b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000243717c3c30_0 .net/2u *"_ivl_88", 11 0, L_0000024371810b38;  1 drivers
v00000243717c6390_0 .net *"_ivl_9", 0 0, L_00000243717f4810;  1 drivers
v00000243717c4a90_0 .net *"_ivl_90", 0 0, L_00000243717e8bd0;  1 drivers
v00000243717c4090_0 .net *"_ivl_93", 0 0, L_00000243717f5610;  1 drivers
L_0000024371810b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000243717c3eb0_0 .net/2u *"_ivl_94", 11 0, L_0000024371810b80;  1 drivers
v00000243717c4b30_0 .net *"_ivl_96", 0 0, L_00000243717e90d0;  1 drivers
v00000243717c5a30_0 .net *"_ivl_99", 0 0, L_00000243717f5060;  1 drivers
v00000243717c6250_0 .net "is_beq", 0 0, L_00000243717e8a90;  alias, 1 drivers
v00000243717c62f0_0 .net "is_bne", 0 0, L_00000243717e81d0;  alias, 1 drivers
v00000243717c5ad0_0 .net "is_j", 0 0, L_00000243717e83b0;  alias, 1 drivers
v00000243717c4bd0_0 .net "is_jal", 0 0, L_00000243717ea250;  alias, 1 drivers
v00000243717c5170_0 .net "is_jr", 0 0, L_00000243717e84f0;  alias, 1 drivers
v00000243717c52b0_0 .net "is_oper2_immed", 0 0, L_00000243717f4ff0;  alias, 1 drivers
v00000243717c5350_0 .net "memread", 0 0, L_00000243717e8630;  alias, 1 drivers
v00000243717c53f0_0 .net "memwrite", 0 0, L_00000243717e86d0;  alias, 1 drivers
v00000243717c4270_0 .net "regwrite", 0 0, L_00000243717e8130;  alias, 1 drivers
L_00000243717e8f90 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810670;
L_00000243717e8590 .cmp/eq 12, v00000243717d6a80_0, L_00000243718106b8;
L_00000243717e93f0 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810700;
L_00000243717e9850 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810748;
L_00000243717e9530 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810790;
L_00000243717ea1b0 .cmp/eq 12, v00000243717d6a80_0, L_00000243718107d8;
L_00000243717e95d0 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810820;
L_00000243717e9990 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810868;
L_00000243717e98f0 .cmp/eq 12, v00000243717d6a80_0, L_00000243718108b0;
L_00000243717e8a90 .cmp/eq 12, v00000243717d6a80_0, L_00000243718108f8;
L_00000243717e81d0 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810940;
L_00000243717e84f0 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810988;
L_00000243717ea250 .cmp/eq 12, v00000243717d6a80_0, L_00000243718109d0;
L_00000243717e83b0 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810a18;
L_00000243717e9b70 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810a60;
L_00000243717ea570 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810aa8;
L_00000243717e8090 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810af0;
L_00000243717e8bd0 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810b38;
L_00000243717e90d0 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810b80;
L_00000243717e8130 .reduce/nor L_00000243717f5060;
L_00000243717e8630 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810bc8;
L_00000243717e86d0 .cmp/eq 12, v00000243717d6a80_0, L_0000024371810c10;
S_00000243717bb8a0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000243717bbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000243717d4f80 .param/l "add" 0 9 6, C4<000000100000>;
P_00000243717d4fb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000243717d4ff0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000243717d5028 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000243717d5060 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000243717d5098 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000243717d50d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000243717d5108 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000243717d5140 .param/l "j" 0 9 19, C4<000010000000>;
P_00000243717d5178 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000243717d51b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000243717d51e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000243717d5220 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000243717d5258 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000243717d5290 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000243717d52c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000243717d5300 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000243717d5338 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000243717d5370 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000243717d53a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000243717d53e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000243717d5418 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000243717d5450 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000243717d5488 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000243717d54c0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000243717c3ff0_0 .var "Immed", 31 0;
v00000243717c4310_0 .net "Inst", 31 0, v00000243717c91d0_0;  alias, 1 drivers
v00000243717c43b0_0 .net "opcode", 11 0, v00000243717d6a80_0;  alias, 1 drivers
E_0000024371748d20 .event anyedge, v00000243717bdf00_0, v00000243717c4310_0;
S_00000243717bc390 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000243717bbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000243717c7a10_0 .var "Read_data1", 31 0;
v00000243717c7e70_0 .var "Read_data2", 31 0;
v00000243717c6430_0 .net "Read_reg1", 4 0, v00000243717d8240_0;  alias, 1 drivers
v00000243717c7c90_0 .net "Read_reg2", 4 0, v00000243717d5c20_0;  alias, 1 drivers
v00000243717c7470_0 .net "Write_data", 31 0, L_000002437186e780;  alias, 1 drivers
v00000243717c8730_0 .net "Write_en", 0 0, v00000243717d9d20_0;  alias, 1 drivers
v00000243717c6570_0 .net "Write_reg", 4 0, v00000243717d8600_0;  alias, 1 drivers
v00000243717c7f10_0 .net "clk", 0 0, L_0000024371727920;  alias, 1 drivers
v00000243717c6cf0_0 .var/i "i", 31 0;
v00000243717c7d30 .array "reg_file", 0 31, 31 0;
v00000243717c8550_0 .net "rst", 0 0, v00000243717ed130_0;  alias, 1 drivers
E_0000024371748d60 .event posedge, v00000243717c1430_0;
S_00000243717bba30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000243717bc390;
 .timescale 0 0;
v00000243717c76f0_0 .var/i "i", 31 0;
S_00000243717bb260 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000243717d5500 .param/l "add" 0 9 6, C4<000000100000>;
P_00000243717d5538 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000243717d5570 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000243717d55a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000243717d55e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000243717d5618 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000243717d5650 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000243717d5688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000243717d56c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000243717d56f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000243717d5730 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000243717d5768 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000243717d57a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000243717d57d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000243717d5810 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000243717d5848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000243717d5880 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000243717d58b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000243717d58f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000243717d5928 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000243717d5960 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000243717d5998 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000243717d59d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000243717d5a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000243717d5a40 .param/l "xori" 0 9 12, C4<001110000000>;
v00000243717c91d0_0 .var "ID_INST", 31 0;
v00000243717c8ff0_0 .var "ID_PC", 31 0;
v00000243717d6a80_0 .var "ID_opcode", 11 0;
v00000243717d78e0_0 .var "ID_rd_ind", 4 0;
v00000243717d8240_0 .var "ID_rs1_ind", 4 0;
v00000243717d5c20_0 .var "ID_rs2_ind", 4 0;
v00000243717d6580_0 .net "IF_FLUSH", 0 0, v00000243717c5850_0;  alias, 1 drivers
v00000243717d7840_0 .net "IF_INST", 31 0, L_00000243717f5990;  alias, 1 drivers
v00000243717d6b20_0 .net "IF_PC", 31 0, v00000243717d6760_0;  alias, 1 drivers
v00000243717d7fc0_0 .net "clk", 0 0, L_00000243717f4c00;  1 drivers
v00000243717d6c60_0 .net "if_id_Write", 0 0, v00000243717c5d50_0;  alias, 1 drivers
v00000243717d77a0_0 .net "rst", 0 0, v00000243717ed130_0;  alias, 1 drivers
E_0000024371748de0 .event posedge, v00000243717b0360_0, v00000243717d7fc0_0;
S_00000243717bac20 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000243717d96e0_0 .net "EX1_PFC", 31 0, L_00000243717ecaf0;  alias, 1 drivers
v00000243717d8d80_0 .net "EX2_PFC", 31 0, v00000243717beb80_0;  alias, 1 drivers
v00000243717d8b00_0 .net "ID_PFC", 31 0, L_00000243717e8950;  alias, 1 drivers
v00000243717d9780_0 .net "PC_src", 2 0, L_00000243717e97b0;  alias, 1 drivers
v00000243717d98c0_0 .net "PC_write", 0 0, v00000243717c3e10_0;  alias, 1 drivers
L_0000024371810088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000243717d8e20_0 .net/2u *"_ivl_0", 31 0, L_0000024371810088;  1 drivers
v00000243717d9820_0 .net "clk", 0 0, L_0000024371727920;  alias, 1 drivers
v00000243717d8ec0_0 .net "inst", 31 0, L_00000243717f5990;  alias, 1 drivers
v00000243717d91e0_0 .net "inst_mem_in", 31 0, v00000243717d6760_0;  alias, 1 drivers
v00000243717da360_0 .net "pc_reg_in", 31 0, L_00000243717f42d0;  1 drivers
v00000243717d9960_0 .net "rst", 0 0, v00000243717ed130_0;  alias, 1 drivers
L_00000243717e8ef0 .arith/sum 32, v00000243717d6760_0, L_0000024371810088;
S_00000243717baf40 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000243717bac20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000243717f5990 .functor BUFZ 32, L_00000243717e9d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243717d7160_0 .net "Data_Out", 31 0, L_00000243717f5990;  alias, 1 drivers
v00000243717d6120 .array "InstMem", 0 1023, 31 0;
v00000243717d8060_0 .net *"_ivl_0", 31 0, L_00000243717e9d50;  1 drivers
v00000243717d5e00_0 .net *"_ivl_3", 9 0, L_00000243717e9490;  1 drivers
v00000243717d7a20_0 .net *"_ivl_4", 11 0, L_00000243717e88b0;  1 drivers
L_00000243718101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000243717d6800_0 .net *"_ivl_7", 1 0, L_00000243718101a8;  1 drivers
v00000243717d5b80_0 .net "addr", 31 0, v00000243717d6760_0;  alias, 1 drivers
v00000243717d7200_0 .net "clk", 0 0, L_0000024371727920;  alias, 1 drivers
v00000243717d6f80_0 .var/i "i", 31 0;
L_00000243717e9d50 .array/port v00000243717d6120, L_00000243717e88b0;
L_00000243717e9490 .part v00000243717d6760_0, 0, 10;
L_00000243717e88b0 .concat [ 10 2 0 0], L_00000243717e9490, L_00000243718101a8;
S_00000243717bc070 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000243717bac20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000024371747f60 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000243717d8100_0 .net "DataIn", 31 0, L_00000243717f42d0;  alias, 1 drivers
v00000243717d6760_0 .var "DataOut", 31 0;
v00000243717d6bc0_0 .net "PC_Write", 0 0, v00000243717c3e10_0;  alias, 1 drivers
v00000243717d64e0_0 .net "clk", 0 0, L_0000024371727920;  alias, 1 drivers
v00000243717d5d60_0 .net "rst", 0 0, v00000243717ed130_0;  alias, 1 drivers
S_00000243717bbee0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000243717bac20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000024371747fa0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000243717294b0 .functor NOT 1, L_00000243717efb10, C4<0>, C4<0>, C4<0>;
L_0000024371729520 .functor NOT 1, L_00000243717efe30, C4<0>, C4<0>, C4<0>;
L_0000024371729590 .functor AND 1, L_00000243717294b0, L_0000024371729520, C4<1>, C4<1>;
L_00000243716bb5e0 .functor NOT 1, L_00000243717efed0, C4<0>, C4<0>, C4<0>;
L_00000243716bb730 .functor AND 1, L_0000024371729590, L_00000243716bb5e0, C4<1>, C4<1>;
L_00000243716bbb90 .functor AND 32, L_00000243717efbb0, L_00000243717e8ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000243716bc060 .functor NOT 1, L_00000243717ef9d0, C4<0>, C4<0>, C4<0>;
L_00000243717f49d0 .functor NOT 1, L_00000243717efc50, C4<0>, C4<0>, C4<0>;
L_00000243717f4ce0 .functor AND 1, L_00000243716bc060, L_00000243717f49d0, C4<1>, C4<1>;
L_00000243717f5bc0 .functor AND 1, L_00000243717f4ce0, L_00000243717ef930, C4<1>, C4<1>;
L_00000243717f4500 .functor AND 32, L_00000243717efcf0, L_00000243717e8950, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000243717f5a00 .functor OR 32, L_00000243716bbb90, L_00000243717f4500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000243717f4570 .functor NOT 1, L_00000243717eff70, C4<0>, C4<0>, C4<0>;
L_00000243717f5760 .functor AND 1, L_00000243717f4570, L_00000243717ef890, C4<1>, C4<1>;
L_00000243717f5ae0 .functor NOT 1, L_00000243717e8270, C4<0>, C4<0>, C4<0>;
L_00000243717f58b0 .functor AND 1, L_00000243717f5760, L_00000243717f5ae0, C4<1>, C4<1>;
L_00000243717f53e0 .functor AND 32, L_00000243717e8450, v00000243717d6760_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000243717f56f0 .functor OR 32, L_00000243717f5a00, L_00000243717f53e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000243717f4880 .functor NOT 1, L_00000243717e8db0, C4<0>, C4<0>, C4<0>;
L_00000243717f4420 .functor AND 1, L_00000243717f4880, L_00000243717e92b0, C4<1>, C4<1>;
L_00000243717f48f0 .functor AND 1, L_00000243717f4420, L_00000243717ea7f0, C4<1>, C4<1>;
L_00000243717f5290 .functor AND 32, L_00000243717ea2f0, L_00000243717ecaf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000243717f5300 .functor OR 32, L_00000243717f56f0, L_00000243717f5290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000243717f4110 .functor NOT 1, L_00000243717e9a30, C4<0>, C4<0>, C4<0>;
L_00000243717f55a0 .functor AND 1, L_00000243717e9c10, L_00000243717f4110, C4<1>, C4<1>;
L_00000243717f4730 .functor NOT 1, L_00000243717e9f30, C4<0>, C4<0>, C4<0>;
L_00000243717f5c30 .functor AND 1, L_00000243717f55a0, L_00000243717f4730, C4<1>, C4<1>;
L_00000243717f4ea0 .functor AND 32, L_00000243717e9cb0, v00000243717beb80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000243717f42d0 .functor OR 32, L_00000243717f5300, L_00000243717f4ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243717d7520_0 .net *"_ivl_1", 0 0, L_00000243717efb10;  1 drivers
v00000243717d6620_0 .net *"_ivl_11", 0 0, L_00000243717efed0;  1 drivers
v00000243717d7c00_0 .net *"_ivl_12", 0 0, L_00000243716bb5e0;  1 drivers
v00000243717d7020_0 .net *"_ivl_14", 0 0, L_00000243716bb730;  1 drivers
v00000243717d7980_0 .net *"_ivl_16", 31 0, L_00000243717efbb0;  1 drivers
v00000243717d66c0_0 .net *"_ivl_18", 31 0, L_00000243716bbb90;  1 drivers
v00000243717d7b60_0 .net *"_ivl_2", 0 0, L_00000243717294b0;  1 drivers
v00000243717d7e80_0 .net *"_ivl_21", 0 0, L_00000243717ef9d0;  1 drivers
v00000243717d70c0_0 .net *"_ivl_22", 0 0, L_00000243716bc060;  1 drivers
v00000243717d7340_0 .net *"_ivl_25", 0 0, L_00000243717efc50;  1 drivers
v00000243717d7ac0_0 .net *"_ivl_26", 0 0, L_00000243717f49d0;  1 drivers
v00000243717d7f20_0 .net *"_ivl_28", 0 0, L_00000243717f4ce0;  1 drivers
v00000243717d7ca0_0 .net *"_ivl_31", 0 0, L_00000243717ef930;  1 drivers
v00000243717d81a0_0 .net *"_ivl_32", 0 0, L_00000243717f5bc0;  1 drivers
v00000243717d61c0_0 .net *"_ivl_34", 31 0, L_00000243717efcf0;  1 drivers
v00000243717d68a0_0 .net *"_ivl_36", 31 0, L_00000243717f4500;  1 drivers
v00000243717d5fe0_0 .net *"_ivl_38", 31 0, L_00000243717f5a00;  1 drivers
v00000243717d6da0_0 .net *"_ivl_41", 0 0, L_00000243717eff70;  1 drivers
v00000243717d5cc0_0 .net *"_ivl_42", 0 0, L_00000243717f4570;  1 drivers
v00000243717d5ae0_0 .net *"_ivl_45", 0 0, L_00000243717ef890;  1 drivers
v00000243717d6260_0 .net *"_ivl_46", 0 0, L_00000243717f5760;  1 drivers
v00000243717d6940_0 .net *"_ivl_49", 0 0, L_00000243717e8270;  1 drivers
v00000243717d75c0_0 .net *"_ivl_5", 0 0, L_00000243717efe30;  1 drivers
v00000243717d7d40_0 .net *"_ivl_50", 0 0, L_00000243717f5ae0;  1 drivers
v00000243717d72a0_0 .net *"_ivl_52", 0 0, L_00000243717f58b0;  1 drivers
v00000243717d7de0_0 .net *"_ivl_54", 31 0, L_00000243717e8450;  1 drivers
v00000243717d6080_0 .net *"_ivl_56", 31 0, L_00000243717f53e0;  1 drivers
v00000243717d5ea0_0 .net *"_ivl_58", 31 0, L_00000243717f56f0;  1 drivers
v00000243717d69e0_0 .net *"_ivl_6", 0 0, L_0000024371729520;  1 drivers
v00000243717d6e40_0 .net *"_ivl_61", 0 0, L_00000243717e8db0;  1 drivers
v00000243717d6ee0_0 .net *"_ivl_62", 0 0, L_00000243717f4880;  1 drivers
v00000243717d5f40_0 .net *"_ivl_65", 0 0, L_00000243717e92b0;  1 drivers
v00000243717d6300_0 .net *"_ivl_66", 0 0, L_00000243717f4420;  1 drivers
v00000243717d73e0_0 .net *"_ivl_69", 0 0, L_00000243717ea7f0;  1 drivers
v00000243717d63a0_0 .net *"_ivl_70", 0 0, L_00000243717f48f0;  1 drivers
v00000243717d6440_0 .net *"_ivl_72", 31 0, L_00000243717ea2f0;  1 drivers
v00000243717d7480_0 .net *"_ivl_74", 31 0, L_00000243717f5290;  1 drivers
v00000243717d7660_0 .net *"_ivl_76", 31 0, L_00000243717f5300;  1 drivers
v00000243717d7700_0 .net *"_ivl_79", 0 0, L_00000243717e9c10;  1 drivers
v00000243717d9320_0 .net *"_ivl_8", 0 0, L_0000024371729590;  1 drivers
v00000243717da720_0 .net *"_ivl_81", 0 0, L_00000243717e9a30;  1 drivers
v00000243717d9460_0 .net *"_ivl_82", 0 0, L_00000243717f4110;  1 drivers
v00000243717d8ba0_0 .net *"_ivl_84", 0 0, L_00000243717f55a0;  1 drivers
v00000243717da680_0 .net *"_ivl_87", 0 0, L_00000243717e9f30;  1 drivers
v00000243717d9e60_0 .net *"_ivl_88", 0 0, L_00000243717f4730;  1 drivers
v00000243717d9c80_0 .net *"_ivl_90", 0 0, L_00000243717f5c30;  1 drivers
v00000243717d8380_0 .net *"_ivl_92", 31 0, L_00000243717e9cb0;  1 drivers
v00000243717da7c0_0 .net *"_ivl_94", 31 0, L_00000243717f4ea0;  1 drivers
v00000243717da5e0_0 .net "ina", 31 0, L_00000243717e8ef0;  1 drivers
v00000243717da180_0 .net "inb", 31 0, L_00000243717e8950;  alias, 1 drivers
v00000243717d8c40_0 .net "inc", 31 0, v00000243717d6760_0;  alias, 1 drivers
v00000243717d8740_0 .net "ind", 31 0, L_00000243717ecaf0;  alias, 1 drivers
v00000243717d8420_0 .net "ine", 31 0, v00000243717beb80_0;  alias, 1 drivers
L_00000243718100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243717d8ce0_0 .net "inf", 31 0, L_00000243718100d0;  1 drivers
L_0000024371810118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243717da400_0 .net "ing", 31 0, L_0000024371810118;  1 drivers
L_0000024371810160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243717d9b40_0 .net "inh", 31 0, L_0000024371810160;  1 drivers
v00000243717d9000_0 .net "out", 31 0, L_00000243717f42d0;  alias, 1 drivers
v00000243717d84c0_0 .net "sel", 2 0, L_00000243717e97b0;  alias, 1 drivers
L_00000243717efb10 .part L_00000243717e97b0, 2, 1;
L_00000243717efe30 .part L_00000243717e97b0, 1, 1;
L_00000243717efed0 .part L_00000243717e97b0, 0, 1;
LS_00000243717efbb0_0_0 .concat [ 1 1 1 1], L_00000243716bb730, L_00000243716bb730, L_00000243716bb730, L_00000243716bb730;
LS_00000243717efbb0_0_4 .concat [ 1 1 1 1], L_00000243716bb730, L_00000243716bb730, L_00000243716bb730, L_00000243716bb730;
LS_00000243717efbb0_0_8 .concat [ 1 1 1 1], L_00000243716bb730, L_00000243716bb730, L_00000243716bb730, L_00000243716bb730;
LS_00000243717efbb0_0_12 .concat [ 1 1 1 1], L_00000243716bb730, L_00000243716bb730, L_00000243716bb730, L_00000243716bb730;
LS_00000243717efbb0_0_16 .concat [ 1 1 1 1], L_00000243716bb730, L_00000243716bb730, L_00000243716bb730, L_00000243716bb730;
LS_00000243717efbb0_0_20 .concat [ 1 1 1 1], L_00000243716bb730, L_00000243716bb730, L_00000243716bb730, L_00000243716bb730;
LS_00000243717efbb0_0_24 .concat [ 1 1 1 1], L_00000243716bb730, L_00000243716bb730, L_00000243716bb730, L_00000243716bb730;
LS_00000243717efbb0_0_28 .concat [ 1 1 1 1], L_00000243716bb730, L_00000243716bb730, L_00000243716bb730, L_00000243716bb730;
LS_00000243717efbb0_1_0 .concat [ 4 4 4 4], LS_00000243717efbb0_0_0, LS_00000243717efbb0_0_4, LS_00000243717efbb0_0_8, LS_00000243717efbb0_0_12;
LS_00000243717efbb0_1_4 .concat [ 4 4 4 4], LS_00000243717efbb0_0_16, LS_00000243717efbb0_0_20, LS_00000243717efbb0_0_24, LS_00000243717efbb0_0_28;
L_00000243717efbb0 .concat [ 16 16 0 0], LS_00000243717efbb0_1_0, LS_00000243717efbb0_1_4;
L_00000243717ef9d0 .part L_00000243717e97b0, 2, 1;
L_00000243717efc50 .part L_00000243717e97b0, 1, 1;
L_00000243717ef930 .part L_00000243717e97b0, 0, 1;
LS_00000243717efcf0_0_0 .concat [ 1 1 1 1], L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0;
LS_00000243717efcf0_0_4 .concat [ 1 1 1 1], L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0;
LS_00000243717efcf0_0_8 .concat [ 1 1 1 1], L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0;
LS_00000243717efcf0_0_12 .concat [ 1 1 1 1], L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0;
LS_00000243717efcf0_0_16 .concat [ 1 1 1 1], L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0;
LS_00000243717efcf0_0_20 .concat [ 1 1 1 1], L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0;
LS_00000243717efcf0_0_24 .concat [ 1 1 1 1], L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0;
LS_00000243717efcf0_0_28 .concat [ 1 1 1 1], L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0, L_00000243717f5bc0;
LS_00000243717efcf0_1_0 .concat [ 4 4 4 4], LS_00000243717efcf0_0_0, LS_00000243717efcf0_0_4, LS_00000243717efcf0_0_8, LS_00000243717efcf0_0_12;
LS_00000243717efcf0_1_4 .concat [ 4 4 4 4], LS_00000243717efcf0_0_16, LS_00000243717efcf0_0_20, LS_00000243717efcf0_0_24, LS_00000243717efcf0_0_28;
L_00000243717efcf0 .concat [ 16 16 0 0], LS_00000243717efcf0_1_0, LS_00000243717efcf0_1_4;
L_00000243717eff70 .part L_00000243717e97b0, 2, 1;
L_00000243717ef890 .part L_00000243717e97b0, 1, 1;
L_00000243717e8270 .part L_00000243717e97b0, 0, 1;
LS_00000243717e8450_0_0 .concat [ 1 1 1 1], L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0;
LS_00000243717e8450_0_4 .concat [ 1 1 1 1], L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0;
LS_00000243717e8450_0_8 .concat [ 1 1 1 1], L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0;
LS_00000243717e8450_0_12 .concat [ 1 1 1 1], L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0;
LS_00000243717e8450_0_16 .concat [ 1 1 1 1], L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0;
LS_00000243717e8450_0_20 .concat [ 1 1 1 1], L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0;
LS_00000243717e8450_0_24 .concat [ 1 1 1 1], L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0;
LS_00000243717e8450_0_28 .concat [ 1 1 1 1], L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0, L_00000243717f58b0;
LS_00000243717e8450_1_0 .concat [ 4 4 4 4], LS_00000243717e8450_0_0, LS_00000243717e8450_0_4, LS_00000243717e8450_0_8, LS_00000243717e8450_0_12;
LS_00000243717e8450_1_4 .concat [ 4 4 4 4], LS_00000243717e8450_0_16, LS_00000243717e8450_0_20, LS_00000243717e8450_0_24, LS_00000243717e8450_0_28;
L_00000243717e8450 .concat [ 16 16 0 0], LS_00000243717e8450_1_0, LS_00000243717e8450_1_4;
L_00000243717e8db0 .part L_00000243717e97b0, 2, 1;
L_00000243717e92b0 .part L_00000243717e97b0, 1, 1;
L_00000243717ea7f0 .part L_00000243717e97b0, 0, 1;
LS_00000243717ea2f0_0_0 .concat [ 1 1 1 1], L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0;
LS_00000243717ea2f0_0_4 .concat [ 1 1 1 1], L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0;
LS_00000243717ea2f0_0_8 .concat [ 1 1 1 1], L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0;
LS_00000243717ea2f0_0_12 .concat [ 1 1 1 1], L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0;
LS_00000243717ea2f0_0_16 .concat [ 1 1 1 1], L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0;
LS_00000243717ea2f0_0_20 .concat [ 1 1 1 1], L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0;
LS_00000243717ea2f0_0_24 .concat [ 1 1 1 1], L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0;
LS_00000243717ea2f0_0_28 .concat [ 1 1 1 1], L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0, L_00000243717f48f0;
LS_00000243717ea2f0_1_0 .concat [ 4 4 4 4], LS_00000243717ea2f0_0_0, LS_00000243717ea2f0_0_4, LS_00000243717ea2f0_0_8, LS_00000243717ea2f0_0_12;
LS_00000243717ea2f0_1_4 .concat [ 4 4 4 4], LS_00000243717ea2f0_0_16, LS_00000243717ea2f0_0_20, LS_00000243717ea2f0_0_24, LS_00000243717ea2f0_0_28;
L_00000243717ea2f0 .concat [ 16 16 0 0], LS_00000243717ea2f0_1_0, LS_00000243717ea2f0_1_4;
L_00000243717e9c10 .part L_00000243717e97b0, 2, 1;
L_00000243717e9a30 .part L_00000243717e97b0, 1, 1;
L_00000243717e9f30 .part L_00000243717e97b0, 0, 1;
LS_00000243717e9cb0_0_0 .concat [ 1 1 1 1], L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30;
LS_00000243717e9cb0_0_4 .concat [ 1 1 1 1], L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30;
LS_00000243717e9cb0_0_8 .concat [ 1 1 1 1], L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30;
LS_00000243717e9cb0_0_12 .concat [ 1 1 1 1], L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30;
LS_00000243717e9cb0_0_16 .concat [ 1 1 1 1], L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30;
LS_00000243717e9cb0_0_20 .concat [ 1 1 1 1], L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30;
LS_00000243717e9cb0_0_24 .concat [ 1 1 1 1], L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30;
LS_00000243717e9cb0_0_28 .concat [ 1 1 1 1], L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30, L_00000243717f5c30;
LS_00000243717e9cb0_1_0 .concat [ 4 4 4 4], LS_00000243717e9cb0_0_0, LS_00000243717e9cb0_0_4, LS_00000243717e9cb0_0_8, LS_00000243717e9cb0_0_12;
LS_00000243717e9cb0_1_4 .concat [ 4 4 4 4], LS_00000243717e9cb0_0_16, LS_00000243717e9cb0_0_20, LS_00000243717e9cb0_0_24, LS_00000243717e9cb0_0_28;
L_00000243717e9cb0 .concat [ 16 16 0 0], LS_00000243717e9cb0_1_0, LS_00000243717e9cb0_1_4;
S_00000243717bb0d0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000243717d8f60_0 .net "Write_Data", 31 0, v00000243717af8c0_0;  alias, 1 drivers
v00000243717d90a0_0 .net "addr", 31 0, v00000243717afd20_0;  alias, 1 drivers
v00000243717da540_0 .net "clk", 0 0, L_0000024371727920;  alias, 1 drivers
v00000243717d9dc0_0 .net "mem_out", 31 0, v00000243717da220_0;  alias, 1 drivers
v00000243717da860_0 .net "mem_read", 0 0, v00000243717b02c0_0;  alias, 1 drivers
v00000243717da900_0 .net "mem_write", 0 0, v00000243717b0220_0;  alias, 1 drivers
S_00000243717bc6b0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000243717bb0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000243717d9a00 .array "DataMem", 1023 0, 31 0;
v00000243717d9fa0_0 .net "Data_In", 31 0, v00000243717af8c0_0;  alias, 1 drivers
v00000243717da220_0 .var "Data_Out", 31 0;
v00000243717da4a0_0 .net "Write_en", 0 0, v00000243717b0220_0;  alias, 1 drivers
v00000243717d95a0_0 .net "addr", 31 0, v00000243717afd20_0;  alias, 1 drivers
v00000243717d82e0_0 .net "clk", 0 0, L_0000024371727920;  alias, 1 drivers
v00000243717da2c0_0 .var/i "i", 31 0;
S_00000243717bb580 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000243717dfaa0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000243717dfad8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000243717dfb10 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000243717dfb48 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000243717dfb80 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000243717dfbb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000243717dfbf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000243717dfc28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000243717dfc60 .param/l "j" 0 9 19, C4<000010000000>;
P_00000243717dfc98 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000243717dfcd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000243717dfd08 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000243717dfd40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000243717dfd78 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000243717dfdb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000243717dfde8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000243717dfe20 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000243717dfe58 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000243717dfe90 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000243717dfec8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000243717dff00 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000243717dff38 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000243717dff70 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000243717dffa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000243717dffe0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000243717da9a0_0 .net "MEM_ALU_OUT", 31 0, v00000243717afd20_0;  alias, 1 drivers
v00000243717d9500_0 .net "MEM_Data_mem_out", 31 0, v00000243717da220_0;  alias, 1 drivers
v00000243717daa40_0 .net "MEM_memread", 0 0, v00000243717b02c0_0;  alias, 1 drivers
v00000243717d9140_0 .net "MEM_opcode", 11 0, v00000243717b0720_0;  alias, 1 drivers
v00000243717d8920_0 .net "MEM_rd_ind", 4 0, v00000243717afb40_0;  alias, 1 drivers
v00000243717d9280_0 .net "MEM_rd_indzero", 0 0, v00000243717b0e00_0;  alias, 1 drivers
v00000243717d9f00_0 .net "MEM_regwrite", 0 0, v00000243717afbe0_0;  alias, 1 drivers
v00000243717d8560_0 .var "WB_ALU_OUT", 31 0;
v00000243717d9be0_0 .var "WB_Data_mem_out", 31 0;
v00000243717d93c0_0 .var "WB_memread", 0 0;
v00000243717d8600_0 .var "WB_rd_ind", 4 0;
v00000243717d9aa0_0 .var "WB_rd_indzero", 0 0;
v00000243717d9d20_0 .var "WB_regwrite", 0 0;
v00000243717d8880_0 .net "clk", 0 0, L_000002437185bbd0;  1 drivers
v00000243717d9640_0 .var "hlt", 0 0;
v00000243717da040_0 .net "rst", 0 0, v00000243717ed130_0;  alias, 1 drivers
E_0000024371748120 .event posedge, v00000243717b0360_0, v00000243717d8880_0;
S_00000243717bb710 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000243715396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002437185bb60 .functor AND 32, v00000243717d9be0_0, L_0000024371862b30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002437185be00 .functor NOT 1, v00000243717d93c0_0, C4<0>, C4<0>, C4<0>;
L_000002437185bd20 .functor AND 32, v00000243717d8560_0, L_00000243718614b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002437186e780 .functor OR 32, L_000002437185bb60, L_000002437185bd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243717da0e0_0 .net "Write_Data_RegFile", 31 0, L_000002437186e780;  alias, 1 drivers
v00000243717d86a0_0 .net *"_ivl_0", 31 0, L_0000024371862b30;  1 drivers
v00000243717d87e0_0 .net *"_ivl_2", 31 0, L_000002437185bb60;  1 drivers
v00000243717d89c0_0 .net *"_ivl_4", 0 0, L_000002437185be00;  1 drivers
v00000243717d8a60_0 .net *"_ivl_6", 31 0, L_00000243718614b0;  1 drivers
v00000243717dc520_0 .net *"_ivl_8", 31 0, L_000002437185bd20;  1 drivers
v00000243717dcfc0_0 .net "alu_out", 31 0, v00000243717d8560_0;  alias, 1 drivers
v00000243717dc3e0_0 .net "mem_out", 31 0, v00000243717d9be0_0;  alias, 1 drivers
v00000243717dbda0_0 .net "mem_read", 0 0, v00000243717d93c0_0;  alias, 1 drivers
LS_0000024371862b30_0_0 .concat [ 1 1 1 1], v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0;
LS_0000024371862b30_0_4 .concat [ 1 1 1 1], v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0;
LS_0000024371862b30_0_8 .concat [ 1 1 1 1], v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0;
LS_0000024371862b30_0_12 .concat [ 1 1 1 1], v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0;
LS_0000024371862b30_0_16 .concat [ 1 1 1 1], v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0;
LS_0000024371862b30_0_20 .concat [ 1 1 1 1], v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0;
LS_0000024371862b30_0_24 .concat [ 1 1 1 1], v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0;
LS_0000024371862b30_0_28 .concat [ 1 1 1 1], v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0, v00000243717d93c0_0;
LS_0000024371862b30_1_0 .concat [ 4 4 4 4], LS_0000024371862b30_0_0, LS_0000024371862b30_0_4, LS_0000024371862b30_0_8, LS_0000024371862b30_0_12;
LS_0000024371862b30_1_4 .concat [ 4 4 4 4], LS_0000024371862b30_0_16, LS_0000024371862b30_0_20, LS_0000024371862b30_0_24, LS_0000024371862b30_0_28;
L_0000024371862b30 .concat [ 16 16 0 0], LS_0000024371862b30_1_0, LS_0000024371862b30_1_4;
LS_00000243718614b0_0_0 .concat [ 1 1 1 1], L_000002437185be00, L_000002437185be00, L_000002437185be00, L_000002437185be00;
LS_00000243718614b0_0_4 .concat [ 1 1 1 1], L_000002437185be00, L_000002437185be00, L_000002437185be00, L_000002437185be00;
LS_00000243718614b0_0_8 .concat [ 1 1 1 1], L_000002437185be00, L_000002437185be00, L_000002437185be00, L_000002437185be00;
LS_00000243718614b0_0_12 .concat [ 1 1 1 1], L_000002437185be00, L_000002437185be00, L_000002437185be00, L_000002437185be00;
LS_00000243718614b0_0_16 .concat [ 1 1 1 1], L_000002437185be00, L_000002437185be00, L_000002437185be00, L_000002437185be00;
LS_00000243718614b0_0_20 .concat [ 1 1 1 1], L_000002437185be00, L_000002437185be00, L_000002437185be00, L_000002437185be00;
LS_00000243718614b0_0_24 .concat [ 1 1 1 1], L_000002437185be00, L_000002437185be00, L_000002437185be00, L_000002437185be00;
LS_00000243718614b0_0_28 .concat [ 1 1 1 1], L_000002437185be00, L_000002437185be00, L_000002437185be00, L_000002437185be00;
LS_00000243718614b0_1_0 .concat [ 4 4 4 4], LS_00000243718614b0_0_0, LS_00000243718614b0_0_4, LS_00000243718614b0_0_8, LS_00000243718614b0_0_12;
LS_00000243718614b0_1_4 .concat [ 4 4 4 4], LS_00000243718614b0_0_16, LS_00000243718614b0_0_20, LS_00000243718614b0_0_24, LS_00000243718614b0_0_28;
L_00000243718614b0 .concat [ 16 16 0 0], LS_00000243718614b0_1_0, LS_00000243718614b0_1_4;
    .scope S_00000243717bc070;
T_0 ;
    %wait E_0000024371748c60;
    %load/vec4 v00000243717d5d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000243717d6760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000243717d6bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000243717d8100_0;
    %assign/vec4 v00000243717d6760_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000243717baf40;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243717d6f80_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000243717d6f80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000243717d6f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d6120, 0, 4;
    %load/vec4 v00000243717d6f80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000243717d6f80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936451, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d6120, 0, 4;
    %pushi/vec4 539033602, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d6120, 0, 4;
    %pushi/vec4 2097160, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d6120, 0, 4;
    %pushi/vec4 537002107, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d6120, 0, 4;
    %pushi/vec4 537067643, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d6120, 0, 4;
    %pushi/vec4 537133179, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d6120, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d6120, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d6120, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d6120, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d6120, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d6120, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000243717bb260;
T_2 ;
    %wait E_0000024371748de0;
    %load/vec4 v00000243717d77a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000243717c8ff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717c91d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717d78e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717d5c20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717d8240_0, 0;
    %assign/vec4 v00000243717d6a80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000243717d6c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000243717d6580_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000243717c8ff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717c91d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717d78e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717d5c20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717d8240_0, 0;
    %assign/vec4 v00000243717d6a80_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000243717d6c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000243717d7840_0;
    %assign/vec4 v00000243717c91d0_0, 0;
    %load/vec4 v00000243717d6b20_0;
    %assign/vec4 v00000243717c8ff0_0, 0;
    %load/vec4 v00000243717d7840_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000243717d5c20_0, 0;
    %load/vec4 v00000243717d7840_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000243717d6a80_0, 4, 5;
    %load/vec4 v00000243717d7840_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000243717d7840_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000243717d6a80_0, 4, 5;
    %load/vec4 v00000243717d7840_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000243717d7840_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000243717d7840_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000243717d7840_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000243717d7840_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000243717d7840_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000243717d8240_0, 0;
    %load/vec4 v00000243717d7840_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000243717d7840_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000243717d78e0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000243717d7840_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000243717d78e0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000243717d7840_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000243717d78e0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000243717bc390;
T_3 ;
    %wait E_0000024371748c60;
    %load/vec4 v00000243717c8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243717c6cf0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000243717c6cf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000243717c6cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717c7d30, 0, 4;
    %load/vec4 v00000243717c6cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000243717c6cf0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000243717c6570_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000243717c8730_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000243717c7470_0;
    %load/vec4 v00000243717c6570_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717c7d30, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717c7d30, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000243717bc390;
T_4 ;
    %wait E_0000024371748d60;
    %load/vec4 v00000243717c6570_0;
    %load/vec4 v00000243717c6430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000243717c6570_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000243717c8730_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000243717c7470_0;
    %assign/vec4 v00000243717c7a10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000243717c6430_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000243717c7d30, 4;
    %assign/vec4 v00000243717c7a10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000243717bc390;
T_5 ;
    %wait E_0000024371748d60;
    %load/vec4 v00000243717c6570_0;
    %load/vec4 v00000243717c7c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000243717c6570_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000243717c8730_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000243717c7470_0;
    %assign/vec4 v00000243717c7e70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000243717c7c90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000243717c7d30, 4;
    %assign/vec4 v00000243717c7e70_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000243717bc390;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000243717bba30;
    %jmp t_0;
    .scope S_00000243717bba30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243717c76f0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000243717c76f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000243717c76f0_0;
    %ix/getv/s 4, v00000243717c76f0_0;
    %load/vec4a v00000243717c7d30, 4;
    %ix/getv/s 4, v00000243717c76f0_0;
    %load/vec4a v00000243717c7d30, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000243717c76f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000243717c76f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000243717bc390;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000243717bb8a0;
T_7 ;
    %wait E_0000024371748d20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243717c3ff0_0, 0, 32;
    %load/vec4 v00000243717c43b0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000243717c43b0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000243717c4310_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000243717c3ff0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000243717c43b0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000243717c43b0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000243717c43b0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000243717c4310_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000243717c3ff0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000243717c4310_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000243717c4310_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000243717c3ff0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000243717bc520;
T_8 ;
    %wait E_0000024371748c60;
    %load/vec4 v00000243717c3af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000243717c39b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000243717c1ed0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000243717c1ed0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000243717c39b0_0;
    %load/vec4 v00000243717c2c90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000243717c39b0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000243717c39b0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000243717c39b0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000243717c39b0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000243717c39b0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000243717c39b0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000243717bc520;
T_9 ;
    %wait E_0000024371748c60;
    %load/vec4 v00000243717c3af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717c2a10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000243717c3a50_0;
    %assign/vec4 v00000243717c2a10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000243717ba900;
T_10 ;
    %wait E_0000024371748ca0;
    %load/vec4 v00000243717c5c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243717c3e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243717c5d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717c5850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243717c3690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243717c32d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000243717c2650_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000243717c2b50_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000243717c35f0_0;
    %load/vec4 v00000243717c2330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000243717c3730_0;
    %load/vec4 v00000243717c2330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000243717c2bf0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000243717c3190_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000243717c35f0_0;
    %load/vec4 v00000243717c30f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000243717c3730_0;
    %load/vec4 v00000243717c30f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717c3e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717c5d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717c5850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243717c3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717c32d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000243717c3370_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717c3e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243717c5d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243717c5850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717c3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717c32d0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243717c3e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243717c5d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717c5850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717c3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717c32d0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000243717bb3f0;
T_11 ;
    %wait E_0000024371748960;
    %load/vec4 v00000243717bc9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000243717bf8a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717c0340_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717c0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717c0700_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bf440_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bfe40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bfb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bf6c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717c05c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bf800_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717c07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bfbc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717bfda0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717bfd00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717c0200_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717bf760_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717c0160_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717bfc60_0, 0;
    %assign/vec4 v00000243717c00c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000243717bd000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000243717bdf00_0;
    %assign/vec4 v00000243717c00c0_0, 0;
    %load/vec4 v00000243717be9a0_0;
    %assign/vec4 v00000243717bfc60_0, 0;
    %load/vec4 v00000243717bdfa0_0;
    %assign/vec4 v00000243717c0160_0, 0;
    %load/vec4 v00000243717bcec0_0;
    %assign/vec4 v00000243717bf760_0, 0;
    %load/vec4 v00000243717bca60_0;
    %assign/vec4 v00000243717c0200_0, 0;
    %load/vec4 v00000243717bd5a0_0;
    %assign/vec4 v00000243717bfd00_0, 0;
    %load/vec4 v00000243717becc0_0;
    %assign/vec4 v00000243717bfda0_0, 0;
    %load/vec4 v00000243717bcb00_0;
    %assign/vec4 v00000243717bfbc0_0, 0;
    %load/vec4 v00000243717bde60_0;
    %assign/vec4 v00000243717c07a0_0, 0;
    %load/vec4 v00000243717be540_0;
    %assign/vec4 v00000243717bf800_0, 0;
    %load/vec4 v00000243717bcc40_0;
    %assign/vec4 v00000243717c05c0_0, 0;
    %load/vec4 v00000243717bd500_0;
    %assign/vec4 v00000243717bf6c0_0, 0;
    %load/vec4 v00000243717be860_0;
    %assign/vec4 v00000243717bfb20_0, 0;
    %load/vec4 v00000243717bd460_0;
    %assign/vec4 v00000243717bfe40_0, 0;
    %load/vec4 v00000243717bea40_0;
    %assign/vec4 v00000243717bf440_0, 0;
    %load/vec4 v00000243717bc920_0;
    %assign/vec4 v00000243717c0700_0, 0;
    %load/vec4 v00000243717bdbe0_0;
    %assign/vec4 v00000243717c0660_0, 0;
    %load/vec4 v00000243717be2c0_0;
    %assign/vec4 v00000243717c0340_0, 0;
    %load/vec4 v00000243717bcce0_0;
    %assign/vec4 v00000243717bf8a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000243717bf8a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717c0340_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717c0660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717c0700_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bf440_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bfe40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bfb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bf6c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717c05c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bf800_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717c07a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bfbc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717bfda0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717bfd00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717c0200_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717bf760_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717c0160_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717bfc60_0, 0;
    %assign/vec4 v00000243717c00c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000243717bc200;
T_12 ;
    %wait E_0000024371748b20;
    %load/vec4 v00000243717c1e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000243717be5e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717beb80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717bda00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717be180_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bdb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bd3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bd960_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bddc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717be4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717be220_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717be0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717be680_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717be7c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717bef40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717bd820_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717bee00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717bf080_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717be720_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000243717be360_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717bd320_0, 0;
    %assign/vec4 v00000243717bdaa0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000243717c20b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000243717bdc80_0;
    %assign/vec4 v00000243717bdaa0_0, 0;
    %load/vec4 v00000243717bcf60_0;
    %assign/vec4 v00000243717bd320_0, 0;
    %load/vec4 v00000243717bd140_0;
    %assign/vec4 v00000243717be360_0, 0;
    %load/vec4 v00000243717bd6e0_0;
    %assign/vec4 v00000243717be720_0, 0;
    %load/vec4 v00000243717bd780_0;
    %assign/vec4 v00000243717bf080_0, 0;
    %load/vec4 v00000243717bd1e0_0;
    %assign/vec4 v00000243717bee00_0, 0;
    %load/vec4 v00000243717bcd80_0;
    %assign/vec4 v00000243717bd820_0, 0;
    %load/vec4 v00000243717bed60_0;
    %assign/vec4 v00000243717bef40_0, 0;
    %load/vec4 v00000243717bd280_0;
    %assign/vec4 v00000243717be7c0_0, 0;
    %load/vec4 v00000243717beae0_0;
    %assign/vec4 v00000243717be680_0, 0;
    %load/vec4 v00000243717beea0_0;
    %assign/vec4 v00000243717be0e0_0, 0;
    %load/vec4 v00000243717bd640_0;
    %assign/vec4 v00000243717be220_0, 0;
    %load/vec4 v00000243717bce20_0;
    %assign/vec4 v00000243717be4a0_0, 0;
    %load/vec4 v00000243717befe0_0;
    %assign/vec4 v00000243717bddc0_0, 0;
    %load/vec4 v00000243717bdd20_0;
    %assign/vec4 v00000243717bd960_0, 0;
    %load/vec4 v00000243717bcba0_0;
    %assign/vec4 v00000243717bd3c0_0, 0;
    %load/vec4 v00000243717be040_0;
    %assign/vec4 v00000243717bdb40_0, 0;
    %load/vec4 v00000243717be900_0;
    %assign/vec4 v00000243717be180_0, 0;
    %load/vec4 v00000243717bec20_0;
    %assign/vec4 v00000243717bda00_0, 0;
    %load/vec4 v00000243717bd8c0_0;
    %assign/vec4 v00000243717beb80_0, 0;
    %load/vec4 v00000243717be400_0;
    %assign/vec4 v00000243717be5e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000243717be5e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717beb80_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717bda00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717be180_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bdb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bd3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bd960_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717bddc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717be4a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717be220_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717be0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717be680_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717be7c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717bef40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717bd820_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717bee00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717bf080_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717be720_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000243717be360_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717bd320_0, 0;
    %assign/vec4 v00000243717bdaa0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002437155c8c0;
T_13 ;
    %wait E_00000243717487e0;
    %load/vec4 v00000243717b29d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000243717b1df0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000024371563300;
T_14 ;
    %wait E_0000024371748460;
    %load/vec4 v00000243717b1b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000243717b18f0_0;
    %pad/u 33;
    %load/vec4 v00000243717b1e90_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000243717b1d50_0, 0;
    %assign/vec4 v00000243717b27f0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000243717b18f0_0;
    %pad/u 33;
    %load/vec4 v00000243717b1e90_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000243717b1d50_0, 0;
    %assign/vec4 v00000243717b27f0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000243717b18f0_0;
    %pad/u 33;
    %load/vec4 v00000243717b1e90_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000243717b1d50_0, 0;
    %assign/vec4 v00000243717b27f0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000243717b18f0_0;
    %pad/u 33;
    %load/vec4 v00000243717b1e90_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000243717b1d50_0, 0;
    %assign/vec4 v00000243717b27f0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000243717b18f0_0;
    %pad/u 33;
    %load/vec4 v00000243717b1e90_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000243717b1d50_0, 0;
    %assign/vec4 v00000243717b27f0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000243717b18f0_0;
    %pad/u 33;
    %load/vec4 v00000243717b1e90_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000243717b1d50_0, 0;
    %assign/vec4 v00000243717b27f0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000243717b1e90_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000243717b27f0_0;
    %load/vec4 v00000243717b1e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000243717b18f0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000243717b1e90_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000243717b1e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000243717b27f0_0, 0;
    %load/vec4 v00000243717b18f0_0;
    %ix/getv 4, v00000243717b1e90_0;
    %shiftl 4;
    %assign/vec4 v00000243717b1d50_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000243717b1e90_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000243717b27f0_0;
    %load/vec4 v00000243717b1e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000243717b18f0_0;
    %load/vec4 v00000243717b1e90_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000243717b1e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000243717b27f0_0, 0;
    %load/vec4 v00000243717b18f0_0;
    %ix/getv 4, v00000243717b1e90_0;
    %shiftr 4;
    %assign/vec4 v00000243717b1d50_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717b27f0_0, 0;
    %load/vec4 v00000243717b18f0_0;
    %load/vec4 v00000243717b1e90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000243717b1d50_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243717b27f0_0, 0;
    %load/vec4 v00000243717b1e90_0;
    %load/vec4 v00000243717b18f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000243717b1d50_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000024371606b50;
T_15 ;
    %wait E_0000024371748ae0;
    %load/vec4 v00000243717b0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000243717b0e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717afbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717b0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717b02c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000243717b0720_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717afb40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717af8c0_0, 0;
    %assign/vec4 v00000243717afd20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000243716d2a20_0;
    %assign/vec4 v00000243717afd20_0, 0;
    %load/vec4 v00000243717b04a0_0;
    %assign/vec4 v00000243717af8c0_0, 0;
    %load/vec4 v00000243717afdc0_0;
    %assign/vec4 v00000243717afb40_0, 0;
    %load/vec4 v00000243716acd80_0;
    %assign/vec4 v00000243717b0720_0, 0;
    %load/vec4 v00000243716d13a0_0;
    %assign/vec4 v00000243717b02c0_0, 0;
    %load/vec4 v00000243716acec0_0;
    %assign/vec4 v00000243717b0220_0, 0;
    %load/vec4 v00000243717b0400_0;
    %assign/vec4 v00000243717afbe0_0, 0;
    %load/vec4 v00000243717b0d60_0;
    %assign/vec4 v00000243717b0e00_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000243717bc6b0;
T_16 ;
    %wait E_0000024371748d60;
    %load/vec4 v00000243717da4a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000243717d9fa0_0;
    %load/vec4 v00000243717d95a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d9a00, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000243717bc6b0;
T_17 ;
    %wait E_0000024371748d60;
    %load/vec4 v00000243717d95a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000243717d9a00, 4;
    %assign/vec4 v00000243717da220_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000243717bc6b0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243717da2c0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000243717da2c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000243717da2c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243717d9a00, 0, 4;
    %load/vec4 v00000243717da2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000243717da2c0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000243717bc6b0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243717da2c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000243717da2c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000243717da2c0_0;
    %load/vec4a v00000243717d9a00, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000243717da2c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000243717da2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000243717da2c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000243717bb580;
T_20 ;
    %wait E_0000024371748120;
    %load/vec4 v00000243717da040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000243717d9aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717d9640_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717d9d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000243717d93c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000243717d8600_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000243717d9be0_0, 0;
    %assign/vec4 v00000243717d8560_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000243717da9a0_0;
    %assign/vec4 v00000243717d8560_0, 0;
    %load/vec4 v00000243717d9500_0;
    %assign/vec4 v00000243717d9be0_0, 0;
    %load/vec4 v00000243717daa40_0;
    %assign/vec4 v00000243717d93c0_0, 0;
    %load/vec4 v00000243717d8920_0;
    %assign/vec4 v00000243717d8600_0, 0;
    %load/vec4 v00000243717d9f00_0;
    %assign/vec4 v00000243717d9d20_0, 0;
    %load/vec4 v00000243717d9280_0;
    %assign/vec4 v00000243717d9aa0_0, 0;
    %load/vec4 v00000243717d9140_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000243717d9640_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000243715396a0;
T_21 ;
    %wait E_00000243717481a0;
    %load/vec4 v00000243717ee030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000243717edc70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000243717edc70_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000243717edc70_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000024371529f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243717ed450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243717ed130_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000024371529f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000243717ed450_0;
    %inv;
    %assign/vec4 v00000243717ed450_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000024371529f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./JR_Dependency(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243717ed130_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243717ed130_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000243717ee850_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
