// Seed: 3140558833
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_7 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input logic [7:0] id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire _id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout tri1 id_2;
  output wire id_1;
  logic [id_7 : 1] id_13;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_8
  );
  assign id_2 = 1;
  assign id_3 = id_12[-1];
endmodule
