
Library ieee;

Use ieee.std_logic_1164.all;

entity portB  is  
		port (a,b :in std_logic_vector (15 downto 0);
		s0,s1 : in std_logic;
		N,C,V,Z : out std_logic; -- flags 
		F : out std_logic_vector (15 downto 0));    
	end entity portB ;


architecture  arch1 of portB is
  
  signal Fout : std_logic_vector (15 downto 0); 

begin
  Fout <=     a and b when s0='0' and  s1='0'
      else a or b  when s0='0' and  s1='1'
      else a xor b when s0='1' and  s1='0'
      else not a   when s0='1' and  s1='1';
      
  F <= Fout; 
  
  N <= Fout(15); 
  
  V <= '0';
  
  Z<= '1' when Fout ="0000000000000000"
else '0' ;
     
end arch1;

