[2025-09-17 07:09:30] START suite=qualcomm_srv trace=srv722_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv722_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2643353 heartbeat IPC: 3.783 cumulative IPC: 3.783 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5083043 heartbeat IPC: 4.099 cumulative IPC: 3.935 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5083043 cumulative IPC: 3.935 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5083043 cumulative IPC: 3.935 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13503274 heartbeat IPC: 1.188 cumulative IPC: 1.188 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 21925404 heartbeat IPC: 1.187 cumulative IPC: 1.187 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 30310592 heartbeat IPC: 1.193 cumulative IPC: 1.189 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 38777342 heartbeat IPC: 1.181 cumulative IPC: 1.187 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47185427 heartbeat IPC: 1.189 cumulative IPC: 1.188 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55939363 heartbeat IPC: 1.142 cumulative IPC: 1.18 (Simulation time: 00 hr 07 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv722_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 64396260 heartbeat IPC: 1.182 cumulative IPC: 1.18 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 73071681 heartbeat IPC: 1.153 cumulative IPC: 1.177 (Simulation time: 00 hr 10 min 12 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 81533420 heartbeat IPC: 1.182 cumulative IPC: 1.177 (Simulation time: 00 hr 11 min 20 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 84802519 cumulative IPC: 1.179 (Simulation time: 00 hr 12 min 21 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 84802519 cumulative IPC: 1.179 (Simulation time: 00 hr 12 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv722_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.179 instructions: 100000003 cycles: 84802519
CPU 0 Branch Prediction Accuracy: 92.44% MPKI: 13.58 Average ROB Occupancy at Mispredict: 29.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1383
BRANCH_INDIRECT: 0.3622
BRANCH_CONDITIONAL: 11.63
BRANCH_DIRECT_CALL: 0.4993
BRANCH_INDIRECT_CALL: 0.5181
BRANCH_RETURN: 0.4322


====Backend Stall Breakdown====
ROB_STALL: 64647
LQ_STALL: 0
SQ_STALL: 399278


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 113.931816
REPLAY_LOAD: 45.105263
NON_REPLAY_LOAD: 5.9521337

== Total ==
ADDR_TRANS: 5013
REPLAY_LOAD: 3428
NON_REPLAY_LOAD: 56206

== Counts ==
ADDR_TRANS: 44
REPLAY_LOAD: 76
NON_REPLAY_LOAD: 9443

cpu0->cpu0_STLB TOTAL        ACCESS:    2066382 HIT:    2052828 MISS:      13554 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2066382 HIT:    2052828 MISS:      13554 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 79.86 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9713579 HIT:    8917581 MISS:     795998 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7926327 HIT:    7231747 MISS:     694580 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     601130 HIT:     522304 MISS:      78826 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1163800 HIT:    1151368 MISS:      12432 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22322 HIT:      12162 MISS:      10160 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15269679 HIT:    7675435 MISS:    7594244 MSHR_MERGE:    1863251
cpu0->cpu0_L1I LOAD         ACCESS:   15269679 HIT:    7675435 MISS:    7594244 MSHR_MERGE:    1863251
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29803882 HIT:   25267317 MISS:    4536565 MSHR_MERGE:    1717776
cpu0->cpu0_L1D LOAD         ACCESS:   16586512 HIT:   13895427 MISS:    2691085 MSHR_MERGE:     495749
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13190050 HIT:   11367037 MISS:    1823013 MSHR_MERGE:    1221882
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27320 HIT:       4853 MISS:      22467 MSHR_MERGE:        145
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12539205 HIT:   10423963 MISS:    2115242 MSHR_MERGE:    1061586
cpu0->cpu0_ITLB LOAD         ACCESS:   12539205 HIT:   10423963 MISS:    2115242 MSHR_MERGE:    1061586
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.32 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28347265 HIT:   26982223 MISS:    1365042 MSHR_MERGE:     352316
cpu0->cpu0_DTLB LOAD         ACCESS:   28347265 HIT:   26982223 MISS:    1365042 MSHR_MERGE:     352316
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.718 cycles
cpu0->LLC TOTAL        ACCESS:     920264 HIT:     893236 MISS:      27028 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     694580 HIT:     675261 MISS:      19319 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      78826 HIT:      74188 MISS:       4638 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     136698 HIT:     136591 MISS:        107 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10160 HIT:       7196 MISS:       2964 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        750
  ROW_BUFFER_MISS:      26168
  AVG DBUS CONGESTED CYCLE: 3.336
Channel 0 WQ ROW_BUFFER_HIT:        203
  ROW_BUFFER_MISS:       2540
  FULL:          0
Channel 0 REFRESHES ISSUED:       7067

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       501596       577377        79980         2201
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           69         2013         1317          217
  STLB miss resolved @ L2C                0         2241         2616         1422          151
  STLB miss resolved @ LLC                0          346         1062         3019          604
  STLB miss resolved @ MEM                0            0          594         2100         1321

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             188237        55975      1420617       122435          267
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1478          256           49
  STLB miss resolved @ L2C                0         1235         7318         1469            0
  STLB miss resolved @ LLC                0          230         1773         1594           42
  STLB miss resolved @ MEM                0            0           79          156          146
[2025-09-17 07:21:52] END   suite=qualcomm_srv trace=srv722_ap (rc=0)
