// Generated by CIRCT 42e53322a
module add8u_0CA(	// /tmp/tmp.PoxLGOQwgY/28174_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_0CA.cleaned.mlir:2:3
  input  [7:0] A,	// /tmp/tmp.PoxLGOQwgY/28174_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_0CA.cleaned.mlir:2:27
               B,	// /tmp/tmp.PoxLGOQwgY/28174_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_0CA.cleaned.mlir:2:39
  output [8:0] O	// /tmp/tmp.PoxLGOQwgY/28174_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_0CA.cleaned.mlir:2:52
);

  wire sig_48 = A[7] ^ B[7];	// /tmp/tmp.PoxLGOQwgY/28174_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_0CA.cleaned.mlir:4:10, :5:10, :6:10
  assign O =
    {A[7] & B[7] | sig_48 & B[6], sig_48 ^ B[6], A[6:5], A[5], A[2], A[3], A[4], 1'h1};	// /tmp/tmp.PoxLGOQwgY/28174_evoapproxlib_adders_8_unsigned_pareto_pwr_mse_add8u_0CA.cleaned.mlir:3:13, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :15:11, :16:11, :17:11, :18:5
endmodule

