

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s'
================================================================
* Date:           Sat Sep  2 22:24:14 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mh_separate_i_s_l_j_s  |      769|      769|         3|          1|          1|   768|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_s = alloca i32 1"   --->   Operation 6 'alloca' 'j_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_s = alloca i32 1"   --->   Operation 7 'alloca' 'i_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp"   --->   Operation 9 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_s"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j_s"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [kernel.cpp:176]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.77ns)   --->   "%icmp_ln176 = icmp_eq  i10 %indvar_flatten_load, i10 768" [kernel.cpp:176]   --->   Operation 15 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln176_1 = add i10 %indvar_flatten_load, i10 1" [kernel.cpp:176]   --->   Operation 16 'add' 'add_ln176_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc35, void %for.inc.i.preheader.exitStub" [kernel.cpp:176]   --->   Operation 17 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_s_load = load i7 %j_s" [kernel.cpp:177]   --->   Operation 18 'load' 'j_s_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_s_load = load i4 %i_s" [kernel.cpp:176]   --->   Operation 19 'load' 'i_s_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln176 = add i4 %i_s_load, i4 1" [kernel.cpp:176]   --->   Operation 20 'add' 'add_ln176' <Predicate = (!icmp_ln176)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln177 = icmp_eq  i7 %j_s_load, i7 64" [kernel.cpp:177]   --->   Operation 21 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%select_ln176 = select i1 %icmp_ln177, i7 0, i7 %j_s_load" [kernel.cpp:176]   --->   Operation 22 'select' 'select_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln176_1 = select i1 %icmp_ln177, i4 %add_ln176, i4 %i_s_load" [kernel.cpp:176]   --->   Operation 23 'select' 'select_ln176_1' <Predicate = (!icmp_ln176)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i7 %select_ln176" [kernel.cpp:180]   --->   Operation 24 'zext' 'zext_ln180' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln179 = add i10 %zext_ln180, i10 %tmp_read" [kernel.cpp:179]   --->   Operation 25 'add' 'add_ln179' <Predicate = (!icmp_ln176)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.87ns)   --->   "%add_ln177 = add i7 %select_ln176, i7 1" [kernel.cpp:177]   --->   Operation 26 'add' 'add_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln177 = store i10 %add_ln176_1, i10 %indvar_flatten" [kernel.cpp:177]   --->   Operation 27 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %select_ln176_1, i4 %i_s" [kernel.cpp:177]   --->   Operation 28 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln177 = store i7 %add_ln177, i7 %j_s" [kernel.cpp:177]   --->   Operation 29 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln176_1, i10 0" [kernel.cpp:179]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln176_1, i8 0" [kernel.cpp:179]   --->   Operation 31 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i12 %tmp_19" [kernel.cpp:179]   --->   Operation 32 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln179 = sub i14 %tmp_s, i14 %zext_ln179" [kernel.cpp:179]   --->   Operation 33 'sub' 'sub_ln179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln176_1, i6 0" [kernel.cpp:180]   --->   Operation 34 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln180 = add i10 %tmp_20, i10 %zext_ln180" [kernel.cpp:180]   --->   Operation 35 'add' 'add_ln180' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i10 %add_ln179" [kernel.cpp:179]   --->   Operation 36 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln179_1 = add i14 %sub_ln179, i14 %zext_ln179_1" [kernel.cpp:179]   --->   Operation 37 'add' 'add_ln179_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i14 %add_ln179_1" [kernel.cpp:179]   --->   Operation 38 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%v75_addr = getelementptr i32 %v75, i64 0, i64 %zext_ln179_2" [kernel.cpp:179]   --->   Operation 39 'getelementptr' 'v75_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%v76_addr = getelementptr i32 %v76, i64 0, i64 %zext_ln179_2" [kernel.cpp:181]   --->   Operation 40 'getelementptr' 'v76_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%v77_addr = getelementptr i32 %v77, i64 0, i64 %zext_ln179_2" [kernel.cpp:183]   --->   Operation 41 'getelementptr' 'v77_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%v85 = load i14 %v75_addr" [kernel.cpp:179]   --->   Operation 42 'load' 'v85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%v86 = load i14 %v76_addr" [kernel.cpp:181]   --->   Operation 43 'load' 'v86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%v87 = load i14 %v77_addr" [kernel.cpp:183]   --->   Operation 44 'load' 'v87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_mh_separate_i_s_l_j_s_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i10 %add_ln180" [kernel.cpp:180]   --->   Operation 47 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%Q_h_addr = getelementptr i32 %Q_h, i64 0, i64 %zext_ln180_1" [kernel.cpp:180]   --->   Operation 48 'getelementptr' 'Q_h_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%K_h_addr = getelementptr i32 %K_h, i64 0, i64 %zext_ln180_1" [kernel.cpp:182]   --->   Operation 49 'getelementptr' 'K_h_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%V_h_addr = getelementptr i32 %V_h, i64 0, i64 %zext_ln180_1" [kernel.cpp:184]   --->   Operation 50 'getelementptr' 'V_h_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:178]   --->   Operation 51 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kernel.cpp:177]   --->   Operation 52 'specloopname' 'specloopname_ln177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%v85 = load i14 %v75_addr" [kernel.cpp:179]   --->   Operation 53 'load' 'v85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln180 = store i32 %v85, i10 %Q_h_addr" [kernel.cpp:180]   --->   Operation 54 'store' 'store_ln180' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 55 [1/2] (3.25ns)   --->   "%v86 = load i14 %v76_addr" [kernel.cpp:181]   --->   Operation 55 'load' 'v86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln182 = store i32 %v86, i10 %K_h_addr" [kernel.cpp:182]   --->   Operation 56 'store' 'store_ln182' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 57 [1/2] (3.25ns)   --->   "%v87 = load i14 %v77_addr" [kernel.cpp:183]   --->   Operation 57 'load' 'v87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln184 = store i32 %v87, i10 %V_h_addr" [kernel.cpp:184]   --->   Operation 58 'store' 'store_ln184' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc" [kernel.cpp:177]   --->   Operation 59 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Q_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ K_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ V_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v75]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v76]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v77]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_s                 (alloca           ) [ 0100]
i_s                 (alloca           ) [ 0100]
indvar_flatten      (alloca           ) [ 0100]
tmp_read            (read             ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
icmp_ln176          (icmp             ) [ 0110]
add_ln176_1         (add              ) [ 0000]
br_ln176            (br               ) [ 0000]
j_s_load            (load             ) [ 0000]
i_s_load            (load             ) [ 0000]
add_ln176           (add              ) [ 0000]
icmp_ln177          (icmp             ) [ 0000]
select_ln176        (select           ) [ 0000]
select_ln176_1      (select           ) [ 0110]
zext_ln180          (zext             ) [ 0110]
add_ln179           (add              ) [ 0110]
add_ln177           (add              ) [ 0000]
store_ln177         (store            ) [ 0000]
store_ln177         (store            ) [ 0000]
store_ln177         (store            ) [ 0000]
tmp_s               (bitconcatenate   ) [ 0000]
tmp_19              (bitconcatenate   ) [ 0000]
zext_ln179          (zext             ) [ 0000]
sub_ln179           (sub              ) [ 0000]
tmp_20              (bitconcatenate   ) [ 0000]
add_ln180           (add              ) [ 0101]
zext_ln179_1        (zext             ) [ 0000]
add_ln179_1         (add              ) [ 0000]
zext_ln179_2        (zext             ) [ 0000]
v75_addr            (getelementptr    ) [ 0101]
v76_addr            (getelementptr    ) [ 0101]
v77_addr            (getelementptr    ) [ 0101]
specloopname_ln0    (specloopname     ) [ 0000]
empty               (speclooptripcount) [ 0000]
zext_ln180_1        (zext             ) [ 0000]
Q_h_addr            (getelementptr    ) [ 0000]
K_h_addr            (getelementptr    ) [ 0000]
V_h_addr            (getelementptr    ) [ 0000]
specpipeline_ln178  (specpipeline     ) [ 0000]
specloopname_ln177  (specloopname     ) [ 0000]
v85                 (load             ) [ 0000]
store_ln180         (store            ) [ 0000]
v86                 (load             ) [ 0000]
store_ln182         (store            ) [ 0000]
v87                 (load             ) [ 0000]
store_ln184         (store            ) [ 0000]
br_ln177            (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Q_h">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="K_h">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_h">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v75">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v75"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v76">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v76"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v77">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v77"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mh_separate_i_s_l_j_s_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_s_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_s/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_s_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_s/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="10" slack="0"/>
<pin id="77" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="v75_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="14" slack="0"/>
<pin id="84" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v75_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="v76_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="14" slack="0"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v76_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v77_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="14" slack="0"/>
<pin id="98" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v77_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v85/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v86/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="14" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v87/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="Q_h_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_h_addr/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="K_h_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_h_addr/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="V_h_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_h_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln180_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln182_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln184_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="10" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="7" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln176_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="9" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln176_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="j_s_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_s_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_s_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_s_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln176_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln177_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln176_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln176_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln180_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln179_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="10" slack="0"/>
<pin id="232" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln177_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln177_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="10" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln177_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln177_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="7" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="1"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_19_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="1"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln179_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sub_ln179_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="0"/>
<pin id="276" dir="0" index="1" bw="12" slack="0"/>
<pin id="277" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln179/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_20_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="1"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln180_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="7" slack="1"/>
<pin id="290" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln179_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="1"/>
<pin id="294" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln179_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="0"/>
<pin id="297" dir="0" index="1" bw="10" slack="0"/>
<pin id="298" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln179_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="14" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln180_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="j_s_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_s "/>
</bind>
</comp>

<comp id="321" class="1005" name="i_s_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvar_flatten_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln176_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln176 "/>
</bind>
</comp>

<comp id="339" class="1005" name="select_ln176_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln176_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="zext_ln180_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="1"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln180 "/>
</bind>
</comp>

<comp id="351" class="1005" name="add_ln179_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="1"/>
<pin id="353" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln179 "/>
</bind>
</comp>

<comp id="356" class="1005" name="add_ln180_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="1"/>
<pin id="358" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="361" class="1005" name="v75_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="14" slack="1"/>
<pin id="363" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v75_addr "/>
</bind>
</comp>

<comp id="366" class="1005" name="v76_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="14" slack="1"/>
<pin id="368" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v76_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="v77_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="1"/>
<pin id="373" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v77_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="80" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="87" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="94" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="101" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="119" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="107" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="126" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="113" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="133" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="176" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="191" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="191" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="203" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="197" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="194" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="209" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="74" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="209" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="185" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="217" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="235" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="256" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="274" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="317"><net_src comp="62" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="324"><net_src comp="66" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="331"><net_src comp="70" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="338"><net_src comp="179" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="217" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="349"><net_src comp="225" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="354"><net_src comp="229" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="359"><net_src comp="287" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="364"><net_src comp="80" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="369"><net_src comp="87" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="374"><net_src comp="94" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Q_h | {3 }
	Port: K_h | {3 }
	Port: V_h | {3 }
 - Input state : 
	Port: Self_attention_Pipeline_l_mh_separate_i_s_l_j_s : tmp | {1 }
	Port: Self_attention_Pipeline_l_mh_separate_i_s_l_j_s : v75 | {2 3 }
	Port: Self_attention_Pipeline_l_mh_separate_i_s_l_j_s : v76 | {2 3 }
	Port: Self_attention_Pipeline_l_mh_separate_i_s_l_j_s : v77 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln176 : 2
		add_ln176_1 : 2
		br_ln176 : 3
		j_s_load : 1
		i_s_load : 1
		add_ln176 : 2
		icmp_ln177 : 2
		select_ln176 : 3
		select_ln176_1 : 3
		zext_ln180 : 4
		add_ln179 : 5
		add_ln177 : 4
		store_ln177 : 3
		store_ln177 : 4
		store_ln177 : 5
	State 2
		zext_ln179 : 1
		sub_ln179 : 2
		add_ln180 : 1
		add_ln179_1 : 3
		zext_ln179_2 : 4
		v75_addr : 5
		v76_addr : 5
		v77_addr : 5
		v85 : 6
		v86 : 6
		v87 : 6
	State 3
		Q_h_addr : 1
		K_h_addr : 1
		V_h_addr : 1
		store_ln180 : 2
		store_ln182 : 2
		store_ln184 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln176_1_fu_185  |    0    |    13   |
|          |    add_ln176_fu_197   |    0    |    13   |
|    add   |    add_ln179_fu_229   |    0    |    13   |
|          |    add_ln177_fu_235   |    0    |    14   |
|          |    add_ln180_fu_287   |    0    |    13   |
|          |   add_ln179_1_fu_295  |    0    |    14   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln176_fu_179   |    0    |    11   |
|          |   icmp_ln177_fu_203   |    0    |    10   |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln179_fu_274   |    0    |    14   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln176_fu_209  |    0    |    7    |
|          | select_ln176_1_fu_217 |    0    |    4    |
|----------|-----------------------|---------|---------|
|   read   |  tmp_read_read_fu_74  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln180_fu_225   |    0    |    0    |
|          |   zext_ln179_fu_270   |    0    |    0    |
|   zext   |  zext_ln179_1_fu_292  |    0    |    0    |
|          |  zext_ln179_2_fu_301  |    0    |    0    |
|          |  zext_ln180_1_fu_308  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_s_fu_256     |    0    |    0    |
|bitconcatenate|     tmp_19_fu_263     |    0    |    0    |
|          |     tmp_20_fu_280     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   126   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln179_reg_351  |   10   |
|   add_ln180_reg_356  |   10   |
|      i_s_reg_321     |    4   |
|  icmp_ln176_reg_335  |    1   |
|indvar_flatten_reg_328|   10   |
|      j_s_reg_314     |    7   |
|select_ln176_1_reg_339|    4   |
|   v75_addr_reg_361   |   14   |
|   v76_addr_reg_366   |   14   |
|   v77_addr_reg_371   |   14   |
|  zext_ln180_reg_346  |   10   |
+----------------------+--------+
|         Total        |   98   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_107 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_113 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   126  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   98   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   98   |   153  |
+-----------+--------+--------+--------+
