INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/G_ALU32_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_ALU32_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/LogicModule/G_And32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_And32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/G_Decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_Decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/FullAdderModule/G_FullAdder32_48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_FullAdder32_48
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/FullAdderModule/G_FullAdder5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_FullAdder5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/FullAdderModule/G_FullAdder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_FullAdder8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_HTruncated.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_HTruncated
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_LShifter32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_LShifter32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_LTruncated.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_LTruncated
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/LogicModule/G_Not32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_Not32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/LogicModule/G_Or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_Or32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_RShifter32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_RShifter32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/G_Reverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_Reverse
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_Shi1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_Shi16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_Shi2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_Shi4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/ShifterModule/G_ShifterDig/G_Shi8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_Shi8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_TLShifter32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_TLShifter32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_TRShifter32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_TRShifter32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/G_Truncated.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_Truncated
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/LogicModule/G_Xor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_Xor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Module/ALU32_GATE/TruncatedModule/movenum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movenum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigtalLogic/Sim/ALU32_GATE/G_ALU32_v2_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module G_ALU32_v2_TB
