circuit MyOperators : @[:@2.0]
  module MyOperators : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_in : UInt<4> @[:@6.4]
    output io_out_add : UInt<4> @[:@6.4]
    output io_out_sub : UInt<4> @[:@6.4]
    output io_out_mul : UInt<4> @[:@6.4]
  
    node _T_15 = add(UInt<1>("h1"), UInt<3>("h4")) @[ChiselBootcamp22.scala 22:23:@8.4]
    node _T_16 = tail(_T_15, 1) @[ChiselBootcamp22.scala 22:23:@9.4]
    node _T_19 = sub(UInt<2>("h2"), UInt<1>("h1")) @[ChiselBootcamp22.scala 23:23:@11.4]
    node _T_20 = asUInt(_T_19) @[ChiselBootcamp22.scala 23:23:@12.4]
    node _T_21 = tail(_T_20, 1) @[ChiselBootcamp22.scala 23:23:@13.4]
    node _T_24 = mul(UInt<3>("h4"), UInt<2>("h2")) @[ChiselBootcamp22.scala 24:23:@15.4]
    io_out_add <= _T_16 @[ChiselBootcamp22.scala 22:16:@10.4]
    io_out_sub <= _T_21 @[ChiselBootcamp22.scala 23:16:@14.4]
    io_out_mul <= bits(_T_24, 3, 0) @[ChiselBootcamp22.scala 24:16:@16.4]
