
---------- Begin Simulation Statistics ----------
final_tick                                40868465000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    425                       # Simulator instruction rate (inst/s)
host_mem_usage                               11094096                       # Number of bytes of host memory used
host_op_rate                                      435                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38726.66                       # Real time elapsed on the host
host_tick_rate                                 866688                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16452749                       # Number of instructions simulated
sim_ops                                      16843222                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033564                       # Number of seconds simulated
sim_ticks                                 33563951875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.119280                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  830147                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846059                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1041                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6152                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            843484                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6342                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8708                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2366                       # Number of indirect misses.
system.cpu.branchPred.lookups                  888590                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15094                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1317                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5269048                       # Number of instructions committed
system.cpu.committedOps                       5345185                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.372167                       # CPI: cycles per instruction
system.cpu.discardedOps                         17088                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2670876                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            166540                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1640675                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5356590                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296545                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1041                       # number of quiesce instructions executed
system.cpu.numCycles                         17768109                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1041                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3492380     65.34%     65.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2261      0.04%     65.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::MemRead                 178892      3.35%     68.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1671652     31.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5345185                       # Class of committed instruction
system.cpu.quiesceCycles                     35934214                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12411519                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1553601                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              493942                       # Transaction distribution
system.membus.trans_dist::ReadResp             494984                       # Transaction distribution
system.membus.trans_dist::WriteReq             292274                       # Transaction distribution
system.membus.trans_dist::WriteResp            292274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          664                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              582                       # Transaction distribution
system.membus.trans_dist::ReadExReq               363                       # Transaction distribution
system.membus.trans_dist::ReadExResp              364                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            268                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           774                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       775471                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        775471                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1554300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        17110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1575847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1550942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1550942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3127434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       113984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        24137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       148417                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     49629544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     49629544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49795113                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2338992                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000010                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003136                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2338969    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2338992                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3955657925                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            21781499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              626265                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4397750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           18325535                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         3015308275                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1346000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      1952571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       488143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      2440714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       488143                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      1952571                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      2440714                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      2440714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      2440714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      4881428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       595456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       595456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1024454                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1024454                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        17110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        94320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       114800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3043330                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3076098                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3239820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        16368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        24137                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1508700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1836380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     48693252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     49217540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     51586993                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5438749500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4373687846                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2812358000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      1952571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2928857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3905142                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8786570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3905142                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2928857                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6833999                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      1952571                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6833999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6833999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     15620568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1464428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6833999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1464428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9762855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2928857                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1007033                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3935889                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1464428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9762855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2471461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13698744                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       492847                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       492847                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       282624                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       282624                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        36920                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1505282                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1550942                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1181020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     48168964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     49629544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       964032                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       964032    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       964032                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2248408750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2746835000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1315048006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15620568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     15620568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1346289143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29288565                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29329443                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     58618008                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1344336572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     44950011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     15620568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1404907151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     32702468                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     17367040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     50397188                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     18612224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     31326212                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     49938436                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      8175617                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       542720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8728577                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4653056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       978945                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5632001                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      7810284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    974333062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    517431322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      1952571                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1501527239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    554530172                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    933329070                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1487859242                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      7810284                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1528863234                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1450760393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      1952571                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2989386481                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17152                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17152                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          268                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          292                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       511024                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        45763                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         556788                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       511024                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       511024                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       511024                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        45763                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        556788                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30801924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          71296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31612904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        42688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     17367040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18130624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       481281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              493961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          667                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       271360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             283291                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     19566587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    917708502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1464428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1007033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2124184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             941870734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1271841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15620568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    517431322                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3905142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       488143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1464428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            540181444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1271841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     35187156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1435139824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5369570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       488143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2471461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2124184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1482052179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     18443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    752592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448305250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          423                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          423                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              895318                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             301567                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      493960                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     283291                       # Number of write requests accepted
system.mem_ctrls.readBursts                    493960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   283291                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             30889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            30832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17673                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15921659890                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2469395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28885983640                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32237.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58487.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       421                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   460585                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  263710                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                493957                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               283291                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  435933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   17505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   17133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    852                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        52885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.508953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.427447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.136490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1322      2.50%      2.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1265      2.39%      4.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          897      1.70%      6.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          675      1.28%      7.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          875      1.65%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          802      1.52%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          865      1.64%     12.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          860      1.63%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45324     85.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        52885                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1167.617021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    962.528224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           151     35.70%     35.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.24%     35.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           69     16.31%     52.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.24%     52.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.24%     52.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          192     45.39%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.24%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.47%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.95%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           423                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     669.739953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    327.879526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    463.966674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             82     19.39%     19.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      3.31%     22.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      6.38%     29.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           13      3.07%     32.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.71%     32.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      1.42%     34.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      1.18%     35.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.95%     36.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.24%     36.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.47%     37.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.24%     37.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.24%     37.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.24%     37.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           21      4.96%     42.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          242     57.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           423                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31608256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18131200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31612840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18130624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       941.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       540.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    941.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    540.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33563673750                       # Total gap between requests
system.mem_ctrls.avgGap                      43182.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655644                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30798788                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        71232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        44224                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     17366080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 19534171.734060741961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 917615068.532510280609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1435826.155974667985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1007032.787017425755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2122276.907835067250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1317604.082043154864                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15620568.220112193376                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 517402720.176555514336                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3905142.055028048344                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 488142.756878506043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1464428.270635518013                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       481281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          667                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       271360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    586885795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  28169725060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43758800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     35143340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     50470645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  41314670690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32472160125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 512692923875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1950785375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22409236250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1084913500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57156.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58530.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56977.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     66308.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45346.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  61941035.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3963886.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1889345.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    952531.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  87536079.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1412647.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22584322385                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1815660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9166212615                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2082                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1041                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21574726.464938                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    129788166.054907                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1041    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       920750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1041                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18409174750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  22459290250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2823759                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2823759                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2823759                       # number of overall hits
system.cpu.icache.overall_hits::total         2823759                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          268                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            268                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          268                       # number of overall misses
system.cpu.icache.overall_misses::total           268                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11642500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11642500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11642500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11642500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2824027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2824027                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2824027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2824027                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000095                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000095                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000095                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000095                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43442.164179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43442.164179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43442.164179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43442.164179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          268                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          268                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11217750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11217750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11217750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11217750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41857.276119                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41857.276119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41857.276119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41857.276119                       # average overall mshr miss latency
system.cpu.icache.replacements                    109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2823759                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2823759                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          268                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           268                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11642500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11642500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2824027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2824027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43442.164179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43442.164179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11217750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11217750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41857.276119                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41857.276119                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           457.650732                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1378882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               109                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12650.293578                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   457.650732                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.893849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.893849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5648322                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5648322                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       290573                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           290573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       290573                       # number of overall hits
system.cpu.dcache.overall_hits::total          290573                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1462                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1462                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1462                       # number of overall misses
system.cpu.dcache.overall_misses::total          1462                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    111982625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    111982625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    111982625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    111982625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       292035                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       292035                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       292035                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       292035                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76595.502736                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76595.502736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76595.502736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76595.502736                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          664                       # number of writebacks
system.cpu.dcache.writebacks::total               664                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          325                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          325                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1137                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1137                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10745                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10745                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     88088250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     88088250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     88088250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     88088250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     23780375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     23780375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003893                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003893                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003893                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003893                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77474.274406                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77474.274406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77474.274406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77474.274406                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2213.157282                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2213.157282                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1137                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       180620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          180620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          822                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           822                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     65758250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     65758250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       181442                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       181442                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79997.871046                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79997.871046                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          774                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1095                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1095                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     62602500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     62602500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     23780375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     23780375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80881.782946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80881.782946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.237443                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.237443                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       109953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         109953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46224375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46224375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       110593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       110593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72225.585938                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72225.585938                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9650                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9650                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     25485750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25485750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70208.677686                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70208.677686                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       775471                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       775471                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   8109626250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   8109626250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10457.678301                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10457.678301                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       118992                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       118992                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       656479                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       656479                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7807253800                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7807253800                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11892.617738                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11892.617738                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.720189                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               25196                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1140                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.101754                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.720189                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7373046                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7373046                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  40868465000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                40868701250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    425                       # Simulator instruction rate (inst/s)
host_mem_usage                               11094096                       # Number of bytes of host memory used
host_op_rate                                      435                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38726.75                       # Real time elapsed on the host
host_tick_rate                                 866693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16452758                       # Number of instructions simulated
sim_ops                                      16843237                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033564                       # Number of seconds simulated
sim_ticks                                 33564188125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.119053                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  830149                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846063                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1042                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6154                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            843484                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6342                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8708                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2366                       # Number of indirect misses.
system.cpu.branchPred.lookups                  888596                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15096                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1317                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5269057                       # Number of instructions committed
system.cpu.committedOps                       5345200                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.372233                       # CPI: cycles per instruction
system.cpu.discardedOps                         17095                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2670893                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            166540                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1640678                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5356917                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296539                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1041                       # number of quiesce instructions executed
system.cpu.numCycles                         17768487                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1041                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3492388     65.34%     65.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2261      0.04%     65.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.38% # Class of committed instruction
system.cpu.op_class_0::MemRead                 178898      3.35%     68.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1671652     31.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5345200                       # Class of committed instruction
system.cpu.quiesceCycles                     35934214                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12411570                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1553609                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              493942                       # Transaction distribution
system.membus.trans_dist::ReadResp             494988                       # Transaction distribution
system.membus.trans_dist::WriteReq             292274                       # Transaction distribution
system.membus.trans_dist::WriteResp            292274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          666                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              584                       # Transaction distribution
system.membus.trans_dist::ReadExReq               363                       # Transaction distribution
system.membus.trans_dist::ReadExResp              364                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           776                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       775471                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        775471                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1554306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        17110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1575853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1550942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1550942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3127446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       114240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        24137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       148673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     49629544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     49629544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49795497                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2338996                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000010                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003136                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2338973    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2338996                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3955672550                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            21781499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              632265                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4397750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           18337035                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         3015308275                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1356000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      1952557                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       488139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      2440697                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       488139                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      1952557                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      2440697                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      2440697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      2440697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      4881393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       595456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       595456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1024454                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1024454                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        17110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        94320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       114800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3043330                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3076098                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3239820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        16368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        24137                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1508700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1836380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     48693252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     49217540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     51586993                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5438749500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4373687846                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2812358000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      1952557                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2928836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3905115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8786508                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3905115                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2928836                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6833950                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      1952557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6833950                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6833950                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     15620458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1464418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6833950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1464418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9762786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2928836                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1007026                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3935862                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1464418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9762786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2471444                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13698648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       492847                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       492847                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       282624                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       282624                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        36920                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1505282                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1550942                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1181020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     48168964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     49629544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       964032                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       964032    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       964032                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2248408750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2746835000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1315038750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15620458                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     15620458                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1346279667                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29288359                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29329236                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     58617595                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1344327109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     44949694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     15620458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1404897262                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     32702468                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     17367040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     50397188                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     18612224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     31326212                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     49938436                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      8175617                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       542720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8728577                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4653056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       978945                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5632001                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      7810229                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    974326204                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    517427680                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      1952557                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1501516670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    554526269                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    933322501                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1487848769                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      7810229                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1528852472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1450750181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      1952557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2989365440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17280                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17280                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          270                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          294                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       514834                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        45763                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         560598                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       514834                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       514834                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       514834                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        45763                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        560598                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30801924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          71424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31613032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        42816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     17367040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18130752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       481281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              493963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          669                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       271360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             283293                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     19566450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    917702043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1464418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1007026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2127982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             941867918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1275645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15620458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    517427680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3905115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       488139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1464418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            540181456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1275645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     35186908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1435129723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5369533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       488139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2471444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2127982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1482049374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     18443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    752592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448305250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          423                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          423                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              895324                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             301567                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      493962                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     283293                       # Number of write requests accepted
system.mem_ctrls.readBursts                    493962                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   283293                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             30889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            30832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17673                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15921659890                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2469405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28886036140                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32237.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58487.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       421                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   460587                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  263710                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                493959                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               283293                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  435933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   17505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   17133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    852                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        52885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.508953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.427447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.136490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1322      2.50%      2.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1265      2.39%      4.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          897      1.70%      6.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          675      1.28%      7.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          875      1.65%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          802      1.52%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          865      1.64%     12.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          860      1.63%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45324     85.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        52885                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1167.617021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    962.528224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           151     35.70%     35.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.24%     35.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           69     16.31%     52.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.24%     52.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.24%     52.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          192     45.39%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.24%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.47%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.95%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           423                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     669.739953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    327.879526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    463.966674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             82     19.39%     19.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      3.31%     22.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      6.38%     29.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           13      3.07%     32.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.71%     32.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      1.42%     34.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      1.18%     35.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.95%     36.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.24%     36.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.47%     37.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.24%     37.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.24%     37.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.24%     37.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           21      4.96%     42.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          242     57.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           423                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31608384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18131200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31612968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18130752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       941.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       540.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    941.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    540.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33564133750                       # Total gap between requests
system.mem_ctrls.avgGap                      43182.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655644                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30798788                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        71360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        44224                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     17366080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 19534034.237868223339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 917608609.667510032654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1435816.049550282536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1007025.698763270862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2126075.558099023998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1317594.807754641632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15620458.270804665983                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 517399078.307066917419                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3905114.567701166496                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 488139.320962645812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1464417.962887937436                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       481281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          669                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       271360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    586885795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  28169725060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43758800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     35143340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     50523145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  41314670690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32472160125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 512692923875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1950785375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22409236250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1084913500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57156.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58530.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56977.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     66308.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45312.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  61755860.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3963886.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1889345.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    952531.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  87536079.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1412647.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22584322385                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1815660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9166448865                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2082                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1041                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21574726.464938                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    129788166.054907                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1041    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       920750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1041                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18409411000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  22459290250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2823768                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2823768                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2823768                       # number of overall hits
system.cpu.icache.overall_hits::total         2823768                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          270                       # number of overall misses
system.cpu.icache.overall_misses::total           270                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11730000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11730000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11730000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11730000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2824038                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2824038                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2824038                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2824038                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000096                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000096                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000096                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000096                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43444.444444                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43444.444444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43444.444444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43444.444444                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11301750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11301750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11301750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11301750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000096                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000096                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000096                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000096                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41858.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41858.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41858.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41858.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    111                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2823768                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2823768                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           270                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11730000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11730000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2824038                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2824038                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000096                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000096                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43444.444444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43444.444444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11301750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11301750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41858.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41858.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           457.650741                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6015934                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               570                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10554.270175                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   457.650741                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.893849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.893849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5648346                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5648346                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       290577                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           290577                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       290577                       # number of overall hits
system.cpu.dcache.overall_hits::total          290577                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1464                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1464                       # number of overall misses
system.cpu.dcache.overall_misses::total          1464                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    112103250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    112103250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    112103250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    112103250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       292041                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       292041                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       292041                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       292041                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005013                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005013                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005013                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005013                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76573.258197                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76573.258197                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76573.258197                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76573.258197                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          666                       # number of writebacks
system.cpu.dcache.writebacks::total               666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          325                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          325                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10745                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10745                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     88206125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     88206125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     88206125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     88206125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     23780375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     23780375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003900                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003900                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003900                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003900                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77441.725198                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77441.725198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77441.725198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77441.725198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2213.157282                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2213.157282                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1139                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       180624                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          180624                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     65878875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     65878875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       181448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       181448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79950.091019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79950.091019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1095                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1095                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     62720375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     62720375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     23780375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     23780375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004277                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004277                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80825.225515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80825.225515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.237443                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.237443                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       109953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         109953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46224375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46224375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       110593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       110593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005787                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72225.585938                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72225.585938                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9650                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9650                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     25485750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25485750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003282                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70208.677686                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70208.677686                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       775471                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       775471                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   8109626250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   8109626250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10457.678301                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10457.678301                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       118992                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       118992                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       656479                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       656479                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7807253800                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7807253800                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11892.617738                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11892.617738                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.720184                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              295139                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1652                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.655569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.720184                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7373072                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7373072                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  40868701250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
