#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Sun Oct 17 04:12:46 2021
# Process ID: 4863
# Log file: /home/ise/ISE_Projects/somador_subtrator_n2/planAhead_run_1/planAhead.log
# Journal file: /home/ise/ISE_Projects/somador_subtrator_n2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1631 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/ISE_Projects/somador_subtrator_n2/pa.fromHdl.tcl
# create_project -name somador_subtrator_n2 -dir "/home/ise/ISE_Projects/somador_subtrator_n2/planAhead_run_1" -part xc3s100ecp132-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "somador_subtrator_n2.ucf" [current_fileset -constrset]
Adding file '/home/ise/ISE_Projects/somador_subtrator_n2/somador_subtrator_n2.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {full_adder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {seven_segments_display.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {regs.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {adder_subtractor.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {somador_subtrator_n2.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top somador_subtrator_n2 $srcset
# add_files [list {somador_subtrator_n2.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/ise/ISE_Projects/somador_subtrator_n2/full_adder.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/somador_subtrator_n2/seven_segments_display.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/somador_subtrator_n2/regs.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/somador_subtrator_n2/adder_subtractor.vhd" into library work
Parsing VHDL file "/home/ise/ISE_Projects/somador_subtrator_n2/somador_subtrator_n2.vhd" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/ise/ISE_Projects/somador_subtrator_n2/somador_subtrator_n2.ucf]
Finished Parsing UCF File [/home/ise/ISE_Projects/somador_subtrator_n2/somador_subtrator_n2.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 45596644
open_rtl_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2746.316 ; gain = 112.387
update_compile_order -fileset sim_1
startgroup
set_property package_pin K14 [get_ports {DISPLAYS[3]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {DISPLAYS[2]}]
endgroup
set_property package_pin "" [get_ports [list  {DISPLAYS[1]}]]
startgroup
set_property package_pin M13 [get_ports {DISPLAYS[2]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {DISPLAYS[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {DISPLAYS[0]}]
endgroup
set_property package_pin "" [get_ports [list  {SEGMENTS[5]}]]
startgroup
set_property package_pin M12 [get_ports {SEGMENTS[6]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {SEGMENTS[5]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {SEGMENTS[4]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {SEGMENTS[3]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {SEGMENTS[2]}]
endgroup
startgroup
set_property package_pin H12 [get_ports {SEGMENTS[1]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {SEGMENTS[0]}]
endgroup
startgroup
set_property package_pin B4 [get_ports {INPUT[3]}]
endgroup
startgroup
set_property package_pin K3 [get_ports {INPUT[2]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {INPUT[1]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {INPUT[0]}]
endgroup
startgroup
set_property package_pin G12 [get_ports CLEAR]
endgroup
startgroup
set_property package_pin G3 [get_ports ENABLE_A]
endgroup
set_property package_pin "" [get_ports [list  OPTION]]
startgroup
set_property package_pin F3 [get_ports ENABLE_B]
endgroup
set_property package_pin "" [get_ports [list  OPTION]]
startgroup
set_property package_pin B3 [get_ports ENABLE_B]
endgroup
startgroup
set_property package_pin F3 [get_ports ENABLE_A]
endgroup
startgroup
set_property package_pin E2 [get_ports ENABLE_B]
endgroup
startgroup
set_property package_pin G3 [get_ports OPTION]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/ise/ISE_Projects/somador_subtrator_n2/planAhead_pid4863.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Oct 17 04:20:13 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
