# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do UART_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Quartus/UART {C:/Quartus/UART/UART.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:43 on Nov 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Quartus/UART" C:/Quartus/UART/UART.v 
# -- Compiling module UART
# 
# Top level modules:
# 	UART
# End time: 19:42:43 on Nov 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Quartus/UART {C:/Quartus/UART/UART_TEST_BENCH.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:43 on Nov 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Quartus/UART" C:/Quartus/UART/UART_TEST_BENCH.v 
# -- Compiling module UART_TEST_BENCH
# 
# Top level modules:
# 	UART_TEST_BENCH
# End time: 19:42:43 on Nov 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TestBench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 19:42:43 on Nov 20,2020
# ** Error: (vsim-3170) Could not find 'TestBench'.
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Quartus/UART/simulation/modelsim/rtl_work
#             C:/Quartus/UART/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./UART_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 19:42:52 on Nov 20,2020, Elapsed time: 0:00:09
# Errors: 1, Warnings: 0
