
####################################################################################
# Generated by Vivado 2020.1 built on 'Wed May 27 19:54:49 MDT 2020' by 'xbuild'
# Command Used: write_xdc -force -cell fDAC_inst ./Sources/xdc/fDAC_inst_phys.xdc
####################################################################################


####################################################################################
# Constraints from file : 'top_flpn.xdc'
####################################################################################

create_pblock pblock_fDAC_inst
add_cells_to_pblock [get_pblocks pblock_fDAC_inst] -top
resize_pblock [get_pblocks pblock_fDAC_inst] -add {SLICE_X8Y51:SLICE_X11Y249}
set_property CONTAIN_ROUTING 1 [get_pblocks pblock_fDAC_inst]
set_property IS_SOFT FALSE [get_pblocks pblock_fDAC_inst]
set_property PACKAGE_PIN F19 [get_ports fDACclkB_out]
set_property PACKAGE_PIN R17 [get_ports fDACclkC_out]
set_property IOSTANDARD LVCMOS33 [get_ports fDACclkB_out]
set_property IOSTANDARD LVCMOS33 [get_ports fDACclkC_out]
set_property PACKAGE_PIN E20 [get_ports fDAC0_sel]
set_property IOSTANDARD LVCMOS33 [get_ports fDAC0_sel]
set_property PACKAGE_PIN H17 [get_ports {fDAC0_out[15]}]
set_property PACKAGE_PIN H18 [get_ports {fDAC0_out[14]}]
set_property PACKAGE_PIN G19 [get_ports {fDAC0_out[13]}]
set_property PACKAGE_PIN F20 [get_ports {fDAC0_out[12]}]
set_property PACKAGE_PIN L19 [get_ports {fDAC0_out[11]}]
set_property PACKAGE_PIN L20 [get_ports {fDAC0_out[10]}]
set_property PACKAGE_PIN K20 [get_ports {fDAC0_out[9]}]
set_property PACKAGE_PIN J20 [get_ports {fDAC0_out[8]}]
set_property PACKAGE_PIN M17 [get_ports {fDAC0_out[7]}]
set_property PACKAGE_PIN L18 [get_ports {fDAC0_out[6]}]
set_property PACKAGE_PIN L17 [get_ports {fDAC0_out[5]}]
set_property PACKAGE_PIN K18 [get_ports {fDAC0_out[4]}]
set_property PACKAGE_PIN K16 [get_ports {fDAC0_out[3]}]
set_property PACKAGE_PIN K17 [get_ports {fDAC0_out[2]}]
set_property PACKAGE_PIN J18 [get_ports {fDAC0_out[1]}]
set_property PACKAGE_PIN J19 [get_ports {fDAC0_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fDAC0_out[*]}]
set_property PACKAGE_PIN G11 [get_ports fDAC1_sel]
set_property IOSTANDARD LVCMOS33 [get_ports fDAC1_sel]
set_property PACKAGE_PIN F10 [get_ports {fDAC1_out[15]}]
set_property PACKAGE_PIN C14 [get_ports {fDAC1_out[14]}]
set_property PACKAGE_PIN C13 [get_ports {fDAC1_out[13]}]
set_property PACKAGE_PIN D14 [get_ports {fDAC1_out[12]}]
set_property PACKAGE_PIN D13 [get_ports {fDAC1_out[11]}]
set_property PACKAGE_PIN J13 [get_ports {fDAC1_out[10]}]
set_property PACKAGE_PIN H13 [get_ports {fDAC1_out[9]}]
set_property PACKAGE_PIN F14 [get_ports {fDAC1_out[8]}]
set_property PACKAGE_PIN F13 [get_ports {fDAC1_out[7]}]
set_property PACKAGE_PIN E13 [get_ports {fDAC1_out[6]}]
set_property PACKAGE_PIN E12 [get_ports {fDAC1_out[5]}]
set_property PACKAGE_PIN G12 [get_ports {fDAC1_out[4]}]
set_property PACKAGE_PIN F12 [get_ports {fDAC1_out[3]}]
set_property PACKAGE_PIN J11 [get_ports {fDAC1_out[2]}]
set_property PACKAGE_PIN J10 [get_ports {fDAC1_out[1]}]
set_property PACKAGE_PIN H12 [get_ports {fDAC1_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fDAC1_out[*]}]
set_property PACKAGE_PIN H19 [get_ports fDAC2_sel]
set_property IOSTANDARD LVCMOS33 [get_ports fDAC2_sel]
set_property PACKAGE_PIN G20 [get_ports {fDAC2_out[15]}]
set_property PACKAGE_PIN D19 [get_ports {fDAC2_out[14]}]
set_property PACKAGE_PIN D20 [get_ports {fDAC2_out[13]}]
set_property PACKAGE_PIN G17 [get_ports {fDAC2_out[12]}]
set_property PACKAGE_PIN F18 [get_ports {fDAC2_out[11]}]
set_property PACKAGE_PIN C17 [get_ports {fDAC2_out[10]}]
set_property PACKAGE_PIN C18 [get_ports {fDAC2_out[9]}]
set_property PACKAGE_PIN C16 [get_ports {fDAC2_out[8]}]
set_property PACKAGE_PIN B16 [get_ports {fDAC2_out[7]}]
set_property PACKAGE_PIN B17 [get_ports {fDAC2_out[6]}]
set_property PACKAGE_PIN A17 [get_ports {fDAC2_out[5]}]
set_property PACKAGE_PIN E18 [get_ports {fDAC2_out[4]}]
set_property PACKAGE_PIN D18 [get_ports {fDAC2_out[3]}]
set_property PACKAGE_PIN C19 [get_ports {fDAC2_out[2]}]
set_property PACKAGE_PIN B19 [get_ports {fDAC2_out[1]}]
set_property PACKAGE_PIN A18 [get_ports {fDAC2_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fDAC2_out[*]}]
set_property PACKAGE_PIN R16 [get_ports fDAC3_sel]
set_property IOSTANDARD LVCMOS33 [get_ports fDAC3_sel]
set_property PACKAGE_PIN M19 [get_ports {fDAC3_out[15]}]
set_property PACKAGE_PIN N18 [get_ports {fDAC3_out[14]}]
set_property PACKAGE_PIN H8 [get_ports {fDAC3_out[13]}]
set_property PACKAGE_PIN H9 [get_ports {fDAC3_out[12]}]
set_property PACKAGE_PIN F8 [get_ports {fDAC3_out[11]}]
set_property PACKAGE_PIN F9 [get_ports {fDAC3_out[10]}]
set_property PACKAGE_PIN D10 [get_ports {fDAC3_out[9]}]
set_property PACKAGE_PIN E10 [get_ports {fDAC3_out[8]}]
set_property PACKAGE_PIN D8 [get_ports {fDAC3_out[7]}]
set_property PACKAGE_PIN D9 [get_ports {fDAC3_out[6]}]
set_property PACKAGE_PIN B9 [get_ports {fDAC3_out[5]}]
set_property PACKAGE_PIN C9 [get_ports {fDAC3_out[4]}]
set_property PACKAGE_PIN A8 [get_ports {fDAC3_out[3]}]
set_property PACKAGE_PIN A9 [get_ports {fDAC3_out[2]}]
set_property PACKAGE_PIN J14 [get_ports {fDAC3_out[1]}]
set_property PACKAGE_PIN J8 [get_ports {fDAC3_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fDAC3_out[*]}]
set_property PACKAGE_PIN U17 [get_ports fDAC4_sel]
set_property IOSTANDARD LVCMOS33 [get_ports fDAC4_sel]
set_property PACKAGE_PIN N17 [get_ports {fDAC4_out[15]}]
set_property PACKAGE_PIN P16 [get_ports {fDAC4_out[14]}]
set_property PACKAGE_PIN D16 [get_ports {fDAC4_out[13]}]
set_property PACKAGE_PIN D15 [get_ports {fDAC4_out[12]}]
set_property PACKAGE_PIN G16 [get_ports {fDAC4_out[11]}]
set_property PACKAGE_PIN H16 [get_ports {fDAC4_out[10]}]
set_property PACKAGE_PIN E16 [get_ports {fDAC4_out[9]}]
set_property PACKAGE_PIN E15 [get_ports {fDAC4_out[8]}]
set_property PACKAGE_PIN E17 [get_ports {fDAC4_out[7]}]
set_property PACKAGE_PIN F17 [get_ports {fDAC4_out[6]}]
set_property PACKAGE_PIN J16 [get_ports {fDAC4_out[5]}]
set_property PACKAGE_PIN J15 [get_ports {fDAC4_out[4]}]
set_property PACKAGE_PIN F15 [get_ports {fDAC4_out[3]}]
set_property PACKAGE_PIN G15 [get_ports {fDAC4_out[2]}]
set_property PACKAGE_PIN M16 [get_ports {fDAC4_out[1]}]
set_property PACKAGE_PIN K15 [get_ports {fDAC4_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fDAC4_out[*]}]
set_property PACKAGE_PIN M21 [get_ports fDAC5_sel]
set_property IOSTANDARD LVCMOS33 [get_ports fDAC5_sel]
set_property PACKAGE_PIN P21 [get_ports {fDAC5_out[15]}]
set_property PACKAGE_PIN R21 [get_ports {fDAC5_out[14]}]
set_property PACKAGE_PIN P25 [get_ports {fDAC5_out[13]}]
set_property PACKAGE_PIN R25 [get_ports {fDAC5_out[12]}]
set_property PACKAGE_PIN R20 [get_ports {fDAC5_out[11]}]
set_property PACKAGE_PIN T20 [get_ports {fDAC5_out[10]}]
set_property PACKAGE_PIN U20 [get_ports {fDAC5_out[9]}]
set_property PACKAGE_PIN U19 [get_ports {fDAC5_out[8]}]
set_property PACKAGE_PIN T19 [get_ports {fDAC5_out[7]}]
set_property PACKAGE_PIN T18 [get_ports {fDAC5_out[6]}]
set_property PACKAGE_PIN M20 [get_ports {fDAC5_out[5]}]
set_property PACKAGE_PIN N19 [get_ports {fDAC5_out[4]}]
set_property PACKAGE_PIN T25 [get_ports {fDAC5_out[3]}]
set_property PACKAGE_PIN T24 [get_ports {fDAC5_out[2]}]
set_property PACKAGE_PIN N23 [get_ports {fDAC5_out[1]}]
set_property PACKAGE_PIN P23 [get_ports {fDAC5_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fDAC5_out[*]}]
set_property PACKAGE_PIN L24 [get_ports fDAC6_sel]
set_property IOSTANDARD LVCMOS33 [get_ports fDAC6_sel]
set_property PACKAGE_PIN M24 [get_ports {fDAC6_out[15]}]
set_property PACKAGE_PIN N22 [get_ports {fDAC6_out[14]}]
set_property PACKAGE_PIN N21 [get_ports {fDAC6_out[13]}]
set_property PACKAGE_PIN K26 [get_ports {fDAC6_out[12]}]
set_property PACKAGE_PIN K25 [get_ports {fDAC6_out[11]}]
set_property PACKAGE_PIN T23 [get_ports {fDAC6_out[10]}]
set_property PACKAGE_PIN T22 [get_ports {fDAC6_out[9]}]
set_property PACKAGE_PIN P20 [get_ports {fDAC6_out[8]}]
set_property PACKAGE_PIN P19 [get_ports {fDAC6_out[7]}]
set_property PACKAGE_PIN N24 [get_ports {fDAC6_out[6]}]
set_property PACKAGE_PIN P24 [get_ports {fDAC6_out[5]}]
set_property PACKAGE_PIN R23 [get_ports {fDAC6_out[4]}]
set_property PACKAGE_PIN R22 [get_ports {fDAC6_out[3]}]
set_property PACKAGE_PIN P18 [get_ports {fDAC6_out[2]}]
set_property PACKAGE_PIN R18 [get_ports {fDAC6_out[1]}]
set_property PACKAGE_PIN T17 [get_ports {fDAC6_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fDAC6_out[*]}]
create_generated_clock -name fDACclkB -source [get_pins ODDR_fDACclkB/C] -divide_by 1 [get_ports fDACclkB_out]
set_output_delay -clock [get_clocks fDACclkB] -max -0.600 [get_ports [list {fDAC0_out[1]} {fDAC0_out[2]} {fDAC0_out[3]} {fDAC0_out[4]} {fDAC0_out[5]} {fDAC0_out[6]} {fDAC0_out[7]} {fDAC0_out[8]} {fDAC0_out[9]} {fDAC0_out[10]} {fDAC0_out[11]} {fDAC0_out[12]} {fDAC0_out[13]} {fDAC0_out[14]} {fDAC0_out[15]} {fDAC0_out[0]}]]
set_output_delay -clock [get_clocks fDACclkB] -min -2.100 [get_ports [list {fDAC0_out[1]} {fDAC0_out[2]} {fDAC0_out[3]} {fDAC0_out[4]} {fDAC0_out[5]} {fDAC0_out[6]} {fDAC0_out[7]} {fDAC0_out[8]} {fDAC0_out[9]} {fDAC0_out[10]} {fDAC0_out[11]} {fDAC0_out[12]} {fDAC0_out[13]} {fDAC0_out[14]} {fDAC0_out[15]} {fDAC0_out[0]}]]
set_output_delay -clock [get_clocks fDACclkB] -max -0.600 [get_ports fDAC0_sel]
set_output_delay -clock [get_clocks fDACclkB] -min -2.100 [get_ports fDAC0_sel]
set_output_delay -clock [get_clocks fDACclkB] -max -0.600 [get_ports [list {fDAC1_out[1]} {fDAC1_out[2]} {fDAC1_out[3]} {fDAC1_out[4]} {fDAC1_out[5]} {fDAC1_out[6]} {fDAC1_out[7]} {fDAC1_out[8]} {fDAC1_out[9]} {fDAC1_out[10]} {fDAC1_out[11]} {fDAC1_out[12]} {fDAC1_out[13]} {fDAC1_out[14]} {fDAC1_out[15]} {fDAC1_out[0]}]]
set_output_delay -clock [get_clocks fDACclkB] -min -2.100 [get_ports [list {fDAC1_out[1]} {fDAC1_out[2]} {fDAC1_out[3]} {fDAC1_out[4]} {fDAC1_out[5]} {fDAC1_out[6]} {fDAC1_out[7]} {fDAC1_out[8]} {fDAC1_out[9]} {fDAC1_out[10]} {fDAC1_out[11]} {fDAC1_out[12]} {fDAC1_out[13]} {fDAC1_out[14]} {fDAC1_out[15]} {fDAC1_out[0]}]]
set_output_delay -clock [get_clocks fDACclkB] -max -0.600 [get_ports fDAC1_sel]
set_output_delay -clock [get_clocks fDACclkB] -min -2.100 [get_ports fDAC1_sel]
set_output_delay -clock [get_clocks fDACclkB] -max -0.600 [get_ports [list {fDAC2_out[1]} {fDAC2_out[2]} {fDAC2_out[3]} {fDAC2_out[4]} {fDAC2_out[5]} {fDAC2_out[6]} {fDAC2_out[7]} {fDAC2_out[8]} {fDAC2_out[9]} {fDAC2_out[10]} {fDAC2_out[11]} {fDAC2_out[12]} {fDAC2_out[13]} {fDAC2_out[14]} {fDAC2_out[15]} {fDAC2_out[0]}]]
set_output_delay -clock [get_clocks fDACclkB] -min -2.100 [get_ports [list {fDAC2_out[1]} {fDAC2_out[2]} {fDAC2_out[3]} {fDAC2_out[4]} {fDAC2_out[5]} {fDAC2_out[6]} {fDAC2_out[7]} {fDAC2_out[8]} {fDAC2_out[9]} {fDAC2_out[10]} {fDAC2_out[11]} {fDAC2_out[12]} {fDAC2_out[13]} {fDAC2_out[14]} {fDAC2_out[15]} {fDAC2_out[0]}]]
set_output_delay -clock [get_clocks fDACclkB] -max -0.600 [get_ports fDAC2_sel]
set_output_delay -clock [get_clocks fDACclkB] -min -2.100 [get_ports fDAC2_sel]
create_generated_clock -name fDACclkC -source [get_pins ODDR_fDACclkC/C] -divide_by 1 [get_ports fDACclkC_out]
set_output_delay -clock [get_clocks fDACclkC] -max -0.600 [get_ports [list {fDAC3_out[1]} {fDAC3_out[2]} {fDAC3_out[3]} {fDAC3_out[4]} {fDAC3_out[5]} {fDAC3_out[6]} {fDAC3_out[7]} {fDAC3_out[8]} {fDAC3_out[9]} {fDAC3_out[10]} {fDAC3_out[11]} {fDAC3_out[12]} {fDAC3_out[13]} {fDAC3_out[14]} {fDAC3_out[15]} {fDAC3_out[0]}]]
set_output_delay -clock [get_clocks fDACclkC] -min -2.100 [get_ports [list {fDAC3_out[1]} {fDAC3_out[2]} {fDAC3_out[3]} {fDAC3_out[4]} {fDAC3_out[5]} {fDAC3_out[6]} {fDAC3_out[7]} {fDAC3_out[8]} {fDAC3_out[9]} {fDAC3_out[10]} {fDAC3_out[11]} {fDAC3_out[12]} {fDAC3_out[13]} {fDAC3_out[14]} {fDAC3_out[15]} {fDAC3_out[0]}]]
set_output_delay -clock [get_clocks fDACclkC] -max -0.600 [get_ports fDAC3_sel]
set_output_delay -clock [get_clocks fDACclkC] -min -2.100 [get_ports fDAC3_sel]
set_output_delay -clock [get_clocks fDACclkC] -max -0.600 [get_ports [list {fDAC4_out[1]} {fDAC4_out[2]} {fDAC4_out[3]} {fDAC4_out[4]} {fDAC4_out[5]} {fDAC4_out[6]} {fDAC4_out[7]} {fDAC4_out[8]} {fDAC4_out[9]} {fDAC4_out[10]} {fDAC4_out[11]} {fDAC4_out[12]} {fDAC4_out[13]} {fDAC4_out[14]} {fDAC4_out[15]} {fDAC4_out[0]}]]
set_output_delay -clock [get_clocks fDACclkC] -min -2.100 [get_ports [list {fDAC4_out[1]} {fDAC4_out[2]} {fDAC4_out[3]} {fDAC4_out[4]} {fDAC4_out[5]} {fDAC4_out[6]} {fDAC4_out[7]} {fDAC4_out[8]} {fDAC4_out[9]} {fDAC4_out[10]} {fDAC4_out[11]} {fDAC4_out[12]} {fDAC4_out[13]} {fDAC4_out[14]} {fDAC4_out[15]} {fDAC4_out[0]}]]
set_output_delay -clock [get_clocks fDACclkC] -max -0.600 [get_ports fDAC4_sel]
set_output_delay -clock [get_clocks fDACclkC] -min -2.100 [get_ports fDAC4_sel]
set_output_delay -clock [get_clocks fDACclkC] -max -0.600 [get_ports [list {fDAC5_out[1]} {fDAC5_out[2]} {fDAC5_out[3]} {fDAC5_out[4]} {fDAC5_out[5]} {fDAC5_out[6]} {fDAC5_out[7]} {fDAC5_out[8]} {fDAC5_out[9]} {fDAC5_out[10]} {fDAC5_out[11]} {fDAC5_out[12]} {fDAC5_out[13]} {fDAC5_out[14]} {fDAC5_out[15]} {fDAC5_out[0]}]]
set_output_delay -clock [get_clocks fDACclkC] -min -2.100 [get_ports [list {fDAC5_out[1]} {fDAC5_out[2]} {fDAC5_out[3]} {fDAC5_out[4]} {fDAC5_out[5]} {fDAC5_out[6]} {fDAC5_out[7]} {fDAC5_out[8]} {fDAC5_out[9]} {fDAC5_out[10]} {fDAC5_out[11]} {fDAC5_out[12]} {fDAC5_out[13]} {fDAC5_out[14]} {fDAC5_out[15]} {fDAC5_out[0]}]]
set_output_delay -clock [get_clocks fDACclkC] -max -0.600 [get_ports fDAC5_sel]
set_output_delay -clock [get_clocks fDACclkC] -min -2.100 [get_ports fDAC5_sel]
set_output_delay -clock [get_clocks fDACclkC] -min -0.600 [get_ports [list {fDAC6_out[1]} {fDAC6_out[2]} {fDAC6_out[3]} {fDAC6_out[4]} {fDAC6_out[5]} {fDAC6_out[6]} {fDAC6_out[7]} {fDAC6_out[8]} {fDAC6_out[9]} {fDAC6_out[10]} {fDAC6_out[11]} {fDAC6_out[12]} {fDAC6_out[13]} {fDAC6_out[14]} {fDAC6_out[15]} {fDAC6_out[0]}]]
set_output_delay -clock [get_clocks fDACclkC] -min -2.100 [get_ports [list {fDAC6_out[1]} {fDAC6_out[2]} {fDAC6_out[3]} {fDAC6_out[4]} {fDAC6_out[5]} {fDAC6_out[6]} {fDAC6_out[7]} {fDAC6_out[8]} {fDAC6_out[9]} {fDAC6_out[10]} {fDAC6_out[11]} {fDAC6_out[12]} {fDAC6_out[13]} {fDAC6_out[14]} {fDAC6_out[15]} {fDAC6_out[0]}]]
set_output_delay -clock [get_clocks fDACclkC] -min -0.600 [get_ports fDAC6_sel]
set_output_delay -clock [get_clocks fDACclkC] -min -2.100 [get_ports fDAC6_sel]

# User Generated miscellaneous constraints 

set_property HD.PARTITION true [current_design]
