<sld_project_info>
  <project>
    <hash md5_digest_80b="69bac10da2c83e671550"/>
  </project>
  <file_info>
    <file device="EP4CE10F17C8" path="uart_tx.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="5" ir_width="4" node_addr_width="2" node_count="2"/>
  <node_info>
    <node hpath="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|altsource_probe:altsource_probe_component" instance_id="0" mfg_id="110" node_id="9" sld_node_info="0x486E00" version="0">
      <parameters>
        <parameter name="lpm_type" type="string" value="altsource_probe"/>
        <parameter name="lpm_hint" type="string" value="UNUSED"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4746752"/>
        <parameter name="sld_ir_width" type="dec" value="4"/>
        <parameter name="instance_id" type="string" value="NONE"/>
        <parameter name="probe_width" type="dec" value="12"/>
        <parameter name="source_width" type="dec" value="0"/>
        <parameter name="source_initial_value" type="string" value=" 0"/>
        <parameter name="enable_metastability" type="string" value="NO"/>
      </parameters>
      <inputs>
        <port name="probe[0]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|probe[0]"/>
        <port name="probe[1]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|probe[1]"/>
        <port name="probe[2]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|probe[2]"/>
        <port name="probe[3]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|probe[3]"/>
        <port name="probe[4]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|probe[4]"/>
        <port name="probe[5]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|probe[5]"/>
        <port name="probe[6]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|probe[6]"/>
        <port name="probe[7]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|probe[7]"/>
        <port name="probe[8]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|probe[8]"/>
        <port name="probe[9]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|probe[9]"/>
        <port name="probe[10]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|probe[10]"/>
        <port name="probe[11]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_0|probe[11]"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_raw_tck" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_raw_tck"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_tdi" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_tdi"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_usr1" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_usr1"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_cdr" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_cdr"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_sdr" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_sdr"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_e1dr" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_e1dr"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_udr" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_udr"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_cir" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_cir"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_uir" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_uir"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_tlr" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_jtag_state_tlr"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_clrn" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_clrn"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ena" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ena"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ir_in_0_" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ir_in_0_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ir_in_1_" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ir_in_1_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ir_in_2_" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ir_in_2_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ir_in_3_" source="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ir_in_3_"/>
      </inputs>
      <outputs>
        <port name="source[0]"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ir_out_0_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ir_out_1_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ir_out_2_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_ir_out_3_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_0_altsource_probe_component_tdo"/>
      </outputs>
    </node>
    <node hpath="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|altsource_probe:altsource_probe_component" instance_id="1" mfg_id="110" node_id="9" sld_node_info="0x486E01" version="0">
      <parameters>
        <parameter name="lpm_type" type="string" value="altsource_probe"/>
        <parameter name="lpm_hint" type="string" value="UNUSED"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="4746752"/>
        <parameter name="sld_ir_width" type="dec" value="4"/>
        <parameter name="instance_id" type="string" value="NONE"/>
        <parameter name="probe_width" type="dec" value="12"/>
        <parameter name="source_width" type="dec" value="0"/>
        <parameter name="source_initial_value" type="string" value=" 0"/>
        <parameter name="enable_metastability" type="string" value="NO"/>
      </parameters>
      <inputs>
        <port name="probe[0]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|probe[0]"/>
        <port name="probe[1]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|probe[1]"/>
        <port name="probe[2]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|probe[2]"/>
        <port name="probe[3]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|probe[3]"/>
        <port name="probe[4]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|probe[4]"/>
        <port name="probe[5]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|probe[5]"/>
        <port name="probe[6]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|probe[6]"/>
        <port name="probe[7]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|probe[7]"/>
        <port name="probe[8]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|probe[8]"/>
        <port name="probe[9]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|probe[9]"/>
        <port name="probe[10]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|probe[10]"/>
        <port name="probe[11]" source="uart_tx_sm:u_uart_tx_sm|SM_Probe:sm_probe_1|probe[11]"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_raw_tck" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_raw_tck"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_tdi" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_tdi"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_usr1" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_usr1"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_cdr" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_cdr"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_sdr" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_sdr"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_e1dr" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_e1dr"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_udr" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_udr"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_cir" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_cir"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_uir" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_uir"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_tlr" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_jtag_state_tlr"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_clrn" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_clrn"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ena" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ena"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ir_in_0_" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ir_in_0_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ir_in_1_" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ir_in_1_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ir_in_2_" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ir_in_2_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ir_in_3_" source="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ir_in_3_"/>
      </inputs>
      <outputs>
        <port name="source[0]"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ir_out_0_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ir_out_1_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ir_out_2_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_ir_out_3_"/>
        <port name="jtag.bp.u_uart_tx_sm_sm_probe_1_altsource_probe_component_tdo"/>
      </outputs>
    </node>
  </node_info>
</sld_project_info>
