`timescale 1ns / 1ps

//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/01/01 01:51:08
// Design Name: 
// Module Name: hazard
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module hazard(

	//å–æŒ‡ä»¤é˜¶æ®µä¿¡å?
	output wire stallF,flushF,//å–æŒ‡ä»¤çº§æš‚åœæ§åˆ¶ä¿¡å·ï¼Œä½ç”µä½æœ‰æ•ˆ

	//æŒ‡ä»¤è¯‘ç é˜¶æ®µä¿¡å·
	input wire[4:0] rsD,rtD,//æŒ‡ä»¤è¯‘ç é˜¶æ®µæ•°æ®å‰æ¨rsã€rdå¯„å­˜å™?
	input wire branchD,//æ¡ä»¶è·³è½¬æŒ‡ä»¤ï¼Œç›¸ç­‰åˆ™åˆ†æ”¯
	input wire jumpD,jrD,
	output wire forwardaD,forwardbD,//æŒ‡ä»¤è¯‘ç é˜¶æ®µæ•°æ®å‰æ¨rsã€rd
	output wire stallD,//è¯‘ç çº§æš‚åœæ§åˆ¶ä¿¡å·ï¼Œä½ç”µä½æœ‰æ•?
	output wire flushD,

	//è¿ç®—çº§ä¿¡å?
	input wire[4:0] rsE,rtE,rdE,//è¿ç®—é˜¶æ®µæ•°æ®å‰æ¨rså¯„å­˜å™?,è¿ç®—é˜¶æ®µæ•°æ®å‰æ¨rtå¯„å­˜å™?
	input wire[4:0] writeregE,//è¿ç®—é˜¶æ®µå†™å¯„å­˜å™¨æ§åˆ¶ä¿¡å·
	input wire regwriteE,//è®¡ç®—çº§æ§åˆ¶æ˜¯å¦å†™å…¥å¯„å­˜å™¨
	input wire memtoregE,//æŒ‡ä»¤æ‰§è¡Œçº§çš„å­˜å‚¨å™¨å†™å¯„å­˜å™¨æ§åˆ¶ä¿¡å?
	output reg[1:0] forwardaE,forwardbE,//æŒ‡ä»¤æ‰§è¡Œçº§é˜¶æ®µæ•°æ®å‰æ¨rs æŒ‡ä»¤æ‰§è¡Œçº§é˜¶æ®µæ•°æ®å‰æ¨rt
	output wire flushE,//æŒ‡ä»¤è¿ç®—çº§åˆ·æ–°ä¿¡å?
	output wire forwardHLE,
	input wire mut_div_stallE,
	output stallE,
	input cp0readE, //åå¤„ç†å™¨è¯»å–ä¿¡å·
	output reg[1:0] forwardcp0E, //åå¤„ç†å™¨å‰æ¨ä¿¡å·

	//å†…å­˜è®¿é—®çº§ä¿¡å?
	input wire[4:0] writeregM,//å†…å­˜é˜¶æ®µå†™å¯„å­˜å™¨æ§åˆ¶ä¿¡å·
	input wire regwriteM,// å†…å­˜çº§æ§åˆ¶æ˜¯å¦å†™å…¥å¯„å­˜å™¨
	input wire memtoregM,//å†…å­˜æ•°æ®å†™åˆ°å¯„å­˜å™?
	input wire HLwriteM,
	output stallM,flushM,
	input [4:0] rdM,
	input cp0weM, //åå¤„ç†å™¨å†™ä¿¡å?

	//å†™å›çº§ä¿¡å?
	input wire[4:0] writeregW,//å†™å›é˜¶æ®µå†™å¯„å­˜å™¨æ§åˆ¶ä¿¡å·
	input wire regwriteW,//å†™å›çº§æ§åˆ¶æ˜¯å¦å†™å…¥å¯„å­˜å™¨
	output stallW,flushW,

	output lwstallD,branchstallD,
	input[4:0] rdW,
	input cp0weW, //åå¤„ç†å™¨å†™ä¿¡å?
	output flush_except
);

	wire jrstallD;
	// åˆ†æ”¯æŒ‡ä»¤ å†’é™© äº§ç”Ÿçš„æ•°æ®å‰æ?
	assign forwardaD = (rsD != 0 & rsD == writeregM & regwriteM);
	assign forwardbD = (rtD != 0 & rtD == writeregM & regwriteM);
	
	//è¿ç®—çº§æ•°æ®å‰æ?
	always @(*) begin
		forwardaE = 2'b00;
		forwardbE = 2'b00;
		forwardcp0E = 2'b00;
        /////////////////////////////////////////////////////////////////////////////////////////å¼?å§?
		//å¤„ç†ä¸¤ä¸ªRå‹æˆ–ä¸‰ä¸ªRå‹æŒ‡ä»¤ç›¸å…? æ¯”å¦‚ä¸‰ä¸ªaddæŒ‡ä»¤ï¼Œä¸‰ä¸ªéƒ½ç›¸å…³
		//å¤„ç†rså¯„å­˜å™?
		if(rsE != 0) begin
			//æ­¤å¤„è¿˜éœ€è¿›ä¸€æ­¥æ”¹è¿? è¿˜ä¸èƒ½å¤„ç†è¿ç»­åŠ æ³?
			if(rsE == writeregM & regwriteM & writeregM !=0 ) begin
				forwardaE = 2'b10;
			end else if(rsE == writeregW & regwriteW & regwriteW !=0) begin
				forwardaE = 2'b01;
			end
		end
		//å¤„ç†rtå¯„å­˜å™?
		if(rtE != 0) begin
			if(rtE == writeregM & regwriteM & writeregM!=0) begin  // writeregMæ˜¯å†…å­˜çº§è¦å†™å…¥çš„ç›®çš„å¯„å­˜å™¨ç¼–å?  regwriteMæ˜¯æ˜¯å¦å†™å¯„å­˜å™¨ä½¿èƒ?
				forwardbE = 2'b10;
			end else if(rtE == writeregW & regwriteW & writeregW!=0) begin
				forwardbE = 2'b01;
			end
		end
		//æ¶‰åŠåˆ°cp0æ—¶å¤„ç†rdå¯„å­˜å™?
		if(cp0readE != 0) begin
			if(rdM == rdE && cp0weM) begin  // writeregMæ˜¯å†…å­˜çº§è¦å†™å…¥çš„ç›®çš„å¯„å­˜å™¨ç¼–å?  regwriteMæ˜¯æ˜¯å¦å†™å¯„å­˜å™¨ä½¿èƒ?
				forwardcp0E = 2'b10;
			end else if(rdW == rdE && cp0weW) begin
				forwardcp0E = 2'b01;
			end
		end
	
		/////////////////////////////////////////////////////////////////////////////////////////ç»“æŸ
	end

    /////////////////////////////////////////////////////////////////////////////////////////////////////////NOTICE
	//ä¸‹é¢çš„å¯èƒ½å­˜åœ¨é?»è¾‘ä¸Šçš„é”™è¯¯

	//å¦‚æœåœ¨Mé˜¶æ®µå†™ï¼Œç›´æ¥å‰æ¨å³å¯
	assign forwardHLE=HLwriteM;
	//å–æŒ‡ä»¤çš„æš‚åœæ§åˆ¶ä¿¡å·  ï¼ˆå±äºæ•°æ®å†’é™©æ¨¡å—ï¼‰
	assign #1 lwstallD = memtoregE & (rtE == rsD | rtE == rtD);

	//åˆ†æ”¯æŒ‡ä»¤çš„æš‚åœæ§åˆ¶ä¿¡å?  ï¼ˆå±äºæ§åˆ¶å†’é™©æ¨¡å—ï¼‰
	assign #1 branchstallD = branchD & ( regwriteE  &  (writeregE == rsD | writeregE == rtD)  |  memtoregM & (writeregM == rsD | writeregM == rtD) );
	assign #1 jrstallD=(jumpD&jrD)&(regwriteE  &  (writeregE == rsD | writeregE == rtD)  |  memtoregM & (writeregM == rsD | writeregM == rtD) );
    //Fçº§æš‚å?
	assign #1 stallF = stallD;

    //Dçº§æš‚å?
	assign #1 stallD = lwstallD | branchstallD | jrstallD | mut_div_stallE ;

	//Eçº§æš‚å?
	assign #1 stallE = mut_div_stallE ;

	//Mçº§æš‚å?
	assign #1 stallM = 0;
	
	//Wçº§æš‚å?
	assign #1 stallW=0;

	//Fçº§åˆ·æ–?
	assign flushF = flush_except;

	//Dçº§åˆ·æ–?
	assign flushD = flushF;

	//Eçº§åˆ·æ–?
	//assign #1 flushE = lwstallD | branchstallD|jumpD;
	//é”™è¯¯ï¼šä¸èƒ½æ ¹æ®branchæˆ–è?…jumpåˆ·æ–°eçº?
	assign #1 flushE = lwstallD | branchstallD | jumpD | flush_except;

	//Mçº§åˆ·æ–?
	assign #1 flushM=flushF;
	
	//Wçº§åˆ·æ–?
	assign #1 flushW=flushF;

endmodule
