.NAME=7470
.PINS=14
NC
clr
J1
J2
j
q
GND
Q
k
K1
K2
CLK
pre
VCC
This device contains a single And-gated J-K positive-edge
triggered flip-flop with preset and clear.

TRUTH TABLE
+------+------+-----+---+---++----+----+
| /PRE | /CLR | CLK | J | K || Q  | /Q |
========================================
| L    | H    | L   | X | X || H  | L  |
+------+------+-----+---+---++----+----+
| H    | L    | L   | X | X || L  | H  |
+------+------+-----+---+---++----+----+
| L    | L    | X   | X | X || L  | L  |
+------+------+-----+---+---++----+----+
| H    | H    | /   | L | L || Q *| /Q*|
+------+------+-----+---+---++----+----+
| H    | H    | /   | H | L || H  | L  |
+------+------+-----+---+---++----+----+
| H    | H    | /   | L | H || L  | H  |
+------+------+-----+---+---++----+----+
| H    | H    | /   | H | H || /Q*| Q* |
+------+------+-----+---+---++----+----+
| H    | H    | L   | X | X || Q* | Q* |
+------+------+-----+---+---++----+----+
* State of previous Q or /Q

PROPAGATION DELAY
+----------+----------+----------+------------------------+
| FUNCTION |   FROM   |    TO    | TIME                   |
===========================================================
| tPLH     | /PRE,/CLR| Q,/Q     |    50 ns               |
+----------+----------+----------+------------------------+
| tPHL     | /PRE,/CLR| Q,/Q     |    50 ns               |
+----------+----------+----------+------------------------+
| tPLH     | CLK      | Q,/Q     | 27-50 ns               |
+----------+----------+----------+------------------------+
| tPHL     | CLK      | Q,/Q     | 18-50 ns               |
+----------+----------+----------+------------------------+
