module testbench_comparator();

timeunit 10ns;
timeprecision 1ns;

// Declare connections and module here
module max_digit(input logic clk, complete,
						input shortint result[0:9], 
						output shortint digit);



always begin : CLOCK_GENERATION
	 #1 clk = ~clk;
end


initial begin : CLOCK_INITALIZATION
	clk = 0;
end

initial begin : TEST_VECTORS




end

endmodule
