A:/Git/learn-verilog/multiplexer/mux_2_1_testbench.v {0 {vlog -work work -stats=none A:/Git/learn-verilog/multiplexer/mux_2_1_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_mux_2_1
** Error: (vlog-13069) A:/Git/learn-verilog/multiplexer/mux_2_1_testbench.v(37): near "end": syntax error, unexpected end.

} {4.0 5.0} {}}
