Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sat Aug 10 12:28:04 2024
| Host         : Ubuntu2204 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_methodology -file snkrddl_blk_0_wrapper_methodology_drc_routed.rpt -pb snkrddl_blk_0_wrapper_methodology_drc_routed.pb -rpx snkrddl_blk_0_wrapper_methodology_drc_routed.rpx
| Design       : snkrddl_blk_0_wrapper
| Device       : xc7z020clg400-3
| Speed File   : -3
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 43
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                                                           | Violations |
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+
| TIMING-54 | Critical Warning | Scoped false path, clock group or max delay datapath only constraint between clocks                   | 8          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                                                          | 2          |
| TIMING-9  | Warning          | Unknown CDC Logic                                                                                     | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                                                         | 12         |
| TIMING-47 | Warning          | False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks | 16         |
| XDCH-1    | Warning          | Hold option missing in multicycle path constraint                                                     | 4          |
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-54#1 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped False Path timing constraint is set between clocks eth0_clk125 and snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk (see constraint position 37 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#2 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped False Path timing constraint is set between clocks eth0_clk125 and snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk (see constraint position 38 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#3 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped False Path timing constraint is set between clocks eth0_clk125 and snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk (see constraint position 39 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#4 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped False Path timing constraint is set between clocks eth0_clk125 and snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk (see constraint position 40 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#5 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped False Path timing constraint is set between clocks eth1_clk125 and snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 59 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#6 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped False Path timing constraint is set between clocks eth1_clk125 and snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 60 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#7 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped False Path timing constraint is set between clocks eth1_clk125 and snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 61 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#8 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped False Path timing constraint is set between clocks eth1_clk125 and snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 62 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE,
snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE,
snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE,
snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
snkrddl_blk_0_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/snkrddl_blk_0_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE,
snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE,
snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE,
snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
snkrddl_blk_0_i/gmii_to_rgmii_1/U0/snkrddl_blk_0_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ETH0_MDIO_mdio_io relative to the rising and/or falling clock edge(s) of clk_fpga_3.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ETH1_MDIO_mdio_io relative to the rising and/or falling clock edge(s) of clk_fpga_3.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on ETH0_RGMII_td[0] relative to the rising and/or falling clock edge(s) of snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on ETH0_RGMII_td[1] relative to the rising and/or falling clock edge(s) of snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on ETH0_RGMII_td[2] relative to the rising and/or falling clock edge(s) of snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on ETH0_RGMII_td[3] relative to the rising and/or falling clock edge(s) of snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on ETH0_RGMII_tx_ctl relative to the rising and/or falling clock edge(s) of snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on ETH1_RGMII_td[0] relative to the rising and/or falling clock edge(s) of snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on ETH1_RGMII_td[1] relative to the rising and/or falling clock edge(s) of snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on ETH1_RGMII_td[2] relative to the rising and/or falling clock edge(s) of snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ETH1_RGMII_td[3] relative to the rising and/or falling clock edge(s) of snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ETH1_RGMII_tx_ctl relative to the rising and/or falling clock edge(s) of snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk.
Related violations: <none>

TIMING-47#1 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks eth0_clk125 and snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk (see constraint position 37 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks eth0_clk125 and snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk (see constraint position 38 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks eth0_clk125 and snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk (see constraint position 39 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#4 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks eth0_clk125 and snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk (see constraint position 40 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#5 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks eth1_clk125 and snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 59 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#6 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks eth1_clk125 and snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 60 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#7 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks eth1_clk125 and snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 61 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#8 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks eth1_clk125 and snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk (see constraint position 62 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#9 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk and eth0_rgmii_rxclk (see constraint position 30 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#10 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk and eth0_rgmii_rxclk (see constraint position 31 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#11 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk and eth0_rgmii_rxclk (see constraint position 32 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#12 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_rx_clk and eth0_rgmii_rxclk (see constraint position 33 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#13 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk and eth1_rgmii_rxclk (see constraint position 52 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#14 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk and eth1_rgmii_rxclk (see constraint position 53 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#15 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk and eth1_rgmii_rxclk (see constraint position 54 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#16 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A False Path timing constraint is set between synchronous clocks snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_rx_clk and eth1_rgmii_rxclk (see constraint position 55 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

XDCH-1#1 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -fall_from [get_clocks -include_generated_clocks -of_objects [get_ports -scoped_to_current_instance gmii_clk]] -fall_to [get_clocks snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk] 0
/home/tasker/Projects/Vivado_workspace/PiSmasher_network/PiSmasher_network.gen/sources_1/bd/snkrddl_blk_0/ip/snkrddl_blk_0_gmii_to_rgmii_0_0/synth/snkrddl_blk_0_gmii_to_rgmii_0_0_clocks.xdc (Line: 41)
Related violations: <none>

XDCH-1#2 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -fall_from [get_clocks -include_generated_clocks -of_objects [get_ports -scoped_to_current_instance gmii_clk]] -fall_to [get_clocks snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk] 0
/home/tasker/Projects/Vivado_workspace/PiSmasher_network/PiSmasher_network.gen/sources_1/bd/snkrddl_blk_0/ip/snkrddl_blk_0_gmii_to_rgmii_1_0/synth/snkrddl_blk_0_gmii_to_rgmii_1_0_clocks.xdc (Line: 41)
Related violations: <none>

XDCH-1#3 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -rise_from [get_clocks -include_generated_clocks -of_objects [get_ports -scoped_to_current_instance gmii_clk]] -rise_to [get_clocks snkrddl_blk_0_gmii_to_rgmii_0_0_rgmii_tx_clk] 0
/home/tasker/Projects/Vivado_workspace/PiSmasher_network/PiSmasher_network.gen/sources_1/bd/snkrddl_blk_0/ip/snkrddl_blk_0_gmii_to_rgmii_0_0/synth/snkrddl_blk_0_gmii_to_rgmii_0_0_clocks.xdc (Line: 40)
Related violations: <none>

XDCH-1#4 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -rise_from [get_clocks -include_generated_clocks -of_objects [get_ports -scoped_to_current_instance gmii_clk]] -rise_to [get_clocks snkrddl_blk_0_gmii_to_rgmii_1_0_rgmii_tx_clk] 0
/home/tasker/Projects/Vivado_workspace/PiSmasher_network/PiSmasher_network.gen/sources_1/bd/snkrddl_blk_0/ip/snkrddl_blk_0_gmii_to_rgmii_1_0/synth/snkrddl_blk_0_gmii_to_rgmii_1_0_clocks.xdc (Line: 40)
Related violations: <none>


