v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0|mult_ubt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0|mult_ubt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0|mult_ubt:auto_generated|mac_out6,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd55,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|reply[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|reply[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|reply[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|reply_len[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|reply0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|reply2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|sd_sdo,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_state.001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_state.100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_state.011,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_state.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_state.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|read_state.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|read_state.011,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|read_state.100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|read_state.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|read_state.110,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_state.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|sbuf[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|sbuf[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|sbuf[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|sbuf[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|sbuf[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|sbuf[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|bit_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|bit_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|bit_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|sbuf[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|write_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|lba1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|byte_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|byte_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|byte_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|byte_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|byte_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|byte_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|byte_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|byte_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,sd_card:sd_card_d|cmd_cnt[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|ZBUSREQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|ZRESET_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_Y_RD2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_WR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_WR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_WR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_WR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_WR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_WR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_WR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_Y_RD3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_ADDR_RD[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_WR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_WR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_WR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_WR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_WR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_WR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_ADDR_WR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_Y_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[22][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[21][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[21][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[21][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[21][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[21][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[21][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[22][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[22][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[22][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[16][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[22][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[22][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[16][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_Y_RD4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_INIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[22][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[22][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[21][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[21][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_CALC_XY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_TILE_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_CALC_BASE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_Y_TST,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[18][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[18][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[18][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[18][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[18][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[18][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|PRE_V_ACTIVE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1C.SP1C_INIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_VBUS_SEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VINT_T80_CLR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_NEXT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HINT_PENDING_SET,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_FIFO_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[20][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[20][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[20][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[20][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[20][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[20][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[20][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[20][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[19][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[19][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[19][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[19][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[19][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[19][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[19][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_COPY_INIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_FILL_INIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[19][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_VSRAM_WR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_VBUS_VSRAM_WR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_LATCH[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_VBUS_INIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_A[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_A[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_A[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_A[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_A[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_A[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_A[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_A[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_ADDR_A[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_A[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_A[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_A[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_A[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_A[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_A[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_A[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_A[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_A[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_ADDR_B[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_A[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_A[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_A[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_A[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_A[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_A[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_A[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_A[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_ADDR_A[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_WE_A,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_CRAM_WR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_VBUS_CRAM_WR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[23][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[23][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[23][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[23][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[16][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_SP2_RD1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_DONE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_PLOT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_X_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_TDEF_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_X_TST,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2C.SP2C_SHOW,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2E_ACTIVE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_BGB_RD1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGEN_ACTIVE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC.BGAC_CALC_BASE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC.BGAC_INIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[17][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[17][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[17][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[17][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[17][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[17][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1E_ACTIVE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1C.SP1C_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_SP1_RD1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_BGA_RD1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_COPY_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_VRAM_RD1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_VRAM_WR1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_COPY_WR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_FILL_WR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_VBUS_VRAM_WR1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_COPY_RD2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_VRAM_WR2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_FILL_WR2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_VBUS_VRAM_WR2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_COPY_WR2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_DT_ACC1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VINT_T80_FF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|VINT_T80_ACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_COPY_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SOVR_SET,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VINT_TG68_PENDING_SET,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SOVR_CLR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SCOL_SET,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HINT_PENDING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|FC.FC_DMA_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|IO_LDS_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_FF_SEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMAF_SET_REQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_FILL_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG_SET_REQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[23][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_SET_REQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_WR_POS[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_RD_POS[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_WR_POS[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_RD_POS[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_VBUS_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_RD_SEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_VRAM_RD2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_VSRAM_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[63][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[15][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[47][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[31][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[60][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[12][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[28][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[44][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[61][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[13][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[45][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[29][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[62][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[14][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[30][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[46][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[51][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[35][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[19][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[48][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[16][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[32][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[50][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[18][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[34][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[49][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[33][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[17][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[55][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[7][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[39][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[23][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[52][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[4][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[20][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[36][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[53][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[5][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[37][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[21][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[54][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[6][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[22][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[38][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[59][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[11][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[43][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[27][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[56][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[8][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[24][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[40][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[58][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[10][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[26][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[42][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[57][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[9][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[41][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VSRAM[25][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_CRAM_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_HCNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_PIXDIV[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_PIXDIV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_PIXDIV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_PIXDIV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|ZRC.ZRC_ACC1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|SDRC.SDRC_DMA,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_VBUS_RD2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[23][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[23][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DTC.DTC_DMA_VBUS_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_ACTIVE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[23][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[63][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[31][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[47][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[51][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[35][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[19][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[55][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[23][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[39][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[59][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[43][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[27][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[60][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[44][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[28][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[48][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[16][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[32][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[52][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[36][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[20][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[56][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[24][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[40][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[61][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[45][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[29][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[49][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[17][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[33][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[57][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[25][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[41][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[53][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[37][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[21][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[62][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[50][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[58][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[54][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[30][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[18][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[26][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[22][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[46][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[34][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[38][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CRAM[42][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|V_ACTIVE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP2_SEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_VRAM_SEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_VRAM_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VMC.VMC_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|T80_INT_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_COPY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_FILL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_HCNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_EMPTY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_HCNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|IN_HBL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|IN_VBL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_HCNT[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_HCNT[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SOVR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_HCNT[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VINT_TG68_PENDING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_HCNT[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIELD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_HCNT[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SCOL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FIFO_FULL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_HCNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HINT_FF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|VINT_TG68_FF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|DMA_FLASH_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|FC.FC_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|TG68_FLASH_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|IOC.IOC_DESEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|IOC.IOC_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|TG68_IO_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|IO_RNW,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|IO_SEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_FF_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_FILL_PRE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|REG_SET_ACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR_SET_ACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_VBUS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|VDPC.VDPC_DESEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CODE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CODE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CODE[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CODE[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CODE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|CODE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DT_RD_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|VDP_RNW,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|VDP_SEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|FMC.FMC_DESEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|FMC.FMC_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|TG68_FM_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|FM_SEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|FM_RNW,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|ZRC.ZRC_ACC2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|TG68_ZRAM_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|ZRC.ZRC_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|zram_we,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|DMA_SDRAM_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_SEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VBUS_ADDR[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|SDRC.SDRC_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|TG68_SDRAM_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|PIXDIV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|PIXDIV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|PIXDIV[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|PIXDIV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DISP_ACTIVE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|vram_req_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|FC.FC_T80_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|FMC.FMC_T80_ACC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|VDPC.VDPC_T80_ACC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|IOC.IOC_T80_ACC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|SDRC.SDRC_T80,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|TG68_IPL_N[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|TG68_IPL_N[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|romrd_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|FC.FC_TG68_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|FF_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|IOC.IOC_TG68_ACC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|TG68_VDP_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|VDPC.VDPC_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|VDPC.VDPC_TG68_ACC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_DO[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|VCLK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|FMC.FMC_TG68_ACC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|ZRC.ZRC_ACC3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|ram68k_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|SDRC.SDRC_TG68,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|ZCLKCNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|ZCLKCNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|ZCLKCNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|ZCLKCNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|VCLKCNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|VCLKCNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|VCLKCNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0_rtl_0_bypass[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1~21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE1_rtl_0_bypass[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|LINE0~21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|TG68_BAR_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|T80_FLASH_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|T80_FM_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|T80_VDP_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|T80_BAR_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|T80_IO_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|T80_ZRAM_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|T80_SDRAM_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|TG68_ENAWRREG,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|TG68_ENARDREG,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|T80_CLKEN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|ZCLK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|V_CNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|V_CNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|V_CNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|V_CNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|V_CNT[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|V_CNT[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|V_CNT[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|V_CNT[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|V_CNT[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|V_CNT[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_VGA_CNT[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_VGA_CNT[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_VGA_CNT[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_CNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_VGA_CNT[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_VGA_CNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_VGA_CNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_VGA_CNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_VGA_CNT[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_VGA_CNT[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|H_VGA_CNT[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|T80_CTRL_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|BAR[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|BAR[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|BAR[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|BAR[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|BAR[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|BAR[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|BAR[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|BAR[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|BAR[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|TG68_CTRL_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VGA_VS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_HS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|FF_VGA_HS,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|CART_EN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_Y_WE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_SZ_LINK_WE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC.BGAC_DONE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|X[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|X[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|X[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|X[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|X[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|X[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|X[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|X[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|X[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1C.SP1C_SZL_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1C.SP1C_Y_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_COLINFO_WE_A,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_COLINFO_WE_A,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|OBJ_COLINFO_WE_B,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|Y[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|Y[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|Y[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|Y[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|Y[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|Y[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|Y[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|Y[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC.BGBC_DONE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_SOURCE[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC.BGBC_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC.BGBC_TILE_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC.BGBC_CALC_Y,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC.BGBC_CALC_BASE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC.BGBC_HS_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGBC.BGBC_BASE_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC.BGAC_HS_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC.BGAC_BASE_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC.BGAC_LOOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC.BGAC_TILE_RD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGAC.BGAC_CALC_Y,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1C.SP1C_DONE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|DMA_LENGTH[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|ADDR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_VCNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGB_SEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|BGA_SEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|SP1_SEL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_VCNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_VCNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_VCNT[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_VCNT[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_VCNT[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_VCNT[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_VCNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|VINT_TG68_ACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|HINT_ACK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|PENDING,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Virtual_Toplevel:virtualtoplevel|vdp:vdp|HV_VCNT[8],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|MRST_N,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_WriteIOBH,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart|txstate,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM431_OTERM667,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM431_OTERM665,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM431_OTERM663,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM431_OTERM661,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]_OTERM437_OTERM659,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]_OTERM437_OTERM657,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]_OTERM437_OTERM655,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]_OTERM437_OTERM653,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]_OTERM443_OTERM651,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]_OTERM443_OTERM649,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]_OTERM443_OTERM647,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]_OTERM443_OTERM645,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]_OTERM449_OTERM643,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]_OTERM449_OTERM641,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]_OTERM449_OTERM639,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]_OTERM449_OTERM637,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]_OTERM455_OTERM635,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]_OTERM455_OTERM633,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]_OTERM455_OTERM631,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]_OTERM455_OTERM629,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]_OTERM461_OTERM627,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]_OTERM461_OTERM625,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]_OTERM461_OTERM623,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]_OTERM461_OTERM621,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]_OTERM467_OTERM619,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]_OTERM467_OTERM617,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]_OTERM467_OTERM615,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]_OTERM467_OTERM613,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]_OTERM475_OTERM611,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]_OTERM475_OTERM609,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]_OTERM475_OTERM607,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]_OTERM475_OTERM605,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[16]_OTERM603,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[16]_OTERM601,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[16]_OTERM599,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[16]_OTERM597,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[17]_OTERM595,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[17]_OTERM593,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[17]_OTERM591,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[17]_OTERM589,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[6]_OTERM587,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[6]_OTERM585,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[6]_OTERM583,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[14]_OTERM581,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[14]_OTERM579,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[14]_OTERM577,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[15]_OTERM575,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[15]_OTERM573,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[15]_OTERM571,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[5]_OTERM569,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[5]_OTERM567,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[5]_OTERM565,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[1]_OTERM563,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[1]_OTERM561,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[1]_OTERM559,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[3]_OTERM557,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[3]_OTERM555,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[3]_OTERM553,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[4]_OTERM551,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[4]_OTERM549,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[4]_OTERM547,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[2]_OTERM545,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[2]_OTERM543,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[2]_OTERM541,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM109_OTERM281_OTERM401_OTERM539,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM101_OTERM277_OTERM403_OTERM537,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM93_OTERM273_OTERM405_OTERM535,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM85_OTERM269_OTERM407_OTERM533,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM77_OTERM265_OTERM409_OTERM531,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM69_OTERM261_OTERM411_OTERM529,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM61_OTERM257_OTERM413_OTERM527,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM53_OTERM253_OTERM415_OTERM525,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM45_OTERM249_OTERM417_OTERM523,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM37_OTERM245_OTERM419_OTERM521,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM29_OTERM241_OTERM421_OTERM519,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM21_OTERM237_OTERM423_OTERM517,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM13_OTERM233_OTERM425_OTERM515,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM5_OTERM229_OTERM427_OTERM513,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM109_OTERM281_OTERM401_OTERM511,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM101_OTERM277_OTERM403_OTERM509,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM93_OTERM273_OTERM405_OTERM507,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM85_OTERM269_OTERM407_OTERM505,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM77_OTERM265_OTERM409_OTERM503,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM69_OTERM261_OTERM411_OTERM501,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM61_OTERM257_OTERM413_OTERM499,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM53_OTERM253_OTERM415_OTERM497,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM45_OTERM249_OTERM417_OTERM495,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM37_OTERM245_OTERM419_OTERM493,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM29_OTERM241_OTERM421_OTERM491,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM21_OTERM237_OTERM423_OTERM489,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM13_OTERM233_OTERM425_OTERM487,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM5_OTERM229_OTERM427_OTERM485,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]_OTERM477,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[0]_OTERM473,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]_OTERM471,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[10]_OTERM469,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]_OTERM465,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[9]_OTERM463,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]_OTERM459,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[8]_OTERM457,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]_OTERM453,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[7]_OTERM451,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]_OTERM447,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[13]_OTERM445,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]_OTERM441,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[12]_OTERM439,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM435,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM433,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[11]_OTERM429,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM109_OTERM281_OTERM399,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM101_OTERM277_OTERM397,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM93_OTERM273_OTERM395,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM85_OTERM269_OTERM393,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM77_OTERM265_OTERM391,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM69_OTERM261_OTERM389,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM61_OTERM257_OTERM387,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM53_OTERM253_OTERM385,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM45_OTERM249_OTERM383,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM37_OTERM245_OTERM381,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM29_OTERM241_OTERM379,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM21_OTERM237_OTERM377,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM13_OTERM233_OTERM375,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM5_OTERM229_OTERM373,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM109_OTERM283,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM101_OTERM279,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM93_OTERM275,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM85_OTERM271,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM77_OTERM267,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM69_OTERM263,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM61_OTERM259,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM53_OTERM255,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM45_OTERM251,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM37_OTERM247,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM29_OTERM243,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM21_OTERM239,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM13_OTERM235,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM5_OTERM231,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM5_OTERM227,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM5_OTERM225,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[18]_OTERM105,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM103,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM99,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[19]_OTERM97,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM95,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM91,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[20]_OTERM89,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM87,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM83,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[21]_OTERM81,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM79,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM75,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[22]_OTERM73,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM71,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM67,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[23]_OTERM65,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM63,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM59,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[24]_OTERM57,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM55,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM51,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[25]_OTERM49,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[26]_OTERM41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[27]_OTERM33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[28]_OTERM25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[29]_OTERM17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[30]_OTERM9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWrite[31]_OTERM1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|kbdrecvreg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart|txready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|host_bootdata_pending,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|int_enabled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|fetchneeded,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|host_bootdata_ack_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_active,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|shiftcnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Add,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Store,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|sp[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Resync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Fetch,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_AddSP2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|inInterrupt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|idim_flag,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Decode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_FetchNext,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_ReadIO,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_WriteIODone,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWrite[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBWriteEnable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAWriteEnable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Execute,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_WriteIO,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|osd_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|out_mem_writeEnable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart|txd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|out_mem_readEnable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Mult,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Sub,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_EqNeq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Comparison,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_AddSP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_IncSP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_ReadIOBH,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|state.State_Shift,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memBAddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|memAAddr[13],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,reset~0,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|pwmthreshold[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|pwmthreshold[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|pwmthreshold[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|pwmthreshold[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|pwmthreshold[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset~0,hybrid_pwm_sd:leftsd|sigma[10],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,reset~0,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycles[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycles[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|M1_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|IORQ_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Auto_Wait_t1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BTR_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Z16_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IntE_FF2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Arith16_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IntE_FF1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|INT_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegBusA_r[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|ZCLKCNT[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|ZCLKCNT[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|ZCLKCNT[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|ZCLKCNT[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PreserveC_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegAddrA_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegAddrA_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegAddrA_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IncDecZ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycles[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|No_BTR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Pre_XY_F_M[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Pre_XY_F_M[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Pre_XY_F_M[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Halt_FF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Auto_Wait_t2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusReq_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegAddrB_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Alternate,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegAddrB_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegAddrB_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsL[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|XY_Ind,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|XY_State[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|XY_State[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IStatus[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IntCycle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IStatus[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegAddrC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegAddrC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|RegAddrC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|T80_Reg:Regs|RegsH[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusAck,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80_CLKEN,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ISet[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ISet[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycle[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycle[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycle[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Read_To_Reg_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Read_To_Reg_r[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ALU_Op_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ALU_Op_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ALU_Op_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ALU_Op_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Save_ALU_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TState[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TState[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TState[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Read_To_Reg_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Read_To_Reg_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Read_To_Reg_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|WR_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|RD_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|MREQ_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[6],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|ZCLK,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycles[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycles[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IR[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|M1_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|IORQ_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|rst_int_aux,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|rst_int,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Auto_Wait_t1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BTR_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Ap[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Z16_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IntE_FF2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Arith16_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IntE_FF1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|INT_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Fp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PreserveC_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycles[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|No_BTR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Pre_XY_F_M[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Pre_XY_F_M[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Pre_XY_F_M[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Halt_FF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Auto_Wait_t2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusReq_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Alternate,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|PC[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ACC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|SP[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TmpAddr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|XY_Ind,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|XY_State[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|XY_State[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IStatus[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IntCycle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|IStatus[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|I[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|BusAck,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ISet[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|DI_Reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|F[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ISet[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycle[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycle[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|MCycle[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Read_To_Reg_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Read_To_Reg_r[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ALU_Op_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ALU_Op_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ALU_Op_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|ALU_Op_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Save_ALU_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TState[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TState[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|TState[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Read_To_Reg_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Read_To_Reg_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|Read_To_Reg_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|WR_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|RD_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|MREQ_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|A[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|DO[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Virtual_Toplevel:virtualtoplevel|T80se:t80|T80:u0|R[6],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|T80_RESET_N,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.movep1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.dbcc1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_write_back,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.movem,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.cmpm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.op_AxAy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.andi,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.bra1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.bsr2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.st_nn,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|getbrief,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.ld_nn,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.link,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movepl,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Z_error,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.nop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.rte,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.int1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.trap1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~6_OTERM305,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux73~0_OTERM303,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~5_OTERM289,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~4_OTERM287,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~7_OTERM133,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~0_OTERM131,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux183~1_OTERM125,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux237~0_OTERM123,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Equal40~0_OTERM121,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|process_14~5_OTERM119,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux189~2_OTERM115,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Mux191~0_OTERM113,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|get_movem_mask,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|test_maskzero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|clkena_e,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.st_AnXn1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.ld_AnXn1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.st_dAn1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|get_bitnumber,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.ld_dAn1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|S_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|S_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|directPC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|rot_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|rot_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|rot_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|rot_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|rot_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|rot_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|stop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|directCCR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|directSR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_CPMAW,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_CMP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_ADD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.div15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.mul15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.init1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.movep3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.movep5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|maskzero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_MOVESR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.movep4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.dbcc2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.bra2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC_dec[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|TG68_PC_dec[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|fetchOPC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_DIRECT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|direct_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|rot_nop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|interrupt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|PCmarker,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.st_AnXn2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.ld_AnXn2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.movep2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.st_dAn2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.st_AnXn3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.ld_AnXn3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.ld_dAn2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.init2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_ROT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_MULU,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_DIVU,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_Scc,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_AND,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_OR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_MOVE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_EOR,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_SBCD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_ABCD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|Flags[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_ADDQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_MOVEQ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|exec_EXT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|use_direct_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|set_store_in_tmp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|get_extendedOPC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|movem_addr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|long_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|rw_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|as_e,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|as_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|lds_e,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|lds_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|uds_e,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|uds_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|longread,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|decodeOPC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|endOPC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|execOPC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|trap_interrupt,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|SVmode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|opcode[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.idle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.trap3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.int4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.trap2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.int3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.int2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|mem_byte,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst|micro_state.bsr1,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|TG68_RES_N,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|addr_copy[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|ovA,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_copy[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_copy[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_copy[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_copy[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_copy[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_copy[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|ovA_long,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_copy[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|addr_copy[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_copy[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|run,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|run,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|flag,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|flag,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|VERS[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|DATB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RXDA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|SCTA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|TXDA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLC[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|CTLB[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|busy_mmr_sh[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|busy_mmr_sh[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|flag_B_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|flag_A_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|FF_DTACK_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|gen_io:io|RD[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|A,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|write_copy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|mult[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|mult[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|mult[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|mult[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|mult[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|mult[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|mult[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|mult[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|mult[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|mult[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|mult[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|mult[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|mult[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_B|mult[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|mult[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|mult[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|mult[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_timers:u_timers|jt12_timer:timer_A|mult[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|VCLK,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,user_io:user_io_d|spi_sck~0,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|byte_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|byte_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|byte_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|byte_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|byte_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|byte_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|byte_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~63,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~55,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~62,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~54,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~46,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~61,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~53,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~60,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~52,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~59,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~51,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~58,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~50,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~57,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~49,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~56,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~48,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_fifo~16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_wptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_wptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|ps2_kbd_wptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sd_din_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sd_dout_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sd_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sd_dout[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sd_dout[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sd_dout[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sd_dout[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sd_dout[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sd_dout[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sd_dout[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sd_dout[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|joystick_0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|serial_out_rptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sbuf[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sbuf[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sbuf[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sbuf[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sbuf[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sbuf[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|SPI_MISO~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|SPI_MISO~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|byte_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|cmd[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|cmd[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|cmd[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|cmd[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|bit_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|bit_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|bit_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|sbuf[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|status[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|but_sw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|serial_out_rptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|serial_out_rptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|serial_out_rptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|serial_out_rptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,user_io:user_io_d|serial_out_rptr[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,user_io:user_io_d|spi_sck~0,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|sd_sdo,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|write_state.001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|write_state.100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|write_state.011,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|write_state.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|write_state.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|read_state.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|read_state.011,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|read_state.100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|read_state.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|read_state.110,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|write_state.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|write_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|read_state.001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|write_state.110,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|bit_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|bit_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|bit_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_rptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_wptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|read_state.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|byte_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|byte_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|byte_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|byte_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|byte_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|byte_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|byte_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|byte_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|cmd_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|cmd_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|cmd_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|cmd_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|cmd_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|cmd_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|cmd_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|cmd_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_rptr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_rptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_rptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_rptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_rptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_rptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_rptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_rptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_wptr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_wptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_wptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_wptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_wptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_wptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_wptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,sd_card:sd_card_d|buffer_wptr[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_cs,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_ack,sd_card:sd_card_d|io_write_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_ack,sd_card:sd_card_d|io_read_ack,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,user_io:user_io_d|sd_ack,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|csd_wptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|conf[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:cid_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|altsyncram:csd_rtl_0|altsyncram_jrc1:auto_generated|ram_block1a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|csd_wptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|csd_wptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|csd_wptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|csd_wptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,sd_card:sd_card_d|csd_wptr[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,user_io:user_io_d|sd_dout_strobe,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|cntr_jpf:cntr1|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|cntr_jpf:cntr1|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|cntr_jpf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|cntr_jpf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|d1level_II[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|d1level_II[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|d1level_II[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|d1level_II[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|d1level_II[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|csm_copy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|keycode_II[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|keycode_II[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|keycode_II[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|keycode_II[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|keycode_II[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|din_latch[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|ssg_invertion_III,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt_base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt_base[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|cfg_III[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|cfg_III[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|cfg_III[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|cfg_III[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|keycode_III[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|cfg_III[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|keycode_III[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|keycode_III[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_III[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_III[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_III[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|cntr_mpf:cntr1|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|cntr_mpf:cntr1|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|cntr_mpf:cntr1|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|cntr_mpf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|cntr_mpf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|ar_off_III,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|cntr_lpf:cntr1|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|cntr_lpf:cntr1|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|cntr_lpf:cntr1|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|cntr_lpf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|cntr_lpf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|koff_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_konsh|bits[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|keycode_III[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_kf_III[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|keycode_III[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_III[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_kf_III[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_kf_III[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_kf_III[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_III[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_lo_ch3op1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_hi_ch3op3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_hi_ch3op2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_hi_ch3op1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_hi_ch3op3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_hi_ch3op2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_hi_ch3op1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_III[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|block_ch3op3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|block_ch3op2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|block_ch3op1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_hi_ch3op3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_hi_ch3op2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|fnum_hi_ch3op1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|block_ch3op3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|block_ch3op2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|block_ch3op1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|block_ch3op3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|block_ch3op2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|block_ch3op1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|cntr_gpf:cntr1|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|cntr_gpf:cntr1|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|cntr_gpf:cntr1|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|cntr_gpf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|cntr_gpf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg1sh|bits[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_IV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_IV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_IV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_IV[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_IV[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_IV[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_IV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_IV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_IV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_aroffsh|bits[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|keyoff_II,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|keyon_II,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_konsh|bits[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_IV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_IV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_offset_IV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_offset_IV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_offset_IV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_offset_IV[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_offset_IV[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|dt1_IV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg1sh|bits[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_III[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_III[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_III[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_III[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_III[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_III[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_III[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_III[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_III[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_III[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|cnt_V[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|cnt_V[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|cnt_V[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_V[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_V[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_V[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_V[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_V[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_V[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_V[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_V[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_V[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_aroffsh|bits[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|dffe3a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|dffe3a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|cntr_tnf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|cntr_tnf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|pg_rst_III,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_konsh|bits[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|bits[37][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|bits[38][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|bits[39][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|bits[40][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_fpf:cntr1|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_fpf:cntr1|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_fpf:cntr1|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_fpf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_fpf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg1sh|bits[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|din_latch[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|din_latch[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|din_latch[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st4[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|sum_up,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|step_VI,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_VI[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_VI[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_VI[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_VI[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|rate_VI[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_VI[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_VI[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|state_VI[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_aroffsh|bits[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|cntr_hpf:cntr1|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|cntr_hpf:cntr1|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|cntr_hpf:cntr1|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|cntr_hpf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|cntr_hpf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|din_latch[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_konsh|bits[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_VI[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg1sh|bits[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st5[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_VII[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_VII[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_VII[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_VII[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_VII[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_VII[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_VII[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_VII[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_VII[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_VII[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VII[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|fb_II[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|s1_II,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|fb_II[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|fb_II[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_internal[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_ssg1sh|bits[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|st6[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_internal[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_internal[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_internal[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_internal[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_internal[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_internal[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_internal[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_internal[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_internal[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phase_VIII[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[17][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[18][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|bits[19][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_IX[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_IX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_IX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_IX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_IX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_IX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_IX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_IX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_IX[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_IX[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phaselo_IX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phaselo_IX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phaselo_IX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phaselo_IX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phaselo_IX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phaselo_IX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phaselo_IX[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|phaselo_IX[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|signbit_IX,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|totalatten_X[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|totalatten_X[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|totalatten_X[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|totalatten_X[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|totalatten_X[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|totalatten_X[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|totalatten_X[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|totalatten_X[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|totalatten_X[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|totalatten_X[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|totalatten_X[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|totalatten_X[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|signbit_X,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|addr_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|exponent_XI[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|exponent_XI[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|exponent_XI[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|exponent_XI[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|signbit_XI,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|din_latch[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|din_latch[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|din_latch[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|pcm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|pcm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|pcm[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|pcm[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|pcm[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|pcm[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|pcm[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|pcm[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|cntr_unf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|cntr_unf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|pcm_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_result_internal[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|clr_run_B,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|clr_run_A,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|last,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|ovA_int,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|cur[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|cur[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|cur[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|cur[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|cur[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_B[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_B[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_B[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_B[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_B[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_B[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_B[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|set_run_B,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_B[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_A[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_A[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_A[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_A[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_A[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_A[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_A[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_A[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_A[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|set_run_A,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|value_A[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|selected_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|selected_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|selected_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|selected_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|selected_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|selected_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|addr_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|din_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|rst_int_aux,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_keyon,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|clr_flag_B,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|clr_flag_A,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|rst_int,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|left[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a50~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a49~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a48~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a47~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev2_buffer|bits[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prevprev1_buffer|bits[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer|bits[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh24:u_ssgen|altshift_taps:st7_rtl_0|shift_taps_45m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a45~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a43~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a44~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a41~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a39~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a40~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a36~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a37~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a34~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a32~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a33~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a38~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a35~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a42~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_kon:u_kon|kon_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a32~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a32~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a32~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a32~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a32~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a32~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a32~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a32~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a32~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a40~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a40~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a40~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a40~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a40~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a40~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a40~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a40~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a40~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a39~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a39~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a39~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a39~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a39~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a39~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a39~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a39~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a39~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a38~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a38~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a38~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a38~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a38~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a38~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a38~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a38~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a38~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a37~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a37~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a37~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a37~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a37~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a37~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a37~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a37~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a37~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a35~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a35~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a35~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a35~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a35~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a35~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a35~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a35~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a35~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a36~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a36~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a36~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a36~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a36~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a36~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a36~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a36~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a36~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a34~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a34~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a34~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a34~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a34~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a34~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a34~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a34~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a34~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a33~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a33~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a33~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a33~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a33~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a33~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a33~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a33~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a33~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|effect,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|eg_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|altshift_taps:state_VII_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3d81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|jt12_sh:u_egsh|altshift_taps:bits_rtl_0|shift_taps_k6m:auto_generated|altsyncram_tf81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_1|shift_taps_25m:auto_generated|altsyncram_pc81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_eg:u_eg|keyon_III,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|phinc_V[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_rstsh|altshift_taps:bits_rtl_0|shift_taps_85m:auto_generated|altsyncram_2k31:altsyncram4|ram_block5a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|jt12_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_hf81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a43~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a43~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a43~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a43~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a43~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a43~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a43~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a43~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a43~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a41~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a41~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a41~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a41~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a41~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a41~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a41~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a41~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a41~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a42~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a42~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a42~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a42~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a42~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a42~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a42~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a42~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a42~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a46~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|pm_preshift_II[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|mantissa_XI[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|mantissa_XI[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|mantissa_XI[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|mantissa_XI[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|mantissa_XI[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|mantissa_XI[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|mantissa_XI[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|mantissa_XI[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|mantissa_XI[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|mantissa_XI[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_ch[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_ch[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_ch[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|op_XII[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_opsync:u_opsync|s2_enters,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_opsync:u_opsync|s3_enters,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|csm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_clr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_opsync:u_opsync|s4_enters,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|sum_all,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|busy_op,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_pms,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_block,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_fnumlo,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_alg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_d1l,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_d2r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_ssgeg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_dt1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_ks_ar,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_amen_d1r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|up_tl,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_opsync:u_opsync|s1_enters,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|pre_left[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|busy,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sd_card:sd_card_d|buffer_din_strobe,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sd_card:sd_card_d|buffer_read_latch,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sd_card:sd_card_d|buffer_read_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_tx_byte[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_r_inc,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_parity,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_rptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_rptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_rptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_tx_state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_tx_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_tx_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_tx_state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_tx_byte[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_tx_byte[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_tx_byte[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_tx_byte[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_tx_byte[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_tx_byte[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ps2_clk,user_io:user_io_d|ps2_kbd_tx_byte[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ps2_clk,Off,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0|mult_ubt:auto_generated|mac_mult5,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength or Termination assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,73;34;73;0;0;73;73;0;73;73;0;0;0;3;25;0;0;25;3;0;0;0;0;0;0;0;0;73;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,0;39;0;73;73;0;0;73;0;0;73;73;73;70;48;73;73;48;70;73;73;73;73;73;73;73;73;0;73;73,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,CLOCK_27[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,LED,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,UART_TX,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,UART_RX,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_A[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQMH,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQML,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_nWE,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_nCAS,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_nRAS,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_nCS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_BA[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_BA[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_CKE,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPI_SS2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPI_SS3,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPI_SS4,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_HS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_VS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_R[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_G[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_B[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,AUDIO_L,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,AUDIO_R,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[13],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[14],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SDRAM_DQ[15],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPI_DO,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLOCK_27[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CONF_DATA0,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPI_DI,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,SPI_SCK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,12,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,18,
