#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: LAPTOP-LBFCJSOP

# Fri Jul 07 15:11:38 2023

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\FCCC_0\FPGA_SoC_FCCC_0_FCCC.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC_MSS\FPGA_SoC_MSS_syn.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC_MSS\FPGA_SoC_MSS.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\pwm_gen.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\tach_if.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\timebase.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\hdl\reg_demo.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_demo.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_wrp.v" (library work)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\FPGA_SoC.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module FPGA_SoC
@W: CG775 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.

@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010100
	UPR_NIBBLE_POSN=4'b0100
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000100000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@W: CG360 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v":23:7:23:34|Synthesizing module FPGA_SoC_CoreGPIO_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000001
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b0
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b0
	FIXED_CONFIG_1=1'b0
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b00
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b00000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0000000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = FPGA_SoC_CoreGPIO_0_CoreGPIO_Z2

@N: CG179 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v":436:15:436:26|Removing redundant assignment.
@N: CG179 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v":456:15:456:26|Removing redundant assignment.
@N: CG179 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v":476:16:476:28|Removing redundant assignment.
@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":26:7:26:13|Synthesizing module corepwm in library work.

	FAMILY=32'b00000000000000000000000000010011
	CONFIG_MODE=32'b00000000000000000000000000000000
	PWM_NUM=32'b00000000000000000000000000000100
	APB_DWIDTH=32'b00000000000000000000000000010000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000001
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE1=32'b00000000000000000000000000000000
	DAC_MODE2=32'b00000000000000000000000000000000
	DAC_MODE3=32'b00000000000000000000000000000000
	DAC_MODE4=32'b00000000000000000000000000000000
	DAC_MODE5=32'b00000000000000000000000000000000
	DAC_MODE6=32'b00000000000000000000000000000000
	DAC_MODE7=32'b00000000000000000000000000000000
	DAC_MODE8=32'b00000000000000000000000000000000
	DAC_MODE9=32'b00000000000000000000000000000000
	DAC_MODE10=32'b00000000000000000000000000000000
	DAC_MODE11=32'b00000000000000000000000000000000
	DAC_MODE12=32'b00000000000000000000000000000000
	DAC_MODE13=32'b00000000000000000000000000000000
	DAC_MODE14=32'b00000000000000000000000000000000
	DAC_MODE15=32'b00000000000000000000000000000000
	DAC_MODE16=32'b00000000000000000000000000000000
	SHADOW_REG_EN1=32'b00000000000000000000000000000000
	SHADOW_REG_EN2=32'b00000000000000000000000000000000
	SHADOW_REG_EN3=32'b00000000000000000000000000000000
	SHADOW_REG_EN4=32'b00000000000000000000000000000000
	SHADOW_REG_EN5=32'b00000000000000000000000000000000
	SHADOW_REG_EN6=32'b00000000000000000000000000000000
	SHADOW_REG_EN7=32'b00000000000000000000000000000000
	SHADOW_REG_EN8=32'b00000000000000000000000000000000
	SHADOW_REG_EN9=32'b00000000000000000000000000000000
	SHADOW_REG_EN10=32'b00000000000000000000000000000000
	SHADOW_REG_EN11=32'b00000000000000000000000000000000
	SHADOW_REG_EN12=32'b00000000000000000000000000000000
	SHADOW_REG_EN13=32'b00000000000000000000000000000000
	SHADOW_REG_EN14=32'b00000000000000000000000000000000
	SHADOW_REG_EN15=32'b00000000000000000000000000000000
	SHADOW_REG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN1=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN2=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN3=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN4=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN5=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN6=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN7=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN8=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN9=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN10=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN11=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN12=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN13=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN14=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN15=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN16=32'b00000000000000000000000000000001
	FIXED_PWM_POSEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE16=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN2=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN3=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN4=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN5=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN6=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN7=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN8=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN9=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN10=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN11=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN12=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN13=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN14=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN15=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE16=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE1=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE2=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE3=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE4=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE5=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE6=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE7=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE8=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE9=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE10=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE11=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE12=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE13=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE14=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE15=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE16=32'b00000000000000000000000000000000
	TACH_NUM=32'b00000000000000000000000000000001
	TACH_EDGE1=32'b00000000000000000000000000000000
	TACH_EDGE2=32'b00000000000000000000000000000000
	TACH_EDGE3=32'b00000000000000000000000000000000
	TACH_EDGE4=32'b00000000000000000000000000000000
	TACH_EDGE5=32'b00000000000000000000000000000000
	TACH_EDGE6=32'b00000000000000000000000000000000
	TACH_EDGE7=32'b00000000000000000000000000000000
	TACH_EDGE8=32'b00000000000000000000000000000000
	TACH_EDGE9=32'b00000000000000000000000000000000
	TACH_EDGE10=32'b00000000000000000000000000000000
	TACH_EDGE11=32'b00000000000000000000000000000000
	TACH_EDGE12=32'b00000000000000000000000000000000
	TACH_EDGE13=32'b00000000000000000000000000000000
	TACH_EDGE14=32'b00000000000000000000000000000000
	TACH_EDGE15=32'b00000000000000000000000000000000
	TACH_EDGE16=32'b00000000000000000000000000000000
	TACHINT_ACT_LEVEL=32'b00000000000000000000000000000000
	SEPARATE_PWM_CLK=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	all_ones=16'b1111111111111111
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111111
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_POSEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEGEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = corepwm_Z3

@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":26:7:26:20|Synthesizing module corepwm_reg_if in library work.

	PWM_NUM=32'b00000000000000000000000000000100
	APB_DWIDTH=32'b00000000000000000000000000010000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000001
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111111
	FIXED_PWM_POSEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_NEGEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = corepwm_reg_if_Z4

@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":240:0:240:5|Pruning unused register prescale_reg[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":240:0:240:5|Pruning unused register pwm_enable_reg[16:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":168:0:168:5|Pruning unused register gen_pos_neg_regs[4].pwm_posedge_reg[64:49]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":168:0:168:5|Pruning unused register gen_pos_neg_regs[4].pwm_negedge_reg[64:49]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":168:0:168:5|Pruning unused register gen_pos_neg_regs[3].pwm_posedge_reg[48:33]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":168:0:168:5|Pruning unused register gen_pos_neg_regs[3].pwm_negedge_reg[48:33]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":168:0:168:5|Pruning unused register gen_pos_neg_regs[2].pwm_posedge_reg[32:17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":168:0:168:5|Pruning unused register gen_pos_neg_regs[2].pwm_negedge_reg[32:17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":168:0:168:5|Pruning unused register gen_pos_neg_regs[1].pwm_posedge_reg[16:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":168:0:168:5|Pruning unused register gen_pos_neg_regs[1].pwm_negedge_reg[16:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":120:0:120:5|Pruning unused register gen_pos_neg_shregs[4].psh_posedge_reg[64:49]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":120:0:120:5|Pruning unused register gen_pos_neg_shregs[3].psh_posedge_reg[48:33]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":120:0:120:5|Pruning unused register gen_pos_neg_shregs[2].psh_posedge_reg[32:17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":120:0:120:5|Pruning unused register gen_pos_neg_shregs[1].psh_posedge_reg[16:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":93:0:93:5|Pruning unused register psh_prescale_reg[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":93:0:93:5|Pruning unused register psh_enable_reg2[16:9]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\reg_if.v":93:0:93:5|Pruning unused bits 8 to 5 of psh_enable_reg1[8:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\timebase.v":26:7:26:22|Synthesizing module corepwm_timebase in library work.

	APB_DWIDTH=32'b00000000000000000000000000010000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = corepwm_timebase_16s_0s

@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\pwm_gen.v":26:7:26:21|Synthesizing module corepwm_pwm_gen in library work.

	PWM_NUM=32'b00000000000000000000000000000100
	APB_DWIDTH=32'b00000000000000000000000000010000
	DAC_MODE=16'b0000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = corepwm_pwm_gen_4s_16s_0_0s

@W: CG133 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\pwm_gen.v":44:31:44:33|Object acc is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":182:7:182:13|Removing wire TACHINT, as there is no assignment to it.
@W: CG133 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":195:11:195:21|Object PRDATA_TACH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":196:19:196:39|Removing wire PWM_STRETCH_VALUE_int, as there is no assignment to it.
@W: CG360 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":197:20:197:28|Removing wire TACH_EDGE, as there is no assignment to it.
@W: CG360 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":198:5:198:16|Removing wire tachint_mask, as there is no assignment to it.
@W: CG133 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":199:10:199:21|Object TACHPRESCALE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":200:19:200:29|Object PWM_STRETCH is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":201:19:201:29|Object TACHIRQMASK is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":202:19:202:26|Object TACHMODE is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":204:11:204:27|Object tach_prescale_cnt is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":205:11:205:29|Object tach_prescale_value is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":206:11:206:31|Object prescale_decode_value is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":207:10:207:21|Object tach_cnt_clk is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":209:20:209:32|Removing wire update_status, as there is no assignment to it.
@W: CG133 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":1196:7:1196:7|Object t is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":439:0:439:5|Pruning unused register gen_tachstatus[0].TACHSTATUS[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":439:0:439:5|Pruning unused register gen_tachstatus[0].status_clear[0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":727:7:727:9|Synthesizing module CCC in library work.

@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\FCCC_0\FPGA_SoC_FCCC_0_FCCC.v":5:7:5:26|Synthesizing module FPGA_SoC_FCCC_0_FCCC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":286:7:286:11|Synthesizing module BIBUF in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":268:7:268:11|Synthesizing module INBUF in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":280:7:280:13|Synthesizing module TRIBUFF in library work.

@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC_MSS\FPGA_SoC_MSS_syn.v":5:7:5:13|Synthesizing module MSS_010 in library work.

@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC_MSS\FPGA_SoC_MSS.v":9:7:9:18|Synthesizing module FPGA_SoC_MSS in library work.

@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":21:7:21:13|Synthesizing module LCD_RGB in library work.

@W: CG532 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":432:1:432:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG532 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":448:1:448:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL169 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Pruning unused register ram_data_r[131:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Found RAM color_word_lsb, depth=240, width=8
@N: CL134 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Found RAM color_word_msb, depth=240, width=8
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_setxy_10_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_setxy_9_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_setxy_8_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_setxy_7_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_7_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_7_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_setxy_6_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_6_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_6_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_setxy_5_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_5_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_5_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_5_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_setxy_4_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_4_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_setxy_3_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_3_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_3_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_setxy_2_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_2_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_2_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_setxy_1_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_1_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_1_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_setxy_0_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_0_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_0_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_0_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_0_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_setxy_0_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_59_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_59_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_59_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_59_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_59_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_58_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_58_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_58_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_58_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_57_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_57_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_57_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_56_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_56_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_56_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_56_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_55_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_55_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_54_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_54_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_54_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_53_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_53_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_53_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_53_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_53_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_52_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_52_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_52_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_51_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_51_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_51_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_51_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_51_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_50_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_50_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_50_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_49_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_49_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_49_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_49_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_49_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_49_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_48_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_48_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_48_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_48_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_47_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_47_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_47_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_47_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_47_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_47_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_46_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_46_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_46_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_45_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_45_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_45_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_45_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_44_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_44_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_44_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_44_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_43_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_43_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_43_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_42_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_42_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_42_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_42_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_42_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_41_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_41_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_41_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_40_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_40_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_40_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_40_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_40_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_39_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_39_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_39_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_39_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_38_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_38_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_38_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_37_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_37_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_37_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_37_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_37_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_36_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_36_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_35_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_35_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_35_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_34_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_34_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_34_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_34_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_34_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_34_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_34_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_33_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_33_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_33_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_33_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_33_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_32_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_32_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_32_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_32_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_32_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_32_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_31_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_31_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_31_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_31_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_31_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_30_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_30_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_30_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_30_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_30_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_29_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_29_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_29_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_29_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_28_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_28_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_28_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_27_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_27_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_27_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_27_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_26_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_26_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_26_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_26_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_26_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_25_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_25_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_25_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_25_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_25_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_24_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_24_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_24_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_23_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_23_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_23_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_23_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_22_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_22_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_22_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_22_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_22_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_21_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_21_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_21_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_21_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_21_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_20_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_20_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_20_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_20_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_20_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_20_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_20_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_19_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_19_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_18_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_18_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_18_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_17_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_17_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_17_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_17_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_17_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_16_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_16_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_16_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_16_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_16_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_16_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_15_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_15_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_14_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_14_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_14_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_14_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_14_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_13_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_13_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_13_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_13_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_12_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_12_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_12_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_12_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_12_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_12_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_12_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_11_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_11_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_11_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_11_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_11_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_10_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_10_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_10_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_10_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_9_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_9_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_9_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_9_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_8_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_8_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_8_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_7_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_7_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_7_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_7_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_6_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_6_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_6_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_6_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_5_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_5_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_5_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_5_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_5_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_5_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_5_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_4_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_4_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_4_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_4_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_4_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_4_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_3_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_3_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_3_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_3_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_3_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_2_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_2_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_2_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_1_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_1_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_1_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_1_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal reg_init_0_[8:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_0_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_0_. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Sharing sequential element reg_init_0_. Add a syn_preserve attribute to the element to prevent sharing.
@A: CL282 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal lcd_rst_n_out. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal lcd_data_out. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal lcd_cs_out. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@A: CL282 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal lcd_clk_out. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal data_reg[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal color_y[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal color_x[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Feedback mux created for signal cnt_word[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to lcd_cs_out assign 0, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_0_[8:5] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_1_[5:4] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_1_[2:1] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_3_[5:3] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_5_[5:4] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_6_[3:2] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_7_[3:2] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_9_[5:4] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_9_[1:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_10_[5:4] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_10_[1:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_11_[5:4] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_11_[2:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_12_[5:4] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_13_[7] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_13_[5:3] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_13_[1:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_14_[4:3] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_15_[7:6] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_15_[5:0] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_16_[3:2] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_17_[7:6] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_18_[7:1] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_19_[7:6] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_19_[5:2] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_19_[1:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_21_[7:6] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_23_[7:6] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_23_[2:1] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_24_[3:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_25_[7:6] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_26_[8:7] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_26_[4:3] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_27_[8:7] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_27_[6] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_28_[7:5] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_29_[8:6] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_31_[3:2] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_33_[1:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_34_[1:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_35_[5:0] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_36_[3] assign 0, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_37_[5:4] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_37_[3:2] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_38_[4:3] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_38_[2:0] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_39_[3:2] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_39_[1] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_40_[1:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_41_[4:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_42_[1:0] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_43_[8] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_43_[7:5] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_44_[8:6] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_45_[7:3] assign 0, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_46_[7:4] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_46_[3:2] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_48_[3:2] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_48_[1:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_49_[3:2] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_50_[5:0] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_51_[5:3] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_51_[2] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_52_[7] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_52_[6] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_52_[5] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_52_[4] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_52_[3:1] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_53_[3:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_54_[4:0] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_55_[7:5] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_55_[4:0] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_56_[4:0] assign 0, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_57_[7:6] assign 0, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_57_[4:2] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_57_[1:0] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_58_[4:1] assign 0, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_59_[2:1] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_init_59_[0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_0_[1] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_0_[0] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_4_[8:4] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_5_[3] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_5_[2] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_5_[1:0] assign 1, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_8_[8] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_8_[7:0] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_9_[8:4] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_9_[3:0] assign 0, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_10_[8:6] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_10_[5] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_10_[4] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_10_[3:2] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|All reachable assignments to reg_setxy_10_[1:0] assign 0, register removed by optimization
@N: CL189 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Register bit color_y[0] is always 0.
@N: CL189 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Register bit color_y[1] is always 0.
@N: CL189 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Register bit color_y[2] is always 0.
@N: CL189 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Register bit color_y[3] is always 0.
@N: CL189 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Register bit color_y[4] is always 0.
@N: CL189 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Register bit color_y[11] is always 1.
@N: CL189 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Register bit color_y[12] is always 1.
@N: CL189 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Register bit color_y[13] is always 1.
@N: CL189 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Register bit color_y[14] is always 1.
@N: CL189 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Register bit color_y[15] is always 1.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Optimizing register bit state_back[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Pruning register bit 2 of state_back[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Pruning register bits 15 to 11 of color_y[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Pruning register bits 4 to 0 of color_y[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.

@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v":5:7:5:24|Synthesizing module FPGA_SoC_OSC_0_OSC in library work.

@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":21:7:21:12|Synthesizing module PWMctr in library work.

@W: CL113 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Feedback mux created for signal period[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|All reachable assignments to period[15:7] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|All reachable assignments to period[6:5] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|All reachable assignments to period[4:3] assign 0, register removed by optimization
@W: CL251 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|All reachable assignments to period[2] assign 1, register removed by optimization
@W: CL250 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|All reachable assignments to period[1:0] assign 0, register removed by optimization
@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg_demo.v":21:7:21:14|Synthesizing module reg_demo in library work.

@N: CL134 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg_demo.v":53:0:53:5|Found RAM mem, depth=16, width=8
@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_demo.v":22:7:22:18|Synthesizing module reg_apb_demo in library work.

@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":21:7:21:13|Synthesizing module reg16x8 in library work.

@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_0_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_1_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_2_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_3_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_4_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_5_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_6_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_7_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_8_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_9_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_10_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_11_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_12_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_13_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_14_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg16x8.v":52:0:52:5|Register mem_15_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_wrp.v":21:7:21:17|Synthesizing module reg_apb_wrp in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v":718:7:718:14|Synthesizing module SYSRESET in library work.

@N: CG364 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\FPGA_SoC.v":9:7:9:14|Synthesizing module FPGA_SoC in library work.

@W: CL246 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_wrp.v":35:21:35:25|Input port bits 7 to 6 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_wrp.v":35:21:35:25|Input port bits 1 to 0 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_demo.v":37:21:37:25|Input port bits 7 to 6 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\GitHub\FPGA\FPGA_SoC\hdl\reg_apb_demo.v":37:21:37:25|Input port bits 1 to 0 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":51:0:51:5|Optimizing register bit timer[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":51:0:51:5|Optimizing register bit timer[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":51:0:51:5|Optimizing register bit timer[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":51:0:51:5|Optimizing register bit timer[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":51:0:51:5|Optimizing register bit timer[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":51:0:51:5|Optimizing register bit timer[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":51:0:51:5|Optimizing register bit timer[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":51:0:51:5|Optimizing register bit timer[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Optimizing register bit CNT[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":36:0:36:5|Pruning register bits 31 to 7 of CNT[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\GitHub\FPGA\FPGA_SoC\hdl\PWM.v":51:0:51:5|Pruning register bits 31 to 24 of timer[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v":16:7:16:24|*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\OSC_0\FPGA_SoC_OSC_0_OSC.v":14:7:14:9|Input XTL is unused.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Optimizing register bit cnt_write[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Optimizing register bit cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Optimizing register bit cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Optimizing register bit cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Optimizing register bit cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Optimizing register bit cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Optimizing register bit cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Optimizing register bit cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Optimizing register bit cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Optimizing register bit cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Optimizing register bit cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Pruning register bits 15 to 6 of cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Pruning register bit 5 of cnt_write[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL249 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Initial value is not supported on state machine state
@N: CL201 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Trying to extract state machine for register cnt_scan.
Extracted state machine for register cnt_scan
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Trying to extract state machine for register cnt_main.
Extracted state machine for register cnt_main
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Trying to extract state machine for register cnt_init.
Extracted state machine for register cnt_init
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL279 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Pruning register bits 10 to 6 of color_y[10:5]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Pruning register bits 15 to 12 of color_x[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Pruning register bits 10 to 6 of color_x[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":87:1:87:6|Pruning register bits 4 to 1 of color_x[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\hdl\LCD_RGB.v":32:16:32:27|Input ram_lcd_data is unused.
@W: CL246 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":175:13:175:17|Input port bits 1 to 0 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":200:19:200:29|*Unassigned bits of PWM_STRETCH[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@W: CL157 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":182:7:182:13|*Output TACHINT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":181:21:181:26|Input TACHIN is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":184:6:184:12|Input PWM_CLK is unused.
@W: CL246 :"D:\GitHub\FPGA\FPGA_SoC\component\work\FPGA_SoC\CoreGPIO_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":107:18:107:25|Input PRDATAS3 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":108:18:108:25|Input PRDATAS4 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":124:13:124:20|Input PREADYS3 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":125:13:125:20|Input PREADYS4 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"D:\GitHub\FPGA\FPGA_SoC\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 07 15:11:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 07 15:11:39 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 07 15:11:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
File D:\GitHub\FPGA\FPGA_SoC\synthesis\synwork\FPGA_SoC_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 07 15:11:40 2023

###########################################################]
# Fri Jul 07 15:11:41 2023

Synopsys Generic Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:56:37
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC_scck.rpt 
Printing clock  summary report in "D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@W: BN132 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\fpga_soc.v":815:7:815:14|Removing user instance PWMctr_3 because it is equivalent to instance PWMctr_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\fpga_soc.v":804:7:804:14|Removing user instance PWMctr_2 because it is equivalent to instance PWMctr_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\fpga_soc.v":793:7:793:14|Removing user instance PWMctr_1 because it is equivalent to instance PWMctr_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":182:7:182:13|Tristate driver TACHINT (in view: work.corepwm_Z3(verilog)) on net TACHINT (in view: work.corepwm_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\osc_0\fpga_soc_osc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\osc_0\fpga_soc_osc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\osc_0\fpga_soc_osc_0_osc.v":16:7:16:24|Tristate driver RCOSC_25_50MHZ_O2F (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\osc_0\fpga_soc_osc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\osc_0\fpga_soc_osc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) has its enable tied to GND.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing sequential instance ram_lcd_clk_en (in view: work.LCD_RGB(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing sequential instance ram_lcd_addr[7:0] (in view: work.LCD_RGB(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing sequential instance lcd_rst_n_out (in view: work.LCD_RGB(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing sequential instance lcd_bl_out (in view: work.LCD_RGB(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=21  set on top level netlist FPGA_SoC

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock        Clock                   Clock
Clock                                           Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------
FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     353  
FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     118  
System                                          100.0 MHz     10.000        system       system_clkgroup         0    
======================================================================================================================

@W: MT530 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\coregpio_0\rtl\vlog\core\coregpio.v":484:0:484:5|Found inferred clock FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock which controls 353 sequential elements including CoreGPIO_0.xhdl1\.GEN_BITS\[0\]\.APB_32\.INTR_reg[0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Found inferred clock FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock which controls 118 sequential elements including LCD_RGB_0.color_x[1]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

Encoding state machine state[5:0] (in view: work.LCD_RGB(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine cnt_scan[5:0] (in view: work.LCD_RGB(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine cnt_main[3:0] (in view: work.LCD_RGB(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|There are no possible illegal states for state machine cnt_main[3:0] (in view: work.LCD_RGB(verilog)); safe FSM implementation is not required.
Encoding state machine cnt_init[5:0] (in view: work.LCD_RGB(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 53MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 07 15:11:41 2023

###########################################################]
# Fri Jul 07 15:11:41 2023

Synopsys Generic Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:56:37
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N: MO111 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\corepwm.v":182:7:182:13|Tristate driver TACHINT (in view: work.corepwm_Z3(verilog)) on net TACHINT (in view: work.corepwm_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\osc_0\fpga_soc_osc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\osc_0\fpga_soc_osc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\osc_0\fpga_soc_osc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\osc_0\fpga_soc_osc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\osc_0\fpga_soc_osc_0_osc.v":16:7:16:24|Tristate driver RCOSC_25_50MHZ_O2F (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.FPGA_SoC_OSC_0_OSC(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: MO160 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\coregpio_0\rtl\vlog\core\coregpio.v":464:0:464:5|Register bit xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_both[0] (in view view:work.FPGA_SoC_CoreGPIO_0_CoreGPIO_Z2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FA239 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":258:23:258:37|ROM data_reg_5[8:3] (in view: work.LCD_RGB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":258:23:258:37|ROM data_reg_5[1] (in view: work.LCD_RGB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":258:23:258:37|ROM data_reg_5[8:3] (in view: work.LCD_RGB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":258:23:258:37|Found ROM .delname. (in view: work.LCD_RGB(verilog)) with 11 words by 6 bits.
@W: FA239 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":258:23:258:37|ROM data_reg_5[1] (in view: work.LCD_RGB(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":258:23:258:37|Found ROM .delname. (in view: work.LCD_RGB(verilog)) with 11 words by 1 bit.
@W: BN132 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\coregpio_0\rtl\vlog\core\coregpio.v":449:0:449:1|Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_4[0] because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\coregpio_0\rtl\vlog\core\coregpio.v":444:0:444:5|Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg[0] because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1039 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|User-specified initial value defined for instance LCD_RGB_0.state_back[1:0] is being ignored. 
@W: FX1039 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|User-specified initial value defined for instance LCD_RGB_0.color_y[5] is being ignored. 
@W: FX1039 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|User-specified initial value defined for instance LCD_RGB_0.color_x[11] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@W: FX107 :"d:\github\fpga\fpga_soc\hdl\reg_demo.v":53:0:53:5|RAM reg_apb_demo_0.reg_demo_0.mem[7:0] (in view: work.FPGA_SoC(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":73:0:73:5|Found counter in view:work.corepwm_timebase_16s_0s(verilog) instance period_cnt[15:0] 
@N: MO231 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Found counter in view:work.corepwm_timebase_16s_0s(verilog) instance prescale_cnt[15:0] 
@N: MF179 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\pwm_gen.v":84:17:84:82|Found 16 by 16 bit equality operator ('==') PWM_output_generation\[4\]\.genblk1\.un1_period_cnt_1 (in view: work.corepwm_pwm_gen_4s_16s_0_0s(verilog))
@N: MF179 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\pwm_gen.v":84:17:84:82|Found 16 by 16 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_period_cnt_1 (in view: work.corepwm_pwm_gen_4s_16s_0_0s(verilog))
@N: MF179 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\pwm_gen.v":84:17:84:82|Found 16 by 16 bit equality operator ('==') PWM_output_generation\[2\]\.genblk1\.un1_period_cnt_1 (in view: work.corepwm_pwm_gen_4s_16s_0_0s(verilog))
@N: MF179 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\pwm_gen.v":84:17:84:82|Found 16 by 16 bit equality operator ('==') PWM_output_generation\[3\]\.genblk1\.un1_period_cnt_1 (in view: work.corepwm_pwm_gen_4s_16s_0_0s(verilog))
Encoding state machine state[5:0] (in view: work.LCD_RGB(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine cnt_scan[5:0] (in view: work.LCD_RGB(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine cnt_main[3:0] (in view: work.LCD_RGB(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|There are no possible illegal states for state machine cnt_main[3:0] (in view: work.LCD_RGB(verilog)); safe FSM implementation is not required.
Encoding state machine cnt_init[5:0] (in view: work.LCD_RGB(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
@W: MO161 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit color_x[1] (in view view:work.LCD_RGB(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Found counter in view:work.LCD_RGB(verilog) instance y_cnt[7:0] 
@N: MO231 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Found counter in view:work.LCD_RGB(verilog) instance cnt[5:0] 
@N: MO231 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Found counter in view:work.LCD_RGB(verilog) instance cnt_write[4:0] 
@N: MO231 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Found counter in view:work.LCD_RGB(verilog) instance cnt_delay[15:0] 
@W: FX107 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|RAM color_word_lsb[7:0] (in view: work.LCD_RGB(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|RAM color_word_msb[7:0] (in view: work.LCD_RGB(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit num_delay[13] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit num_delay[12] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit num_delay[10] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit num_delay[4] (in view view:work.LCD_RGB(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit num_delay[2] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Register bit num_delay[0] (in view view:work.LCD_RGB(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing instance LCD_RGB_0.num_delay[7] because it is equivalent to instance LCD_RGB_0.num_delay[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing instance LCD_RGB_0.num_delay[3] because it is equivalent to instance LCD_RGB_0.num_delay[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing instance LCD_RGB_0.num_delay[15] because it is equivalent to instance LCD_RGB_0.num_delay[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing instance LCD_RGB_0.num_delay[6] because it is equivalent to instance LCD_RGB_0.num_delay[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Removing instance LCD_RGB_0.num_delay[9] because it is equivalent to instance LCD_RGB_0.num_delay[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 158MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 158MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 158MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 158MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 158MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 158MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 158MB)

@N: MO106 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":239:23:239:36|Found ROM .delname. (in view: work.FPGA_SoC(verilog)) with 60 words by 9 bits.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\pwm.v":51:0:51:5|Removing sequential instance PWMctr_0.h_time[0] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\pwm.v":51:0:51:5|Removing sequential instance PWMctr_0.h_time[1] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 158MB)

@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[0] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[1] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[2] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[3] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[4] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[5] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[6] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[7] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[8] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[9] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[10] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[11] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[12] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[13] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[14] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\component\actel\directcore\corepwm\4.5.100\rtl\vlog\core\timebase.v":51:0:51:5|Removing sequential instance corepwm_0.genblk5\.genblk1\.corepwm_timebase.prescale_cnt[15] (in view: work.FPGA_SoC(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 179MB peak: 181MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -1.37ns		1278 /       412
   2		0h:00m:03s		    -1.37ns		1191 /       412
   3		0h:00m:03s		    -0.55ns		1192 /       412
@N: FX271 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Replicating instance LCD_RGB_0.x_cnt[3] (in view: work.FPGA_SoC(verilog)) with 17 loads 2 times to improve timing.
@N: FX271 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Replicating instance LCD_RGB_0.x_cnt[2] (in view: work.FPGA_SoC(verilog)) with 17 loads 2 times to improve timing.
@N: FX271 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Replicating instance LCD_RGB_0.x_cnt[1] (in view: work.FPGA_SoC(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"d:\github\fpga\fpga_soc\hdl\lcd_rgb.v":87:1:87:6|Replicating instance LCD_RGB_0.x_cnt[0] (in view: work.FPGA_SoC(verilog)) with 14 loads 1 time to improve timing.
Timing driven replication report
Added 7 Registers via timing driven replication
Added 7 LUTs via timing driven replication

   4		0h:00m:05s		    -0.48ns		1201 /       419
   5		0h:00m:05s		    -0.39ns		1202 /       419
   6		0h:00m:05s		    -0.40ns		1204 /       419
   7		0h:00m:05s		    -0.38ns		1205 /       419
   8		0h:00m:05s		    -0.38ns		1206 /       419


   9		0h:00m:05s		    -0.08ns		1206 /       419
  10		0h:00m:05s		    -0.08ns		1208 /       419
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\reg_demo.v":41:0:41:5|Removing sequential instance reg_apb_demo_0.reg_demo_0.data_out[4] (in view: work.FPGA_SoC(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\reg_demo.v":41:0:41:5|Removing sequential instance reg_apb_demo_0.reg_demo_0.data_out[5] (in view: work.FPGA_SoC(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\reg_demo.v":41:0:41:5|Removing sequential instance reg_apb_demo_0.reg_demo_0.data_out[6] (in view: work.FPGA_SoC(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\reg_demo.v":41:0:41:5|Removing sequential instance reg_apb_demo_0.reg_demo_0.data_out[7] (in view: work.FPGA_SoC(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\reg_demo.v":41:0:41:5|Removing sequential instance reg_apb_demo_0.reg_demo_0.data_out[0] (in view: work.FPGA_SoC(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\reg_demo.v":41:0:41:5|Removing sequential instance reg_apb_demo_0.reg_demo_0.data_out[1] (in view: work.FPGA_SoC(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\reg_demo.v":41:0:41:5|Removing sequential instance reg_apb_demo_0.reg_demo_0.data_out[2] (in view: work.FPGA_SoC(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"d:\github\fpga\fpga_soc\hdl\reg_demo.v":41:0:41:5|Removing sequential instance reg_apb_demo_0.reg_demo_0.data_out[3] (in view: work.FPGA_SoC(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: FP130 |Promoting Net SYSRESET_0_POWER_ON_RESET_N on CLKINT  I_456 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 189MB peak: 191MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 190MB peak: 191MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
130 gated/generated clock tree(s) driving 674 clock pin(s) of sequential element(s)
0 instances converted, 674 sequential instances remain driven by gated/generated clocks

============================================================================================================================ Gated/Generated Clocks =============================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_0.CCC_INST                               CCC                    447        PWMctr_0.pwm                                     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FCCC_0.CCC_INST                               CCC                    99         LCD_RGB_0.x_cnt_fast[0]                          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       reg_apb_wrp_0.reg16x8_0.un1_data_out8_23      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_247_rs     No clocks found on inputs                                                                                                     
@K:CKID0004       reg_apb_wrp_0.reg16x8_0.un1_data_out8_111     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_215_rs     No clocks found on inputs                                                                                                     
@K:CKID0005       reg_apb_wrp_0.reg16x8_0.un1_data_out8_119     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_223_rs     No clocks found on inputs                                                                                                     
@K:CKID0006       reg_apb_wrp_0.reg16x8_0.un1_data_out8_60      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_254_rs     No clocks found on inputs                                                                                                     
@K:CKID0007       reg_apb_wrp_0.reg16x8_0.un1_data_out8_110     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_214_rs     No clocks found on inputs                                                                                                     
@K:CKID0008       reg_apb_wrp_0.reg16x8_0.un1_data_out8_118     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_222_rs     No clocks found on inputs                                                                                                     
@K:CKID0009       reg_apb_wrp_0.reg16x8_0.un1_data_out8_63      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_253_rs     No clocks found on inputs                                                                                                     
@K:CKID0010       reg_apb_wrp_0.reg16x8_0.un1_data_out8_87      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_151_rs     No clocks found on inputs                                                                                                     
@K:CKID0011       reg_apb_wrp_0.reg16x8_0.un1_data_out8_46      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_159_rs     No clocks found on inputs                                                                                                     
@K:CKID0012       reg_apb_wrp_0.reg16x8_0.un1_data_out8_39      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_167_rs     No clocks found on inputs                                                                                                     
@K:CKID0013       reg_apb_wrp_0.reg16x8_0.un1_data_out8_55      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_135_rs     No clocks found on inputs                                                                                                     
@K:CKID0014       reg_apb_wrp_0.reg16x8_0.un1_data_out8_10      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_185_rs     No clocks found on inputs                                                                                                     
@K:CKID0015       reg_apb_wrp_0.reg16x8_0.un1_data_out8_26      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_201_rs     No clocks found on inputs                                                                                                     
@K:CKID0016       reg_apb_wrp_0.reg16x8_0.un1_data_out8_122     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_177_rs     No clocks found on inputs                                                                                                     
@K:CKID0017       reg_apb_wrp_0.reg16x8_0.un1_data_out8_1       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_233_rs     No clocks found on inputs                                                                                                     
@K:CKID0018       reg_apb_wrp_0.reg16x8_0.un1_data_out8_71      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_188_rs     No clocks found on inputs                                                                                                     
@K:CKID0019       reg_apb_wrp_0.reg16x8_0.un1_data_out8_79      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_204_rs     No clocks found on inputs                                                                                                     
@K:CKID0020       reg_apb_wrp_0.reg16x8_0.un1_data_out8_100     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_180_rs     No clocks found on inputs                                                                                                     
@K:CKID0021       reg_apb_wrp_0.reg16x8_0.un1_data_out8_95      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_236_rs     No clocks found on inputs                                                                                                     
@K:CKID0022       reg_apb_wrp_0.reg16x8_0.un1_data_out8_117     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_221_rs     No clocks found on inputs                                                                                                     
@K:CKID0023       reg_apb_wrp_0.reg16x8_0.un1_data_out8_62      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_252_rs     No clocks found on inputs                                                                                                     
@K:CKID0024       reg_apb_wrp_0.reg16x8_0.un1_data_out8_86      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_150_rs     No clocks found on inputs                                                                                                     
@K:CKID0025       reg_apb_wrp_0.reg16x8_0.un1_data_out8_44      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_158_rs     No clocks found on inputs                                                                                                     
@K:CKID0026       reg_apb_wrp_0.reg16x8_0.un1_data_out8_37      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_166_rs     No clocks found on inputs                                                                                                     
@K:CKID0027       reg_apb_wrp_0.reg16x8_0.un1_data_out8_53      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_134_rs     No clocks found on inputs                                                                                                     
@K:CKID0028       reg_apb_wrp_0.reg16x8_0.un1_data_out8_8       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_143_rs     No clocks found on inputs                                                                                                     
@K:CKID0029       reg_apb_wrp_0.reg16x8_0.un1_data_out8_24      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_199_rs     No clocks found on inputs                                                                                                     
@K:CKID0030       reg_apb_wrp_0.reg16x8_0.un1_data_out8_120     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_175_rs     No clocks found on inputs                                                                                                     
@K:CKID0031       reg_apb_wrp_0.reg16x8_0.un1_data_out8_3       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_231_rs     No clocks found on inputs                                                                                                     
@K:CKID0032       reg_apb_wrp_0.reg16x8_0.un1_data_out8_70      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_186_rs     No clocks found on inputs                                                                                                     
@K:CKID0033       reg_apb_wrp_0.reg16x8_0.un1_data_out8_78      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_202_rs     No clocks found on inputs                                                                                                     
@K:CKID0034       reg_apb_wrp_0.reg16x8_0.un1_data_out8_103     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_178_rs     No clocks found on inputs                                                                                                     
@K:CKID0035       reg_apb_wrp_0.reg16x8_0.un1_data_out8_94      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_234_rs     No clocks found on inputs                                                                                                     
@K:CKID0036       reg_apb_wrp_0.reg16x8_0.un1_data_out8_22      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_246_rs     No clocks found on inputs                                                                                                     
@K:CKID0037       reg_apb_wrp_0.reg16x8_0.un1_data_out8_61      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_255_rs     No clocks found on inputs                                                                                                     
@K:CKID0038       reg_apb_wrp_0.reg16x8_0.un1_data_out8_85      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_149_rs     No clocks found on inputs                                                                                                     
@K:CKID0039       reg_apb_wrp_0.reg16x8_0.un1_data_out8_42      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_157_rs     No clocks found on inputs                                                                                                     
@K:CKID0040       reg_apb_wrp_0.reg16x8_0.un1_data_out8_35      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_165_rs     No clocks found on inputs                                                                                                     
@K:CKID0041       reg_apb_wrp_0.reg16x8_0.un1_data_out8_51      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_133_rs     No clocks found on inputs                                                                                                     
@K:CKID0042       reg_apb_wrp_0.reg16x8_0.un1_data_out8_67      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_141_rs     No clocks found on inputs                                                                                                     
@K:CKID0043       reg_apb_wrp_0.reg16x8_0.un1_data_out8_45      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_197_rs     No clocks found on inputs                                                                                                     
@K:CKID0044       reg_apb_wrp_0.reg16x8_0.un1_data_out8_38      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_173_rs     No clocks found on inputs                                                                                                     
@K:CKID0045       reg_apb_wrp_0.reg16x8_0.un1_data_out8_54      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_229_rs     No clocks found on inputs                                                                                                     
@K:CKID0046       reg_apb_wrp_0.reg16x8_0.un1_data_out8_69      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_184_rs     No clocks found on inputs                                                                                                     
@K:CKID0047       reg_apb_wrp_0.reg16x8_0.un1_data_out8_77      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_200_rs     No clocks found on inputs                                                                                                     
@K:CKID0048       reg_apb_wrp_0.reg16x8_0.un1_data_out8_102     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_176_rs     No clocks found on inputs                                                                                                     
@K:CKID0049       reg_apb_wrp_0.reg16x8_0.un1_data_out8_93      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_232_rs     No clocks found on inputs                                                                                                     
@K:CKID0050       reg_apb_wrp_0.reg16x8_0.un1_data_out8_21      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_245_rs     No clocks found on inputs                                                                                                     
@K:CKID0051       reg_apb_wrp_0.reg16x8_0.un1_data_out8_109     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_213_rs     No clocks found on inputs                                                                                                     
@K:CKID0052       reg_apb_wrp_0.reg16x8_0.un1_data_out8_84      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_148_rs     No clocks found on inputs                                                                                                     
@K:CKID0053       reg_apb_wrp_0.reg16x8_0.un1_data_out8_40      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_156_rs     No clocks found on inputs                                                                                                     
@K:CKID0054       reg_apb_wrp_0.reg16x8_0.un1_data_out8_33      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_164_rs     No clocks found on inputs                                                                                                     
@K:CKID0055       reg_apb_wrp_0.reg16x8_0.un1_data_out8_49      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_132_rs     No clocks found on inputs                                                                                                     
@K:CKID0056       reg_apb_wrp_0.reg16x8_0.un1_data_out8_65      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_140_rs     No clocks found on inputs                                                                                                     
@K:CKID0057       reg_apb_wrp_0.reg16x8_0.un1_data_out8_47      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_195_rs     No clocks found on inputs                                                                                                     
@K:CKID0058       reg_apb_wrp_0.reg16x8_0.un1_data_out8_36      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_171_rs     No clocks found on inputs                                                                                                     
@K:CKID0059       reg_apb_wrp_0.reg16x8_0.un1_data_out8_52      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_227_rs     No clocks found on inputs                                                                                                     
@K:CKID0060       reg_apb_wrp_0.reg16x8_0.un1_data_out8_68      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_142_rs     No clocks found on inputs                                                                                                     
@K:CKID0061       reg_apb_wrp_0.reg16x8_0.un1_data_out8_76      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_198_rs     No clocks found on inputs                                                                                                     
@K:CKID0062       reg_apb_wrp_0.reg16x8_0.un1_data_out8_101     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_174_rs     No clocks found on inputs                                                                                                     
@K:CKID0063       reg_apb_wrp_0.reg16x8_0.un1_data_out8_92      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_230_rs     No clocks found on inputs                                                                                                     
@K:CKID0064       reg_apb_wrp_0.reg16x8_0.un1_data_out8_20      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_244_rs     No clocks found on inputs                                                                                                     
@K:CKID0065       reg_apb_wrp_0.reg16x8_0.un1_data_out8_108     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_212_rs     No clocks found on inputs                                                                                                     
@K:CKID0066       reg_apb_wrp_0.reg16x8_0.un1_data_out8_116     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_220_rs     No clocks found on inputs                                                                                                     
@K:CKID0067       reg_apb_wrp_0.reg16x8_0.un1_data_out8_15      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_155_rs     No clocks found on inputs                                                                                                     
@K:CKID0068       reg_apb_wrp_0.reg16x8_0.un1_data_out8_31      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_163_rs     No clocks found on inputs                                                                                                     
@K:CKID0069       reg_apb_wrp_0.reg16x8_0.un1_data_out8_127     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_131_rs     No clocks found on inputs                                                                                                     
@K:CKID0070       reg_apb_wrp_0.reg16x8_0.un1_data_out8_6       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_139_rs     No clocks found on inputs                                                                                                     
@K:CKID0071       reg_apb_wrp_0.reg16x8_0.un1_data_out8_41      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_193_rs     No clocks found on inputs                                                                                                     
@K:CKID0072       reg_apb_wrp_0.reg16x8_0.un1_data_out8_34      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_169_rs     No clocks found on inputs                                                                                                     
@K:CKID0073       reg_apb_wrp_0.reg16x8_0.un1_data_out8_50      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_225_rs     No clocks found on inputs                                                                                                     
@K:CKID0074       reg_apb_wrp_0.reg16x8_0.un1_data_out8_66      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_241_rs     No clocks found on inputs                                                                                                     
@K:CKID0075       reg_apb_wrp_0.reg16x8_0.un1_data_out8_75      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_196_rs     No clocks found on inputs                                                                                                     
@K:CKID0076       reg_apb_wrp_0.reg16x8_0.un1_data_out8_96      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_172_rs     No clocks found on inputs                                                                                                     
@K:CKID0077       reg_apb_wrp_0.reg16x8_0.un1_data_out8_91      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_228_rs     No clocks found on inputs                                                                                                     
@K:CKID0078       reg_apb_wrp_0.reg16x8_0.un1_data_out8_19      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_243_rs     No clocks found on inputs                                                                                                     
@K:CKID0079       reg_apb_wrp_0.reg16x8_0.un1_data_out8_107     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_211_rs     No clocks found on inputs                                                                                                     
@K:CKID0080       reg_apb_wrp_0.reg16x8_0.un1_data_out8_115     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_219_rs     No clocks found on inputs                                                                                                     
@K:CKID0081       reg_apb_wrp_0.reg16x8_0.un1_data_out8_56      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_250_rs     No clocks found on inputs                                                                                                     
@K:CKID0082       reg_apb_wrp_0.reg16x8_0.un1_data_out8_29      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_162_rs     No clocks found on inputs                                                                                                     
@K:CKID0083       reg_apb_wrp_0.reg16x8_0.un1_data_out8_125     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_130_rs     No clocks found on inputs                                                                                                     
@K:CKID0084       reg_apb_wrp_0.reg16x8_0.un1_data_out8_4       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_138_rs     No clocks found on inputs                                                                                                     
@K:CKID0085       reg_apb_wrp_0.reg16x8_0.un1_data_out8_43      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_191_rs     No clocks found on inputs                                                                                                     
@K:CKID0086       reg_apb_wrp_0.reg16x8_0.un1_data_out8_32      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_207_rs     No clocks found on inputs                                                                                                     
@K:CKID0087       reg_apb_wrp_0.reg16x8_0.un1_data_out8_48      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_183_rs     No clocks found on inputs                                                                                                     
@K:CKID0088       reg_apb_wrp_0.reg16x8_0.un1_data_out8_64      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_239_rs     No clocks found on inputs                                                                                                     
@K:CKID0089       reg_apb_wrp_0.reg16x8_0.un1_data_out8_74      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_194_rs     No clocks found on inputs                                                                                                     
@K:CKID0090       reg_apb_wrp_0.reg16x8_0.un1_data_out8_99      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_170_rs     No clocks found on inputs                                                                                                     
@K:CKID0091       reg_apb_wrp_0.reg16x8_0.un1_data_out8_90      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_226_rs     No clocks found on inputs                                                                                                     
@K:CKID0092       reg_apb_wrp_0.reg16x8_0.un1_data_out8_18      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_242_rs     No clocks found on inputs                                                                                                     
@K:CKID0093       reg_apb_wrp_0.reg16x8_0.un1_data_out8_106     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_210_rs     No clocks found on inputs                                                                                                     
@K:CKID0094       reg_apb_wrp_0.reg16x8_0.un1_data_out8_114     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_218_rs     No clocks found on inputs                                                                                                     
@K:CKID0095       reg_apb_wrp_0.reg16x8_0.un1_data_out8_59      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_249_rs     No clocks found on inputs                                                                                                     
@K:CKID0096       reg_apb_wrp_0.reg16x8_0.un1_data_out8_83      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_146_rs     No clocks found on inputs                                                                                                     
@K:CKID0097       reg_apb_wrp_0.reg16x8_0.un1_data_out8_123     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_129_rs     No clocks found on inputs                                                                                                     
@K:CKID0098       reg_apb_wrp_0.reg16x8_0.un1_data_out8_2       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_137_rs     No clocks found on inputs                                                                                                     
@K:CKID0099       reg_apb_wrp_0.reg16x8_0.un1_data_out8_14      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_189_rs     No clocks found on inputs                                                                                                     
@K:CKID0100       reg_apb_wrp_0.reg16x8_0.un1_data_out8_30      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_205_rs     No clocks found on inputs                                                                                                     
@K:CKID0101       reg_apb_wrp_0.reg16x8_0.un1_data_out8_126     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_181_rs     No clocks found on inputs                                                                                                     
@K:CKID0102       reg_apb_wrp_0.reg16x8_0.un1_data_out8_5       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_237_rs     No clocks found on inputs                                                                                                     
@K:CKID0103       reg_apb_wrp_0.reg16x8_0.un1_data_out8_73      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_192_rs     No clocks found on inputs                                                                                                     
@K:CKID0104       reg_apb_wrp_0.reg16x8_0.un1_data_out8_98      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_168_rs     No clocks found on inputs                                                                                                     
@K:CKID0105       reg_apb_wrp_0.reg16x8_0.un1_data_out8_89      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_224_rs     No clocks found on inputs                                                                                                     
@K:CKID0106       reg_apb_wrp_0.reg16x8_0.un1_data_out8_17      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_240_rs     No clocks found on inputs                                                                                                     
@K:CKID0107       reg_apb_wrp_0.reg16x8_0.un1_data_out8_105     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_209_rs     No clocks found on inputs                                                                                                     
@K:CKID0108       reg_apb_wrp_0.reg16x8_0.un1_data_out8_113     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_217_rs     No clocks found on inputs                                                                                                     
@K:CKID0109       reg_apb_wrp_0.reg16x8_0.un1_data_out8_58      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_248_rs     No clocks found on inputs                                                                                                     
@K:CKID0110       reg_apb_wrp_0.reg16x8_0.un1_data_out8_82      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_145_rs     No clocks found on inputs                                                                                                     
@K:CKID0111       reg_apb_wrp_0.reg16x8_0.un1_data_out8_13      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_154_rs     No clocks found on inputs                                                                                                     
@K:CKID0112       reg_apb_wrp_0.reg16x8_0.un1_data_out8         CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_136_rs     No clocks found on inputs                                                                                                     
@K:CKID0113       reg_apb_wrp_0.reg16x8_0.un1_data_out8_12      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_187_rs     No clocks found on inputs                                                                                                     
@K:CKID0114       reg_apb_wrp_0.reg16x8_0.un1_data_out8_28      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_203_rs     No clocks found on inputs                                                                                                     
@K:CKID0115       reg_apb_wrp_0.reg16x8_0.un1_data_out8_124     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_179_rs     No clocks found on inputs                                                                                                     
@K:CKID0116       reg_apb_wrp_0.reg16x8_0.un1_data_out8_7       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_235_rs     No clocks found on inputs                                                                                                     
@K:CKID0117       reg_apb_wrp_0.reg16x8_0.un1_data_out8_72      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_190_rs     No clocks found on inputs                                                                                                     
@K:CKID0118       reg_apb_wrp_0.reg16x8_0.un1_data_out8_97      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_206_rs     No clocks found on inputs                                                                                                     
@K:CKID0119       reg_apb_wrp_0.reg16x8_0.un1_data_out8_88      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_182_rs     No clocks found on inputs                                                                                                     
@K:CKID0120       reg_apb_wrp_0.reg16x8_0.un1_data_out8_16      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_238_rs     No clocks found on inputs                                                                                                     
@K:CKID0121       reg_apb_wrp_0.reg16x8_0.un1_data_out8_104     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_208_rs     No clocks found on inputs                                                                                                     
@K:CKID0122       reg_apb_wrp_0.reg16x8_0.un1_data_out8_112     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_216_rs     No clocks found on inputs                                                                                                     
@K:CKID0123       reg_apb_wrp_0.reg16x8_0.un1_data_out8_57      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_251_rs     No clocks found on inputs                                                                                                     
@K:CKID0124       reg_apb_wrp_0.reg16x8_0.un1_data_out8_81      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_144_rs     No clocks found on inputs                                                                                                     
@K:CKID0125       reg_apb_wrp_0.reg16x8_0.un1_data_out8_11      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_153_rs     No clocks found on inputs                                                                                                     
@K:CKID0126       reg_apb_wrp_0.reg16x8_0.un1_data_out8_27      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_161_rs     No clocks found on inputs                                                                                                     
@K:CKID0127       reg_apb_wrp_0.reg16x8_0.un1_data_out8_80      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_147_rs     No clocks found on inputs                                                                                                     
@K:CKID0128       reg_apb_wrp_0.reg16x8_0.un1_data_out8_9       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_152_rs     No clocks found on inputs                                                                                                     
@K:CKID0129       reg_apb_wrp_0.reg16x8_0.un1_data_out8_25      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_160_rs     No clocks found on inputs                                                                                                     
@K:CKID0130       reg_apb_wrp_0.reg16x8_0.un1_data_out8_121     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_data_out8_128_rs     No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 158MB peak: 191MB)

Writing Analyst data base D:\GitHub\FPGA\FPGA_SoC\synthesis\synwork\FPGA_SoC_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 187MB peak: 191MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 188MB peak: 191MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 186MB peak: 191MB)

@W: MT246 :"d:\github\fpga\fpga_soc\component\work\fpga_soc\fccc_0\fpga_soc_fccc_0_fccc.v":23:36:23:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL1_net"
@W: MT420 |Found inferred clock FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL0_net"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jul 07 15:11:49 2023
#


Top view:               FPGA_SoC
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.046

                                                Requested     Estimated      Requested     Estimated               Clock        Clock              
Starting Clock                                  Frequency     Frequency      Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------------
FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     111.7 MHz      10.000        8.954         1.046     inferred     Inferred_clkgroup_0
FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     100.0 MHz     146.9 MHz      10.000        6.808         3.192     inferred     Inferred_clkgroup_1
System                                          100.0 MHz     1029.4 MHz     10.000        0.971         9.029     system       system_clkgroup    
===================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                    |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                     Ending                                       |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                       System                                       |  10.000      9.029  |  No paths    -      |  No paths    -      |  No paths    -    
System                                       FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock  |  10.000      6.705  |  No paths    -      |  No paths    -      |  No paths    -    
FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock  FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock  |  10.000      1.046  |  No paths    -      |  No paths    -      |  No paths    -    
FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock  FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock  |  10.000      3.192  |  No paths    -      |  No paths    -      |  No paths    -    
================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                                                                     Arrival          
Instance                          Reference                                       Type        Pin                Net                                           Time        Slack
                                  Clock                                                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FPGA_SoC_MSS_0.MSS_ADLIB_INST     FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                3.040       1.046
FPGA_SoC_MSS_0.MSS_ADLIB_INST     FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[7]      CoreAPB3_0_APBmslave0_PADDR[7]                3.055       1.136
FPGA_SoC_MSS_0.MSS_ADLIB_INST     FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]                3.026       1.207
FPGA_SoC_MSS_0.MSS_ADLIB_INST     FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                3.040       1.249
FPGA_SoC_MSS_0.MSS_ADLIB_INST     FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                3.110       1.272
FPGA_SoC_MSS_0.MSS_ADLIB_INST     FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[16]     FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PADDR[16]     3.070       1.485
FPGA_SoC_MSS_0.MSS_ADLIB_INST     FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PSELx         2.965       1.548
FPGA_SoC_MSS_0.MSS_ADLIB_INST     FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                3.185       1.671
FPGA_SoC_MSS_0.MSS_ADLIB_INST     FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[19]     FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PADDR[19]     3.310       1.855
FPGA_SoC_MSS_0.MSS_ADLIB_INST     FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[17]     FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PADDR[17]     3.143       1.869
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                                                                     Required          
Instance                                                 Reference                                       Type        Pin                Net                                           Time         Slack
                                                         Clock                                                                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FPGA_SoC_MSS_0.MSS_ADLIB_INST                            FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[4]     FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PRDATA[4]     9.609        1.046
FPGA_SoC_MSS_0.MSS_ADLIB_INST                            FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[3]     FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PRDATA[3]     9.553        1.137
FPGA_SoC_MSS_0.MSS_ADLIB_INST                            FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[6]     FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PRDATA[6]     9.721        1.158
FPGA_SoC_MSS_0.MSS_ADLIB_INST                            FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[5]     FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PRDATA[5]     9.742        1.179
FPGA_SoC_MSS_0.MSS_ADLIB_INST                            FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[0]     FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PRDATA[0]     9.687        1.265
FPGA_SoC_MSS_0.MSS_ADLIB_INST                            FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[7]     FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PRDATA[7]     9.833        1.270
FPGA_SoC_MSS_0.MSS_ADLIB_INST                            FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[1]     FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PRDATA[1]     9.754        1.338
FPGA_SoC_MSS_0.MSS_ADLIB_INST                            FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[2]     FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PRDATA[2]     9.776        1.360
FPGA_SoC_MSS_0.MSS_ADLIB_INST                            FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[9]     FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PRDATA[9]     9.664        1.901
corepwm_0.genblk3\.corepwm_reg_if.psh_enable_reg1[1]     FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 psh_enable_reg1_1_sqmuxa                      9.707        1.939
========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.391
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.609

    - Propagation time:                      8.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.046

    Number of logic level(s):                5
    Starting point:                          FPGA_SoC_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[3]
    Ending point:                            FPGA_SoC_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[4]
    The start point is clocked by            FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                              Pin                Pin               Arrival     No. of    
Name                                                            Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
FPGA_SoC_MSS_0.MSS_ADLIB_INST                                   MSS_010     F_HM0_ADDR[3]      Out     3.040     3.040       -         
CoreAPB3_0_APBmslave0_PADDR[3]                                  Net         -                  -       1.004     -           80        
corepwm_0.genblk3\.corepwm_reg_if.PRDATA_regif_sn_m23_1_0_1     CFG4        D                  In      -         4.044       -         
corepwm_0.genblk3\.corepwm_reg_if.PRDATA_regif_sn_m23_1_0_1     CFG4        Y                  Out     0.284     4.328       -         
PRDATA_regif_sn_m23_1_0_1                                       Net         -                  -       0.483     -           1         
corepwm_0.genblk3\.corepwm_reg_if.PRDATA_regif_sn_m23_1_0       CFG4        D                  In      -         4.811       -         
corepwm_0.genblk3\.corepwm_reg_if.PRDATA_regif_sn_m23_1_0       CFG4        Y                  Out     0.284     5.095       -         
PRDATA_regif_sn_m23_1_0                                         Net         -                  -       0.483     -           1         
corepwm_0.genblk3\.corepwm_reg_if.PRDATA_regif_sn_m23           CFG3        C                  In      -         5.578       -         
corepwm_0.genblk3\.corepwm_reg_if.PRDATA_regif_sn_m23           CFG3        Y                  Out     0.194     5.772       -         
PRDATA_regif_sn_N_24                                            Net         -                  -       0.802     -           16        
corepwm_0.genblk3\.corepwm_reg_if.PRDATA_regif[4]               CFG4        D                  In      -         6.574       -         
corepwm_0.genblk3\.corepwm_reg_if.PRDATA_regif[4]               CFG4        Y                  Out     0.284     6.858       -         
CoreAPB3_0_APBmslave0_PRDATA[4]                                 Net         -                  -       0.483     -           1         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[4]                         CFG4        D                  In      -         7.341       -         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[4]                         CFG4        Y                  Out     0.250     7.591       -         
FPGA_SoC_MSS_0_FIC_0_APB_MASTER_PRDATA[4]                       Net         -                  -       0.971     -           1         
FPGA_SoC_MSS_0.MSS_ADLIB_INST                                   MSS_010     F_HM0_RDATA[4]     In      -         8.563       -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 8.954 is 4.726(52.8%) logic and 4.227(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                                          Arrival          
Instance                   Reference                                       Type     Pin     Net              Time        Slack
                           Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------
LCD_RGB_0.y_cnt[2]         FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       y_cnt[2]         0.094       3.192
LCD_RGB_0.y_cnt[1]         FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       y_cnt[1]         0.094       3.199
LCD_RGB_0.x_cnt[7]         FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       x_cnt[7]         0.094       3.252
LCD_RGB_0.x_cnt_1_rep1     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       x_cnt_1_rep1     0.094       3.253
LCD_RGB_0.x_cnt_3_rep1     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       x_cnt_3_rep1     0.094       3.282
LCD_RGB_0.x_cnt[5]         FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       x_cnt[5]         0.094       3.293
LCD_RGB_0.y_cnt[0]         FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       y_cnt[0]         0.094       3.306
LCD_RGB_0.x_cnt_2_rep1     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       x_cnt_2_rep1     0.094       3.309
LCD_RGB_0.y_cnt[3]         FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       y_cnt[3]         0.094       3.323
LCD_RGB_0.x_cnt[4]         FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       x_cnt[4]         0.094       3.358
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                                                Required          
Instance                                        Reference                                       Type         Pin          Net                           Time         Slack
                                                Clock                                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
LCD_RGB_0.color_word_lsb_color_word_lsb_0_0     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     RAM64x18     C_DIN[0]     un1_cnt_word13_2_RNIK83SC     9.899        3.192
LCD_RGB_0.color_word_lsb_color_word_lsb_0_1     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     RAM64x18     C_DIN[0]     un1_cnt_word13_2_RNIK83SC     9.899        3.192
LCD_RGB_0.color_word_lsb_color_word_lsb_0_1     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     RAM64x18     C_DIN[1]     un1_lcd_cs_out_46_iv[5]       9.899        3.201
LCD_RGB_0.color_word_lsb_color_word_lsb_0_1     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     RAM64x18     C_DIN[2]     un1_lcd_cs_out_46_iv[5]       9.899        3.201
LCD_RGB_0.color_word_lsb_color_word_lsb_0_1     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     RAM64x18     C_DIN[3]     un1_lcd_cs_out_46_iv[5]       9.899        3.201
LCD_RGB_0.color_word_msb_color_word_msb_0_0     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     RAM64x18     C_DIN[3]     un1_lcd_cs_out_u[3]           9.899        3.241
LCD_RGB_0.color_word_msb_color_word_msb_0_1     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     RAM64x18     C_DIN[0]     un1_lcd_cs_out_u[3]           9.899        3.241
LCD_RGB_0.color_word_msb_color_word_msb_0_1     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     RAM64x18     C_DIN[1]     un1_lcd_cs_out_u[3]           9.899        3.241
LCD_RGB_0.color_word_msb_color_word_msb_0_1     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     RAM64x18     C_DIN[2]     un1_lcd_cs_out_u[3]           9.899        3.241
LCD_RGB_0.color_word_msb_color_word_msb_0_1     FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     RAM64x18     C_DIN[3]     un1_lcd_cs_out_u[3]           9.899        3.241
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.101
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.899

    - Propagation time:                      6.707
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.192

    Number of logic level(s):                7
    Starting point:                          LCD_RGB_0.y_cnt[2] / Q
    Ending point:                            LCD_RGB_0.color_word_lsb_color_word_lsb_0_0 / C_DIN[0]
    The start point is clocked by            FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin C_CLK

Instance / Net                                               Pin          Pin               Arrival     No. of    
Name                                            Type         Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
LCD_RGB_0.y_cnt[2]                              SLE          Q            Out     0.094     0.094       -         
y_cnt[2]                                        Net          -            -       0.888     -           15        
LCD_RGB_0.y_cnt_RNIG0EL[0]                      CFG3         B            In      -         0.983       -         
LCD_RGB_0.y_cnt_RNIG0EL[0]                      CFG3         Y            Out     0.129     1.112       -         
un1_lcd_cs_out_7lto6_i_o2_0_0_1                 Net          -            -       0.483     -           1         
LCD_RGB_0.y_cnt_RNI9ASA1[5]                     CFG4         D            In      -         1.595       -         
LCD_RGB_0.y_cnt_RNI9ASA1[5]                     CFG4         Y            Out     0.284     1.879       -         
un1_lcd_cs_out_14lt7                            Net          -            -       0.590     -           3         
LCD_RGB_0.un1_lcd_cs_out_36                     CFG4         D            In      -         2.469       -         
LCD_RGB_0.un1_lcd_cs_out_36                     CFG4         Y            Out     0.250     2.719       -         
un1_lcd_cs_out_36                               Net          -            -       0.548     -           2         
LCD_RGB_0.un1_y_cnt_21_i_m2                     CFG4         D            In      -         3.267       -         
LCD_RGB_0.un1_y_cnt_21_i_m2                     CFG4         Y            Out     0.284     3.551       -         
N_147                                           Net          -            -       0.483     -           1         
LCD_RGB_0.un1_cnt_word13_1_RNIQ79O2             CFG4         D            In      -         4.034       -         
LCD_RGB_0.un1_cnt_word13_1_RNIQ79O2             CFG4         Y            Out     0.276     4.310       -         
un1_m2_0_a2_2_1                                 Net          -            -       0.483     -           1         
LCD_RGB_0.un1_x_cnt_17_RNI95P1C                 CFG4         C            In      -         4.793       -         
LCD_RGB_0.un1_x_cnt_17_RNI95P1C                 CFG4         Y            Out     0.196     4.989       -         
un1_N_5_mux_0_0_i                               Net          -            -       0.548     -           2         
LCD_RGB_0.un1_cnt_word13_2_RNIK83SC             CFG3         C            In      -         5.537       -         
LCD_RGB_0.un1_cnt_word13_2_RNIK83SC             CFG3         Y            Out     0.194     5.731       -         
un1_cnt_word13_2_RNIK83SC                       Net          -            -       0.977     -           2         
LCD_RGB_0.color_word_lsb_color_word_lsb_0_0     RAM64x18     C_DIN[0]     In      -         6.707       -         
==================================================================================================================
Total path delay (propagation time + setup) of 6.808 is 1.808(26.6%) logic and 5.000(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                Arrival          
Instance                                         Reference     Type     Pin     Net                      Time        Slack
                                                 Clock                                                                    
--------------------------------------------------------------------------------------------------------------------------
reg_apb_wrp_0.reg16x8_0.un1_data_out8_168_rs     System        SLE      Q       un1_data_out8_168_rs     0.076       6.705
reg_apb_wrp_0.reg16x8_0.un1_data_out8_170_rs     System        SLE      Q       un1_data_out8_170_rs     0.076       6.705
reg_apb_wrp_0.reg16x8_0.un1_data_out8_172_rs     System        SLE      Q       un1_data_out8_172_rs     0.076       6.705
reg_apb_wrp_0.reg16x8_0.un1_data_out8_174_rs     System        SLE      Q       un1_data_out8_174_rs     0.076       6.705
reg_apb_wrp_0.reg16x8_0.un1_data_out8_176_rs     System        SLE      Q       un1_data_out8_176_rs     0.076       6.705
reg_apb_wrp_0.reg16x8_0.un1_data_out8_178_rs     System        SLE      Q       un1_data_out8_178_rs     0.076       6.705
reg_apb_wrp_0.reg16x8_0.un1_data_out8_180_rs     System        SLE      Q       un1_data_out8_180_rs     0.076       6.705
reg_apb_wrp_0.reg16x8_0.un1_data_out8_206_rs     System        SLE      Q       un1_data_out8_206_rs     0.076       6.705
reg_apb_wrp_0.reg16x8_0.un1_data_out8_142_rs     System        SLE      Q       un1_data_out8_142_rs     0.076       6.742
reg_apb_wrp_0.reg16x8_0.un1_data_out8_184_rs     System        SLE      Q       un1_data_out8_184_rs     0.076       6.742
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                      Required          
Instance                                Reference     Type     Pin                Net                                                 Time         Slack
                                        Clock                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------
reg_apb_wrp_0.reg16x8_0.data_out[0]     System        SLE      D                  N_10_i                                              9.778        6.705
reg_apb_wrp_0.reg16x8_0.data_out[1]     System        SLE      D                  N_292_i                                             9.778        6.705
reg_apb_wrp_0.reg16x8_0.data_out[2]     System        SLE      D                  N_27_i                                              9.778        6.705
reg_apb_wrp_0.reg16x8_0.data_out[3]     System        SLE      D                  N_33_i                                              9.778        6.705
reg_apb_wrp_0.reg16x8_0.data_out[4]     System        SLE      D                  N_294_i                                             9.778        6.705
reg_apb_wrp_0.reg16x8_0.data_out[5]     System        SLE      D                  N_51_i                                              9.778        6.705
reg_apb_wrp_0.reg16x8_0.data_out[6]     System        SLE      D                  N_297_i                                             9.778        6.705
reg_apb_wrp_0.reg16x8_0.data_out[7]     System        SLE      D                  N_70_i                                              9.778        6.705
FCCC_0.CCC_INST                         System        CCC      RCOSC_25_50MHZ     OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       9.029
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      3.073
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.705

    Number of logic level(s):                4
    Starting point:                          reg_apb_wrp_0.reg16x8_0.un1_data_out8_168_rs / Q
    Ending point:                            reg_apb_wrp_0.reg16x8_0.data_out[1] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
reg_apb_wrp_0.reg16x8_0.un1_data_out8_168_rs      SLE      Q        Out     0.076     0.076       -         
un1_data_out8_168_rs                              Net      -        -       0.509     -           1         
reg_apb_wrp_0.reg16x8_0.mem_10__RNI19QJ[1]        CFG3     B        In      -         0.585       -         
reg_apb_wrp_0.reg16x8_0.mem_10__RNI19QJ[1]        CFG3     Y        Out     0.143     0.728       -         
mem_10_[1]                                        Net      -        -       0.590     -           3         
reg_apb_wrp_0.reg16x8_0.data_out_2_15_i_1[1]      CFG4     B        In      -         1.318       -         
reg_apb_wrp_0.reg16x8_0.data_out_2_15_i_1[1]      CFG4     Y        Out     0.125     1.442       -         
data_out_2_15_i_1[1]                              Net      -        -       0.483     -           1         
reg_apb_wrp_0.reg16x8_0.data_out_2_15_i_12[1]     CFG4     D        In      -         1.926       -         
reg_apb_wrp_0.reg16x8_0.data_out_2_15_i_12[1]     CFG4     Y        Out     0.250     2.176       -         
data_out_2_15_i_12[1]                             Net      -        -       0.483     -           1         
reg_apb_wrp_0.reg16x8_0.data_out_RNO[1]           CFG4     D        In      -         2.659       -         
reg_apb_wrp_0.reg16x8_0.data_out_RNO[1]           CFG4     Y        Out     0.276     2.935       -         
N_292_i                                           Net      -        -       0.138     -           1         
reg_apb_wrp_0.reg16x8_0.data_out[1]               SLE      D        In      -         3.073       -         
============================================================================================================
Total path delay (propagation time + setup) of 3.295 is 1.092(33.1%) logic and 2.203(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 186MB peak: 191MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 186MB peak: 191MB)

---------------------------------------
Resource Usage Report for FPGA_SoC 

Mapping to part: m2s010tvf400-1
Cell usage:
CCC             1 use
CLKINT          3 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           134 uses
CFG2           151 uses
CFG3           563 uses
CFG4           380 uses

Carry cells:
ARI1            213 uses - used for arithmetic functions
ARI1            19 uses - used for Wide-Mux implementation
Total ARI1      232 uses


Sequential Cells: 
SLE            667 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 22
I/O primitives: 21
BIBUF          2 uses
INBUF          2 uses
OUTBUF         15 uses
TRIBUFF        2 uses


Global Clock Buffers: 3

RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 5 of 22 (22%)

Total LUTs:    1460

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 180; LUTs = 180;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  667 + 180 + 0 + 0 = 847;
Total number of LUTs after P&R:  1460 + 180 + 0 + 0 = 1640;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 32MB peak: 191MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Fri Jul 07 15:11:49 2023

###########################################################]
