// Seed: 3707498760
module module_0;
  id_1(
      1 == id_2, id_2, 1'b0
  );
  wire id_3, id_4 = id_3;
  id_5(
      1'b0
  );
  assign id_4 = id_3;
  assign id_3 = id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input logic id_2,
    input wire id_3,
    output tri0 id_4,
    output tri id_5
);
  reg id_7;
  always
    if (id_1);
    else id_7 <= #id_0 id_2;
  assign id_7 = 1;
  module_0();
  wire id_8;
endmodule
