============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Oct 26 2025  11:23:25 pm
  Module:                 batcher
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (10 ps) Setup Check with Pin data_latch_reg[3][4][2]/CLK->SEN
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) data_latch_reg[2][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (R) data_latch_reg[3][4][2]/SEN
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     278                  
       Uncertainty:-       0                  
     Required Time:=     972                  
      Launch Clock:-       0                  
         Data Path:-     962                  
             Slack:=      10                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   7168  0.0     1     0       0    (-,-) 
  xif_clk                      -       -     -     (net)          -    -     -     -       -    (-,-) 
  xif_clk                      -       -     -     (net)          -    -     -     -       -    (-,-) 
  data_latch_reg[2][4][11]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_latch_reg[2][4][11]/CLK -       -      R     (arrival)   7168    -     1     0       0    (-,-) 
  data_latch_reg[2][4][11]/Q   -       CLK->Q R     sdffrq_1x      3  8.5    68   185     185    (-,-) 
  data_latch[2][4][11]         -       -      -     (net)          -    -     -     -       -    (-,-) 
  g445342/X                    -       A->X   F     inv_1x         2  6.3    34    39     224    (-,-) 
  n_2134                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444881/X                    -       A->X   F     or2_1x         2  6.6    38    86     309    (-,-) 
  n_2306                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444738/X                    -       C->X   F     oa21_1x        2  6.7    36    65     374    (-,-) 
  n_2433                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444622/X                    -       C->X   R     oai21_1x       2  6.9    87    44     418    (-,-) 
  n_2512                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444576/X                    -       A->X   F     inv_1x         1  3.3    32    32     450    (-,-) 
  n_2513                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444549/X                    -       A->X   R     nand2_1x       2  6.9    62    50     499    (-,-) 
  n_2643                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444471/X                    -       C->X   F     oai21_1x       1  3.4    44    51     550    (-,-) 
  n_2644                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  g455673/X                    -       B->X   F     ao21_1x        1  3.6    28    74     625    (-,-) 
  n_14265                      -       -      -     (net)          -    -     -     -       -    (-,-) 
  g455672/X                    -       A->X   F     ao21_2x       16 78.8   134   174     799    (-,-) 
  n_14266                      -       -      -     (net)          -    -     -     -       -    (-,-) 
  g444196/X                    -       A->X   R     inv_2x        16 79.7   194   163     962    (-,-) 
  n_2838                       -       -      -     (net)          -    -     -     -       -    (-,-) 
  data_latch_reg[3][4][2]/SEN  <<<     -      R     sdffrq_1x     16    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   7168  0.0     1     0    1250    (-,-) 
  xif_clk                     -       -     -     (net)          -    -     -     -       -    (-,-) 
  xif_clk                     -       -     -     (net)          -    -     -     -       -    (-,-) 
  data_latch_reg[3][4][2]/CLK <<<     -     R     sdffrq_1x   7168    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------


