$date
	Thu Apr 29 16:03:27 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_DivideBy100 $end
$var wire 1 ! clk_out $end
$var reg 1 " clk $end
$var integer 32 # contador [31:0] $end
$scope module DUT $end
$var wire 1 " clk $end
$var reg 1 ! clkOut $end
$var reg 7 $ cont [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
0"
x!
$end
#10000
b10 $
0!
b1 #
1"
#20000
b10 #
0"
#30000
b11 $
b11 #
1"
#40000
b100 #
0"
#50000
1!
b1 $
b101 #
1"
#60000
b110 #
0"
#70000
b10 $
0!
b111 #
1"
#80000
b1000 #
0"
#90000
b11 $
b1001 #
1"
#100000
b1010 #
0"
#110000
1!
b1 $
b1011 #
1"
#120000
b1100 #
0"
#130000
b10 $
0!
b1101 #
1"
#140000
b1110 #
0"
#150000
b11 $
b1111 #
1"
#160000
b10000 #
0"
#170000
1!
b1 $
b10001 #
1"
#180000
b10010 #
0"
#190000
b10 $
0!
b10011 #
1"
#200000
b10100 #
0"
#210000
b11 $
b10101 #
1"
#220000
b10110 #
0"
#230000
1!
b1 $
b10111 #
1"
#240000
b11000 #
0"
#250000
b10 $
0!
b11001 #
1"
#260000
b11010 #
0"
#270000
b11 $
b11011 #
1"
#280000
b11100 #
0"
#290000
1!
b1 $
b11101 #
1"
#300000
b11110 #
0"
#310000
b10 $
0!
b11111 #
1"
#320000
b100000 #
0"
#330000
b11 $
b100001 #
1"
