int F_1 ( T_1 * V_1 , int V_2 , T_2 * V_3 , int V_4 )\r\n{\r\nif ( V_4 < 0 )\r\nreturn - 1 ;\r\nif ( V_4 >= V_5 )\r\nreturn - 1 ;\r\nif ( V_3 == NULL )\r\nreturn - 1 ;\r\nif ( V_2 < 0 )\r\nreturn - 1 ;\r\nif ( V_2 >= V_6 )\r\nreturn - 1 ;\r\nV_1 -> V_7 [ V_2 ] = V_4 ;\r\nmemcpy ( V_1 -> V_8 [ V_2 ] , V_3 , V_4 ) ;\r\nreturn 0 ;\r\n}\r\nint F_2 ( T_1 * V_1 , T_2 * V_9 , T_3 V_10 , int V_11 ,\r\nT_2 * V_12 , T_2 * V_13 )\r\n{\r\nT_3 V_14 , V_15 , V_16 , V_17 , V_4 ;\r\nT_2 V_18 [ 256 ] , V_3 [ 64 ] , V_19 [ 4 ] ;\r\nT_2 V_20 ;\r\nif ( V_10 <= 0 )\r\nreturn - 1 ;\r\nV_3 [ 0 ] = V_12 [ 0 ] ;\r\nV_3 [ 1 ] = V_12 [ 1 ] ;\r\nV_3 [ 2 ] = V_12 [ 2 ] ;\r\nV_20 = F_3 ( V_12 [ 3 ] ) ;\r\nif ( V_11 >= 0 )\r\nV_20 = V_11 ;\r\nif ( V_20 >= V_6 )\r\nreturn - 2 ;\r\nV_4 = V_1 -> V_7 [ V_20 ] ;\r\nif ( V_4 == 0 )\r\nreturn - 3 ;\r\nmemcpy ( V_3 + 3 , V_1 -> V_8 [ V_20 ] , V_4 ) ;\r\nV_4 += 3 ;\r\nfor ( V_14 = 0 ; V_14 < 256 ; V_14 ++ )\r\nV_18 [ V_14 ] = V_14 ;\r\nV_15 = 0 ;\r\nfor ( V_14 = 0 ; V_14 < 256 ; V_14 ++ ) {\r\nV_15 = ( V_15 + V_18 [ V_14 ] + V_3 [ V_14 % V_4 ] ) & 0xff ;\r\nF_4 ( V_14 , V_15 ) ;\r\n}\r\nV_17 = ~ 0 ;\r\nV_14 = 0 ;\r\nV_15 = 0 ;\r\nfor ( V_16 = 0 ; V_16 < V_10 ; V_16 ++ ) {\r\nV_14 = ( V_14 + 1 ) & 0xff ;\r\nV_15 = ( V_15 + V_18 [ V_14 ] ) & 0xff ;\r\nF_4 ( V_14 , V_15 ) ;\r\nV_9 [ V_16 ] ^= V_18 [ ( V_18 [ V_14 ] + V_18 [ V_15 ] ) & 0xff ] ;\r\nV_17 = V_21 [ ( V_17 ^ V_9 [ V_16 ] ) & 0xff ] ^ ( V_17 >> 8 ) ;\r\n}\r\nV_17 = ~ V_17 ;\r\nV_19 [ 0 ] = V_17 ;\r\nV_19 [ 1 ] = V_17 >> 8 ;\r\nV_19 [ 2 ] = V_17 >> 16 ;\r\nV_19 [ 3 ] = V_17 >> 24 ;\r\nfor ( V_16 = 0 ; V_16 < 4 ; V_16 ++ ) {\r\nV_14 = ( V_14 + 1 ) & 0xff ;\r\nV_15 = ( V_15 + V_18 [ V_14 ] ) & 0xff ;\r\nF_4 ( V_14 , V_15 ) ;\r\nif ( ( V_19 [ V_16 ] ^ V_18 [ ( V_18 [ V_14 ] + V_18 [ V_15 ] ) & 0xff ] ) != V_13 [ V_16 ] )\r\nreturn - ( 4 | ( V_16 << 4 ) ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_5 ( T_1 * V_1 , T_2 * V_9 , T_2 * V_22 , T_3 V_10 , int V_2 ,\r\nT_2 * V_12 , T_2 * V_13 )\r\n{\r\nT_3 V_14 , V_15 , V_16 , V_17 , V_4 ;\r\nT_2 V_18 [ 256 ] , V_3 [ 64 ] ;\r\nif ( V_10 <= 0 )\r\nreturn - 1 ;\r\nif ( V_2 >= V_6 )\r\nreturn - 2 ;\r\nV_4 = V_1 -> V_7 [ V_2 ] ;\r\nif ( V_4 <= 0 )\r\nreturn - 3 ;\r\nF_6 ( V_12 , 3 ) ;\r\nwhile ( ( V_12 [ 1 ] == 0xff ) && ( V_12 [ 0 ] >= 3 ) && ( V_12 [ 0 ] < V_4 ) )\r\nF_6 ( V_12 , 3 ) ;\r\nV_12 [ 3 ] = ( V_2 & 0x03 ) << 6 ;\r\nV_3 [ 0 ] = V_12 [ 0 ] ;\r\nV_3 [ 1 ] = V_12 [ 1 ] ;\r\nV_3 [ 2 ] = V_12 [ 2 ] ;\r\nmemcpy ( V_3 + 3 , V_1 -> V_8 [ V_2 ] , V_4 ) ;\r\nV_4 += 3 ;\r\nfor ( V_14 = 0 ; V_14 < 256 ; V_14 ++ )\r\nV_18 [ V_14 ] = V_14 ;\r\nV_15 = 0 ;\r\nfor ( V_14 = 0 ; V_14 < 256 ; V_14 ++ ) {\r\nV_15 = ( V_15 + V_18 [ V_14 ] + V_3 [ V_14 % V_4 ] ) & 0xff ;\r\nF_4 ( V_14 , V_15 ) ;\r\n}\r\nV_17 = ~ 0 ;\r\nV_14 = 0 ;\r\nV_15 = 0 ;\r\nfor ( V_16 = 0 ; V_16 < V_10 ; V_16 ++ ) {\r\nV_17 = V_21 [ ( V_17 ^ V_9 [ V_16 ] ) & 0xff ] ^ ( V_17 >> 8 ) ;\r\nV_14 = ( V_14 + 1 ) & 0xff ;\r\nV_15 = ( V_15 + V_18 [ V_14 ] ) & 0xff ;\r\nF_4 ( V_14 , V_15 ) ;\r\nV_22 [ V_16 ] = V_9 [ V_16 ] ^ V_18 [ ( V_18 [ V_14 ] + V_18 [ V_15 ] ) & 0xff ] ;\r\n}\r\nV_17 = ~ V_17 ;\r\nV_13 [ 0 ] = V_17 ;\r\nV_13 [ 1 ] = V_17 >> 8 ;\r\nV_13 [ 2 ] = V_17 >> 16 ;\r\nV_13 [ 3 ] = V_17 >> 24 ;\r\nfor ( V_16 = 0 ; V_16 < 4 ; V_16 ++ ) {\r\nV_14 = ( V_14 + 1 ) & 0xff ;\r\nV_15 = ( V_15 + V_18 [ V_14 ] ) & 0xff ;\r\nF_4 ( V_14 , V_15 ) ;\r\nV_13 [ V_16 ] ^= V_18 [ ( V_18 [ V_14 ] + V_18 [ V_15 ] ) & 0xff ] ;\r\n}\r\nreturn 0 ;\r\n}
