{
  "main": {
    "id": "0d4987a3439055f4",
    "type": "split",
    "children": [
      {
        "id": "95162bab60fa7524",
        "type": "tabs",
        "children": [
          {
            "id": "58729fb53e3b5016",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Computer Architecture/courses/Mutlu's CA/Interconnection & On-Chip Network.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "98ee7c1e8cd6a1dc",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/Reading List.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a419bb9042cec5b8",
    "type": "split",
    "children": [
      {
        "id": "daab66b2299a4343",
        "type": "tabs",
        "children": [
          {
            "id": "2fd97cb827b9533c",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "f31f343eec283533",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": true,
                "explainSearch": false,
                "collapseAll": true,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "29535ad4e0c271f4",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "bfb7efcf864efac6",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 297.5
  },
  "right": {
    "id": "c67599e5a31e373f",
    "type": "split",
    "children": [
      {
        "id": "5bafa294df2cb63e",
        "type": "tabs",
        "children": [
          {
            "id": "6e3c28e033bd0213",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Computer Architecture/courses/Mutlu's CA/Interconnection & On-Chip Network.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "98fac5d01a88fc24",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Computer Architecture/courses/Mutlu's CA/Interconnection & On-Chip Network.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "17bb7bbe29fbb5f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "5f78e536ee7ec726",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Computer Architecture/courses/Mutlu's CA/Interconnection & On-Chip Network.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false
    }
  },
  "active": "58729fb53e3b5016",
  "lastOpenFiles": [
    "Computer Architecture/courses/Mutlu's CA/img/Pasted image 20230823154750.png",
    "Computer Architecture/courses/Mutlu's CA/img/Pasted image 20230823150504.png",
    "Computer Architecture/courses/Mutlu's CA/img/Pasted image 20230823143916.png",
    "Computer Architecture/courses/Mutlu's CA/img/Pasted image 20230822180431.png",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence/Relaxed Memory Consistency.md",
    "Computer Architecture/courses/Mutlu's CA/Interconnection & On-Chip Network.md",
    "Computer Architecture/NOC",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence/img/Pasted image 20230821151845.png",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence/img/Pasted image 20230821150510.png",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence/img/Pasted image 20230821145111.png",
    "Digital Circuit/DDCA(ETHz & Book)/HDL and Verilog.md",
    "PaperReading/Reading List.md",
    "Computer Architecture/chiplet/Untitled.md",
    "PaperReading/chiplet",
    "Pasted image 20230714122850.png",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence/img/Pasted image 20230713132821.png",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence/img/Pasted image 20230714122611.png",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence/TSO (Total Store Order).md",
    "Computer Architecture/chiplet/img/Pasted image 20230713132448.png",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence/SC (Sequential Consistency).md",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence/Introduction & Coherence Basic.md",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence/Memory Consistency Model.md",
    "Computer Architecture/chiplet/UCIe标准的Chiplet接口IP设计.md",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence/img",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence",
    "Computer Architecture/courses",
    "Computer Architecture/coherence",
    "Computer Architecture/chiplet/img",
    "Computer Architecture/chiplet",
    "Computer Architecture/courses/Mutlu's CA/Memory Performance Attack.md",
    "Computer Architecture/courses/Mutlu's CA/Introduction.md",
    "Computer Architecture/courses/Mutlu's CA/img",
    "Computer Architecture/courses/Mutlu's CA",
    "PaperReading/LSQ/The Predictability of Data Values.md",
    "Pasted image 20230629164346.png.md",
    "Digital Circuit/DDCA(ETHz & Book)/Sequential Logic and FSM.md",
    "Computer Architecture/Modern Processor Design/Advanced Instruction Flow Techniques.md",
    "Analog Circuit/CMOS超大规模集成电路设计/延时/路径逻辑努力.md",
    "Computer Architecture/Modern Processor Design/Intel P6.md",
    "Computer Architecture/Modern Processor Design/PowerPC 620.md",
    "Advanced Signal Processing/hw/Assignment 6.md",
    "Advanced Signal Processing/hw/Assignment 5.md",
    "PaperReading/core/Complexity-Effective Superscalar Processors.md",
    "PaperReading/IQ/A Scalable Instruction Queue Design Using Dependence Chains.md",
    "PaperReading/IQ/Power-and complexity-aware issue queue designs.md",
    "PaperReading/zlt/Discerning the Dominant Out-of-Order Performance Advantage --- Is it Speculation or Dynamism?.md",
    "Untitled.canvas"
  ]
}