INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:58:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.340ns period=4.680ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.340ns period=4.680ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.680ns  (clk rise@4.680ns - clk rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 1.109ns (23.725%)  route 3.565ns (76.275%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.163 - 4.680 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2064, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X54Y225        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y225        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[6]/Q
                         net (fo=9, routed)           0.631     1.393    lsq2/handshake_lsq_lsq2_core/stq_addr_7_q[6]
    SLICE_X52Y222        LUT6 (Prop_lut6_I1_O)        0.043     1.436 f  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_197/O
                         net (fo=1, routed)           0.182     1.618    lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_197_n_0
    SLICE_X52Y222        LUT6 (Prop_lut6_I0_O)        0.043     1.661 f  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_140/O
                         net (fo=4, routed)           0.398     2.059    lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_140_n_0
    SLICE_X47Y222        LUT4 (Prop_lut4_I1_O)        0.043     2.102 f  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_74/O
                         net (fo=6, routed)           0.360     2.461    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_3_7
    SLICE_X46Y225        LUT1 (Prop_lut1_I0_O)        0.043     2.504 r  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q[31]_i_19/O
                         net (fo=1, routed)           0.000     2.504    lsq2/handshake_lsq_lsq2_core/ldq_data_3_q[31]_i_19_n_0
    SLICE_X46Y225        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.742 r  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.742    lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[31]_i_9_n_0
    SLICE_X46Y226        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.894 f  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[29]_i_6/O[1]
                         net (fo=1, routed)           0.306     3.200    lsq2/handshake_lsq_lsq2_core/TEMP_43_double_out1[13]
    SLICE_X44Y225        LUT3 (Prop_lut3_I0_O)        0.121     3.321 f  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q[26]_i_4/O
                         net (fo=33, routed)          0.251     3.573    lsq2/handshake_lsq_lsq2_core/ldq_data_3_q[26]_i_4_n_0
    SLICE_X43Y225        LUT6 (Prop_lut6_I0_O)        0.043     3.616 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_3_q_i_11/O
                         net (fo=1, routed)           0.195     3.811    lsq2/handshake_lsq_lsq2_core/ldq_issue_3_q_i_11_n_0
    SLICE_X42Y225        LUT6 (Prop_lut6_I5_O)        0.043     3.854 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_3_q_i_8/O
                         net (fo=1, routed)           0.419     4.273    lsq2/handshake_lsq_lsq2_core/ldq_issue_3_q_i_8_n_0
    SLICE_X41Y225        LUT6 (Prop_lut6_I5_O)        0.043     4.316 r  lsq2/handshake_lsq_lsq2_core/ldq_issue_3_q_i_2/O
                         net (fo=3, routed)           0.181     4.497    lsq2/handshake_lsq_lsq2_core/ldq_issue_3_q_i_2_n_0
    SLICE_X37Y225        LUT5 (Prop_lut5_I0_O)        0.043     4.540 r  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q[31]_i_1/O
                         net (fo=32, routed)          0.643     5.182    lsq2/handshake_lsq_lsq2_core/p_29_in
    SLICE_X22Y221        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.680     4.680 r  
                                                      0.000     4.680 r  clk (IN)
                         net (fo=2064, unset)         0.483     5.163    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X22Y221        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[31]/C
                         clock pessimism              0.000     5.163    
                         clock uncertainty           -0.035     5.127    
    SLICE_X22Y221        FDRE (Setup_fdre_C_CE)      -0.169     4.958    lsq2/handshake_lsq_lsq2_core/ldq_data_3_q_reg[31]
  -------------------------------------------------------------------
                         required time                          4.958    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                 -0.224    




