// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef VERILATED_VTOP_H_
#define VERILATED_VTOP_H_  // guard

#include "verilated_heavy.h"
#include "verilated_save.h"
#include "Vtop__Dpi.h"

//==========

class Vtop__Syms;
class Vtop_VerilatedVcd;


//----------

VL_MODULE(Vtop) {
  public:

    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    VL_IN8(clk_48,0,0);
    VL_IN8(clk_12,0,0);
    VL_OUT8(VGA_R,7,0);
    VL_OUT8(VGA_G,7,0);
    VL_OUT8(VGA_B,7,0);
    VL_OUT8(VGA_HS,0,0);
    VL_OUT8(VGA_VS,0,0);
    VL_OUT8(VGA_HB,0,0);
    VL_OUT8(VGA_VB,0,0);
    VL_IN8(ioctl_download,0,0);
    VL_IN8(ioctl_upload,0,0);
    VL_IN8(ioctl_wr,0,0);
    VL_IN8(ioctl_dout,7,0);
    VL_IN8(ioctl_din,7,0);
    VL_IN8(ioctl_index,7,0);
    VL_OUT8(ioctl_wait,0,0);
    VL_IN16(inputs,11,0);
    VL_OUT16(AUDIO_L,15,0);
    VL_OUT16(AUDIO_R,15,0);
    VL_IN(ioctl_addr,24,0);

    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    CData/*0:0*/ top__DOT__reset;
    CData/*0:0*/ top__DOT__clk_48;
    CData/*0:0*/ top__DOT__clk_12;
    CData/*7:0*/ top__DOT__VGA_R;
    CData/*7:0*/ top__DOT__VGA_G;
    CData/*7:0*/ top__DOT__VGA_B;
    CData/*0:0*/ top__DOT__VGA_HS;
    CData/*0:0*/ top__DOT__VGA_VS;
    CData/*0:0*/ top__DOT__VGA_HB;
    CData/*0:0*/ top__DOT__VGA_VB;
    CData/*0:0*/ top__DOT__ioctl_download;
    CData/*0:0*/ top__DOT__ioctl_upload;
    CData/*0:0*/ top__DOT__ioctl_wr;
    CData/*7:0*/ top__DOT__ioctl_dout;
    CData/*7:0*/ top__DOT__ioctl_din;
    CData/*7:0*/ top__DOT__ioctl_index;
    CData/*0:0*/ top__DOT__ioctl_wait;
    CData/*0:0*/ top__DOT__pause;
    CData/*7:0*/ top__DOT__audio;
    CData/*3:0*/ top__DOT__led;
    CData/*7:0*/ top__DOT__trakball;
    CData/*7:0*/ top__DOT__joystick;
    CData/*7:0*/ top__DOT__sw1;
    CData/*7:0*/ top__DOT__sw2;
    CData/*0:0*/ top__DOT__ce_pix;
    CData/*0:0*/ top__DOT__unnamedblk1__DOT__old_clk;
    CData/*0:0*/ top__DOT__sharpx1__DOT__clk_sys;
    CData/*0:0*/ top__DOT__sharpx1__DOT__clk_28636;
    CData/*0:0*/ top__DOT__sharpx1__DOT__reset;
    CData/*0:0*/ top__DOT__sharpx1__DOT__pal;
    CData/*0:0*/ top__DOT__sharpx1__DOT__scandouble;
    CData/*0:0*/ top__DOT__sharpx1__DOT__ioctl_download;
    CData/*7:0*/ top__DOT__sharpx1__DOT__ioctl_index;
    CData/*0:0*/ top__DOT__sharpx1__DOT__ioctl_wr;
    CData/*7:0*/ top__DOT__sharpx1__DOT__ioctl_dout;
    CData/*0:0*/ top__DOT__sharpx1__DOT__ce_pix;
    CData/*0:0*/ top__DOT__sharpx1__DOT__HBlank;
    CData/*0:0*/ top__DOT__sharpx1__DOT__HSync;
    CData/*0:0*/ top__DOT__sharpx1__DOT__VBlank;
    CData/*0:0*/ top__DOT__sharpx1__DOT__VSync;
    CData/*7:0*/ top__DOT__sharpx1__DOT__video;
    CData/*7:0*/ top__DOT__sharpx1__DOT__romDo_SharpX1;
    CData/*7:0*/ top__DOT__sharpx1__DOT__ramDi;
    CData/*7:0*/ top__DOT__sharpx1__DOT__ramDo;
    CData/*0:0*/ top__DOT__sharpx1__DOT__ramWe;
    CData/*7:0*/ top__DOT__sharpx1__DOT__vramDi;
    CData/*7:0*/ top__DOT__sharpx1__DOT__vramDo;
    CData/*0:0*/ top__DOT__sharpx1__DOT__vramWe;
    CData/*7:0*/ top__DOT__sharpx1__DOT__psgramDi;
    CData/*7:0*/ top__DOT__sharpx1__DOT__psgramDo;
    CData/*0:0*/ top__DOT__sharpx1__DOT__psgramWe;
    CData/*7:0*/ top__DOT__sharpx1__DOT__gramDi;
    CData/*7:0*/ top__DOT__sharpx1__DOT__gramDo;
    CData/*0:0*/ top__DOT__sharpx1__DOT__gramWe;
    CData/*3:0*/ top__DOT__sharpx1__DOT__ce;
    CData/*0:0*/ top__DOT__sharpx1__DOT__pe8M8;
    CData/*0:0*/ top__DOT__sharpx1__DOT__ne8M8;
    CData/*0:0*/ top__DOT__sharpx1__DOT__pe4M4;
    CData/*0:0*/ top__DOT__sharpx1__DOT__ne4M4;
    CData/*0:0*/ top__DOT__sharpx1__DOT__pe2M2;
    CData/*0:0*/ top__DOT__sharpx1__DOT__ne2M2;
    CData/*0:0*/ top__DOT__sharpx1__DOT__pe1M1;
    CData/*0:0*/ top__DOT__sharpx1__DOT__ne1M1;
    CData/*7:0*/ top__DOT__sharpx1__DOT__di;
    CData/*7:0*/ top__DOT__sharpx1__DOT__data_out;
    CData/*0:0*/ top__DOT__sharpx1__DOT__mreq;
    CData/*0:0*/ top__DOT__sharpx1__DOT__iorq;
    CData/*0:0*/ top__DOT__sharpx1__DOT__wr;
    CData/*0:0*/ top__DOT__sharpx1__DOT__rd;
    CData/*0:0*/ top__DOT__sharpx1__DOT__dirset;
    CData/*0:0*/ top__DOT__sharpx1__DOT__halt_n;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subDo;
    CData/*0:0*/ top__DOT__sharpx1__DOT__sub_rd;
    CData/*0:0*/ top__DOT__sharpx1__DOT__sub_wr;
    CData/*0:0*/ top__DOT__sharpx1__DOT__ipl_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__ram_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__sub_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__miocs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__psgram_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__gram_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__m1;
    CData/*0:0*/ top__DOT__sharpx1__DOT__IPL__DOT__clock;
    CData/*0:0*/ top__DOT__sharpx1__DOT__IPL__DOT__ram_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__IPL__DOT__wren_a;
    CData/*7:0*/ top__DOT__sharpx1__DOT__IPL__DOT__data_a;
    CData/*7:0*/ top__DOT__sharpx1__DOT__IPL__DOT__q_a;
    CData/*0:0*/ top__DOT__sharpx1__DOT__IPL__DOT__ram_cs_b;
    CData/*0:0*/ top__DOT__sharpx1__DOT__IPL__DOT__wren_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__IPL__DOT__data_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__IPL__DOT__q_b;
    CData/*0:0*/ top__DOT__sharpx1__DOT__RAM__DOT__clock;
    CData/*0:0*/ top__DOT__sharpx1__DOT__RAM__DOT__ram_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__RAM__DOT__wren_a;
    CData/*7:0*/ top__DOT__sharpx1__DOT__RAM__DOT__data_a;
    CData/*7:0*/ top__DOT__sharpx1__DOT__RAM__DOT__q_a;
    CData/*0:0*/ top__DOT__sharpx1__DOT__RAM__DOT__ram_cs_b;
    CData/*0:0*/ top__DOT__sharpx1__DOT__RAM__DOT__wren_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__RAM__DOT__data_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__RAM__DOT__q_b;
    CData/*0:0*/ top__DOT__sharpx1__DOT__VRAM__DOT__clock;
    CData/*0:0*/ top__DOT__sharpx1__DOT__VRAM__DOT__ram_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__VRAM__DOT__wren_a;
    CData/*7:0*/ top__DOT__sharpx1__DOT__VRAM__DOT__data_a;
    CData/*7:0*/ top__DOT__sharpx1__DOT__VRAM__DOT__q_a;
    CData/*0:0*/ top__DOT__sharpx1__DOT__VRAM__DOT__ram_cs_b;
    CData/*0:0*/ top__DOT__sharpx1__DOT__VRAM__DOT__wren_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__VRAM__DOT__data_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__VRAM__DOT__q_b;
    CData/*0:0*/ top__DOT__sharpx1__DOT__PSGRAM__DOT__clock;
    CData/*0:0*/ top__DOT__sharpx1__DOT__PSGRAM__DOT__ram_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__PSGRAM__DOT__wren_a;
    CData/*7:0*/ top__DOT__sharpx1__DOT__PSGRAM__DOT__data_a;
    CData/*7:0*/ top__DOT__sharpx1__DOT__PSGRAM__DOT__q_a;
    CData/*0:0*/ top__DOT__sharpx1__DOT__PSGRAM__DOT__ram_cs_b;
    CData/*0:0*/ top__DOT__sharpx1__DOT__PSGRAM__DOT__wren_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__PSGRAM__DOT__data_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__PSGRAM__DOT__q_b;
    CData/*0:0*/ top__DOT__sharpx1__DOT__GRAM__DOT__clock;
    CData/*0:0*/ top__DOT__sharpx1__DOT__GRAM__DOT__ram_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__GRAM__DOT__wren_a;
    CData/*7:0*/ top__DOT__sharpx1__DOT__GRAM__DOT__data_a;
    CData/*7:0*/ top__DOT__sharpx1__DOT__GRAM__DOT__q_a;
    CData/*0:0*/ top__DOT__sharpx1__DOT__GRAM__DOT__ram_cs_b;
    CData/*0:0*/ top__DOT__sharpx1__DOT__GRAM__DOT__wren_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__GRAM__DOT__data_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__GRAM__DOT__q_b;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__reset_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__clock;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__cep;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__cen;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__int_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__halt_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__mreq;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__iorq;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__wr;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__rd;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__m1;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__di;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__data_out;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__dirset;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__reset_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__clk;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__cen;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__wait_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__int_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__nmi_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__busrq_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__m1_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__mreq_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__iorq_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__rd_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__wr_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__rfsh_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__halt_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__busak_n;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__di;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__dout;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__dirset;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__intcycle_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__no_read;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__write;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__iorq;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__di_reg;
    CData/*6:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__mcycle;
    CData/*6:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__tstate;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__reset_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__clk;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__cen;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__wait_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__int_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__nmi_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__busrq_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__m1_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__iorq;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__no_read;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__write;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__rfsh_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__halt_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__busak_n;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__dinst;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__di;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__dout;
    CData/*6:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__mc;
    CData/*6:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ts;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__intcycle_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__IntE;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__stop;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__dirset;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ACC;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__F;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Ap;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Fp;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__I;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegDIH;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegDIL;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegAddrA_r;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegAddrA;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegAddrB_r;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegAddrB;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegAddrC;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegWEH;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegWEL;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Alternate;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__IR;
    CData/*1:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ISet;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Save_Mux;
    CData/*6:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__tstate;
    CData/*6:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__mcycle;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__last_mcycle;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__last_tstate;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__IntE_FF1;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__IntE_FF2;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Halt_FF;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__BusReq_s;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__BusAck;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ClkEn;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__NMI_s;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__INT_s;
    CData/*1:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__IStatus;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__DI_Reg;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__T_Res;
    CData/*1:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__XY_State;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Pre_XY_F_M;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__NextIs_XY_Fetch;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__XY_Ind;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__No_BTR;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__BTR_r;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Auto_Wait;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Auto_Wait_t1;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Auto_Wait_t2;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__IncDecZ;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__BusB;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__BusA;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ALU_Q;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__F_Out;
    CData/*4:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Read_To_Reg_r;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Arith16_r;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Z16_r;
    CData/*3:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ALU_Op_r;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Save_ALU_r;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__PreserveC_r;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__mcycles;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__mcycles_d;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__tstates;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__IntCycle;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__NMICycle;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Inc_PC;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Inc_WZ;
    CData/*3:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__IncDec_16;
    CData/*1:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Prefix;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Read_To_Acc;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Read_To_Reg;
    CData/*3:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Set_BusB_To;
    CData/*3:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Set_BusA_To;
    CData/*3:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ALU_Op;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Save_ALU;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__PreserveC;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Arith16;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Set_Addr_To;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Jump;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__JumpE;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__JumpXY;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Call;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RstP;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__LDZ;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__LDW;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__LDSPHL;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__iorq_i;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Special_LD;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ExchangeDH;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ExchangeRp;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ExchangeAF;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ExchangeRS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__I_DJNZ;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__I_CPL;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__I_CCF;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__I_SCF;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__I_RETN;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__I_BT;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__I_BC;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__I_BTR;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__I_RLD;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__I_RRD;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__I_INRC;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__SetDI;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__SetEI;
    CData/*1:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__IMode;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Halt;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Oldnmi_n;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__IR;
    CData/*1:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__ISet;
    CData/*6:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__MCycle;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__F;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__NMICycle;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__IntCycle;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__MCycles;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__TStates;
    CData/*1:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Prefix;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Inc_PC;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Inc_WZ;
    CData/*3:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__IncDec_16;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Read_To_Reg;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Read_To_Acc;
    CData/*3:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Set_BusA_To;
    CData/*3:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Set_BusB_To;
    CData/*3:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__ALU_Op;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Save_ALU;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__PreserveC;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Arith16;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Set_Addr_To;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__IORQ;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Jump;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__JumpE;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__JumpXY;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Call;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__RstP;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__LDZ;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__LDW;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__LDSPHL;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Special_LD;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__ExchangeDH;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__ExchangeRp;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__ExchangeAF;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__ExchangeRS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__I_DJNZ;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__I_CPL;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__I_CCF;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__I_SCF;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__I_RETN;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__I_BT;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__I_BC;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__I_BTR;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__I_RLD;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__I_RRD;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__I_INRC;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__SetDI;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__SetEI;
    CData/*1:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__IMode;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Halt;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__NoRead;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Write;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__DDD;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__SSS;
    CData/*1:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__DPAIR;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Arith16;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Z16;
    CData/*3:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__ALU_Op;
    CData/*5:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__IR;
    CData/*1:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__ISet;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__BusA;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__BusB;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__F_In;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Q;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__F_Out;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__UseCarry;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Carry7_v;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__OverFlow_v;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__HalfCarry_v;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Carry_v;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Q_v;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__BitMask;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Q_t;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__AddrC;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__DOBH;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__AddrA;
    CData/*2:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__AddrB;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__DIH;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__DOAL;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__DOCL;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__DIL;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__DOBL;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__DOCH;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__DOAH;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__clk;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__CEN;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__WEH;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__WEL;
    CData/*0:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__DIRSET;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__B;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__C;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__D;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__E;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__H;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__L;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_reset;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_clk;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_fcs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_PS2C;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_PS2D;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_PS2CT;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_PS2DT;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_wr;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_rd;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_M1_n;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_D;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_D;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_DOE;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_clk1;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_FDC_DRQ_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_FDCS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_RFSH_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_RFSH_STB_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_DMA_CS;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_DMA_BANK;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_DMA_D;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_DMA_D;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_DMA_MREQ_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_DMA_IORQ_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_DMA_RD_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_DMA_WR_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_DMA_BUSRQ_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_DMA_BUSAK_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_DMA_RDY;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_DMA_WAIT_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_DMA_IEI;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_DMA_INT_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_DMA_IEO;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_PCM;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_FD_LAMP;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_SPM1;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_RETI;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_IEI;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_INT_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_TX_BSY;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_RX_BSY;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_KEY_BRK_n;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_JOY_A;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_JOY_B;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dot_7seg;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_ivec_cycle;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__mem_we;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__scpu_wait_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__IA4;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__IA5;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__IA6;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__IA7;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__IA8;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__IA9;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__IAA;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__IAB;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__iack;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__ps2_irq;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__ps2_ack;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fdc_irq;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fdc_ack;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_irq;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_ack;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__mem_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__pgm_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__wwam_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__msel;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__rfsh_busy;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_ivec_sel;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__p8255_hs_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fw_wram_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__h_wram_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__wram_wr;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__joya_emu;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__joyb_emu;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__hwd_full;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__hrd_full;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__hwd_clr;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__hrd_set;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__irq_en;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__main_we;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__main_re;
    CData/*1:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__ps2_ct_r;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fdc_drq;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fd_sts_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fd_cmd_wr;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fd_dat_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fd_drq_set;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fd_drq_clr;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fd_sts;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fdc_hlt;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fdc_wprt;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fd_dat_cs_r;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__drq_set;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__drq_clr;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__rfsh_r;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__rfsh_rdy;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__rfsh_cyc;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__rfsh_req;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_d_r;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_rdy;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_rdy_dir;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_rdy_ena;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_rdy_frc;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_int_res;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_int_set;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_int_ena;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_cycle;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_int_req;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_int_srv;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_int_req_s;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fd_acc_port;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fd_irq;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fd_acc1;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fd_iack;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fd_access;
    CData/*1:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__fdc_tarp_r;
    CData/*1:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_tarp_r;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__dma_rw;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__wram_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__I_RESET;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__I_CLK;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__I_CLKEN;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_MEMCS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_WR;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__I_TMRG;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_I4;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_I5;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_I6;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_I7;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_I8;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_I9;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_IA;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_IB;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__I_INT;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_ACK;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__vector;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__iack;
    CData/*1:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__d_wr;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__mem16_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__mem_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__io_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__tmr_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__wr16;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer_ack;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer_irq;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__mem_cs_r;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reset;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__clk;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__clk_en;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_sel8;
    CData/*1:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_wr;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__m_acc;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__ivector;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__iack;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__t_sel;
    CData/*4:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_flag;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__pfx_op;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__mc2_op;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__iack2;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__cflag;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__zflag;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__vflag;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__nflag;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__iflag;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_flag;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__op;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__op_reg;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__op_mix;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_a_addr;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_b_addr;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__stack_sel;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__flag_sel;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__inst_cycle;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_MEM;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_LDM;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_STM;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__STM_FLG;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__LDM_PC;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__LDM_FLG;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__LDM_REG;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_PUSH_POP;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_POP_RET;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_PUSH;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_BCC;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_JABS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_CALL;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__cond;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_LDI;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__prefix_in;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_LOADF;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__set_flag;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__flag_val;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_LOAD_CF;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_LOAD_ZF;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_LOAD_IF;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_MLT;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_MLTH;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_LOGICAL;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_ARITHMETIC;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arith_wc;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arith_sub;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_TEST;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__OP_CMP;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__mem_cycle;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__mem_w8;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_al_in;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_ah_in;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__mc2_load_regl;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__mc2_load_regh;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__mc2_load_flag;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__mc2_load_pc;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_a_load;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_al_load;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_ah_load;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_al_out;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_bl_out;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_ah_out;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_bh_out;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__cc_true;
    CData/*1:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_sel;
    CData/*1:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_sel;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arith_cin;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_sel;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__atith_sel;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_sel;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__flag_load;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_sel;
    CData/*1:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_sel;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rs_b_mux__DOT__S;
    CData/*1:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_pc_sel__DOT__S;
    CData/*1:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__S;
    CData/*1:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__S;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__C;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__S;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__S;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__S;
    CData/*1:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__S;
    CData/*4:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__I0;
    CData/*4:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__I1;
    CData/*4:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__I2;
    CData/*4:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__O;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_h_mux__DOT__S;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__I_RESET;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__I_CLK;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__I_GATE;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__I_A;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__I_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__I_WR;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__O_INT;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__I_IACK;
    CData/*2:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__timer_ctrl;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__timer_overflow;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__timer_ctr_load;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__timer_int_load;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__timer_cnt_load;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__top_din_mux__DOT__S;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_rom__DOT__CLK;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__clock;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__ram_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__wren_a;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__data_a;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__q_a;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__ram_cs_b;
    CData/*0:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__wren_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__data_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__q_b;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__I_RESET;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__I_CLK;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__I_MREQ_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__I_IORQ_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__I_RD_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__I_WR_n;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__I_IPL_SEL;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__I_DAM;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__I_DEFCHR;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_IPL_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_RAM_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_MIOCS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_EMM_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_EXTROM_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_KANROM_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_FD5_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_PAL_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_CG_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_CRTC_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_SUB_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_PIA_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_PSG_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_IPL_SET_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_IPL_RES_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_ATTR_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_TEXT_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_GRB_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_GRR_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_GRG_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_HDD_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_FD8_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_FM_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_FMO_CTC_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_KANJI_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_BMEM_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_DMA_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_SIO_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_CTC_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_P1FDX_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_BLACK_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_DIPSW_CS;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__O_DAM_CLR;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__iorq_r;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__sys_io;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__miocs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__storage_cs;
    CData/*0:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__io1fxx;
    SData/*11:0*/ top__DOT__inputs;
    SData/*15:0*/ top__DOT__AUDIO_L;
    SData/*15:0*/ top__DOT__AUDIO_R;
    SData/*8:0*/ top__DOT__rgb;
    SData/*9:0*/ top__DOT__playerinput;
    SData/*13:0*/ top__DOT__sharpx1__DOT__romA;
    SData/*15:0*/ top__DOT__sharpx1__DOT__ramA;
    SData/*15:0*/ top__DOT__sharpx1__DOT__vramA;
    SData/*15:0*/ top__DOT__sharpx1__DOT__psgramA;
    SData/*15:0*/ top__DOT__sharpx1__DOT__gramA;
    SData/*15:0*/ top__DOT__sharpx1__DOT__a;
    SData/*15:0*/ top__DOT__sharpx1__DOT__dir;
    SData/*12:0*/ top__DOT__sharpx1__DOT__IPL__DOT__address_a;
    SData/*12:0*/ top__DOT__sharpx1__DOT__IPL__DOT__address_b;
    SData/*15:0*/ top__DOT__sharpx1__DOT__RAM__DOT__address_a;
    SData/*15:0*/ top__DOT__sharpx1__DOT__RAM__DOT__address_b;
    SData/*11:0*/ top__DOT__sharpx1__DOT__VRAM__DOT__address_a;
    SData/*11:0*/ top__DOT__sharpx1__DOT__VRAM__DOT__address_b;
    SData/*12:0*/ top__DOT__sharpx1__DOT__PSGRAM__DOT__address_a;
    SData/*12:0*/ top__DOT__sharpx1__DOT__PSGRAM__DOT__address_b;
    SData/*15:0*/ top__DOT__sharpx1__DOT__GRAM__DOT__address_a;
    SData/*15:0*/ top__DOT__sharpx1__DOT__GRAM__DOT__address_b;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__a;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__dir;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__A;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__dir;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__A;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__dir;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__SP;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__PC;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegBusA;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegBusB;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegBusC;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__TmpAddr;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__RegBusA_r;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ID16;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__PC16;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__PC16_B;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__SP16;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__SP16_A;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__SP16_B;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ID16_B;
    SData/*8:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__DAA_Q;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__IX;
    SData/*15:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__IY;
    SData/*12:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__I_fa;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__O_DMA_A;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__num_7seg;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_addr;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__wdata;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__rdata;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__pgm_data;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__wram_data;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__OP0;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__OP1;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__OP2;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__OP3;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__OP4;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__OP5;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__OP6;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__OP7;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__OP8;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__OP9;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__OPA;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__OPB;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__IP0;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__IP1;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__IP2;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__IP3;
    SData/*10:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__mem_addr;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__h_wram_rd;
    SData/*9:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__h_wram_a;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__h_wram_wd;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_A;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_D;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__I_D;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_P0;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_P1;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_P2;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_P3;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_P4;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_P5;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_P6;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_P7;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_P8;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_P9;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_PA;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__O_PB;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__I_P0;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__I_P1;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__I_P2;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__I_P3;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__d_addr;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__d_in;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__d_out;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__gpio_in_mux;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_in;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__t_addr;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_pc;
    SData/*10:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_prefix;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_a_out;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_b_out;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rs_a;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rs_b;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__inst;
    SData/*10:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__disp11;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__disp16;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_pc;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__inc_pc;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__vector_a;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rs_b_mux__DOT__I0;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rs_b_mux__DOT__I1;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rs_b_mux__DOT__O;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_pc_sel__DOT__I0;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_pc_sel__DOT__I1;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_pc_sel__DOT__I2;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_pc_sel__DOT__O;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__I0;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__I1;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__I2;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__O;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__A;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__B;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__I0;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__I1;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__I2;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__I3;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__I4;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__O;
    SData/*10:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_h_mux__DOT__I0;
    SData/*10:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_h_mux__DOT__I1;
    SData/*10:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_h_mux__DOT__O;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__I_D;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__O_D;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__timer_cnt;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__timer_int;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__next_timer;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__top_din_mux__DOT__I0;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__top_din_mux__DOT__I1;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__top_din_mux__DOT__O;
    SData/*10:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_rom__DOT__A;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_rom__DOT__DO;
    SData/*9:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__address_a;
    SData/*9:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__address_b;
    SData/*15:0*/ top__DOT__sharpx1__DOT__x1_adec__DOT__I_A;
    IData/*24:0*/ top__DOT__ioctl_addr;
    IData/*24:0*/ top__DOT__sharpx1__DOT__ioctl_addr;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_out;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_out;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__mlth_out;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__mltl_out;
    IData/*17:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_a_in;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_in;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__O;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__I0;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__I1;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__I2;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__I3;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__I4;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__O;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__I0;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__I1;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__I2;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__I3;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__I4;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__O;
    QData/*32:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__mlt32c;
    VlUnpacked<CData/*7:0*/, 8192> top__DOT__sharpx1__DOT__IPL__DOT__mem;
    VlUnpacked<CData/*7:0*/, 65536> top__DOT__sharpx1__DOT__RAM__DOT__mem;
    VlUnpacked<CData/*7:0*/, 4096> top__DOT__sharpx1__DOT__VRAM__DOT__mem;
    VlUnpacked<CData/*7:0*/, 8192> top__DOT__sharpx1__DOT__PSGRAM__DOT__mem;
    VlUnpacked<CData/*7:0*/, 65536> top__DOT__sharpx1__DOT__GRAM__DOT__mem;
    VlUnpacked<CData/*7:0*/, 8> top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__RegsH;
    VlUnpacked<CData/*7:0*/, 8> top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__RegsL;
    VlUnpacked<CData/*7:0*/, 16> top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_rl;
    VlUnpacked<CData/*7:0*/, 16> top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_rh;
    VlUnpacked<CData/*7:0*/, 1024> top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__mem;

    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    CData/*7:0*/ top__DOT____Vcellout__sharpx1__video;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT____Vcellout__i_reg__DOCL;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT____Vcellout__i_reg__DOCH;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT____Vcellout__i_reg__DOBL;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT____Vcellout__i_reg__DOBH;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT____Vcellout__i_reg__DOAL;
    CData/*7:0*/ top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT____Vcellout__i_reg__DOAH;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT____Vcellout__sub_cpu__O_ACK;
    CData/*3:0*/ top__DOT__sharpx1__DOT__subCPU__DOT____Vcellinp__sub_cpu__I_INT;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT____Vcellout__sub_w_ram__q_b;
    CData/*7:0*/ top__DOT__sharpx1__DOT__subCPU__DOT____Vcellout__sub_w_ram__q_a;
    CData/*4:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT____Vcellout__d_bus_out_l_mux__O;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__2__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__2__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__2__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__3__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__3__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__3__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__4__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__4__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__4__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__5__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__5__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__5__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__6__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__6__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__6__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__7__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__7__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__7__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__8__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__8__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__8__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__9__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__9__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__9__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__10__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__10__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__10__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__11__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__11__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__11__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__12__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__12__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__12__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__13__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__13__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__13__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__14__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__14__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__14__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__15__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__15__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__15__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__16__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__16__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__16__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__17__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__17__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__17__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__18__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__18__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__18__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__19__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__19__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__19__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__20__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__20__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__20__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__21__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__21__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__21__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__22__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__22__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__22__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__23__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__23__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__23__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__24__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__24__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__24__cc;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__25__Vfuncout;
    CData/*7:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__25__FF;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__is_cc_true__25__cc;
    CData/*4:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub4__26__Vfuncout;
    CData/*3:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub4__26__A;
    CData/*3:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub4__26__B;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub4__26__Sub;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub4__26__Carry_In;
    CData/*4:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub4__27__Vfuncout;
    CData/*3:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub4__27__A;
    CData/*3:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub4__27__B;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub4__27__Sub;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub4__27__Carry_In;
    CData/*3:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub3__28__Vfuncout;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub3__28__A;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub3__28__B;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub3__28__Sub;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub3__28__Carry_In;
    CData/*3:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub3__29__Vfuncout;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub3__29__A;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub3__29__B;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub3__29__Sub;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub3__29__Carry_In;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub1__30__Vfuncout;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub1__30__A;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub1__30__B;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub1__30__Sub;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub1__30__Carry_In;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub1__31__Vfuncout;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub1__31__A;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub1__31__B;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub1__31__Sub;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__AddSub1__31__Carry_In;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__cc_table__32__Vfuncout;
    CData/*2:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__cc_table__32__sel;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__cc_table__32__nf;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__cc_table__32__vf;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__cc_table__32__zf;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__cc_table__32__cf;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_pc_sel__DOT__sel3__33__sel;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__sel3__34__sel;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__35__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__35__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__35__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__35__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__36__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__36__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__36__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__36__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__37__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__37__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__37__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__37__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__38__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__38__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__38__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__38__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__39__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__39__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__39__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__39__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__40__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__40__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__40__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__40__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__41__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__41__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__41__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__41__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__42__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__42__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__42__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__42__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__43__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__43__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__43__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__43__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__44__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__44__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__44__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__44__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__45__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__45__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__45__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__45__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__46__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__46__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__46__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__46__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__47__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__47__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__47__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__47__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__48__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__48__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__48__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__48__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__49__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__49__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__49__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__49__b;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__50__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__50__func;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__50__a;
    CData/*0:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__logical_unit__DOT__logic1__50__b;
    CData/*3:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__sel5__51__sel;
    CData/*3:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__sel5__52__sel;
    CData/*3:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__sel5__53__sel;
    CData/*4:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__sel3__54__Vfuncout;
    CData/*1:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__sel3__54__sel;
    CData/*4:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__sel3__54__i0;
    CData/*4:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__sel3__54__i1;
    CData/*4:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__sel3__54__i2;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__IPL__DOT__mem__v0;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__IPL__DOT__mem__v0;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__IPL__DOT__mem__v1;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__IPL__DOT__mem__v1;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__RAM__DOT__mem__v0;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__RAM__DOT__mem__v0;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__RAM__DOT__mem__v1;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__RAM__DOT__mem__v1;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__VRAM__DOT__mem__v0;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__VRAM__DOT__mem__v0;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__VRAM__DOT__mem__v1;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__VRAM__DOT__mem__v1;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__PSGRAM__DOT__mem__v0;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__PSGRAM__DOT__mem__v0;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__PSGRAM__DOT__mem__v1;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__PSGRAM__DOT__mem__v1;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__GRAM__DOT__mem__v0;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__GRAM__DOT__mem__v0;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__GRAM__DOT__mem__v1;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__GRAM__DOT__mem__v1;
    CData/*2:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__RegsH__v0;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__RegsH__v0;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__RegsH__v0;
    CData/*2:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__RegsL__v0;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__RegsL__v0;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_reg__DOT__RegsL__v0;
    CData/*1:0*/ __Vdly__top__DOT__sharpx1__DOT__subCPU__DOT__ps2_ct_r;
    CData/*0:0*/ __Vdly__top__DOT__sharpx1__DOT__subCPU__DOT__dma_int_req;
    CData/*1:0*/ __Vdly__top__DOT__sharpx1__DOT__subCPU__DOT__fdc_tarp_r;
    CData/*1:0*/ __Vdly__top__DOT__sharpx1__DOT__subCPU__DOT__dma_tarp_r;
    CData/*3:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_rl__v0;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_rl__v0;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_rl__v0;
    CData/*3:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_rh__v0;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_rh__v0;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__reg_rh__v0;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__mem__v0;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__mem__v0;
    CData/*7:0*/ __Vdlyvval__top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__mem__v1;
    CData/*0:0*/ __Vdlyvset__top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__mem__v1;
    CData/*7:0*/ __Vdly__top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__ACC;
    CData/*7:0*/ __Vdly__top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__F;
    CData/*6:0*/ __Vdly__top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__tstate;
    CData/*6:0*/ __Vdly__top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__mcycle;
    CData/*0:0*/ __VinpClk__TOP__top__DOT__reset;
    CData/*0:0*/ __Vclklast__TOP__clk_48;
    CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__top__DOT__reset;
    CData/*0:0*/ __Vchglast__TOP__top__DOT__reset;
    SData/*15:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT____Vcellinp__rs_b_mux__I0;
    SData/*14:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT____Vcellinp__rel_pc_sel__I1;
    SData/*10:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT____Vcellout__d_bus_out_h_mux__O;
    SData/*14:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_pc_sel__DOT__sel3__33__Vfuncout;
    SData/*14:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_pc_sel__DOT__sel3__33__i1;
    SData/*14:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__sel3__34__Vfuncout;
    SData/*14:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__sel3__34__i0;
    SData/*14:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__sel3__34__i1;
    SData/*14:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__sel3__34__i2;
    SData/*15:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__sel5__53__Vfuncout;
    SData/*15:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__sel5__53__i0;
    SData/*15:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__sel5__53__i1;
    SData/*15:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__sel5__53__i2;
    SData/*15:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__sel5__53__i3;
    SData/*15:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_rom__DOT__rom__55__Vfuncout;
    SData/*12:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__IPL__DOT__mem__v0;
    SData/*12:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__IPL__DOT__mem__v1;
    SData/*15:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__RAM__DOT__mem__v0;
    SData/*15:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__RAM__DOT__mem__v1;
    SData/*11:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__VRAM__DOT__mem__v0;
    SData/*11:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__VRAM__DOT__mem__v1;
    SData/*12:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__PSGRAM__DOT__mem__v0;
    SData/*12:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__PSGRAM__DOT__mem__v1;
    SData/*15:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__GRAM__DOT__mem__v0;
    SData/*15:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__GRAM__DOT__mem__v1;
    SData/*9:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__mem__v0;
    SData/*9:0*/ __Vdlyvdim0__top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__mem__v1;
    SData/*15:0*/ __Vdly__top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__PC;
    SData/*15:0*/ __Vdly__top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__SP;
    IData/*16:0*/ top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT____Vcellinp__alu_out_mux__I4;
    IData/*16:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__sel5__51__Vfuncout;
    IData/*16:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__sel5__51__i0;
    IData/*16:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__sel5__51__i1;
    IData/*16:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__sel5__51__i2;
    IData/*16:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__sel5__52__Vfuncout;
    IData/*16:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__sel5__52__i0;
    IData/*16:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__sel5__52__i1;
    IData/*16:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__sel5__52__i2;
    IData/*16:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__sel5__52__i3;
    IData/*16:0*/ __Vfunc_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__sel5__52__i4;
    static VlUnpacked<CData/*3:0*/, 64> __Vtable1_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__vector;
    VlUnpacked<CData/*0:0*/, 64> __Vtablechg1;
    VlUnpacked<CData/*0:0*/, 1> __Vm_traceActivity;

    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    Vtop__Syms* __VlSymsp;  // Symbol table

    // PARAMETERS
    // Parameters marked /*verilator public*/ for use by application code
    enum _IDatatop__DOT__sharpx1__DOT__IPL__DOT__data_width_g { top__DOT__sharpx1__DOT__IPL__DOT__data_width_g = 8U};
    static const IData var_top__DOT__sharpx1__DOT__IPL__DOT__data_width_g;
    enum _IDatatop__DOT__sharpx1__DOT__IPL__DOT__addr_width_g { top__DOT__sharpx1__DOT__IPL__DOT__addr_width_g = 0xdU};
    static const IData var_top__DOT__sharpx1__DOT__IPL__DOT__addr_width_g;
    enum _IDatatop__DOT__sharpx1__DOT__RAM__DOT__data_width_g { top__DOT__sharpx1__DOT__RAM__DOT__data_width_g = 8U};
    static const IData var_top__DOT__sharpx1__DOT__RAM__DOT__data_width_g;
    enum _IDatatop__DOT__sharpx1__DOT__RAM__DOT__addr_width_g { top__DOT__sharpx1__DOT__RAM__DOT__addr_width_g = 0x10U};
    static const IData var_top__DOT__sharpx1__DOT__RAM__DOT__addr_width_g;
    enum _IDatatop__DOT__sharpx1__DOT__VRAM__DOT__data_width_g { top__DOT__sharpx1__DOT__VRAM__DOT__data_width_g = 8U};
    static const IData var_top__DOT__sharpx1__DOT__VRAM__DOT__data_width_g;
    enum _IDatatop__DOT__sharpx1__DOT__VRAM__DOT__addr_width_g { top__DOT__sharpx1__DOT__VRAM__DOT__addr_width_g = 0xcU};
    static const IData var_top__DOT__sharpx1__DOT__VRAM__DOT__addr_width_g;
    enum _IDatatop__DOT__sharpx1__DOT__PSGRAM__DOT__data_width_g { top__DOT__sharpx1__DOT__PSGRAM__DOT__data_width_g = 8U};
    static const IData var_top__DOT__sharpx1__DOT__PSGRAM__DOT__data_width_g;
    enum _IDatatop__DOT__sharpx1__DOT__PSGRAM__DOT__addr_width_g { top__DOT__sharpx1__DOT__PSGRAM__DOT__addr_width_g = 0xdU};
    static const IData var_top__DOT__sharpx1__DOT__PSGRAM__DOT__addr_width_g;
    enum _IDatatop__DOT__sharpx1__DOT__GRAM__DOT__data_width_g { top__DOT__sharpx1__DOT__GRAM__DOT__data_width_g = 8U};
    static const IData var_top__DOT__sharpx1__DOT__GRAM__DOT__data_width_g;
    enum _IDatatop__DOT__sharpx1__DOT__GRAM__DOT__addr_width_g { top__DOT__sharpx1__DOT__GRAM__DOT__addr_width_g = 0x10U};
    static const IData var_top__DOT__sharpx1__DOT__GRAM__DOT__addr_width_g;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__Mode { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__Mode = 0U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__Mode;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__T2Write { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__T2Write = 1U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__T2Write;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__IOWait { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__IOWait = 1U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__IOWait;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Mode { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Mode = 0U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Mode;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__IOWait { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__IOWait = 1U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__IOWait;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_C { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_C = 0U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_C;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_N { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_N = 1U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_N;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_P { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_P = 2U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_P;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_X { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_X = 3U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_X;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_H { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_H = 4U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_H;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_Y { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_Y = 5U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_Y;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_Z { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_Z = 6U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_Z;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_S { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_S = 7U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__Flag_S;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aNone { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aNone = 7U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aNone;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aBC { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aBC = 0U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aBC;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aDE { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aDE = 1U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aDE;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aXY { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aXY = 2U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aXY;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aIOA { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aIOA = 4U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aIOA;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aSP { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aSP = 5U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aSP;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aZI { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aZI = 6U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__aZI;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Mode { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Mode = 0U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Mode;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_C { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_C = 0U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_C;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_N { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_N = 1U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_N;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_P { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_P = 2U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_P;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_X { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_X = 3U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_X;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_H { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_H = 4U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_H;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_Y { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_Y = 5U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_Y;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_Z { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_Z = 6U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_Z;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_S { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_S = 7U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__Flag_S;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aNone { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aNone = 7U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aNone;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aBC { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aBC = 0U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aBC;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aDE { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aDE = 1U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aDE;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aXY { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aXY = 2U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aXY;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aIOA { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aIOA = 4U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aIOA;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aSP { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aSP = 5U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aSP;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aZI { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aZI = 6U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_mcode__DOT__aZI;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Mode { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Mode = 0U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Mode;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_C { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_C = 0U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_C;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_N { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_N = 1U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_N;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_P { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_P = 2U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_P;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_X { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_X = 3U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_X;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_H { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_H = 4U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_H;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_Y { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_Y = 5U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_Y;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_Z { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_Z = 6U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_Z;
    enum _IDatatop__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_S { top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_S = 7U};
    static const IData var_top__DOT__sharpx1__DOT__Cpu__DOT__Z80CPU__DOT__i_tv80_core__DOT__i_alu__DOT__Flag_S;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__RAM_DEPTH { top__DOT__sharpx1__DOT__subCPU__DOT__RAM_DEPTH = 0xbU};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__RAM_DEPTH;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__JOY_EMU { top__DOT__sharpx1__DOT__subCPU__DOT__JOY_EMU = 1U};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__JOY_EMU;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__ivec_depth { top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__ivec_depth = 4U};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__ivec_depth;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rs_b_mux__DOT__WIDTH { top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rs_b_mux__DOT__WIDTH = 0x10U};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rs_b_mux__DOT__WIDTH;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_pc_sel__DOT__WIDTH { top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_pc_sel__DOT__WIDTH = 0xfU};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__rel_pc_sel__DOT__WIDTH;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__WIDTH { top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__WIDTH = 0xfU};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__next_pc_mux__DOT__WIDTH;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__WIDTH { top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__WIDTH = 0x11U};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__arithmetic_b_mux__DOT__WIDTH;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__WIDTH { top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__WIDTH = 0x11U};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__alu_out_mux__DOT__WIDTH;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__WIDTH { top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__WIDTH = 0x10U};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_addr_mux__DOT__WIDTH;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__WIDTH { top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__WIDTH = 5U};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_l_mux__DOT__WIDTH;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_h_mux__DOT__WIDTH { top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_h_mux__DOT__WIDTH = 0xbU};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__cpu__DOT__d_bus_out_h_mux__DOT__WIDTH;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__TIMER_WIDTH { top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__TIMER_WIDTH = 0x10U};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__timer__DOT__TIMER_WIDTH;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__top_din_mux__DOT__WIDTH { top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__top_din_mux__DOT__WIDTH = 0x10U};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_cpu__DOT__top_din_mux__DOT__WIDTH;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__data_width_g { top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__data_width_g = 8U};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__data_width_g;
    enum _IDatatop__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__addr_width_g { top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__addr_width_g = 0xaU};
    static const IData var_top__DOT__sharpx1__DOT__subCPU__DOT__sub_w_ram__DOT__addr_width_g;

    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Vtop);  ///< Copying not allowed
  public:
    /// Construct the model; called by application code
    /// If contextp is null, then the model will use the default global context
    /// If name is "", then makes a wrapper with a
    /// single model invisible with respect to DPI scope names.
    Vtop(VerilatedContext* contextp, const char* name = "TOP");
    Vtop(const char* name = "TOP")
      : Vtop(nullptr, name) {}
    /// Destroy the model; called (often implicitly) by application code
    ~Vtop();
    /// Trace signals in the model; called by application code
    void trace(VerilatedVcdC* tfp, int levels, int options = 0);

    // API METHODS
    /// Return current simulation context for this model.
    /// Used to get to e.g. simulation time via contextp()->time()
    VerilatedContext* contextp();
    /// Evaluate the model.  Application must call when inputs change.
    void eval() { eval_step(); }
    /// Evaluate when calling multiple units/models per time step.
    void eval_step();
    /// Evaluate at end of a timestep for tracing, when using eval_step().
    /// Application must call after all eval() and before time changes.
    void eval_end_step() {}
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();

    // INTERNAL METHODS
    static void _eval_initial_loop(Vtop__Syms* __restrict vlSymsp);
    void __Vconfigure(Vtop__Syms* symsp, bool first);
  private:
    static QData _change_request(Vtop__Syms* __restrict vlSymsp);
    static QData _change_request_1(Vtop__Syms* __restrict vlSymsp);
  public:
    static void _combo__TOP__10(Vtop__Syms* __restrict vlSymsp);
    static void _combo__TOP__14(Vtop__Syms* __restrict vlSymsp);
    static void _combo__TOP__2(Vtop__Syms* __restrict vlSymsp);
  private:
    static void _ctor_var_reset(Vtop* self) VL_ATTR_COLD;
  public:
    static void _eval(Vtop__Syms* __restrict vlSymsp);
  private:
#ifdef VL_DEBUG
    void _eval_debug_assertions();
#endif  // VL_DEBUG
  public:
    static void _eval_initial(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _eval_settle(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__1(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _multiclk__TOP__13(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__11(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__12(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__5(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__6(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__7(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__8(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__9(Vtop__Syms* __restrict vlSymsp);
    static void _settle__TOP__3(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__4(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
  private:
    static void traceChgSub0(void* userp, VerilatedVcd* tracep);
    static void traceChgTop0(void* userp, VerilatedVcd* tracep);
    static void traceCleanup(void* userp, VerilatedVcd* /*unused*/);
    static void traceFullSub0(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullTop0(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub0(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitTop(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    void traceRegister(VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) VL_ATTR_COLD;
  public:
    void __Vserialize(VerilatedSerialize& os);
    void __Vdeserialize(VerilatedDeserialize& os);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

//----------


inline VerilatedSerialize& operator<<(VerilatedSerialize& os, Vtop& rhs) {
    Verilated::quiesce(); rhs.__Vserialize(os); return os; }
inline VerilatedDeserialize& operator>>(VerilatedDeserialize& os, Vtop& rhs) {
    Verilated::quiesce(); rhs.__Vdeserialize(os); return os; }

#endif  // guard
