$version Generated by VerilatedVcd $end
$date Mon Oct 18 06:34:59 2021
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 % clk $end
  $var wire  1 & fastclk $end
  $var wire 40 / in_quad [39:0] $end
  $var wire  2 . in_small [1:0] $end
  $var wire 70 1 in_wide [69:0] $end
  $var wire 40 ) out_quad [39:0] $end
  $var wire  2 ( out_small [1:0] $end
  $var wire 70 + out_wide [69:0] $end
  $var wire  1 ' reset_l $end
  $scope module top $end
   $var wire  1 % clk $end
   $var wire  1 & fastclk $end
   $var wire 40 / in_quad [39:0] $end
   $var wire  2 . in_small [1:0] $end
   $var wire 70 1 in_wide [69:0] $end
   $var wire 40 ) out_quad [39:0] $end
   $var wire  2 ( out_small [1:0] $end
   $var wire 70 + out_wide [69:0] $end
   $var wire  1 ' reset_l $end
   $scope module sub $end
    $var wire  1 % clk $end
    $var wire 32 # count_c [31:0] $end
    $var wire 32 $ count_f [31:0] $end
    $var wire  1 & fastclk $end
    $var wire  1 ' reset_l $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


