# üéÆ Map 2(Week-1) :: Path to silicon RISC-V SoC Tapeout gameplay progress
---
<div align="center">:man_technologist:<b>Developer:</b><mark> VlSI SYSTEM DESIGN(VSD) Team</mark></div>
<div align="center">:joystick:<b>Player-ID:</b><mark>Ranajoy Ghoshal</mark></div>

---

<br>

:rocket: Welcome to the <b>`Map-2(Week-1):RTL DESIGN, SYNTHESIS, FUNCTIONAL AND GLS VERIFICATION , OPTIMIZATION` </b> gameplay report of the <b> RISC-V SoC Tapeout EdTech Game </b> :video_game:.It is a 5 day journey and reported in a day by day manner.Each day is represented as level and there are some objectives in each level.Objectives are of two types-

- :book: <b>Learning Objective --></b> Summary of theory learned from video lectures.
- :dart: <b>Practical Objective --></b> Labs as instruced in video lectures.


---

## üó∫Ô∏è Explore Map-2(Week-1):RTL DESIGN, SYNTHESIS, FUNCTIONAL AND GLS VERIFICATION , OPTIMIZATION
  <details>
  <summary>:checkered_flag: Level-1(Day-0):Introduction to Verilog RTL design and Synthesis </summary>
    
  ##  :checkered_flag: Level-1(Day-1): Introduction to Verilog RTL design and Synthesis
  :rocket:In this level, I have learned the basic useage of simulation tools-`iverilog, gtkwave` and synthesis tool-`yosys` and standard cell library-`SKY130 PDK`.
  
  <br>
  :walking: <b>[Explore Level-1 Gameplay](Level_1/readme.md)</b>
  
  <br>
  :chart_with_upwards_trend: <b>Level-1 Status:</b> :white_check_mark: Completed
  </details>

  <details>
  <summary>:checkered_flag: Level-2(Day-1):System Check and SoC Design flow Lecture </summary>
    
  ##  :checkered_flag: Level-2(Day-1): System Check and SoC Design flow Lecture 
   :rocket:Ubuntu virtual machine system is needed for our SoC design flow journey,so I set up the system as per the requirement.Also,I attended the recorded lecture on Soc Design flow by Kunal Ghosh sir. 
  <br>
  :walking: <b>[Explore Level-2 Gameplay](Map_1/Level_2/readme.md)</b>
  <br>
  :chart_with_upwards_trend: <b>Level-2 Status:</b> :white_check_mark: Completed
  </details>
  
  <details>
  <summary>:checkered_flag: Level-3(Day-2):Tools Check </summary>
    
  ##  :checkered_flag: Level-3(Day-2): Tools Check
  :rocket:The open source tools like Yosys,iverilog,GTK Wave are installed in my Ubuntu 64 bit VM for RTL design,verification and sysnthesis task.
  <br>
  :walking: <b>[Explore Level-3 Gameplay](Map_1/Level_3/readme.md)</b>
  <br>
  :chart_with_upwards_trend: <b>Level-3 Status:</b> :white_check_mark: Completed
  </details>
