/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/common/access.hpp>
#include <stm32/common/bittypes.hpp>

namespace stm32::regs {

// spi_spi_autocr_v1: SPI_AUTOCR
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_autocr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 22, common::access::ro>,
               groov::field<"trigen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"trigpol", bool, 20, 20>,
               groov::field<"trigsel", std::uint8_t, 19, 16>,
               groov::field<"reserved0", std::uint16_t, 15, 0, common::access::ro>>;

// spi_spi_cfg1_v1: SPI_CFG1
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_cfg1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"bpass", bool, 31, 31>,
               groov::field<"mbr", std::uint8_t, 30, 28>,
               groov::field<"reserved2", std::uint8_t, 27, 23, common::access::ro>,
               groov::field<"crcen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"reserved1", bool, 21, 21, common::access::ro>,
               groov::field<"crcsize", std::uint8_t, 20, 16>,
               groov::field<"txdmaen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"rxdmaen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved0", std::uint8_t, 13, 10, common::access::ro>,
               groov::field<"udrcfg", bool, 9, 9>,
               groov::field<"fthlv", std::uint8_t, 8, 5>,
               groov::field<"dsize", std::uint8_t, 4, 0>>;

// spi_spi_cfg2_v1: SPI_CFG2
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_cfg2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"afcntr", bool, 31, 31>,
               groov::field<"ssom", bool, 30, 30>,
               groov::field<"ssoe", bool, 29, 29>,
               groov::field<"ssiop", bool, 28, 28>,
               groov::field<"reserved2", bool, 27, 27, common::access::ro>,
               groov::field<"ssm", bool, 26, 26>,
               groov::field<"cpol", bool, 25, 25>,
               groov::field<"cpha", bool, 24, 24>,
               groov::field<"lsbfrst", common::bittypes::bit_reset, 23, 23>,
               groov::field<"master", bool, 22, 22>,
               groov::field<"sp", std::uint8_t, 21, 19>,
               groov::field<"comm", std::uint8_t, 18, 17>,
               groov::field<"reserved1", bool, 16, 16, common::access::ro>,
               groov::field<"ioswp", bool, 15, 15>,
               groov::field<"rdiop", bool, 14, 14>,
               groov::field<"rdiom", bool, 13, 13>,
               groov::field<"reserved0", std::uint8_t, 12, 8, common::access::ro>,
               groov::field<"midi", std::uint8_t, 7, 4>,
               groov::field<"mssi", std::uint8_t, 3, 0>>;

// spi_spi_cr1_v1: SPI_CR1
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_cr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 17, common::access::ro>,
               groov::field<"iolock", common::bittypes::bit_locked, 16, 16>,
               groov::field<"tcrcini", bool, 15, 15>,
               groov::field<"rcrcini", bool, 14, 14>,
               groov::field<"crc33_17", bool, 13, 13>,
               groov::field<"ssi", bool, 12, 12>,
               groov::field<"hddir", bool, 11, 11>,
               groov::field<"csusp", bool, 10, 10, common::access::wo>,
               groov::field<"cstart", bool, 9, 9>,
               groov::field<"masrx", bool, 8, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 1, common::access::ro>,
               groov::field<"spe", common::bittypes::bit_enable, 0, 0>>;

// spi_spi_cr2_v1: SPI_CR2
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_cr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"tsize", std::uint16_t, 15, 0>>;

// spi_spi_crcpoly_v1: SPI_CRCPOLY
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_crcpoly_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"crcpoly", std::uint32_t, 31, 0>>;

// spi_spi_ier_v1: SPI_IER
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_ier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 10, common::access::ro>,
               groov::field<"modfie", common::bittypes::bit_enable, 9, 9>,
               groov::field<"tifreie", common::bittypes::bit_enable, 8, 8>,
               groov::field<"crceie", common::bittypes::bit_enable, 7, 7>,
               groov::field<"ovrie", common::bittypes::bit_enable, 6, 6>,
               groov::field<"udrie", common::bittypes::bit_enable, 5, 5>,
               groov::field<"txtfie", common::bittypes::bit_enable, 4, 4>,
               groov::field<"eotie", common::bittypes::bit_enable, 3, 3>,
               groov::field<"dxpie", common::bittypes::bit_enable, 2, 2>,
               groov::field<"txpie", common::bittypes::bit_enable, 1, 1>,
               groov::field<"rxpie", common::bittypes::bit_enable, 0, 0>>;

// spi_spi_ifcr_v1: SPI_IFCR
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_ifcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 12, common::access::ro>,
               groov::field<"suspc", bool, 11, 11, common::access::wo>,
               groov::field<"reserved1", bool, 10, 10, common::access::ro>,
               groov::field<"modfc", bool, 9, 9, common::access::wo>,
               groov::field<"tifrec", bool, 8, 8, common::access::wo>,
               groov::field<"crcec", bool, 7, 7, common::access::wo>,
               groov::field<"ovrc", bool, 6, 6, common::access::wo>,
               groov::field<"udrc", bool, 5, 5, common::access::wo>,
               groov::field<"txtfc", bool, 4, 4, common::access::wo>,
               groov::field<"eotc", bool, 3, 3, common::access::wo>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// spi_spi_rxcrc_v1: SPI_RXCRC
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_rxcrc_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"rxcrc", std::uint32_t, 31, 0, common::access::ro>>;

// spi_spi_rxdr_v1: SPI_RXDR
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_rxdr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"rxdr", std::uint32_t, 31, 0, common::access::ro>>;

// spi_spi_sr_v1: SPI_SR
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"ctsize", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"rxwne", bool, 15, 15, common::access::ro>,
               groov::field<"rxplvl", std::uint8_t, 14, 13, common::access::ro>,
               groov::field<"txc", bool, 12, 12, common::access::ro>,
               groov::field<"susp", bool, 11, 11, common::access::ro>,
               groov::field<"reserved0", bool, 10, 10, common::access::ro>,
               groov::field<"modf", bool, 9, 9, common::access::ro>,
               groov::field<"tifre", bool, 8, 8, common::access::ro>,
               groov::field<"crce", bool, 7, 7, common::access::ro>,
               groov::field<"ovr", bool, 6, 6, common::access::ro>,
               groov::field<"udr", bool, 5, 5, common::access::ro>,
               groov::field<"txtf", bool, 4, 4, common::access::ro>,
               groov::field<"eot", bool, 3, 3, common::access::ro>,
               groov::field<"dxp", bool, 2, 2, common::access::ro>,
               groov::field<"txp", bool, 1, 1, common::access::ro>,
               groov::field<"rxp", bool, 0, 0, common::access::ro>>;

// spi_spi_txcrc_v1: SPI_TXCRC
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_txcrc_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"txcrc", std::uint32_t, 31, 0, common::access::ro>>;

// spi_spi_txdr_v1: SPI_TXDR
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_txdr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"txdr", std::uint32_t, 31, 0, common::access::wo>>;

// spi_spi_udrdr_v1: SPI_UDRDR
// Used by: SPI1, SEC_SPI1, SPI2, SEC_SPI2, SPI3, SEC_SPI3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using spi_spi_udrdr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"udrdr", std::uint32_t, 31, 0>>;

} // namespace stm32::regs
