==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.69 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.86 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.480 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.16 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.29 seconds; current allocated memory: 190.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_50_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:49:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_41_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:22) in function 'mul2add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:39:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_31_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:31:22) in function 'add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:21:22) in function 'getRemainder' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.67 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.7 seconds; current allocated memory: 191.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.934 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 192.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.250 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:1), detected/extracted 4 process function(s): 
	 'getRemainder'
	 'add1'
	 'mul2add1'
	 'division'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 213.926 MB.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_41_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_21_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:21) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_50_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_31_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:31) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 242.648 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 244.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 244.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 244.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 244.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 245.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 245.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 245.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 245.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 245.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 245.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 245.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 247.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 248.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 249.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [HLS 200-740] Implementing PIPO algo_a_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_b_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_c_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_d_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 251.348 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 255.543 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 264.066 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.39 seconds. CPU system time: 0.42 seconds. Elapsed time: 8.62 seconds; current allocated memory: 74.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 15.81 seconds. CPU system time: 1.27 seconds. Elapsed time: 15.59 seconds; current allocated memory: 7.203 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 225.203 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.31 seconds; current allocated memory: 225.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_50_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:49:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_41_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:22) in function 'mul2add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:39:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_31_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:31:22) in function 'add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:21:22) in function 'getRemainder' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.67 seconds. CPU system time: 0.23 seconds. Elapsed time: 6.69 seconds; current allocated memory: 227.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.152 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 249.977 MB.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_41_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:22) in function 'mul2add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_21_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:21:22) in function 'getRemainder' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_50_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50:22) in function 'division' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_31_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:31:22) in function 'add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_41_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_21_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:21) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_50_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_31_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:31) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 278.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 281.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 281.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 281.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 281.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 283.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 284.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 287.059 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 290.969 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 300.094 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.15 seconds. CPU system time: 0.47 seconds. Elapsed time: 8.42 seconds; current allocated memory: 75.156 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 13.57 seconds. CPU system time: 1.1 seconds. Elapsed time: 14.21 seconds; current allocated memory: 6.711 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 225.203 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.3 seconds; current allocated memory: 225.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 418 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_50_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:49:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_41_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:22) in function 'mul2add1' partially with a factor of 8 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:39:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_31_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:31:22) in function 'add1' partially with a factor of 8 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:30:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:21:22) in function 'getRemainder' partially with a factor of 8 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:20:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'a' due to pipeline pragma (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:32:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'b' due to pipeline pragma (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:42:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'c' due to pipeline pragma (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:32:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'd' due to pipeline pragma (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:42:9)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 4 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:8:12)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 4 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:8:19)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 4 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:9:12)
INFO: [HLS 214-248] Applying array_partition to 'd': Cyclic partitioning with factor 4 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:9:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.75 seconds. CPU system time: 0.23 seconds. Elapsed time: 6.76 seconds; current allocated memory: 227.926 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.926 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.285 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.586 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 63 to 62 for loop 'VITIS_LOOP_41_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:30) in function 'mul2add1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 63 to 62 for loop 'VITIS_LOOP_41_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:30) in function 'mul2add1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 63 to 62 for loop 'VITIS_LOOP_21_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:21:30) in function 'getRemainder'.
WARNING: [XFORM 203-561] Updating loop lower bound from 63 to 62 for loop 'VITIS_LOOP_21_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:21:30) in function 'getRemainder'.
WARNING: [XFORM 203-561] Updating loop upper bound from 63 to 62 for loop 'VITIS_LOOP_31_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:31:30) in function 'add1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 63 to 62 for loop 'VITIS_LOOP_31_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:31:30) in function 'add1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 250.766 MB.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_41_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:22) in function 'mul2add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_21_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:21:22) in function 'getRemainder' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_50_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50:22) in function 'division' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_31_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:31:22) in function 'add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_41_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_21_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:21) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_50_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:50) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_31_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:31) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 280.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-885] The II Violation in module 'getRemainder' (loop 'VITIS_LOOP_21_1'): Unable to schedule 'load' operation ('vecIn_load_9', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24) on array 'vecIn' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vecIn'.
WARNING: [HLS 200-885] The II Violation in module 'getRemainder' (loop 'VITIS_LOOP_21_1'): Unable to schedule 'load' operation ('vecIn_load_11', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24) on array 'vecIn' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'vecIn'.
WARNING: [HLS 200-885] The II Violation in module 'getRemainder' (loop 'VITIS_LOOP_21_1'): Unable to schedule 'load' operation ('vecIn_load_5', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24) on array 'vecIn' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'vecIn'.
WARNING: [HLS 200-885] The II Violation in module 'getRemainder' (loop 'VITIS_LOOP_21_1'): Unable to schedule 'load' operation ('vecIn_load_7', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24) on array 'vecIn' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'vecIn'.
WARNING: [HLS 200-885] The II Violation in module 'getRemainder' (loop 'VITIS_LOOP_21_1'): Unable to schedule 'load' operation ('vecIn_load_1', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24) on array 'vecIn' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'vecIn'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 19, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 283.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 283.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
WARNING: [HLS 200-885] The II Violation in module 'add1' (loop 'VITIS_LOOP_31_1'): Unable to schedule 'load' operation ('in_0_load_2', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:34) on array 'in_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 284.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 284.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
WARNING: [HLS 200-885] The II Violation in module 'mul2add1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'load' operation ('in_0_load_1', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:44) on array 'in_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 285.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 285.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 285.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 285.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 287.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 290.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 292.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_3_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_5_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 295.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 298.102 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 302.320 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 312.262 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.2 seconds. CPU system time: 0.48 seconds. Elapsed time: 9.43 seconds; current allocated memory: 87.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 15.59 seconds. CPU system time: 1.15 seconds. Elapsed time: 14.62 seconds; current allocated memory: 6.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 225.203 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.29 seconds; current allocated memory: 225.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 479 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:51:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' partially with a factor of 8 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' partially with a factor of 8 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' partially with a factor of 8 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:22:0)
INFO: [HLS 214-248] Applying array_partition to 'vecIn': Cyclic partitioning with factor 8 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'vecOut': Cyclic partitioning with factor 8 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'a' due to pipeline pragma (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:34:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'b' due to pipeline pragma (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:44:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'c' due to pipeline pragma (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:34:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'd' due to pipeline pragma (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:44:9)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 4 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:10:9)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 4 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:10:16)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 4 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:11:12)
INFO: [HLS 214-248] Applying array_partition to 'd': Cyclic partitioning with factor 4 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:11:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.82 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.8 seconds; current allocated memory: 227.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.797 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 63 to 62 for loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:30) in function 'mul2add1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 63 to 62 for loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:30) in function 'mul2add1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 63 to 62 for loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:30) in function 'getRemainder'.
WARNING: [XFORM 203-561] Updating loop lower bound from 63 to 62 for loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:30) in function 'getRemainder'.
WARNING: [XFORM 203-561] Updating loop upper bound from 63 to 62 for loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:30) in function 'add1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 63 to 62 for loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:30) in function 'add1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 250.918 MB.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_43_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_23_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_52_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_33_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 281.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
WARNING: [HLS 200-885] The II Violation in module 'getRemainder' (loop 'VITIS_LOOP_23_1'): Unable to schedule 'store' operation ('out1_0_addr_1_write_ln26', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:26) of variable 'trunc_ln26_4', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:26 on array 'out1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 14, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 283.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 283.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-885] The II Violation in module 'add1' (loop 'VITIS_LOOP_33_1'): Unable to schedule 'load' operation ('in_0_load_2', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:36) on array 'in_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 284.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 284.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
WARNING: [HLS 200-885] The II Violation in module 'mul2add1' (loop 'VITIS_LOOP_43_1'): Unable to schedule 'load' operation ('in_0_load_1', ../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46) on array 'in_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 285.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 285.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 286.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 286.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 286.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 286.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 291.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 293.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_3_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_5_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 296.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 300.059 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 304.418 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 315.906 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.28 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.3 seconds. CPU system time: 0.45 seconds. Elapsed time: 9.49 seconds; current allocated memory: 91.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 225.203 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.31 seconds; current allocated memory: 225.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:51:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:22:0)
INFO: [HLS 214-248] Applying array_partition to 'vecIn': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'vecOut': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.74 seconds. CPU system time: 0.2 seconds. Elapsed time: 6.72 seconds; current allocated memory: 227.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.219 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 249.863 MB.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_43_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_23_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_52_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_33_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 278.867 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 280.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 281.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 281.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 282.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 283.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 284.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 285.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 287.602 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 291.477 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 300.664 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.24 seconds. CPU system time: 0.45 seconds. Elapsed time: 8.48 seconds; current allocated memory: 75.738 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 14.08 seconds. CPU system time: 1.09 seconds. Elapsed time: 14.26 seconds; current allocated memory: 6.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 225.203 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.3 seconds; current allocated memory: 225.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:51:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:22:0)
INFO: [HLS 214-248] Applying array_partition to 'vecIn': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'vecOut': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.68 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.68 seconds; current allocated memory: 227.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 228.191 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:1), detected/extracted 4 process function(s): 
	 'getRemainder'
	 'add1'
	 'mul2add1'
	 'division'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.227 MB.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 278.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 280.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 281.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 281.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 281.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 282.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 283.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 284.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [HLS 200-740] Implementing PIPO algo_a_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_b_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_c_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_d_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 287.836 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 291.719 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 301.445 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.41 seconds. CPU system time: 0.45 seconds. Elapsed time: 8.64 seconds; current allocated memory: 76.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 16.18 seconds. CPU system time: 1.15 seconds. Elapsed time: 14.76 seconds; current allocated memory: 7.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 225.203 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.34 seconds; current allocated memory: 225.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:51:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:22:0)
INFO: [HLS 214-248] Applying array_partition to 'vecIn': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'vecOut': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.78 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.8 seconds; current allocated memory: 227.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.203 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.066 MB.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_43_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_23_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_52_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_33_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 278.816 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 281.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 281.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 281.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 282.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 283.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 284.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 285.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 287.438 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 291.285 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 300.457 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.29 seconds. CPU system time: 0.51 seconds. Elapsed time: 8.57 seconds; current allocated memory: 75.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 14.08 seconds. CPU system time: 1.19 seconds. Elapsed time: 14.37 seconds; current allocated memory: 6.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 225.203 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.32 seconds; current allocated memory: 225.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:51:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:22:0)
INFO: [HLS 214-248] Applying array_partition to 'vecIn': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'vecOut': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.71 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.7 seconds; current allocated memory: 227.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.191 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:1), detected/extracted 4 process function(s): 
	 'getRemainder'
	 'add1'
	 'mul2add1'
	 'division'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 249.973 MB.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 278.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 281.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 281.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 281.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 281.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 282.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 283.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 284.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [HLS 200-740] Implementing PIPO algo_a_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_b_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_c_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_d_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 291.676 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 301.391 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.46 seconds. CPU system time: 0.48 seconds. Elapsed time: 8.72 seconds; current allocated memory: 76.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 16.33 seconds. CPU system time: 1.17 seconds. Elapsed time: 14.91 seconds; current allocated memory: 7.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 225.203 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.32 seconds; current allocated memory: 225.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:51:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:22:0)
INFO: [HLS 214-248] Applying array_partition to 'vecIn': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'vecOut': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.68 seconds. CPU system time: 0.23 seconds. Elapsed time: 6.7 seconds; current allocated memory: 227.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 228.195 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 249.816 MB.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_43_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_23_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_52_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_33_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 278.734 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 281.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 281.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 281.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 282.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 283.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 284.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 287.438 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 291.285 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 300.438 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.19 seconds. CPU system time: 0.48 seconds. Elapsed time: 8.46 seconds; current allocated memory: 75.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 14.04 seconds. CPU system time: 1.17 seconds. Elapsed time: 14.3 seconds; current allocated memory: 6.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 225.203 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.33 seconds; current allocated memory: 225.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:51:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:22:0)
INFO: [HLS 214-248] Applying array_partition to 'vecIn': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'vecOut': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.73 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.76 seconds; current allocated memory: 227.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 228.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.188 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:1), detected/extracted 4 process function(s): 
	 'getRemainder'
	 'add1'
	 'mul2add1'
	 'division'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.227 MB.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 278.980 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 281.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 281.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 281.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 282.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 283.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 284.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [HLS 200-740] Implementing PIPO algo_a_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_b_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_c_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_d_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 291.676 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 301.391 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.48 seconds. CPU system time: 0.48 seconds. Elapsed time: 8.75 seconds; current allocated memory: 76.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 225.203 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.32 seconds; current allocated memory: 225.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:51:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:22:0)
INFO: [HLS 214-248] Applying array_partition to 'vecIn': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'vecOut': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.75 seconds. CPU system time: 0.24 seconds. Elapsed time: 6.77 seconds; current allocated memory: 227.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.203 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 250.066 MB.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_43_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_23_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_52_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_33_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 278.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 281.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 281.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 281.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 282.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 283.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 284.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 285.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 287.438 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 291.285 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 300.457 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.25 seconds. CPU system time: 0.47 seconds. Elapsed time: 8.51 seconds; current allocated memory: 75.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 14.07 seconds. CPU system time: 1.17 seconds. Elapsed time: 14.34 seconds; current allocated memory: 6.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 225.203 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.31 seconds; current allocated memory: 225.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:51:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:22:0)
INFO: [HLS 214-248] Applying array_partition to 'vecIn': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'vecOut': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.68 seconds. CPU system time: 0.24 seconds. Elapsed time: 6.71 seconds; current allocated memory: 227.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 228.188 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:1), detected/extracted 4 process function(s): 
	 'getRemainder'
	 'add1'
	 'mul2add1'
	 'division'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.227 MB.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 278.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 280.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 281.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 281.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 282.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 283.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 284.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [HLS 200-740] Implementing PIPO algo_a_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_b_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_c_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO algo_d_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 291.672 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 301.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.4 seconds. CPU system time: 0.48 seconds. Elapsed time: 8.67 seconds; current allocated memory: 76.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 16.19 seconds. CPU system time: 1.22 seconds. Elapsed time: 14.82 seconds; current allocated memory: 7.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 215.461 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.13 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.3 seconds; current allocated memory: 216.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:51:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:41:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' partially with a factor of 2 (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:22:0)
INFO: [HLS 214-248] Applying array_partition to 'vecIn': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'vecOut': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.77 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.76 seconds; current allocated memory: 218.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 218.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 218.371 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 240.273 MB.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_43_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43:22) in function 'mul2add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_23_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23:22) in function 'getRemainder' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_52_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52:22) in function 'division' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'VITIS_LOOP_33_1'(../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33:22) in function 'add1' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43) in function 'mul2add1'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23) in function 'getRemainder'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52) in function 'division'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33) in function 'add1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 268.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 270.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 270.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 270.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 271.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 271.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 271.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getRemainder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getRemainder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 273.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul2add1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul2add1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 274.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'division' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'division'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 276.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 277.664 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 281.598 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 290.855 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.26 seconds. CPU system time: 0.46 seconds. Elapsed time: 8.5 seconds; current allocated memory: 75.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 91.41 seconds. CPU system time: 22.31 seconds. Elapsed time: 3511.85 seconds; current allocated memory: 7.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./ping_pong/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name algo algo 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 189.727 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.41 seconds; current allocated memory: 190.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'getRemainder' into 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-178] Inlining function 'add1' into 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-178] Inlining function 'mul2add1' into 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-178] Inlining function 'division' into 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.69 seconds. CPU system time: 0.2 seconds. Elapsed time: 6.84 seconds; current allocated memory: 192.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 192.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.539 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:23) in function 'algo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:33) in function 'algo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:43) in function 'algo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_1' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:52) in function 'algo' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 214.258 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 243.008 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 244.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 244.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 244.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 244.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 245.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 245.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 245.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 245.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 245.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 245.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'algo_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 245.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'algo_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 246.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'algo_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 247.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'algo_Pipeline_VITIS_LOOP_52_1' pipeline 'VITIS_LOOP_52_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_Pipeline_VITIS_LOOP_52_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 248.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 250.234 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 254.148 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 263.113 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.9 seconds. CPU system time: 0.44 seconds. Elapsed time: 8.44 seconds; current allocated memory: 73.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./ping_pong/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name algo algo 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.727 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.42 seconds; current allocated memory: 189.793 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'getRemainder' into 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-178] Inlining function 'add1' into 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-178] Inlining function 'mul2add1' into 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-178] Inlining function 'division' into 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.7 seconds. CPU system time: 0.21 seconds. Elapsed time: 6.85 seconds; current allocated memory: 192.176 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.176 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 192.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 192.504 MB.
INFO: [XFORM 203-510] Pipelining loop 'REMAINDER_LOOP' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24) in function 'algo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ADD_LOOP' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:35) in function 'algo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MUL2ADD1_LOOP' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46) in function 'algo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DIVISION_LOOP' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56) in function 'algo' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 213.973 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 242.699 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_Pipeline_REMAINDER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'REMAINDER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'REMAINDER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 244.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 244.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_Pipeline_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 244.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 244.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_Pipeline_MUL2ADD1_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL2ADD1_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'MUL2ADD1_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 244.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 244.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_Pipeline_DIVISION_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DIVISION_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'DIVISION_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 245.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 245.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 245.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 245.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_Pipeline_REMAINDER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'algo_Pipeline_REMAINDER_LOOP' pipeline 'REMAINDER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_Pipeline_REMAINDER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 245.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_Pipeline_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'algo_Pipeline_ADD_LOOP' pipeline 'ADD_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_Pipeline_ADD_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 246.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_Pipeline_MUL2ADD1_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'algo_Pipeline_MUL2ADD1_LOOP' pipeline 'MUL2ADD1_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_Pipeline_MUL2ADD1_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 247.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_Pipeline_DIVISION_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'algo_Pipeline_DIVISION_LOOP' pipeline 'DIVISION_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_Pipeline_DIVISION_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 248.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 250.184 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 254.059 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 262.953 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.91 seconds. CPU system time: 0.46 seconds. Elapsed time: 8.45 seconds; current allocated memory: 73.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./ping_pong/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name algo algo 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.04 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.3 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./ping_pong/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name algo algo 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 189.703 MB.
INFO: [HLS 200-10] Analyzing design file '../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.14 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.42 seconds; current allocated memory: 189.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/ping_pong/ping_pong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'getRemainder' into 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-178] Inlining function 'add1' into 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-178] Inlining function 'mul2add1' into 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-178] Inlining function 'division' into 'algo' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'vecIn': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 214-248] Applying array_partition to 'vecOut': Cyclic partitioning with factor 2 on dimension 1. (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.78 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.96 seconds; current allocated memory: 192.254 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 192.254 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 192.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 192.566 MB.
INFO: [XFORM 203-510] Pipelining loop 'REMAINDER_LOOP' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:24) in function 'algo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ADD_LOOP' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:35) in function 'algo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MUL2ADD1_LOOP' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:46) in function 'algo' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DIVISION_LOOP' (../../C_PROGRAM/5.Ping_pong_HLS/ping_pong.c:56) in function 'algo' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 214.207 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 242.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_Pipeline_REMAINDER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'REMAINDER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'REMAINDER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 244.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 244.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_Pipeline_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADD_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 244.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 244.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_Pipeline_MUL2ADD1_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL2ADD1_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'MUL2ADD1_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 245.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 245.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_Pipeline_DIVISION_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DIVISION_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'DIVISION_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 245.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 245.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 245.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 245.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_Pipeline_REMAINDER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'algo_Pipeline_REMAINDER_LOOP' pipeline 'REMAINDER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_Pipeline_REMAINDER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 246.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_Pipeline_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'algo_Pipeline_ADD_LOOP' pipeline 'ADD_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_Pipeline_ADD_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 247.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_Pipeline_MUL2ADD1_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'algo_Pipeline_MUL2ADD1_LOOP' pipeline 'MUL2ADD1_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_Pipeline_MUL2ADD1_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 248.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_Pipeline_DIVISION_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'algo_Pipeline_DIVISION_LOOP' pipeline 'DIVISION_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'udiv_5ns_3ns_5_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_Pipeline_DIVISION_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 249.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecIn_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo/vecOut_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo'.
INFO: [RTMG 210-278] Implementing memory 'algo_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_b_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'algo_d_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 251.031 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 254.844 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 264.285 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for algo.
INFO: [VLOG 209-307] Generating Verilog RTL for algo.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.11 seconds. CPU system time: 0.53 seconds. Elapsed time: 8.67 seconds; current allocated memory: 74.852 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./ping_pong/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name algo algo 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 61.73 seconds. CPU system time: 3.29 seconds. Elapsed time: 208.04 seconds; current allocated memory: 6.730 MB.
