{"vcs1":{"timestamp_begin":1728814834.646721530, "rt":11.29, "ut":8.83, "st":0.86}}
{"vcselab":{"timestamp_begin":1728814846.023357190, "rt":2.60, "ut":1.52, "st":0.16}}
{"link":{"timestamp_begin":1728814848.703908671, "rt":0.56, "ut":0.44, "st":0.57}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728814834.074697814}
{"VCS_COMP_START_TIME": 1728814834.074697814}
{"VCS_COMP_END_TIME": 1728814851.895342144}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 470952}}
{"stitch_vcselab": {"peak_mem": 287864}}
