Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Base_Image/qsys/ip/qsys_top/qsys_top_avmm_bridge_512_0.ip --block-symbol-file --output-directory=/home/stratix10/Documents/deep_south_interface/Base_Image/qsys/ip/qsys_top/qsys_top_avmm_bridge_512_0 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys_top_avmm_bridge_512_0.avmm_bridge_512_0: Gen3 (8.0 Gbps) x16 512-bit
Info: qsys_top_avmm_bridge_512_0.avmm_bridge_512_0: Using Intel FPGA Root Complex BFM will downtrain design to Gen3x8.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Base_Image/qsys/ip/qsys_top/qsys_top_avmm_bridge_512_0.ip --synthesis=VERILOG --output-directory=/home/stratix10/Documents/deep_south_interface/Base_Image/qsys/ip/qsys_top/qsys_top_avmm_bridge_512_0 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys_top_avmm_bridge_512_0.avmm_bridge_512_0: Gen3 (8.0 Gbps) x16 512-bit
Info: qsys_top_avmm_bridge_512_0.avmm_bridge_512_0: Using Intel FPGA Root Complex BFM will downtrain design to Gen3x8.
Info: avmm_bridge_512_0.fpll_g3: For the selected device(1SM21CHU2F53E2VG), PLL speed grade is 2.
Info: avmm_bridge_512_0.lcpll_g3xn: For the selected device(1SM21CHU2F53E2VG), PLL speed grade is 2.
Info: avmm_bridge_512_0.altera_ep_g3x16_avst512_io_pll_s10: Downstream cascaded IOPLLs must have a high-bandwidth setting.
Warning: avmm_bridge_512_0.altera_ep_g3x16_avst512_io_pll_s10: Able to implement PLL - Actual VCO frequency differs from requested setting
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch0: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch0: The TX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch0: The RX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch0: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch0: For current configuration, TX PCS FIFO depth is "16" and TX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch0: For current configuration, RX PCS FIFO depth is "16" and RX Core FIFO depth is "32".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch0: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch0: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch0: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch0: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch0: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch0: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch1: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch1: The TX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch1: The RX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch1: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch1: For current configuration, TX PCS FIFO depth is "16" and TX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch1: For current configuration, RX PCS FIFO depth is "16" and RX Core FIFO depth is "32".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch1: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch1: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch1: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch1: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch1: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch1: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch2: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch2: The TX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch2: The RX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch2: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch2: For current configuration, TX PCS FIFO depth is "16" and TX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch2: For current configuration, RX PCS FIFO depth is "16" and RX Core FIFO depth is "32".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch2: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch2: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch2: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch2: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch2: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch2: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch3: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch3: The TX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch3: The RX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch3: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch3: For current configuration, TX PCS FIFO depth is "16" and TX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch3: For current configuration, RX PCS FIFO depth is "16" and RX Core FIFO depth is "32".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch3: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch3: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch3: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch3: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch3: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch3: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch4: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch4: The TX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch4: The RX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch4: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch4: For current configuration, TX PCS FIFO depth is "16" and TX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch4: For current configuration, RX PCS FIFO depth is "16" and RX Core FIFO depth is "32".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch4: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch4: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch4: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch4: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch4: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch4: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch5: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch5: The TX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch5: The RX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch5: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch5: For current configuration, TX PCS FIFO depth is "16" and TX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch5: For current configuration, RX PCS FIFO depth is "16" and RX Core FIFO depth is "32".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch5: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch5: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch5: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch5: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch5: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch5: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch6: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch6: The TX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch6: The RX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch6: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch6: For current configuration, TX PCS FIFO depth is "16" and TX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch6: For current configuration, RX PCS FIFO depth is "16" and RX Core FIFO depth is "32".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch6: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch6: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch6: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch6: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch6: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch6: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch7: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch7: The TX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch7: The RX PCS-Core Interface FIFO is operating in full-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch7: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch7: For current configuration, TX PCS FIFO depth is "16" and TX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch7: For current configuration, RX PCS FIFO depth is "16" and RX Core FIFO depth is "32".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch7: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch7: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch7: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch7: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch7: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch7: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch8: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch8: The TX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch8: The RX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch8: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch8: For current configuration, TX PCS FIFO depth is "8" and TX Core FIFO depth is "8".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch8: For current configuration, RX PCS FIFO depth is "8" and RX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch8: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch8: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch8: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch8: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch8: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch8: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch9: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch9: The TX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch9: The RX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch9: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch9: For current configuration, TX PCS FIFO depth is "8" and TX Core FIFO depth is "8".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch9: For current configuration, RX PCS FIFO depth is "8" and RX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch9: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch9: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch9: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch9: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch9: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch9: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch10: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch10: The TX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch10: The RX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch10: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch10: For current configuration, TX PCS FIFO depth is "8" and TX Core FIFO depth is "8".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch10: For current configuration, RX PCS FIFO depth is "8" and RX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch10: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch10: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch10: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch10: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch10: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch10: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch11: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch11: The TX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch11: The RX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch11: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch11: For current configuration, TX PCS FIFO depth is "8" and TX Core FIFO depth is "8".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch11: For current configuration, RX PCS FIFO depth is "8" and RX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch11: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch11: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch11: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch11: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch11: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch11: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch12: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch12: The TX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch12: The RX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch12: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch12: For current configuration, TX PCS FIFO depth is "8" and TX Core FIFO depth is "8".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch12: For current configuration, RX PCS FIFO depth is "8" and RX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch12: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch12: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch12: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch12: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch12: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch12: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch13: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch13: The TX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch13: The RX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch13: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch13: For current configuration, TX PCS FIFO depth is "8" and TX Core FIFO depth is "8".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch13: For current configuration, RX PCS FIFO depth is "8" and RX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch13: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch13: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch13: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch13: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch13: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch13: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch14: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch14: The TX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch14: The RX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch14: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch14: For current configuration, TX PCS FIFO depth is "8" and TX Core FIFO depth is "8".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch14: For current configuration, RX PCS FIFO depth is "8" and RX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch14: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch14: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch14: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch14: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch14: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch14: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch15: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch15: The TX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch15: The RX PCS-Core Interface FIFO is operating in half-rate transfer mode.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch15: For the selected device(1SM21CHU2F53E2VG), transceiver speed grade is 2 and core speed grade is 2.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch15: For current configuration, TX PCS FIFO depth is "8" and TX Core FIFO depth is "8".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch15: For current configuration, RX PCS FIFO depth is "8" and RX Core FIFO depth is "16".
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch15: "PCS clkout" (pcs_clkout) is selected to drive tx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch15: "PCS clkout x2" (pcs_x2_clkout) is selected to drive tx_clkout2 port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch15: "PCS clkout" (pcs_clkout) is selected to drive rx_clkout port and the clock frequency is 0.0 MHz.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch15: A design example cannot be generated for "Tx PLL reference clock frequency"=="125.0" && "Selected CDR reference clock frequency"=="100.000"
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch15: Design example cannot be generated for the current configuration. Please check under Design Example tab and system message below for more detailed information.
Info: phy_g3x16.altera_xcvr_pcie_hip_channel_s10_ch15: Note - The external TX PLL IP must be configured with an output clock frequency of 2500.0 MHz.
Info: qsys_top_avmm_bridge_512_0: "Transforming system: qsys_top_avmm_bridge_512_0"
Info: qsys_top_avmm_bridge_512_0: "Naming system components in system: qsys_top_avmm_bridge_512_0"
Info: qsys_top_avmm_bridge_512_0: "Processing generation queue"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_avmm_bridge_512_2020_4sfhkta"
Warning: quartus_synth: A Duplicate file was overwritten with path: altera_pcie_s10_hip_ast_pllnphy_2020_4sfhkta.v
Warning: quartus_synth: A Duplicate file was overwritten with path: altera_pcie_s10_hip_ast_pipen1b_2020_4sfhkta.v
Info: phy_g3x16: "Generating: phy_g3x16"
Info: fpll_g3: "Generating: fpll_g3"
Info: lcpll_g3xn: "Generating: lcpll_g3xn"
Info: altera_ep_g3x16_avst512_io_pll_s10: "Generating: altera_ep_g3x16_avst512_io_pll_s10"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_avmm_bridge_512_altera_xcvr_pcie_hip_native_s10_2020_zvmnx4i"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_avmm_bridge_512_altera_xcvr_fpll_s10_htile_2020_2p63cla"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_avmm_bridge_512_altera_xcvr_atx_pll_s10_htile_2020_fknxn6i"
Info: qsys_top_avmm_bridge_512_0: "Generating: altera_ep_g3x16_avst512_io_pll_s10"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_191_xndluca"
Info: altera_xcvr_pcie_hip_channel_s10_ch0: "Generating: altera_xcvr_pcie_hip_channel_s10_ch0"
Info: altera_xcvr_pcie_hip_channel_s10_ch1: "Generating: altera_xcvr_pcie_hip_channel_s10_ch1"
Info: altera_xcvr_pcie_hip_channel_s10_ch2: "Generating: altera_xcvr_pcie_hip_channel_s10_ch2"
Info: altera_xcvr_pcie_hip_channel_s10_ch3: "Generating: altera_xcvr_pcie_hip_channel_s10_ch3"
Info: altera_xcvr_pcie_hip_channel_s10_ch4: "Generating: altera_xcvr_pcie_hip_channel_s10_ch4"
Info: altera_xcvr_pcie_hip_channel_s10_ch5: "Generating: altera_xcvr_pcie_hip_channel_s10_ch5"
Info: altera_xcvr_pcie_hip_channel_s10_ch6: "Generating: altera_xcvr_pcie_hip_channel_s10_ch6"
Info: altera_xcvr_pcie_hip_channel_s10_ch7: "Generating: altera_xcvr_pcie_hip_channel_s10_ch7"
Info: altera_xcvr_pcie_hip_channel_s10_ch8: "Generating: altera_xcvr_pcie_hip_channel_s10_ch8"
Info: altera_xcvr_pcie_hip_channel_s10_ch9: "Generating: altera_xcvr_pcie_hip_channel_s10_ch9"
Info: altera_xcvr_pcie_hip_channel_s10_ch10: "Generating: altera_xcvr_pcie_hip_channel_s10_ch10"
Info: altera_xcvr_pcie_hip_channel_s10_ch11: "Generating: altera_xcvr_pcie_hip_channel_s10_ch11"
Info: altera_xcvr_pcie_hip_channel_s10_ch12: "Generating: altera_xcvr_pcie_hip_channel_s10_ch12"
Info: altera_xcvr_pcie_hip_channel_s10_ch13: "Generating: altera_xcvr_pcie_hip_channel_s10_ch13"
Info: altera_xcvr_pcie_hip_channel_s10_ch14: "Generating: altera_xcvr_pcie_hip_channel_s10_ch14"
Info: altera_xcvr_pcie_hip_channel_s10_ch15: "Generating: altera_xcvr_pcie_hip_channel_s10_ch15"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_fpll_s10_htile_1912_mcprpcy"
Info: fpll_g3: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: fpll_g3: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: fpll_g3: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_rcfg_arb.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_embedded_debug.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_avmm_csr.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: fpll_g3: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_atx_pll_s10_htile_1911_a6ta56a"
Info: lcpll_g3xn: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: lcpll_g3xn: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: lcpll_g3xn: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_rcfg_arb.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_embedded_debug.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_avmm_csr.sv
Info: lcpll_g3xn: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_iopll_1931_p2t7wuy"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_sglyhua"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_ox327yy"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_yznx3ma"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_3iam5yy"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_6vamsfa"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_qxld3bq"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_ibnjssq"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_asbz3uq"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_audvq4q"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_crnealq"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_yspgqfq"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_ae2ggla"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_hnyookq"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_3z3mhca"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_xo6r6xa"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_pcie_hip_native_s10_altera_xcvr_native_s10_htile_191_qal7puq"
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_g5darpy"
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch0: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_22payhq"
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch1: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_f3rotwa"
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch2: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_zbprhoi"
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch3: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_ncatdrq"
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch4: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_j5kdfzi"
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch5: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_2fl2xja"
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch6: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_zadjjsi"
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch7: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_eulrzra"
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch8: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_x7obrcq"
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch9: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_iduqbey"
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch10: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_oknbqzq"
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch11: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_zllz4sy"
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch12: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_ifre7jy"
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch13: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_2eovoqy"
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch14: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: "Generating: qsys_top_avmm_bridge_512_0_altera_xcvr_native_s10_htile_1930_qba5znq"
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_reset_control_s10/alt_xcvr_reset_counter_s10.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_avmm_csr.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_prbs_accum.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_odi_accel.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rcfg_arb.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_early_spd_chng_s10_htile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_early_spd_chng_s10_htile.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_native_dig_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_dig_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_native_reset_seq.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_reset_seq.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_native_anlg_reset_seq_wrapper.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq_wrapper.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_native_re_cal_chnl.v VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_re_cal_chnl.v
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_pcie_rx_eios_prot.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_pcie_rx_eios_prot.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: add_fileset_file ./alt_xcvr_native_rx_maib_wa.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/alt_xcvr_native_rx_maib_wa.sv
Info: altera_xcvr_pcie_hip_channel_s10_ch15: Building configuration data for reconfiguration profile 0
Info: qsys_top_avmm_bridge_512_0: Done "qsys_top_avmm_bridge_512_0" with 42 modules, 544 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in qsys_top_avmm_bridge_512_0. No files generated.
Info: Finished: Generate IP Core Documentation
