// Seed: 3689500572
module module_0;
  wire id_1;
  logic id_2;
  logic [7:0][1] id_3;
  ;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    input  wand  id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  wor   id_5,
    output uwire id_6,
    input  uwire id_7,
    input  wire  id_8
);
  assign id_6.id_0 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wor  id_0,
    output wire id_1,
    output wire id_2,
    input  tri1 id_3
);
  wire id_5;
  module_0 modCall_1 ();
  assign id_5 = id_0;
  wire id_6;
endmodule
