INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/SDx/2017.1.op/Vivado/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/SDx/2017.1.op/Vivado/bin/unwrapped/lnx64.o/xelab --initfile /opt/Xilinx/SDx/2017.1.op/Vivado/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_11 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_null 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_awid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:353]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_bid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:375]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_arid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:381]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_rid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:395]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port pc_axi_wid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:453]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port pc_axi_wid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:539]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port pc_axi_wid [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:625]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port s_axi_awprot [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/cl_hello_world/design/cl_hello_world.sv:118]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port probe1 [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/cl_hello_world/design/cl_hello_world.sv:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port probe4 [/home/centos/src/project_data/aws-fpga/hdk/cl/examples/cl_hello_world/design/cl_hello_world.sv:346]
WARNING: [VRFC 10-1635] non-void function is_ddr_ready called as a task without void casting [/home/centos/src/project_data/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:495]
WARNING: [VRFC 10-727] function is_ddr_ready has no return value assignment [/home/centos/src/project_data/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:494]
WARNING: [VRFC 10-597] element index 7 into dq_temp is out of bounds [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1568]
WARNING: [VRFC 10-597] element index 7 into dq_temp is out of bounds [/home/centos/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1570]
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2017.1_sdx/nightly/2017_07_14_1933108/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.1_sdx/nightly/2017_07_14_1933108/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:5490]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.1_sdx/nightly/2017_07_14_1933108/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:5540]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/centos/src/project_data/aws-fpga/hdk/common/shell_v071417d3/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1753 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=952,tPDM=0,MC...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.StateTable
Compiling module xil_defaultlib.ddr4_model(CONFIGURED_DQ_BITS=4,...
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module xil_defaultlib.axi_register_slice
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_sync_stag...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_11.axi_clock_converter_v2_1_11_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.ddr4_v2_2_0_infrastructure(CLKIN...
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(SYSCLK_TYPE=...
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFDS(DQS_BIAS="FALSE")
Compiling module unisims_ver.IOBUFE3_default
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=12,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_core_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_core_phy
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_group(ABITS=17,CO...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_act_rank(tFAW=16,...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_act_timer(tFAW=16...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_arb_a(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_wtr(tWTR_L=9,tWTR...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_rd_wr(tWTR_L=9,tW...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_arb_c(TCQ=0.1,S_H...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_arb_p(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_cmd_mux_ap(ABITS=...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_arb_mux_p(MEM="DD...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_ctl(RANKS=1,RANK_...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_cmd_mux_c(COLBITS...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_ref(NUMREF=1,RANK...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_periodic(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_ecc_dec_fix(TCQ=0...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_ecc_buf(TCQ=0.1,P...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_ecc_merge_enc(TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_ecc_fi_xor(DQ_WID...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_ecc_gen(CODE_WIDT...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc_ecc(TCQ=0.1,PAYLO...
Compiling module xil_defaultlib.ddr4_v2_2_0_mc(ABITS=17,BABITS=2...
Compiling module xil_defaultlib.ddr4_v2_2_0_ui_cmd(TCQ=100.0,ADD...
Compiling module xil_defaultlib.ddr4_v2_2_0_ui_wr_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_0_ui_rd_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_0_ui(MEM="DDR4",TCQ=10...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_debug_microblaze...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_cplx_data(TCQ=10...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_cplx(DBYTES=9,AB...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_addr_decode(MEMO...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_config_rom(MEM0=...
Compiling module xil_defaultlib.ddr4_v2_2_0_chipscope_xsdb_slave...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_sync(SYNC_MTBF=2...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_sync(SYNC_MTBF=2...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_sync(SYNC_MTBF=2...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_sync(SYNC_MTBF=2...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_sync(SYNC_MTBF=2...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_xsdb_arbiter(TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_0_bram_tdp(INIT=2304'b...
Compiling module xil_defaultlib.ddr4_v2_2_0_cfg_mem_mod(SIZE=368...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_xsdb_bram(MEM="D...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal(ABITS=17,BABITS=...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_rd_en(RANKS=1,RL...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_read(DBAW=5,DBYT...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_wr_bit(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_wr_byte(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_write(DBAW=5,DBY...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_pi(DBAW=5,DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_top(ABITS=17,BAB...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE(INIT=1'b0)
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE(INIT=1'b1)
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110000001111010...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100010000111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1000011101111000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100010001000100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001111100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001011110...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=0,DOB_REG=0,INI...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_ddr4_cal_riu(MCS_ECC_E...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_sync(SYNC_MTBF=2...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_sync(SYNC_MTBF=2...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_sync(SYNC_MTBF=2...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_sync(SYNC_MTBF=2...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_sync(SYNC_MTBF=2...
Compiling module xil_defaultlib.ddr4_v2_2_0_cal_sync(SYNC_MTBF=2...
Compiling module xil_defaultlib.ddr4_core_ddr4_mem_intfc(ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_0_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_0_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_0_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_0_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_0_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_0_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_0_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_0_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_0_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_0_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_0_command_fifo(C_FAMIL...
Compiling module xil_defaultlib.ddr4_v2_2_0_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_0_w_upsizer(C_S_AXI_DA...
Compiling module xil_defaultlib.ddr4_v2_2_0_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_0_r_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_upsizer(C_FAMILY...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_wr_cmd_fsm(C_MC_...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_aw_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_w_channel(C_DATA...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_fifo(C_WIDTH=16,...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_b_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_cmd_fsm(C_MC_BUR...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ar_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_fifo(C_WIDTH=513...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_fifo(C_WIDTH=19,...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_r_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_cmd_arbiter(C_MC...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi(C_S_AXI_ID_WIDTH...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ctrl_write(C_ADD...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ctrl_read(C_ADDR...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ctrl_reg_bank(C_...
Compiling module xil_defaultlib.ddr4_v2_2_0_axi_ctrl_top(C_S_AXI...
Compiling module xil_defaultlib.ddr4_core_ddr4_default
Compiling module xil_defaultlib.ddr4_core
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.sync(WIDTH=2)
Compiling module xil_defaultlib.ccf_ctl(ADDR_WIDTH=1)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=42)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=32)
Compiling module xil_defaultlib.sync(WIDTH=8)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.sync(WIDTH=5)
Compiling module xil_defaultlib.sync(WIDTH=33)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=27)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=9)
Compiling module xil_defaultlib.sh_ddr(DDR_A_PRESENT=0,DDR_B_PRE...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.lut_buffer_v2_0_0_lut_buffer_def...
Compiling module xil_defaultlib.bd_a493_lut_buffer_0
Compiling module xil_defaultlib.xsdbm_v3_0_0_xsdbm_id(C_FIFO_STY...
Compiling module xil_defaultlib.xsdbm_v3_0_0_xsdbm(C_XDEVICEFAMI...
Compiling module xil_defaultlib.bd_a493_xsdbm_0
Compiling module xil_defaultlib.bd_a493
Compiling module xil_defaultlib.cl_debug_bridge
Compiling module xil_defaultlib.vio_0
Compiling module xil_defaultlib.ila_vio_counter
Compiling module xil_defaultlib.cl_hello_world
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.test_null
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Built simulation snapshot tb
