{"vcs1":{"timestamp_begin":1681594426.602563729, "rt":0.70, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1681594427.339221299, "rt":0.76, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681594428.120883157, "rt":0.75, "ut":0.06, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681594426.309263588}
{"VCS_COMP_START_TIME": 1681594426.309263588}
{"VCS_COMP_END_TIME": 1681594429.404340813}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337084}}
{"stitch_vcselab": {"peak_mem": 222620}}
