{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714653369269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714653369270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 14:36:09 2024 " "Processing started: Thu May  2 14:36:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714653369270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714653369270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplexer4to1_8bit -c multiplexer4to1_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplexer4to1_8bit -c multiplexer4to1_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714653369270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714653369596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714653369596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer4to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer4to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer4to1_8bit-behavior " "Found design unit 1: multiplexer4to1_8bit-behavior" {  } { { "multiplexer4to1_8bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/MUX4TO1_8BIT/multiplexer4to1_8bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714653377445 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4to1_8bit " "Found entity 1: multiplexer4to1_8bit" {  } { { "multiplexer4to1_8bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/MUX4TO1_8BIT/multiplexer4to1_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714653377445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714653377445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2to1_8bit-behavior " "Found design unit 1: multiplexer2to1_8bit-behavior" {  } { { "multiplexer2to1_8bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/MUX4TO1_8BIT/multiplexer2to1_8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714653377446 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2to1_8bit " "Found entity 1: multiplexer2to1_8bit" {  } { { "multiplexer2to1_8bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/MUX4TO1_8BIT/multiplexer2to1_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714653377446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714653377446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2to1-behavior " "Found design unit 1: multiplexer2to1-behavior" {  } { { "multiplexer2to1.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/MUX4TO1_8BIT/multiplexer2to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714653377448 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2to1 " "Found entity 1: multiplexer2to1" {  } { { "multiplexer2to1.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/MUX4TO1_8BIT/multiplexer2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714653377448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714653377448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplexer4to1_8bit " "Elaborating entity \"multiplexer4to1_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714653377485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2to1_8bit multiplexer2to1_8bit:mu1 " "Elaborating entity \"multiplexer2to1_8bit\" for hierarchy \"multiplexer2to1_8bit:mu1\"" {  } { { "multiplexer4to1_8bit.vhd" "mu1" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/MUX4TO1_8BIT/multiplexer4to1_8bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714653377539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2to1 multiplexer2to1_8bit:mu1\|multiplexer2to1:\\G1:0:mux " "Elaborating entity \"multiplexer2to1\" for hierarchy \"multiplexer2to1_8bit:mu1\|multiplexer2to1:\\G1:0:mux\"" {  } { { "multiplexer2to1_8bit.vhd" "\\G1:0:mux" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/MUX4TO1_8BIT/multiplexer2to1_8bit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714653377546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714653378004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714653378379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714653378379 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selettore\[2\] " "No output dependent on input pin \"selettore\[2\]\"" {  } { { "multiplexer4to1_8bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/MUX4TO1_8BIT/multiplexer4to1_8bit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714653378411 "|multiplexer4to1_8bit|selettore[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714653378411 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714653378412 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714653378412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714653378412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714653378412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714653378435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 14:36:18 2024 " "Processing ended: Thu May  2 14:36:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714653378435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714653378435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714653378435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714653378435 ""}
