###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Tue Aug 23 06:25:39 2022
#  Design:            SYSTEM_TOP_dft
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYSTEM_TOP_dft_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[0]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[0]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][5]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.432
+ Phase Shift                  20.000
= Required Time                20.375
- Arrival Time                 17.872
= Slack Time                    2.503
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    2.503 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.001 |   0.001 |    2.504 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.037 |   0.038 |    2.541 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |    2.542 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.029 |   0.067 |    2.571 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.068 |    2.571 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.148 |   0.216 |    2.719 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.216 |    2.719 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.140 |   0.356 |    2.859 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.001 |   0.356 |    2.859 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.144 |   0.500 |    3.003 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.503 |    3.006 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.054 |   0.557 |    3.060 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.001 |   0.557 |    3.061 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.062 |   0.620 |    3.123 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.620 |    3.124 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.074 |   0.694 |    3.197 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.695 |    3.198 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.053 |   0.748 |    3.252 | 
     | U0_Register_File/registers_reg[1][5]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.748 |    3.252 | 
     | U0_Register_File/registers_reg[1][5]/Q    |  v   | OperB[5]                          | SDFFRQX2M  | 0.563 |   1.312 |    3.815 | 
     | U0_ALU/FE_DBTC5_OperB_5_/A                |  v   | OperB[5]                          | INVX2M     | 0.001 |   1.312 |    3.816 | 
     | U0_ALU/FE_DBTC5_OperB_5_/Y                |  ^   | U0_ALU/FE_DBTN5_OperB_5_          | INVX2M     | 0.485 |   1.797 |    4.301 | 
     | U0_ALU/div_48/U68/C                       |  ^   | U0_ALU/FE_DBTN5_OperB_5_          | AND3X1M    | 0.001 |   1.798 |    4.301 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.272 |   2.070 |    4.573 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   2.070 |    4.573 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.203 |   2.273 |    4.776 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   2.273 |    4.776 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.326 |   2.598 |    5.102 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   2.599 |    5.102 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.281 |   2.879 |    5.383 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.879 |    5.383 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.451 |   3.330 |    5.834 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.330 |    5.834 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.349 |   3.680 |    6.183 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   3.680 |    6.183 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.269 |   3.949 |    6.452 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.949 |    6.452 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.506 |   4.455 |    6.958 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.455 |    6.958 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   4.703 |    7.207 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.703 |    7.207 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.289 |   4.992 |    7.495 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   4.992 |    7.495 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.305 |   5.297 |    7.800 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.297 |    7.800 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.477 |   5.774 |    8.277 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.774 |    8.277 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.345 |   6.119 |    8.622 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.119 |    8.622 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.316 |   6.435 |    8.938 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.435 |    8.938 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.328 |   6.763 |    9.266 | 
     | U0_ALU/div_48/U56/S0                      |  v   | U0_ALU/N125                       | CLKMX2X2M  | 0.000 |   6.763 |    9.266 | 
     | U0_ALU/div_48/U56/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | CLKMX2X2M  | 0.266 |   7.029 |    9.532 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   7.029 |    9.532 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.470 |   7.499 |   10.002 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.499 |   10.002 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.339 |   7.839 |   10.342 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.839 |   10.342 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.346 |   8.185 |   10.688 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.185 |   10.688 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | ADDFX2M    | 0.321 |   8.506 |   11.009 | 
     | U0_ALU/div_48/U69/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.506 |   11.009 | 
     | U0_ALU/div_48/U69/Y                       |  v   | U0_ALU/N124                       | AND3X1M    | 0.477 |   8.983 |   11.486 | 
     | U0_ALU/div_48/U59/S0                      |  v   | U0_ALU/N124                       | CLKMX2X2M  | 0.000 |   8.983 |   11.487 | 
     | U0_ALU/div_48/U59/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | CLKMX2X2M  | 0.289 |   9.273 |   11.776 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.273 |   11.776 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.468 |   9.741 |   12.244 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.741 |   12.244 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.338 |  10.078 |   12.582 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |  10.078 |   12.582 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.345 |  10.423 |   12.927 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.423 |   12.927 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.341 |  10.764 |   13.268 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.764 |   13.268 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | ADDFX2M    | 0.325 |  11.090 |   13.593 | 
     | U0_ALU/div_48/U70/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  11.090 |   13.593 | 
     | U0_ALU/div_48/U70/Y                       |  v   | U0_ALU/N123                       | AND2X1M    | 0.396 |  11.485 |   13.989 | 
     | U0_ALU/div_48/U61/S0                      |  v   | U0_ALU/N123                       | CLKMX2X2M  | 0.001 |  11.486 |   13.989 | 
     | U0_ALU/div_48/U61/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[2][1] | CLKMX2X2M  | 0.297 |  11.783 |   14.287 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  11.783 |   14.287 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][2]  | ADDFX2M    | 0.473 |  12.256 |   14.759 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  12.256 |   14.759 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][3]  | ADDFX2M    | 0.342 |  12.598 |   15.102 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  12.598 |   15.102 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][4]  | ADDFX2M    | 0.342 |  12.940 |   15.444 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.940 |   15.444 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][5]  | ADDFX2M    | 0.345 |  13.285 |   15.789 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  13.285 |   15.789 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][6]  | ADDFX2M    | 0.342 |  13.627 |   16.130 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  13.627 |   16.130 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][7]  | ADDFX2M    | 0.333 |  13.960 |   16.463 | 
     | U0_ALU/div_48/U72/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.960 |   16.463 | 
     | U0_ALU/div_48/U72/Y                       |  v   | U0_ALU/N122                       | AND2X1M    | 0.438 |  14.398 |   16.901 | 
     | U0_ALU/div_48/U62/S0                      |  v   | U0_ALU/N122                       | CLKMX2X2M  | 0.000 |  14.398 |   16.901 | 
     | U0_ALU/div_48/U62/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[1][1] | CLKMX2X2M  | 0.287 |  14.685 |   17.188 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[1][1] | ADDFX2M    | 0.000 |  14.685 |   17.188 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][2]  | ADDFX2M    | 0.458 |  15.143 |   17.646 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][2]  | ADDFX2M    | 0.000 |  15.143 |   17.646 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][3]  | ADDFX2M    | 0.340 |  15.483 |   17.986 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][3]  | ADDFX2M    | 0.000 |  15.483 |   17.986 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][4]  | ADDFX2M    | 0.337 |  15.820 |   18.324 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][4]  | ADDFX2M    | 0.000 |  15.820 |   18.324 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][5]  | ADDFX2M    | 0.335 |  16.155 |   18.659 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][5]  | ADDFX2M    | 0.000 |  16.155 |   18.659 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][6]  | ADDFX2M    | 0.336 |  16.492 |   18.995 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_6/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][6]  | ADDFX2M    | 0.000 |  16.492 |   18.995 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_6/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][7]  | ADDFX2M    | 0.334 |  16.826 |   19.329 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_7/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][7]  | ADDFX2M    | 0.000 |  16.826 |   19.329 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_7/CO |  v   | U0_ALU/N121                       | ADDFX2M    | 0.400 |  17.226 |   19.729 | 
     | U0_ALU/U94/B0                             |  v   | U0_ALU/N121                       | AOI222X1M  | 0.000 |  17.226 |   19.730 | 
     | U0_ALU/U94/Y                              |  ^   | U0_ALU/n11                        | AOI222X1M  | 0.438 |  17.664 |   20.168 | 
     | U0_ALU/U91/B                              |  ^   | U0_ALU/n11                        | NAND4X2M   | 0.000 |  17.664 |   20.168 | 
     | U0_ALU/U91/Y                              |  v   | U0_ALU/n120                       | NAND4X2M   | 0.208 |  17.872 |   20.375 | 
     | U0_ALU/ALU_OUT_reg[0]/D                   |  v   | U0_ALU/n120                       | SDFFRQX2M  | 0.000 |  17.872 |   20.375 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |   -2.503 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |   -2.503 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |   -2.466 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |   -2.465 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |   -2.436 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |   -2.436 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |   -2.288 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |   -2.288 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |   -2.148 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |   -2.147 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |   -2.092 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |   -2.092 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |   -2.057 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |   -2.057 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |   -1.937 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.567 |   -1.937 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.567 |   -1.937 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |   -1.798 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.706 |   -1.798 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |   -1.737 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |   -1.736 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.040 |   0.807 |   -1.696 | 
     | U0_ALU/ALU_OUT_reg[0]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.807 |   -1.696 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[1]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[1]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][5]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.428
+ Phase Shift                  20.000
= Required Time                20.379
- Arrival Time                 15.100
= Slack Time                    5.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    5.280 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.001 |   0.001 |    5.280 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.037 |   0.038 |    5.317 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.038 |    5.318 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.029 |   0.067 |    5.347 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.068 |    5.347 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.148 |   0.215 |    5.495 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.215 |    5.495 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.140 |   0.355 |    5.635 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.001 |   0.356 |    5.636 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.144 |   0.500 |    5.780 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.503 |    5.782 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.054 |   0.556 |    5.836 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.001 |   0.557 |    5.837 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.062 |   0.619 |    5.899 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.620 |    5.900 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.074 |   0.694 |    5.974 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.695 |    5.975 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.053 |   0.748 |    6.028 | 
     | U0_Register_File/registers_reg[1][5]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.748 |    6.028 | 
     | U0_Register_File/registers_reg[1][5]/Q    |  v   | OperB[5]                          | SDFFRQX2M  | 0.563 |   1.312 |    6.591 | 
     | U0_ALU/FE_DBTC5_OperB_5_/A                |  v   | OperB[5]                          | INVX2M     | 0.001 |   1.312 |    6.592 | 
     | U0_ALU/FE_DBTC5_OperB_5_/Y                |  ^   | U0_ALU/FE_DBTN5_OperB_5_          | INVX2M     | 0.485 |   1.797 |    7.077 | 
     | U0_ALU/div_48/U68/C                       |  ^   | U0_ALU/FE_DBTN5_OperB_5_          | AND3X1M    | 0.001 |   1.798 |    7.078 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.272 |   2.070 |    7.350 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   2.070 |    7.350 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.203 |   2.272 |    7.552 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   2.273 |    7.552 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.326 |   2.598 |    7.878 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   2.598 |    7.878 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.281 |   2.879 |    8.159 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.879 |    8.159 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.451 |   3.330 |    8.610 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.330 |    8.610 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.349 |   3.679 |    8.959 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   3.680 |    8.959 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.269 |   3.949 |    9.229 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.949 |    9.229 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.506 |   4.455 |    9.734 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.455 |    9.734 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   4.703 |    9.983 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.703 |    9.983 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.289 |   4.992 |   10.272 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   4.992 |   10.272 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.305 |   5.297 |   10.577 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.297 |   10.577 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.477 |   5.774 |   11.053 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.774 |   11.054 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.345 |   6.119 |   11.398 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.119 |   11.398 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.316 |   6.435 |   11.714 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.435 |   11.714 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.328 |   6.763 |   12.042 | 
     | U0_ALU/div_48/U56/S0                      |  v   | U0_ALU/N125                       | CLKMX2X2M  | 0.000 |   6.763 |   12.043 | 
     | U0_ALU/div_48/U56/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | CLKMX2X2M  | 0.266 |   7.029 |   12.309 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   7.029 |   12.309 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.470 |   7.499 |   12.779 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.499 |   12.779 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.339 |   7.838 |   13.118 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.838 |   13.118 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.346 |   8.185 |   13.464 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.185 |   13.464 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | ADDFX2M    | 0.321 |   8.506 |   13.786 | 
     | U0_ALU/div_48/U69/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.506 |   13.786 | 
     | U0_ALU/div_48/U69/Y                       |  v   | U0_ALU/N124                       | AND3X1M    | 0.477 |   8.983 |   14.263 | 
     | U0_ALU/div_48/U59/S0                      |  v   | U0_ALU/N124                       | CLKMX2X2M  | 0.000 |   8.983 |   14.263 | 
     | U0_ALU/div_48/U59/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | CLKMX2X2M  | 0.289 |   9.273 |   14.552 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.273 |   14.552 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.468 |   9.741 |   15.020 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.741 |   15.020 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.338 |  10.078 |   15.358 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |  10.078 |   15.358 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.345 |  10.423 |   15.703 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.423 |   15.703 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.341 |  10.764 |   16.044 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.764 |   16.044 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | ADDFX2M    | 0.325 |  11.090 |   16.369 | 
     | U0_ALU/div_48/U70/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  11.090 |   16.369 | 
     | U0_ALU/div_48/U70/Y                       |  v   | U0_ALU/N123                       | AND2X1M    | 0.396 |  11.485 |   16.765 | 
     | U0_ALU/div_48/U61/S0                      |  v   | U0_ALU/N123                       | CLKMX2X2M  | 0.001 |  11.486 |   16.766 | 
     | U0_ALU/div_48/U61/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[2][1] | CLKMX2X2M  | 0.297 |  11.783 |   17.063 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  11.783 |   17.063 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][2]  | ADDFX2M    | 0.473 |  12.256 |   17.536 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  12.256 |   17.536 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][3]  | ADDFX2M    | 0.342 |  12.598 |   17.878 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  12.598 |   17.878 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][4]  | ADDFX2M    | 0.342 |  12.940 |   18.220 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.940 |   18.220 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][5]  | ADDFX2M    | 0.345 |  13.285 |   18.565 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  13.285 |   18.565 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][6]  | ADDFX2M    | 0.342 |  13.627 |   18.907 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  13.627 |   18.907 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][7]  | ADDFX2M    | 0.333 |  13.960 |   19.240 | 
     | U0_ALU/div_48/U72/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.960 |   19.240 | 
     | U0_ALU/div_48/U72/Y                       |  v   | U0_ALU/N122                       | AND2X1M    | 0.438 |  14.398 |   19.677 | 
     | U0_ALU/U98/B0                             |  v   | U0_ALU/N122                       | AOI222X1M  | 0.000 |  14.398 |   19.678 | 
     | U0_ALU/U98/Y                              |  ^   | U0_ALU/n37                        | AOI222X1M  | 0.513 |  14.911 |   20.191 | 
     | U0_ALU/U95/B                              |  ^   | U0_ALU/n37                        | NAND4X2M   | 0.000 |  14.911 |   20.191 | 
     | U0_ALU/U95/Y                              |  v   | U0_ALU/n122                       | NAND4X2M   | 0.188 |  15.100 |   20.379 | 
     | U0_ALU/ALU_OUT_reg[1]/D                   |  v   | U0_ALU/n122                       | SDFFRQX2M  | 0.000 |  15.100 |   20.379 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |   -5.280 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |   -5.279 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |   -5.242 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.039 |   -5.241 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |   -5.212 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |   -5.212 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |   -5.064 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |   -5.064 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |   -4.924 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |   -4.924 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |   -4.869 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |   -4.868 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |   -4.834 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |   -4.833 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |   -4.713 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.567 |   -4.713 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.567 |   -4.713 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |   -4.575 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.706 |   -4.574 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |   -4.513 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |   -4.513 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.040 |   0.807 |   -4.472 | 
     | U0_ALU/ALU_OUT_reg[1]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.807 |   -4.472 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[2]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[2]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][5]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.435
+ Phase Shift                  20.000
= Required Time                20.373
- Arrival Time                 12.182
= Slack Time                    8.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    8.191 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.001 |   0.001 |    8.192 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.037 |   0.038 |    8.229 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |    8.229 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.029 |   0.067 |    8.258 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.068 |    8.258 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.148 |   0.216 |    8.406 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.216 |    8.406 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.140 |   0.356 |    8.546 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.001 |   0.356 |    8.547 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.144 |   0.500 |    8.691 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.503 |    8.694 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.054 |   0.557 |    8.747 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.001 |   0.557 |    8.748 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.062 |   0.620 |    8.810 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.620 |    8.811 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.074 |   0.694 |    8.885 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.695 |    8.886 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.053 |   0.748 |    8.939 | 
     | U0_Register_File/registers_reg[1][5]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.748 |    8.939 | 
     | U0_Register_File/registers_reg[1][5]/Q    |  v   | OperB[5]                          | SDFFRQX2M  | 0.563 |   1.312 |    9.503 | 
     | U0_ALU/FE_DBTC5_OperB_5_/A                |  v   | OperB[5]                          | INVX2M     | 0.001 |   1.312 |    9.503 | 
     | U0_ALU/FE_DBTC5_OperB_5_/Y                |  ^   | U0_ALU/FE_DBTN5_OperB_5_          | INVX2M     | 0.485 |   1.797 |    9.988 | 
     | U0_ALU/div_48/U68/C                       |  ^   | U0_ALU/FE_DBTN5_OperB_5_          | AND3X1M    | 0.001 |   1.798 |    9.989 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.272 |   2.070 |   10.261 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   2.070 |   10.261 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.203 |   2.273 |   10.463 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   2.273 |   10.463 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.326 |   2.598 |   10.789 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   2.599 |   10.789 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.281 |   2.879 |   11.070 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.879 |   11.070 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.451 |   3.330 |   11.521 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.330 |   11.521 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.349 |   3.680 |   11.870 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   3.680 |   11.870 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.269 |   3.949 |   12.140 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.949 |   12.140 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.506 |   4.455 |   12.646 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.455 |   12.646 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   4.703 |   12.894 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.703 |   12.894 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.289 |   4.992 |   13.183 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   4.992 |   13.183 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.305 |   5.297 |   13.488 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.297 |   13.488 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.477 |   5.774 |   13.965 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.774 |   13.965 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.345 |   6.119 |   14.310 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.119 |   14.310 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.316 |   6.435 |   14.626 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.435 |   14.626 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.328 |   6.763 |   14.954 | 
     | U0_ALU/div_48/U56/S0                      |  v   | U0_ALU/N125                       | CLKMX2X2M  | 0.000 |   6.763 |   14.954 | 
     | U0_ALU/div_48/U56/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | CLKMX2X2M  | 0.266 |   7.029 |   15.220 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   7.029 |   15.220 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.470 |   7.499 |   15.690 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.499 |   15.690 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.339 |   7.839 |   16.029 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.839 |   16.029 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.346 |   8.185 |   16.375 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.185 |   16.376 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | ADDFX2M    | 0.321 |   8.506 |   16.697 | 
     | U0_ALU/div_48/U69/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.506 |   16.697 | 
     | U0_ALU/div_48/U69/Y                       |  v   | U0_ALU/N124                       | AND3X1M    | 0.477 |   8.983 |   17.174 | 
     | U0_ALU/div_48/U59/S0                      |  v   | U0_ALU/N124                       | CLKMX2X2M  | 0.000 |   8.983 |   17.174 | 
     | U0_ALU/div_48/U59/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | CLKMX2X2M  | 0.289 |   9.273 |   17.464 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.273 |   17.464 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.468 |   9.741 |   17.932 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.741 |   17.932 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.338 |  10.079 |   18.269 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |  10.079 |   18.269 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.345 |  10.423 |   18.614 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.423 |   18.614 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.341 |  10.764 |   18.955 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.764 |   18.955 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | ADDFX2M    | 0.325 |  11.090 |   19.280 | 
     | U0_ALU/div_48/U70/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  11.090 |   19.280 | 
     | U0_ALU/div_48/U70/Y                       |  v   | U0_ALU/N123                       | AND2X1M    | 0.396 |  11.485 |   19.676 | 
     | U0_ALU/U109/A0                            |  v   | U0_ALU/N123                       | AOI222X1M  | 0.001 |  11.486 |   19.677 | 
     | U0_ALU/U109/Y                             |  ^   | U0_ALU/n52                        | AOI222X1M  | 0.470 |  11.956 |   20.147 | 
     | U0_ALU/U108/C                             |  ^   | U0_ALU/n52                        | NAND4X2M   | 0.000 |  11.956 |   20.147 | 
     | U0_ALU/U108/Y                             |  v   | U0_ALU/n124                       | NAND4X2M   | 0.226 |  12.182 |   20.372 | 
     | U0_ALU/ALU_OUT_reg[2]/D                   |  v   | U0_ALU/n124                       | SDFFRQX2M  | 0.000 |  12.182 |   20.373 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |   -8.191 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |   -8.190 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |   -8.153 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |   -8.152 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |   -8.124 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |   -8.123 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |   -7.975 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |   -7.975 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |   -7.835 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |   -7.835 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |   -7.780 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |   -7.779 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |   -7.745 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |   -7.745 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |   -7.624 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.567 |   -7.624 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.567 |   -7.624 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |   -7.486 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.706 |   -7.485 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |   -7.425 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |   -7.424 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.040 |   0.807 |   -7.384 | 
     | U0_ALU/ALU_OUT_reg[2]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.807 |   -7.384 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[3]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[3]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][5]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.430
+ Phase Shift                  20.000
= Required Time                20.377
- Arrival Time                  9.623
= Slack Time                   10.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   10.754 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.001 |   0.001 |   10.755 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.037 |   0.038 |   10.792 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.038 |   10.792 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.029 |   0.067 |   10.821 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.068 |   10.822 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.148 |   0.215 |   10.969 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.215 |   10.969 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.140 |   0.356 |   11.109 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.001 |   0.356 |   11.110 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.144 |   0.500 |   11.254 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.503 |   11.257 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.054 |   0.556 |   11.310 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.001 |   0.557 |   11.311 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.062 |   0.620 |   11.373 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.620 |   11.374 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.074 |   0.694 |   11.448 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.695 |   11.449 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.053 |   0.748 |   11.502 | 
     | U0_Register_File/registers_reg[1][5]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.748 |   11.502 | 
     | U0_Register_File/registers_reg[1][5]/Q    |  v   | OperB[5]                          | SDFFRQX2M  | 0.563 |   1.312 |   12.066 | 
     | U0_ALU/FE_DBTC5_OperB_5_/A                |  v   | OperB[5]                          | INVX2M     | 0.001 |   1.312 |   12.066 | 
     | U0_ALU/FE_DBTC5_OperB_5_/Y                |  ^   | U0_ALU/FE_DBTN5_OperB_5_          | INVX2M     | 0.485 |   1.797 |   12.551 | 
     | U0_ALU/div_48/U68/C                       |  ^   | U0_ALU/FE_DBTN5_OperB_5_          | AND3X1M    | 0.001 |   1.798 |   12.552 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.272 |   2.070 |   12.824 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   2.070 |   12.824 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.203 |   2.273 |   13.026 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   2.273 |   13.027 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.326 |   2.598 |   13.352 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   2.599 |   13.352 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.281 |   2.879 |   13.633 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.879 |   13.633 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.451 |   3.330 |   14.084 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.330 |   14.084 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.349 |   3.680 |   14.433 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   3.680 |   14.434 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.269 |   3.949 |   14.703 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.949 |   14.703 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.506 |   4.455 |   15.209 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.455 |   15.209 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   4.703 |   15.457 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.703 |   15.457 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.289 |   4.992 |   15.746 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   4.992 |   15.746 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.305 |   5.297 |   16.051 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.297 |   16.051 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.477 |   5.774 |   16.528 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.774 |   16.528 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.345 |   6.119 |   16.873 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.119 |   16.873 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.316 |   6.435 |   17.189 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.435 |   17.189 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.328 |   6.763 |   17.517 | 
     | U0_ALU/div_48/U56/S0                      |  v   | U0_ALU/N125                       | CLKMX2X2M  | 0.000 |   6.763 |   17.517 | 
     | U0_ALU/div_48/U56/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | CLKMX2X2M  | 0.266 |   7.029 |   17.783 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   7.029 |   17.783 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.470 |   7.499 |   18.253 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.499 |   18.253 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.339 |   7.839 |   18.592 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.839 |   18.592 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.346 |   8.185 |   18.939 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.185 |   18.939 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | ADDFX2M    | 0.321 |   8.506 |   19.260 | 
     | U0_ALU/div_48/U69/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.506 |   19.260 | 
     | U0_ALU/div_48/U69/Y                       |  v   | U0_ALU/N124                       | AND3X1M    | 0.477 |   8.983 |   19.737 | 
     | U0_ALU/U113/A0                            |  v   | U0_ALU/N124                       | AOI222X1M  | 0.000 |   8.984 |   19.737 | 
     | U0_ALU/U113/Y                             |  ^   | U0_ALU/n60                        | AOI222X1M  | 0.430 |   9.414 |   20.168 | 
     | U0_ALU/U112/C                             |  ^   | U0_ALU/n60                        | NAND4X2M   | 0.000 |   9.414 |   20.168 | 
     | U0_ALU/U112/Y                             |  v   | U0_ALU/n126                       | NAND4X2M   | 0.209 |   9.623 |   20.377 | 
     | U0_ALU/ALU_OUT_reg[3]/D                   |  v   | U0_ALU/n126                       | SDFFRQX2M  | 0.000 |   9.623 |   20.377 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -10.754 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -10.753 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -10.716 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -10.715 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -10.687 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -10.686 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -10.539 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -10.539 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -10.399 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -10.398 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -10.343 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -10.342 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -10.308 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -10.308 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -10.188 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.566 |  -10.187 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.566 |  -10.187 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -10.049 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.705 |  -10.048 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |   -9.988 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |   -9.987 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.040 |   0.807 |   -9.947 | 
     | U0_ALU/ALU_OUT_reg[3]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.807 |   -9.947 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[15]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[15]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.410
+ Phase Shift                  20.000
= Required Time                20.397
- Arrival Time                  8.475
= Slack Time                   11.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   11.922 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   11.923 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.037 |   0.038 |   11.960 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   11.961 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.029 |   0.067 |   11.989 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.068 |   11.990 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.215 |   12.138 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.215 |   12.138 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.355 |   12.278 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.356 |   12.278 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.144 |   0.500 |   12.422 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.503 |   12.425 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.054 |   0.556 |   12.479 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.557 |   12.479 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.062 |   0.619 |   12.542 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.620 |   12.542 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.074 |   0.694 |   12.616 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.695 |   12.617 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.053 |   0.748 |   12.670 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.748 |   12.670 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.772 |   1.520 |   13.442 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.003 |   1.523 |   13.445 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.452 |   1.976 |   13.898 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.977 |   13.899 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.266 |   2.243 |   14.165 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.243 |   14.165 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.172 |   2.415 |   14.337 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.415 |   14.337 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.550 |   2.965 |   14.887 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.965 |   14.887 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.532 |   15.454 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.532 |   15.454 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.581 |   4.113 |   16.035 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.113 |   16.035 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.569 |   4.682 |   16.604 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.682 |   16.604 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.562 |   5.244 |   17.166 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.244 |   17.166 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.575 |   5.819 |   17.741 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.819 |   17.741 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.175 |   5.993 |   17.915 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.993 |   17.915 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.080 |   6.074 |   17.996 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   6.074 |   17.996 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.392 |   6.466 |   18.388 | 
     | U0_ALU/mult_47/FS_1/U28/A0N             |  v   | U0_ALU/mult_47/FS_1/n10     | AOI2BB1X1M | 0.000 |   6.466 |   18.388 | 
     | U0_ALU/mult_47/FS_1/U28/Y               |  v   | U0_ALU/mult_47/FS_1/n25     | AOI2BB1X1M | 0.277 |   6.743 |   18.665 | 
     | U0_ALU/mult_47/FS_1/U26/A1              |  v   | U0_ALU/mult_47/FS_1/n25     | OA21X1M    | 0.000 |   6.743 |   18.665 | 
     | U0_ALU/mult_47/FS_1/U26/Y               |  v   | U0_ALU/mult_47/FS_1/n21     | OA21X1M    | 0.418 |   7.160 |   19.082 | 
     | U0_ALU/mult_47/FS_1/U21/A1              |  v   | U0_ALU/mult_47/FS_1/n21     | OAI21BX1M  | 0.000 |   7.160 |   19.082 | 
     | U0_ALU/mult_47/FS_1/U21/Y               |  ^   | U0_ALU/mult_47/FS_1/n18     | OAI21BX1M  | 0.286 |   7.447 |   19.369 | 
     | U0_ALU/mult_47/FS_1/U19/A1              |  ^   | U0_ALU/mult_47/FS_1/n18     | OAI21X1M   | 0.000 |   7.447 |   19.369 | 
     | U0_ALU/mult_47/FS_1/U19/Y               |  v   | U0_ALU/mult_47/FS_1/n19     | OAI21X1M   | 0.150 |   7.597 |   19.519 | 
     | U0_ALU/mult_47/FS_1/U3/B0N              |  v   | U0_ALU/mult_47/FS_1/n19     | AOI21BX2M  | 0.000 |   7.597 |   19.519 | 
     | U0_ALU/mult_47/FS_1/U3/Y                |  v   | U0_ALU/mult_47/FS_1/n1      | AOI21BX2M  | 0.185 |   7.781 |   19.704 | 
     | U0_ALU/mult_47/FS_1/U7/B                |  v   | U0_ALU/mult_47/FS_1/n1      | XNOR2X2M   | 0.000 |   7.781 |   19.704 | 
     | U0_ALU/mult_47/FS_1/U7/Y                |  v   | U0_ALU/N120                 | XNOR2X2M   | 0.178 |   7.959 |   19.881 | 
     | U0_ALU/U90/A0                           |  v   | U0_ALU/N120                 | AOI221XLM  | 0.000 |   7.959 |   19.881 | 
     | U0_ALU/U90/Y                            |  ^   | U0_ALU/n117                 | AOI221XLM  | 0.437 |   8.396 |   20.318 | 
     | U0_ALU/U89/A                            |  ^   | U0_ALU/n117                 | INVX2M     | 0.000 |   8.396 |   20.318 | 
     | U0_ALU/U89/Y                            |  v   | U0_ALU/n156                 | INVX2M     | 0.079 |   8.475 |   20.397 | 
     | U0_ALU/ALU_OUT_reg[15]/D                |  v   | U0_ALU/n156                 | SDFFRQX2M  | 0.000 |   8.475 |   20.397 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -11.922 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -11.921 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -11.884 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -11.884 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -11.855 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -11.854 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -11.707 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -11.707 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -11.567 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -11.566 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -11.511 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -11.510 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -11.476 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -11.476 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -11.356 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.567 |  -11.356 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.567 |  -11.356 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -11.217 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.706 |  -11.217 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |  -11.156 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |  -11.155 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.040 |   0.807 |  -11.115 | 
     | U0_ALU/ALU_OUT_reg[15]/CK      |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.807 |  -11.115 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[14]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[14]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.412
+ Phase Shift                  20.000
= Required Time                20.395
- Arrival Time                  8.253
= Slack Time                   12.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   12.143 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   12.143 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.037 |   0.038 |   12.180 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.039 |   12.181 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.029 |   0.067 |   12.210 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.068 |   12.210 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.216 |   12.358 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.216 |   12.358 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.356 |   12.498 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.356 |   12.499 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.144 |   0.500 |   12.643 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.503 |   12.645 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.054 |   0.557 |   12.699 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.557 |   12.700 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.062 |   0.620 |   12.762 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.620 |   12.763 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.074 |   0.694 |   12.837 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.695 |   12.838 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.053 |   0.748 |   12.891 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.748 |   12.891 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.772 |   1.520 |   13.663 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.003 |   1.523 |   13.666 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.452 |   1.976 |   14.118 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.977 |   14.120 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.266 |   2.243 |   14.386 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.243 |   14.386 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.172 |   2.415 |   14.558 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.415 |   14.558 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.550 |   2.965 |   15.108 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.965 |   15.108 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.532 |   15.674 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.532 |   15.674 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.581 |   4.113 |   16.255 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.113 |   16.255 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.569 |   4.682 |   16.825 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.682 |   16.825 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.562 |   5.244 |   17.387 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.244 |   17.387 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.575 |   5.819 |   17.961 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.819 |   17.961 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.175 |   5.993 |   18.136 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.993 |   18.136 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.080 |   6.074 |   18.216 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   6.074 |   18.216 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.392 |   6.466 |   18.608 | 
     | U0_ALU/mult_47/FS_1/U28/A0N             |  v   | U0_ALU/mult_47/FS_1/n10     | AOI2BB1X1M | 0.000 |   6.466 |   18.608 | 
     | U0_ALU/mult_47/FS_1/U28/Y               |  v   | U0_ALU/mult_47/FS_1/n25     | AOI2BB1X1M | 0.277 |   6.743 |   18.885 | 
     | U0_ALU/mult_47/FS_1/U26/A1              |  v   | U0_ALU/mult_47/FS_1/n25     | OA21X1M    | 0.000 |   6.743 |   18.885 | 
     | U0_ALU/mult_47/FS_1/U26/Y               |  v   | U0_ALU/mult_47/FS_1/n21     | OA21X1M    | 0.418 |   7.160 |   19.303 | 
     | U0_ALU/mult_47/FS_1/U21/A1              |  v   | U0_ALU/mult_47/FS_1/n21     | OAI21BX1M  | 0.000 |   7.160 |   19.303 | 
     | U0_ALU/mult_47/FS_1/U21/Y               |  ^   | U0_ALU/mult_47/FS_1/n18     | OAI21BX1M  | 0.286 |   7.447 |   19.589 | 
     | U0_ALU/mult_47/FS_1/U20/C               |  ^   | U0_ALU/mult_47/FS_1/n18     | XOR3XLM    | 0.000 |   7.447 |   19.589 | 
     | U0_ALU/mult_47/FS_1/U20/Y               |  v   | U0_ALU/N119                 | XOR3XLM    | 0.262 |   7.709 |   19.851 | 
     | U0_ALU/U88/A0                           |  v   | U0_ALU/N119                 | AOI221XLM  | 0.000 |   7.709 |   19.851 | 
     | U0_ALU/U88/Y                            |  ^   | U0_ALU/n116                 | AOI221XLM  | 0.459 |   8.168 |   20.310 | 
     | U0_ALU/U87/A                            |  ^   | U0_ALU/n116                 | INVX2M     | 0.000 |   8.168 |   20.310 | 
     | U0_ALU/U87/Y                            |  v   | U0_ALU/n157                 | INVX2M     | 0.085 |   8.253 |   20.395 | 
     | U0_ALU/ALU_OUT_reg[14]/D                |  v   | U0_ALU/n157                 | SDFFRQX2M  | 0.000 |   8.253 |   20.395 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -12.143 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -12.142 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -12.105 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -12.104 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -12.075 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -12.075 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -11.927 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -11.927 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -11.787 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -11.787 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -11.732 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -11.731 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -11.697 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -11.696 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -11.576 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.567 |  -11.576 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.567 |  -11.576 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -11.438 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.706 |  -11.437 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |  -11.376 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |  -11.376 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.040 |   0.807 |  -11.336 | 
     | U0_ALU/ALU_OUT_reg[14]/CK      |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.807 |  -11.335 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[13]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[13]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.413
+ Phase Shift                  20.000
= Required Time                20.394
- Arrival Time                  7.910
= Slack Time                   12.485
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   12.485 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   12.485 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.037 |   0.038 |   12.522 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   12.523 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.029 |   0.067 |   12.552 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.068 |   12.552 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.215 |   12.700 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.215 |   12.700 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.356 |   12.840 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.356 |   12.841 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.144 |   0.500 |   12.985 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.503 |   12.987 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.054 |   0.556 |   13.041 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.557 |   13.042 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.062 |   0.620 |   13.104 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.620 |   13.105 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.074 |   0.694 |   13.179 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.695 |   13.180 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.053 |   0.748 |   13.233 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.748 |   13.233 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.772 |   1.520 |   14.005 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.003 |   1.523 |   14.008 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.452 |   1.976 |   14.460 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.977 |   14.462 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.266 |   2.243 |   14.728 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.243 |   14.728 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.172 |   2.415 |   14.900 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.415 |   14.900 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.550 |   2.965 |   15.450 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.965 |   15.450 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.532 |   16.016 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.532 |   16.016 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.581 |   4.113 |   16.597 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.113 |   16.597 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.569 |   4.682 |   17.167 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.682 |   17.167 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.562 |   5.244 |   17.729 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.244 |   17.729 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.575 |   5.819 |   18.303 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.819 |   18.303 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.175 |   5.993 |   18.478 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.993 |   18.478 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.080 |   6.074 |   18.558 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   6.074 |   18.558 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.392 |   6.466 |   18.950 | 
     | U0_ALU/mult_47/FS_1/U28/A0N             |  v   | U0_ALU/mult_47/FS_1/n10     | AOI2BB1X1M | 0.000 |   6.466 |   18.950 | 
     | U0_ALU/mult_47/FS_1/U28/Y               |  v   | U0_ALU/mult_47/FS_1/n25     | AOI2BB1X1M | 0.277 |   6.743 |   19.227 | 
     | U0_ALU/mult_47/FS_1/U26/A1              |  v   | U0_ALU/mult_47/FS_1/n25     | OA21X1M    | 0.000 |   6.743 |   19.227 | 
     | U0_ALU/mult_47/FS_1/U26/Y               |  v   | U0_ALU/mult_47/FS_1/n21     | OA21X1M    | 0.418 |   7.160 |   19.645 | 
     | U0_ALU/mult_47/FS_1/U22/A               |  v   | U0_ALU/mult_47/FS_1/n21     | XNOR2X1M   | 0.000 |   7.160 |   19.645 | 
     | U0_ALU/mult_47/FS_1/U22/Y               |  v   | U0_ALU/N118                 | XNOR2X1M   | 0.155 |   7.316 |   19.800 | 
     | U0_ALU/U86/A0                           |  v   | U0_ALU/N118                 | AOI221XLM  | 0.000 |   7.316 |   19.800 | 
     | U0_ALU/U86/Y                            |  ^   | U0_ALU/n115                 | AOI221XLM  | 0.513 |   7.829 |   20.313 | 
     | U0_ALU/U85/A                            |  ^   | U0_ALU/n115                 | INVX2M     | 0.000 |   7.829 |   20.313 | 
     | U0_ALU/U85/Y                            |  v   | U0_ALU/n158                 | INVX2M     | 0.081 |   7.910 |   20.394 | 
     | U0_ALU/ALU_OUT_reg[13]/D                |  v   | U0_ALU/n158                 | SDFFRQX2M  | 0.000 |   7.910 |   20.394 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -12.485 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -12.484 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -12.447 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -12.446 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -12.417 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -12.417 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -12.269 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -12.269 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -12.129 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -12.129 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -12.074 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -12.073 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -12.039 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -12.038 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -11.918 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.567 |  -11.918 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.567 |  -11.918 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -11.780 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.706 |  -11.779 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |  -11.718 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |  -11.718 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.040 |   0.807 |  -11.678 | 
     | U0_ALU/ALU_OUT_reg[13]/CK      |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.807 |  -11.677 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[12]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[12]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.412
+ Phase Shift                  20.000
= Required Time                20.396
- Arrival Time                  7.513
= Slack Time                   12.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   12.882 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   12.883 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.037 |   0.038 |   12.920 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   12.921 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.029 |   0.067 |   12.950 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.068 |   12.950 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.215 |   13.098 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.215 |   13.098 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.355 |   13.238 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.356 |   13.239 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.144 |   0.500 |   13.382 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.503 |   13.385 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.054 |   0.556 |   13.439 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.557 |   13.440 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.062 |   0.619 |   13.502 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.620 |   13.503 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.074 |   0.694 |   13.576 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.695 |   13.577 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.053 |   0.748 |   13.631 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.748 |   13.631 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.772 |   1.520 |   14.403 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.003 |   1.523 |   14.406 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.452 |   1.976 |   14.858 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.977 |   14.860 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.266 |   2.243 |   15.126 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.243 |   15.126 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.172 |   2.415 |   15.298 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.415 |   15.298 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.550 |   2.965 |   15.848 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.965 |   15.848 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.532 |   16.414 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.532 |   16.414 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.581 |   4.113 |   16.995 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.113 |   16.995 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.569 |   4.682 |   17.565 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.682 |   17.565 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.562 |   5.244 |   18.127 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.244 |   18.127 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.575 |   5.819 |   18.701 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.819 |   18.701 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.175 |   5.993 |   18.876 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.993 |   18.876 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.080 |   6.074 |   18.956 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   6.074 |   18.956 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.392 |   6.466 |   19.348 | 
     | U0_ALU/mult_47/FS_1/U28/A0N             |  v   | U0_ALU/mult_47/FS_1/n10     | AOI2BB1X1M | 0.000 |   6.466 |   19.348 | 
     | U0_ALU/mult_47/FS_1/U28/Y               |  v   | U0_ALU/mult_47/FS_1/n25     | AOI2BB1X1M | 0.277 |   6.743 |   19.625 | 
     | U0_ALU/mult_47/FS_1/U27/B               |  v   | U0_ALU/mult_47/FS_1/n25     | CLKXOR2X2M | 0.000 |   6.743 |   19.625 | 
     | U0_ALU/mult_47/FS_1/U27/Y               |  v   | U0_ALU/N117                 | CLKXOR2X2M | 0.229 |   6.971 |   19.854 | 
     | U0_ALU/U84/A0                           |  v   | U0_ALU/N117                 | AOI221XLM  | 0.000 |   6.971 |   19.854 | 
     | U0_ALU/U84/Y                            |  ^   | U0_ALU/n114                 | AOI221XLM  | 0.460 |   7.432 |   20.314 | 
     | U0_ALU/U83/A                            |  ^   | U0_ALU/n114                 | INVX2M     | 0.000 |   7.432 |   20.314 | 
     | U0_ALU/U83/Y                            |  v   | U0_ALU/n159                 | INVX2M     | 0.082 |   7.513 |   20.396 | 
     | U0_ALU/ALU_OUT_reg[12]/D                |  v   | U0_ALU/n159                 | SDFFRQX2M  | 0.000 |   7.513 |   20.396 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -12.882 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -12.882 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -12.845 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -12.844 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -12.815 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -12.815 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -12.667 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -12.667 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -12.527 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -12.526 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -12.471 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -12.471 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -12.436 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -12.436 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -12.316 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.567 |  -12.316 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.567 |  -12.316 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -12.178 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.706 |  -12.177 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |  -12.116 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |  -12.115 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.040 |   0.807 |  -12.075 | 
     | U0_ALU/ALU_OUT_reg[12]/CK      |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.807 |  -12.075 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[4]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[4]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][5]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.433
+ Phase Shift                  20.000
= Required Time                20.374
- Arrival Time                  7.370
= Slack Time                   13.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   13.004 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.001 |   0.001 |   13.004 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.037 |   0.038 |   13.041 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |   13.042 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.029 |   0.067 |   13.071 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.068 |   13.071 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.148 |   0.216 |   13.219 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.216 |   13.219 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.140 |   0.356 |   13.359 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.001 |   0.356 |   13.360 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.144 |   0.500 |   13.504 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.503 |   13.506 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.054 |   0.557 |   13.560 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.001 |   0.557 |   13.561 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.062 |   0.620 |   13.623 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.620 |   13.624 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.074 |   0.694 |   13.697 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.695 |   13.699 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.053 |   0.748 |   13.752 | 
     | U0_Register_File/registers_reg[1][5]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.748 |   13.752 | 
     | U0_Register_File/registers_reg[1][5]/Q    |  v   | OperB[5]                          | SDFFRQX2M  | 0.563 |   1.312 |   14.315 | 
     | U0_ALU/FE_DBTC5_OperB_5_/A                |  v   | OperB[5]                          | INVX2M     | 0.001 |   1.312 |   14.316 | 
     | U0_ALU/FE_DBTC5_OperB_5_/Y                |  ^   | U0_ALU/FE_DBTN5_OperB_5_          | INVX2M     | 0.485 |   1.797 |   14.801 | 
     | U0_ALU/div_48/U68/C                       |  ^   | U0_ALU/FE_DBTN5_OperB_5_          | AND3X1M    | 0.001 |   1.798 |   14.802 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.272 |   2.070 |   15.073 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   2.070 |   15.073 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.203 |   2.273 |   15.276 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   2.273 |   15.276 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.326 |   2.598 |   15.602 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   2.599 |   15.602 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.281 |   2.879 |   15.883 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.879 |   15.883 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.451 |   3.330 |   16.334 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.330 |   16.334 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.349 |   3.680 |   16.683 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   3.680 |   16.683 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.269 |   3.949 |   16.953 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.949 |   16.953 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.506 |   4.455 |   17.458 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.455 |   17.458 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   4.703 |   17.707 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.703 |   17.707 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.289 |   4.992 |   17.995 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   4.992 |   17.996 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.305 |   5.297 |   18.300 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.297 |   18.301 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.477 |   5.774 |   18.777 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.774 |   18.777 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.345 |   6.119 |   19.122 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.119 |   19.122 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.316 |   6.435 |   19.438 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.435 |   19.438 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.328 |   6.763 |   19.766 | 
     | U0_ALU/U117/A0                            |  v   | U0_ALU/N125                       | AOI222X1M  | 0.000 |   6.763 |   19.766 | 
     | U0_ALU/U117/Y                             |  ^   | U0_ALU/n68                        | AOI222X1M  | 0.384 |   7.147 |   20.151 | 
     | U0_ALU/U116/C                             |  ^   | U0_ALU/n68                        | NAND4X2M   | 0.000 |   7.147 |   20.151 | 
     | U0_ALU/U116/Y                             |  v   | U0_ALU/n128                       | NAND4X2M   | 0.223 |   7.370 |   20.374 | 
     | U0_ALU/ALU_OUT_reg[4]/D                   |  v   | U0_ALU/n128                       | SDFFRQX2M  | 0.000 |   7.370 |   20.374 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -13.004 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -13.003 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -12.966 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -12.965 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -12.936 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -12.936 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -12.788 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -12.788 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -12.648 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -12.648 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -12.593 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -12.592 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -12.558 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -12.557 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -12.437 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.566 |  -12.437 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.566 |  -12.437 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -12.299 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.705 |  -12.298 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |  -12.237 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |  -12.237 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.040 |   0.807 |  -12.196 | 
     | U0_ALU/ALU_OUT_reg[4]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.807 |  -12.196 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[11]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[11]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.414
+ Phase Shift                  20.000
= Required Time                20.394
- Arrival Time                  7.192
= Slack Time                   13.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   13.202 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   13.203 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.037 |   0.038 |   13.240 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   13.240 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.029 |   0.067 |   13.269 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.068 |   13.270 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.215 |   13.417 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.215 |   13.417 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.355 |   13.557 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.356 |   13.558 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.144 |   0.500 |   13.702 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.503 |   13.705 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.054 |   0.556 |   13.758 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.557 |   13.759 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.062 |   0.619 |   13.821 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.620 |   13.822 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.074 |   0.694 |   13.896 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.695 |   13.897 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.053 |   0.748 |   13.950 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.748 |   13.950 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.772 |   1.520 |   14.722 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.003 |   1.523 |   14.725 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.452 |   1.976 |   15.178 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.977 |   15.179 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.266 |   2.243 |   15.445 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.243 |   15.445 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.172 |   2.415 |   15.617 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.415 |   15.617 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.550 |   2.965 |   16.167 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.965 |   16.167 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.532 |   16.734 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.532 |   16.734 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.581 |   4.113 |   17.315 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.113 |   17.315 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.569 |   4.682 |   17.884 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.682 |   17.884 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.562 |   5.244 |   18.446 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.244 |   18.446 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.575 |   5.819 |   19.021 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.819 |   19.021 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.175 |   5.993 |   19.195 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.993 |   19.195 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.080 |   6.074 |   19.276 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   6.074 |   19.276 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.392 |   6.466 |   19.668 | 
     | U0_ALU/mult_47/FS_1/U15/A               |  v   | U0_ALU/mult_47/FS_1/n10     | XNOR2X1M   | 0.000 |   6.466 |   19.668 | 
     | U0_ALU/mult_47/FS_1/U15/Y               |  v   | U0_ALU/N116                 | XNOR2X1M   | 0.155 |   6.620 |   19.822 | 
     | U0_ALU/U82/A0                           |  v   | U0_ALU/N116                 | AOI221XLM  | 0.000 |   6.620 |   19.822 | 
     | U0_ALU/U82/Y                            |  ^   | U0_ALU/n113                 | AOI221XLM  | 0.481 |   7.101 |   20.303 | 
     | U0_ALU/U81/A                            |  ^   | U0_ALU/n113                 | INVX2M     | 0.000 |   7.101 |   20.303 | 
     | U0_ALU/U81/Y                            |  v   | U0_ALU/n160                 | INVX2M     | 0.091 |   7.192 |   20.394 | 
     | U0_ALU/ALU_OUT_reg[11]/D                |  v   | U0_ALU/n160                 | SDFFRQX2M  | 0.000 |   7.192 |   20.394 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -13.202 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -13.201 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -13.164 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -13.163 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -13.135 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -13.134 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -12.987 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -12.987 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -12.847 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -12.846 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -12.791 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -12.790 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -12.756 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -12.756 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -12.636 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.567 |  -12.635 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.567 |  -12.635 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -12.497 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.706 |  -12.496 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |  -12.436 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |  -12.435 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.040 |   0.807 |  -12.395 | 
     | U0_ALU/ALU_OUT_reg[11]/CK      |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.807 |  -12.395 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[10]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[10]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[0][1]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.412
+ Phase Shift                  20.000
= Required Time                20.395
- Arrival Time                  6.960
= Slack Time                   13.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   13.434 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   13.435 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.037 |   0.038 |   13.472 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.039 |   13.473 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.029 |   0.067 |   13.502 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.068 |   13.502 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.216 |   13.650 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.216 |   13.650 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.356 |   13.790 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.356 |   13.791 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.144 |   0.500 |   13.934 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.503 |   13.937 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.054 |   0.557 |   13.991 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.557 |   13.992 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.062 |   0.620 |   14.054 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.620 |   14.055 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.074 |   0.694 |   14.128 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.695 |   14.129 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.053 |   0.748 |   14.183 | 
     | U0_Register_File/registers_reg[0][1]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.748 |   14.183 | 
     | U0_Register_File/registers_reg[0][1]/Q  |  ^   | OperA[1]                    | SDFFRQX2M  | 0.699 |   1.447 |   14.882 | 
     | U0_ALU/FE_DBTC8_OperA_1_/A              |  ^   | OperA[1]                    | INVX2M     | 0.001 |   1.448 |   14.883 | 
     | U0_ALU/FE_DBTC8_OperA_1_/Y              |  v   | U0_ALU/FE_DBTN8_OperA_1_    | INVX2M     | 0.372 |   1.821 |   15.255 | 
     | U0_ALU/mult_47/U107/B                   |  v   | U0_ALU/FE_DBTN8_OperA_1_    | NOR2X1M    | 0.002 |   1.822 |   15.257 | 
     | U0_ALU/mult_47/U107/Y                   |  ^   | U0_ALU/mult_47/ab[1][3]     | NOR2X1M    | 0.239 |   2.062 |   15.496 | 
     | U0_ALU/mult_47/U5/B                     |  ^   | U0_ALU/mult_47/ab[1][3]     | AND2X2M    | 0.000 |   2.062 |   15.496 | 
     | U0_ALU/mult_47/U5/Y                     |  ^   | U0_ALU/mult_47/n6           | AND2X2M    | 0.175 |   2.236 |   15.671 | 
     | U0_ALU/mult_47/S2_2_3/B                 |  ^   | U0_ALU/mult_47/n6           | ADDFX2M    | 0.000 |   2.236 |   15.671 | 
     | U0_ALU/mult_47/S2_2_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][3] | ADDFX2M    | 0.560 |   2.796 |   16.231 | 
     | U0_ALU/mult_47/S2_3_3/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.796 |   16.231 | 
     | U0_ALU/mult_47/S2_3_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][3] | ADDFX2M    | 0.566 |   3.362 |   16.797 | 
     | U0_ALU/mult_47/S2_4_3/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.362 |   16.797 | 
     | U0_ALU/mult_47/S2_4_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][3] | ADDFX2M    | 0.562 |   3.924 |   17.358 | 
     | U0_ALU/mult_47/S2_5_3/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][3] | ADDFX2M    | 0.000 |   3.924 |   17.358 | 
     | U0_ALU/mult_47/S2_5_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][3] | ADDFX2M    | 0.559 |   4.483 |   17.917 | 
     | U0_ALU/mult_47/S2_6_3/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.483 |   17.917 | 
     | U0_ALU/mult_47/S2_6_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][3] | ADDFX2M    | 0.560 |   5.043 |   18.477 | 
     | U0_ALU/mult_47/S4_3/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][3] | ADDFX2M    | 0.000 |   5.043 |   18.477 | 
     | U0_ALU/mult_47/S4_3/S                   |  v   | U0_ALU/mult_47/SUMB[7][3]   | ADDFX2M    | 0.592 |   5.635 |   19.070 | 
     | U0_ALU/mult_47/U13/B                    |  v   | U0_ALU/mult_47/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.635 |   19.070 | 
     | U0_ALU/mult_47/U13/Y                    |  v   | U0_ALU/mult_47/A1[8]        | CLKXOR2X2M | 0.272 |   5.907 |   19.341 | 
     | U0_ALU/mult_47/FS_1/U33/B               |  v   | U0_ALU/mult_47/A1[8]        | NOR2X1M    | 0.000 |   5.907 |   19.341 | 
     | U0_ALU/mult_47/FS_1/U33/Y               |  ^   | U0_ALU/mult_47/FS_1/n16     | NOR2X1M    | 0.157 |   6.064 |   19.499 | 
     | U0_ALU/mult_47/FS_1/U18/AN              |  ^   | U0_ALU/mult_47/FS_1/n16     | NAND2BX1M  | 0.000 |   6.064 |   19.499 | 
     | U0_ALU/mult_47/FS_1/U18/Y               |  ^   | U0_ALU/mult_47/FS_1/n14     | NAND2BX1M  | 0.164 |   6.228 |   19.663 | 
     | U0_ALU/mult_47/FS_1/U17/A               |  ^   | U0_ALU/mult_47/FS_1/n14     | CLKXOR2X2M | 0.000 |   6.228 |   19.663 | 
     | U0_ALU/mult_47/FS_1/U17/Y               |  v   | U0_ALU/N115                 | CLKXOR2X2M | 0.207 |   6.436 |   19.870 | 
     | U0_ALU/U80/A0                           |  v   | U0_ALU/N115                 | AOI221XLM  | 0.000 |   6.436 |   19.870 | 
     | U0_ALU/U80/Y                            |  ^   | U0_ALU/n112                 | AOI221XLM  | 0.433 |   6.869 |   20.303 | 
     | U0_ALU/U79/A                            |  ^   | U0_ALU/n112                 | INVX2M     | 0.000 |   6.869 |   20.303 | 
     | U0_ALU/U79/Y                            |  v   | U0_ALU/n161                 | INVX2M     | 0.091 |   6.960 |   20.395 | 
     | U0_ALU/ALU_OUT_reg[10]/D                |  v   | U0_ALU/n161                 | SDFFRQX2M  | 0.000 |   6.960 |   20.395 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -13.434 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -13.434 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -13.397 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -13.396 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -13.367 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -13.367 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -13.219 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -13.219 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -13.079 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -13.078 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -13.023 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -13.023 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -12.988 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -12.988 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -12.868 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.567 |  -12.868 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.567 |  -12.868 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -12.730 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.706 |  -12.729 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |  -12.668 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |  -12.667 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.040 |   0.807 |  -12.627 | 
     | U0_ALU/ALU_OUT_reg[10]/CK      |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.807 |  -12.627 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[9]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[9]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.410
+ Phase Shift                  20.000
= Required Time                20.397
- Arrival Time                  6.711
= Slack Time                   13.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   13.686 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   13.687 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.037 |   0.038 |   13.724 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.039 |   13.725 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.029 |   0.067 |   13.754 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.068 |   13.754 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.216 |   13.902 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.216 |   13.902 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.356 |   14.042 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.356 |   14.042 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.144 |   0.500 |   14.186 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.503 |   14.189 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.054 |   0.557 |   14.243 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.557 |   14.244 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.062 |   0.620 |   14.306 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.620 |   14.307 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.074 |   0.694 |   14.380 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.695 |   14.381 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.053 |   0.748 |   14.434 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.748 |   14.435 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.772 |   1.520 |   15.206 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.003 |   1.523 |   15.210 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.452 |   1.976 |   15.662 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.977 |   15.664 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.266 |   2.243 |   15.930 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.243 |   15.930 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.172 |   2.415 |   16.102 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.415 |   16.102 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.550 |   2.965 |   16.652 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.965 |   16.652 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.532 |   17.218 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.532 |   17.218 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.581 |   4.113 |   17.799 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.113 |   17.799 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.569 |   4.682 |   18.369 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.682 |   18.369 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.562 |   5.244 |   18.930 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.244 |   18.930 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.575 |   5.819 |   19.505 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.819 |   19.505 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.175 |   5.993 |   19.680 | 
     | U0_ALU/mult_47/FS_1/U6/A                |  ^   | U0_ALU/mult_47/n11          | INVX2M     | 0.000 |   5.993 |   19.680 | 
     | U0_ALU/mult_47/FS_1/U6/Y                |  v   | U0_ALU/mult_47/FS_1/n8      | INVX2M     | 0.054 |   6.047 |   19.734 | 
     | U0_ALU/mult_47/FS_1/U5/B                |  v   | U0_ALU/mult_47/FS_1/n8      | XNOR2X2M   | 0.000 |   6.047 |   19.734 | 
     | U0_ALU/mult_47/FS_1/U5/Y                |  v   | U0_ALU/N114                 | XNOR2X2M   | 0.162 |   6.210 |   19.896 | 
     | U0_ALU/U78/A0                           |  v   | U0_ALU/N114                 | AOI221XLM  | 0.000 |   6.210 |   19.896 | 
     | U0_ALU/U78/Y                            |  ^   | U0_ALU/n110                 | AOI221XLM  | 0.423 |   6.632 |   20.319 | 
     | U0_ALU/U77/A                            |  ^   | U0_ALU/n110                 | INVX2M     | 0.000 |   6.632 |   20.319 | 
     | U0_ALU/U77/Y                            |  v   | U0_ALU/n162                 | INVX2M     | 0.079 |   6.711 |   20.397 | 
     | U0_ALU/ALU_OUT_reg[9]/D                 |  v   | U0_ALU/n162                 | SDFFRQX2M  | 0.000 |   6.711 |   20.397 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -13.686 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -13.685 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -13.648 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -13.648 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -13.619 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -13.619 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -13.471 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -13.471 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -13.331 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -13.330 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -13.275 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -13.275 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -13.240 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -13.240 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -13.120 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.567 |  -13.120 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.567 |  -13.120 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -12.981 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.706 |  -12.981 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |  -12.920 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |  -12.919 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.040 |   0.807 |  -12.879 | 
     | U0_ALU/ALU_OUT_reg[9]/CK       |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.807 |  -12.879 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[8]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[8]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.425
+ Phase Shift                  20.000
= Required Time                20.382
- Arrival Time                  6.610
= Slack Time                   13.772
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   13.772 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   13.773 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.037 |   0.038 |   13.810 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   13.811 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.029 |   0.067 |   13.839 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.068 |   13.840 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.215 |   13.988 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.215 |   13.988 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.355 |   14.128 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.356 |   14.128 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.144 |   0.500 |   14.272 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.503 |   14.275 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.054 |   0.556 |   14.329 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.557 |   14.329 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.062 |   0.619 |   14.392 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.620 |   14.392 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.074 |   0.694 |   14.466 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.695 |   14.467 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.053 |   0.748 |   14.520 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.748 |   14.520 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.772 |   1.520 |   15.292 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.003 |   1.523 |   15.295 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.452 |   1.976 |   15.748 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.977 |   15.749 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.266 |   2.243 |   16.015 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.243 |   16.015 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.172 |   2.415 |   16.187 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.415 |   16.187 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.550 |   2.965 |   16.737 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.965 |   16.737 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.532 |   17.304 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.532 |   17.304 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.581 |   4.113 |   17.885 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.113 |   17.885 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.569 |   4.682 |   18.454 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.682 |   18.454 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.562 |   5.244 |   19.016 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.244 |   19.016 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.575 |   5.819 |   19.591 | 
     | U0_ALU/mult_47/U22/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | XNOR2X2M   | 0.000 |   5.819 |   19.591 | 
     | U0_ALU/mult_47/U22/Y                    |  v   | U0_ALU/N113                 | XNOR2X2M   | 0.080 |   5.899 |   19.671 | 
     | U0_ALU/U106/A0                          |  v   | U0_ALU/N113                 | AOI221XLM  | 0.000 |   5.899 |   19.671 | 
     | U0_ALU/U106/Y                           |  ^   | U0_ALU/n107                 | AOI221XLM  | 0.526 |   6.425 |   20.197 | 
     | U0_ALU/U105/C0                          |  ^   | U0_ALU/n107                 | OAI2B11X2M | 0.000 |   6.425 |   20.197 | 
     | U0_ALU/U105/Y                           |  v   | U0_ALU/n136                 | OAI2B11X2M | 0.185 |   6.610 |   20.382 | 
     | U0_ALU/ALU_OUT_reg[8]/D                 |  v   | U0_ALU/n136                 | SDFFRQX2M  | 0.000 |   6.610 |   20.382 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -13.772 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -13.771 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -13.734 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -13.734 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -13.705 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -13.704 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -13.557 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -13.557 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -13.417 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -13.416 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -13.361 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -13.360 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -13.326 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -13.326 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -13.206 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.567 |  -13.206 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.567 |  -13.206 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -13.067 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.706 |  -13.067 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |  -13.006 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |  -13.005 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.040 |   0.807 |  -12.965 | 
     | U0_ALU/ALU_OUT_reg[8]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.807 |  -12.965 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[7]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[7]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.433
+ Phase Shift                  20.000
= Required Time                20.374
- Arrival Time                  6.309
= Slack Time                   14.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   14.065 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   14.066 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.037 |   0.038 |   14.103 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   14.103 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.029 |   0.067 |   14.132 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.068 |   14.132 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.215 |   14.280 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.215 |   14.280 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.355 |   14.420 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.356 |   14.421 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.144 |   0.500 |   14.565 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.503 |   14.567 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.054 |   0.556 |   14.621 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.557 |   14.622 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.062 |   0.619 |   14.684 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.620 |   14.685 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.074 |   0.694 |   14.759 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.695 |   14.760 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.053 |   0.748 |   14.813 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.748 |   14.813 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.772 |   1.520 |   15.585 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.003 |   1.523 |   15.588 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.452 |   1.976 |   16.040 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.977 |   16.042 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.266 |   2.243 |   16.308 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.243 |   16.308 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.172 |   2.415 |   16.480 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.415 |   16.480 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.550 |   2.965 |   17.030 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.965 |   17.030 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.532 |   17.597 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.532 |   17.597 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.581 |   4.113 |   18.177 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.113 |   18.178 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.569 |   4.682 |   18.747 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.682 |   18.747 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.562 |   5.244 |   19.309 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.244 |   19.309 | 
     | U0_ALU/mult_47/S4_0/S                   |  v   | U0_ALU/N112                 | ADDFX2M    | 0.582 |   5.826 |   19.891 | 
     | U0_ALU/U126/A0                          |  v   | U0_ALU/N112                 | AOI222X1M  | 0.000 |   5.826 |   19.891 | 
     | U0_ALU/U126/Y                           |  ^   | U0_ALU/n95                  | AOI222X1M  | 0.281 |   6.107 |   20.172 | 
     | U0_ALU/U124/D                           |  ^   | U0_ALU/n95                  | NAND4BX1M  | 0.000 |   6.107 |   20.172 | 
     | U0_ALU/U124/Y                           |  v   | U0_ALU/n134                 | NAND4BX1M  | 0.202 |   6.309 |   20.374 | 
     | U0_ALU/ALU_OUT_reg[7]/D                 |  v   | U0_ALU/n134                 | SDFFRQX2M  | 0.000 |   6.309 |   20.374 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -14.065 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -14.064 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -14.027 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -14.026 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -13.997 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -13.997 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -13.849 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -13.849 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -13.709 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -13.709 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -13.654 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -13.653 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -13.619 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -13.618 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -13.498 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.566 |  -13.498 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.566 |  -13.498 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -13.360 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.705 |  -13.359 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |  -13.298 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |  -13.298 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.040 |   0.807 |  -13.258 | 
     | U0_ALU/ALU_OUT_reg[7]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.807 |  -13.257 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[6]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[6]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.432
+ Phase Shift                  20.000
= Required Time                20.375
- Arrival Time                  5.756
= Slack Time                   14.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   14.619 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   14.620 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.037 |   0.038 |   14.657 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   14.657 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.029 |   0.067 |   14.686 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.068 |   14.687 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.215 |   14.834 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.215 |   14.834 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.355 |   14.974 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.356 |   14.975 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.144 |   0.500 |   15.119 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.503 |   15.122 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.054 |   0.556 |   15.175 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.557 |   15.176 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.062 |   0.619 |   15.238 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.620 |   15.239 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.074 |   0.694 |   15.313 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.695 |   15.314 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.053 |   0.748 |   15.367 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.748 |   15.367 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.772 |   1.520 |   16.139 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.003 |   1.523 |   16.142 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.452 |   1.976 |   16.595 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.977 |   16.596 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.266 |   2.243 |   16.862 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.243 |   16.862 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.172 |   2.415 |   17.034 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.415 |   17.034 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.550 |   2.965 |   17.584 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.965 |   17.584 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.532 |   18.151 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.532 |   18.151 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.581 |   4.113 |   18.732 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.113 |   18.732 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.569 |   4.682 |   19.301 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.682 |   19.301 | 
     | U0_ALU/mult_47/S1_6_0/S                 |  v   | U0_ALU/N111                 | ADDFX2M    | 0.584 |   5.267 |   19.886 | 
     | U0_ALU/U47/A0                           |  v   | U0_ALU/N111                 | AOI222X1M  | 0.000 |   5.267 |   19.886 | 
     | U0_ALU/U47/Y                            |  ^   | U0_ALU/n83                  | AOI222X1M  | 0.297 |   5.563 |   20.182 | 
     | U0_ALU/U44/B                            |  ^   | U0_ALU/n83                  | NAND4X2M   | 0.000 |   5.563 |   20.182 | 
     | U0_ALU/U44/Y                            |  v   | U0_ALU/n132                 | NAND4X2M   | 0.193 |   5.756 |   20.375 | 
     | U0_ALU/ALU_OUT_reg[6]/D                 |  v   | U0_ALU/n132                 | SDFFRQX2M  | 0.000 |   5.756 |   20.375 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -14.619 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -14.618 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -14.581 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -14.580 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -14.552 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -14.551 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -14.404 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -14.404 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -14.264 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -14.263 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -14.208 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -14.207 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -14.173 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -14.173 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -14.053 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.567 |  -14.052 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.567 |  -14.052 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -13.914 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.706 |  -13.913 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |  -13.853 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |  -13.852 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.040 |   0.807 |  -13.812 | 
     | U0_ALU/ALU_OUT_reg[6]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.807 |  -13.812 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[5]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[5]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][5]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.807
- Setup                         0.428
+ Phase Shift                  20.000
= Required Time                20.379
- Arrival Time                  5.661
= Slack Time                   14.718
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   14.718 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.001 |   0.001 |   14.719 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.037 |   0.038 |   14.756 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.038 |   14.757 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.029 |   0.067 |   14.786 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.068 |   14.786 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.148 |   0.215 |   14.934 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.215 |   14.934 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.140 |   0.356 |   15.074 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.001 |   0.356 |   15.074 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.144 |   0.500 |   15.218 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.503 |   15.221 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.054 |   0.556 |   15.275 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.001 |   0.557 |   15.276 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.062 |   0.620 |   15.338 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.620 |   15.339 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.074 |   0.694 |   15.412 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.695 |   15.413 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.053 |   0.748 |   15.467 | 
     | U0_Register_File/registers_reg[1][5]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.748 |   15.467 | 
     | U0_Register_File/registers_reg[1][5]/Q    |  v   | OperB[5]                          | SDFFRQX2M  | 0.563 |   1.312 |   16.030 | 
     | U0_ALU/FE_DBTC5_OperB_5_/A                |  v   | OperB[5]                          | INVX2M     | 0.001 |   1.312 |   16.031 | 
     | U0_ALU/FE_DBTC5_OperB_5_/Y                |  ^   | U0_ALU/FE_DBTN5_OperB_5_          | INVX2M     | 0.485 |   1.797 |   16.516 | 
     | U0_ALU/div_48/U68/C                       |  ^   | U0_ALU/FE_DBTN5_OperB_5_          | AND3X1M    | 0.001 |   1.798 |   16.516 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.272 |   2.070 |   16.788 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   2.070 |   16.788 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.203 |   2.273 |   16.991 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   2.273 |   16.991 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.326 |   2.598 |   17.317 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   2.599 |   17.317 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.281 |   2.879 |   17.598 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.879 |   17.598 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.451 |   3.330 |   18.049 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.330 |   18.049 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.349 |   3.679 |   18.398 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   3.680 |   18.398 | 
     | U0_ALU/div_48/U47/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.256 |   3.935 |   18.654 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.935 |   18.654 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.474 |   4.409 |   19.127 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.409 |   19.127 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.317 |   4.725 |   19.444 | 
     | U0_ALU/div_48/U65/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.725 |   19.444 | 
     | U0_ALU/div_48/U65/Y                       |  v   | U0_ALU/N126                       | AND2X1M    | 0.285 |   5.010 |   19.729 | 
     | U0_ALU/U121/A0                            |  v   | U0_ALU/N126                       | AOI222X1M  | 0.000 |   5.010 |   19.729 | 
     | U0_ALU/U121/Y                             |  ^   | U0_ALU/n76                        | AOI222X1M  | 0.457 |   5.468 |   20.186 | 
     | U0_ALU/U120/C                             |  ^   | U0_ALU/n76                        | NAND4X2M   | 0.000 |   5.468 |   20.186 | 
     | U0_ALU/U120/Y                             |  v   | U0_ALU/n130                       | NAND4X2M   | 0.193 |   5.661 |   20.379 | 
     | U0_ALU/ALU_OUT_reg[5]/D                   |  v   | U0_ALU/n130                       | SDFFRQX2M  | 0.000 |   5.661 |   20.379 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -14.718 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -14.718 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.037 |   0.038 |  -14.681 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -14.680 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.029 |   0.067 |  -14.651 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.068 |  -14.651 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.215 |  -14.503 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.215 |  -14.503 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.355 |  -14.363 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.356 |  -14.362 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.411 |  -14.307 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.412 |  -14.307 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.446 |  -14.272 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.446 |  -14.272 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.120 |   0.566 |  -14.152 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.566 |  -14.152 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.566 |  -14.152 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.705 |  -14.013 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.705 |  -14.013 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.766 |  -13.952 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.767 |  -13.951 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.040 |   0.807 |  -13.911 | 
     | U0_ALU/ALU_OUT_reg[5]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.807 |  -13.911 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[2]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[2]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.747
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.136
- Arrival Time                  4.781
= Slack Time                   15.355
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.355 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.356 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.393 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.394 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.422 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.423 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   15.571 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   15.571 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   15.711 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   15.711 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   15.855 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.502 |   15.858 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   15.915 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   15.916 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   15.976 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   15.977 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.049 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.051 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.106 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.107 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   16.537 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   16.537 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   16.653 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   16.653 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.273 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.273 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   17.605 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   17.605 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   17.852 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   17.852 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   18.575 | 
     | U0_Register_File/U229/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.015 |   3.236 |   18.591 | 
     | U0_Register_File/U229/Y                            |  v   | U0_Register_File/n148                              | MX4X1M     | 0.640 |   3.876 |   19.231 | 
     | U0_Register_File/U227/B                            |  v   | U0_Register_File/n148                              | MX4X1M     | 0.001 |   3.877 |   19.232 | 
     | U0_Register_File/U227/Y                            |  v   | U0_Register_File/N41                               | MX4X1M     | 0.472 |   4.349 |   19.704 | 
     | U0_Register_File/U226/B0                           |  v   | U0_Register_File/N41                               | AO22X1M    | 0.000 |   4.349 |   19.704 | 
     | U0_Register_File/U226/Y                            |  v   | U0_Register_File/n180                              | AO22X1M    | 0.431 |   4.781 |   20.136 | 
     | U0_Register_File/RF_RdData_reg[2]/D                |  v   | U0_Register_File/n180                              | SDFFRQX2M  | 0.000 |   4.781 |   20.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.355 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.354 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.317 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.317 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.288 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.287 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.140 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.140 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.000 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -14.999 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -14.855 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -14.853 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -14.795 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -14.794 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -14.734 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -14.733 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.071 |   0.692 |  -14.663 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.693 |  -14.662 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.053 |   0.746 |  -14.609 | 
     | U0_Register_File/RF_RdData_reg[2]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.747 |  -14.608 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[0]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[0]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.747
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.136
- Arrival Time                  4.756
= Slack Time                   15.380
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.380 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.380 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.417 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.418 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.447 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.447 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   15.595 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   15.595 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   15.735 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   15.736 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   15.880 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.502 |   15.882 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   15.940 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   15.941 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.000 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.001 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.074 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.075 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.131 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.131 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   16.561 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   16.561 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   16.677 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   16.677 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.297 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.297 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   17.629 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   17.630 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   17.877 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   17.877 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   18.600 | 
     | U0_Register_File/U221/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.014 |   3.235 |   18.614 | 
     | U0_Register_File/U221/Y                            |  v   | U0_Register_File/n140                              | MX4X1M     | 0.579 |   3.813 |   19.193 | 
     | U0_Register_File/U219/B                            |  v   | U0_Register_File/n140                              | MX4X1M     | 0.000 |   3.814 |   19.193 | 
     | U0_Register_File/U219/Y                            |  v   | U0_Register_File/N43                               | MX4X1M     | 0.497 |   4.310 |   19.690 | 
     | U0_Register_File/U218/B0                           |  v   | U0_Register_File/N43                               | AO22X1M    | 0.001 |   4.311 |   19.691 | 
     | U0_Register_File/U218/Y                            |  v   | U0_Register_File/n178                              | AO22X1M    | 0.445 |   4.756 |   20.136 | 
     | U0_Register_File/RF_RdData_reg[0]/D                |  v   | U0_Register_File/n178                              | SDFFRQX2M  | 0.000 |   4.756 |   20.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.380 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.379 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.342 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.341 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.312 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.312 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.164 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.164 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.024 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.024 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -14.880 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -14.877 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -14.820 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -14.818 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -14.759 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -14.758 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.071 |   0.692 |  -14.687 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.693 |  -14.686 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.053 |   0.746 |  -14.634 | 
     | U0_Register_File/RF_RdData_reg[0]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.747 |  -14.633 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[4]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[4]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.747
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.136
- Arrival Time                  4.737
= Slack Time                   15.400
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.400 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.400 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.437 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.438 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.467 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.467 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   15.615 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   15.615 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   15.755 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   15.756 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   15.900 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   15.902 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   15.960 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   15.961 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.020 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.021 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.094 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.095 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.151 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.151 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   16.581 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   16.581 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   16.697 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   16.697 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.317 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.317 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   17.649 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   17.650 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   17.897 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   17.897 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   18.620 | 
     | U0_Register_File/U214/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.004 |   3.224 |   18.624 | 
     | U0_Register_File/U214/Y                            |  v   | U0_Register_File/n320                              | MX4X1M     | 0.594 |   3.818 |   19.218 | 
     | U0_Register_File/U235/D                            |  v   | U0_Register_File/n320                              | MX4X1M     | 0.000 |   3.819 |   19.218 | 
     | U0_Register_File/U235/Y                            |  v   | U0_Register_File/N39                               | MX4X1M     | 0.485 |   4.304 |   19.703 | 
     | U0_Register_File/U234/B0                           |  v   | U0_Register_File/N39                               | AO22X1M    | 0.000 |   4.304 |   19.704 | 
     | U0_Register_File/U234/Y                            |  v   | U0_Register_File/n182                              | AO22X1M    | 0.433 |   4.737 |   20.136 | 
     | U0_Register_File/RF_RdData_reg[4]/D                |  v   | U0_Register_File/n182                              | SDFFRQX2M  | 0.000 |   4.737 |   20.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.400 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.399 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.362 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.361 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.332 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.332 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.184 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.184 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.044 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.044 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -14.900 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -14.897 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -14.840 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -14.838 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -14.779 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -14.778 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.071 |   0.692 |  -14.707 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.693 |  -14.706 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.053 |   0.746 |  -14.654 | 
     | U0_Register_File/RF_RdData_reg[4]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.747 |  -14.653 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[1]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[1]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.747
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.139
- Arrival Time                  4.738
= Slack Time                   15.401
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.401 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.401 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.438 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.439 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.468 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.468 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   15.616 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   15.616 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   15.756 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   15.757 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   15.901 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   15.903 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   15.961 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   15.962 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.021 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.022 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.095 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.096 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.152 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.152 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   16.582 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   16.582 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   16.698 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   16.698 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.318 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.318 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   17.651 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   17.651 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   17.898 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   17.898 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   18.621 | 
     | U0_Register_File/U224/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.015 |   3.236 |   18.636 | 
     | U0_Register_File/U224/Y                            |  v   | U0_Register_File/n144                              | MX4X1M     | 0.605 |   3.840 |   19.241 | 
     | U0_Register_File/U223/B                            |  v   | U0_Register_File/n144                              | MX4X1M     | 0.001 |   3.841 |   19.242 | 
     | U0_Register_File/U223/Y                            |  v   | U0_Register_File/N42                               | MX4X1M     | 0.476 |   4.317 |   19.718 | 
     | U0_Register_File/U222/B0                           |  v   | U0_Register_File/N42                               | AO22X1M    | 0.000 |   4.318 |   19.718 | 
     | U0_Register_File/U222/Y                            |  v   | U0_Register_File/n179                              | AO22X1M    | 0.420 |   4.738 |   20.139 | 
     | U0_Register_File/RF_RdData_reg[1]/D                |  v   | U0_Register_File/n179                              | SDFFRQX2M  | 0.000 |   4.738 |   20.139 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.401 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.400 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.363 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.362 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.333 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.333 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.185 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.185 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.045 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.045 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -14.901 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -14.898 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -14.841 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -14.840 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -14.780 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -14.779 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.071 |   0.692 |  -14.708 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.693 |  -14.707 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.053 |   0.746 |  -14.655 | 
     | U0_Register_File/RF_RdData_reg[1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.747 |  -14.654 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[6]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[6]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.747
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.136
- Arrival Time                  4.724
= Slack Time                   15.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.412 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.413 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.450 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.451 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.479 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.480 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   15.628 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   15.628 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   15.768 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   15.768 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   15.912 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   15.915 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   15.972 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   15.973 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.033 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.034 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.106 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.108 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.163 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.164 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   16.594 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   16.594 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   16.710 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   16.710 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.330 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.330 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   17.662 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   17.662 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   17.909 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   17.909 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   18.633 | 
     | U0_Register_File/U216/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.004 |   3.224 |   18.636 | 
     | U0_Register_File/U216/Y                            |  v   | U0_Register_File/n328                              | MX4X1M     | 0.592 |   3.816 |   19.228 | 
     | U0_Register_File/U243/D                            |  v   | U0_Register_File/n328                              | MX4X1M     | 0.000 |   3.816 |   19.228 | 
     | U0_Register_File/U243/Y                            |  v   | U0_Register_File/N37                               | MX4X1M     | 0.477 |   4.293 |   19.705 | 
     | U0_Register_File/U242/B0                           |  v   | U0_Register_File/N37                               | AO22X1M    | 0.001 |   4.293 |   19.705 | 
     | U0_Register_File/U242/Y                            |  v   | U0_Register_File/n184                              | AO22X1M    | 0.431 |   4.724 |   20.136 | 
     | U0_Register_File/RF_RdData_reg[6]/D                |  v   | U0_Register_File/n184                              | SDFFRQX2M  | 0.000 |   4.724 |   20.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.412 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.411 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.374 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.374 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.345 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.345 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.197 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.197 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.057 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.056 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -14.912 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -14.910 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -14.852 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -14.851 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -14.792 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -14.790 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.071 |   0.692 |  -14.720 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.693 |  -14.719 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.053 |   0.746 |  -14.666 | 
     | U0_Register_File/RF_RdData_reg[6]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.747 |  -14.665 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[3]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[3]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.747
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.140
- Arrival Time                  4.726
= Slack Time                   15.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.413 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.414 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.451 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.452 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.480 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.481 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   15.629 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   15.629 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   15.769 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   15.769 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   15.913 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   15.916 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   15.973 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   15.974 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.034 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.035 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.107 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.109 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.164 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.165 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   16.595 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   16.595 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   16.711 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   16.711 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.331 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.331 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   17.663 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   17.663 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   17.910 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   17.910 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   18.634 | 
     | U0_Register_File/U233/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.015 |   3.236 |   18.649 | 
     | U0_Register_File/U233/Y                            |  v   | U0_Register_File/n317                              | MX4X1M     | 0.609 |   3.845 |   19.258 | 
     | U0_Register_File/U231/B                            |  v   | U0_Register_File/n317                              | MX4X1M     | 0.001 |   3.845 |   19.259 | 
     | U0_Register_File/U231/Y                            |  v   | U0_Register_File/N40                               | MX4X1M     | 0.468 |   4.313 |   19.726 | 
     | U0_Register_File/U230/B0                           |  v   | U0_Register_File/N40                               | AO22X1M    | 0.000 |   4.313 |   19.726 | 
     | U0_Register_File/U230/Y                            |  v   | U0_Register_File/n181                              | AO22X1M    | 0.413 |   4.726 |   20.140 | 
     | U0_Register_File/RF_RdData_reg[3]/D                |  v   | U0_Register_File/n181                              | SDFFRQX2M  | 0.000 |   4.726 |   20.140 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.413 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.412 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.375 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.375 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.346 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.346 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.198 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.198 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.058 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.057 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -14.913 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -14.911 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -14.853 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -14.852 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -14.793 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -14.791 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.071 |   0.692 |  -14.721 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.693 |  -14.720 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.053 |   0.746 |  -14.667 | 
     | U0_Register_File/RF_RdData_reg[3]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.747 |  -14.666 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[7]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[7]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.747
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.136
- Arrival Time                  4.721
= Slack Time                   15.416
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.416 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.417 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.454 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.454 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.483 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.483 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   15.631 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   15.631 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   15.771 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   15.772 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   15.916 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   15.918 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   15.976 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   15.977 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.036 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.037 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.110 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.111 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.167 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.167 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   16.597 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   16.598 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   16.713 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   16.713 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.333 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.333 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   17.666 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   17.666 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   17.913 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   17.913 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   18.636 | 
     | U0_Register_File/U217/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.003 |   3.224 |   18.639 | 
     | U0_Register_File/U217/Y                            |  v   | U0_Register_File/n332                              | MX4X1M     | 0.559 |   3.783 |   19.198 | 
     | U0_Register_File/U247/D                            |  v   | U0_Register_File/n332                              | MX4X1M     | 0.000 |   3.783 |   19.198 | 
     | U0_Register_File/U247/Y                            |  v   | U0_Register_File/N36                               | MX4X1M     | 0.497 |   4.280 |   19.696 | 
     | U0_Register_File/U246/B0                           |  v   | U0_Register_File/N36                               | AO22X1M    | 0.001 |   4.280 |   19.696 | 
     | U0_Register_File/U246/Y                            |  v   | U0_Register_File/n185                              | AO22X1M    | 0.440 |   4.721 |   20.136 | 
     | U0_Register_File/RF_RdData_reg[7]/D                |  v   | U0_Register_File/n185                              | SDFFRQX2M  | 0.000 |   4.721 |   20.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.416 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.415 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.378 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.039 |  -15.377 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.348 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.348 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.200 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.200 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.060 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.060 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -14.916 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -14.913 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -14.856 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -14.855 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -14.795 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -14.794 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.071 |   0.692 |  -14.723 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.693 |  -14.723 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.053 |   0.746 |  -14.670 | 
     | U0_Register_File/RF_RdData_reg[7]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.747 |  -14.669 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[5]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[5]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.747
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.139
- Arrival Time                  4.707
= Slack Time                   15.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.432 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.433 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.470 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.471 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.499 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.500 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   15.648 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   15.648 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   15.788 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   15.788 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   15.932 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.502 |   15.935 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   15.992 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   15.993 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.053 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.054 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.126 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.128 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.183 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.184 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   16.614 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   16.614 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   16.730 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   16.730 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.350 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.350 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   17.682 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   17.682 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   17.929 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   17.929 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   18.653 | 
     | U0_Register_File/U208/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.016 |   3.237 |   18.669 | 
     | U0_Register_File/U208/Y                            |  v   | U0_Register_File/n326                              | MX4X1M     | 0.579 |   3.815 |   19.248 | 
     | U0_Register_File/U239/C                            |  v   | U0_Register_File/n326                              | MX4X1M     | 0.000 |   3.816 |   19.248 | 
     | U0_Register_File/U239/Y                            |  v   | U0_Register_File/N38                               | MX4X1M     | 0.474 |   4.290 |   19.722 | 
     | U0_Register_File/U238/B0                           |  v   | U0_Register_File/N38                               | AO22X1M    | 0.001 |   4.290 |   19.722 | 
     | U0_Register_File/U238/Y                            |  v   | U0_Register_File/n183                              | AO22X1M    | 0.417 |   4.707 |   20.139 | 
     | U0_Register_File/RF_RdData_reg[5]/D                |  v   | U0_Register_File/n183                              | SDFFRQX2M  | 0.000 |   4.707 |   20.139 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.432 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.431 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.394 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.394 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.365 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.365 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.217 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.217 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.077 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.076 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -14.932 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -14.930 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -14.872 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -14.871 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -14.812 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -14.810 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.071 |   0.692 |  -14.740 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.693 |  -14.739 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.053 |   0.746 |  -14.686 | 
     | U0_Register_File/RF_RdData_reg[5]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.747 |  -14.685 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_Register_File/registers_reg[9][6]/CK 
Endpoint:   U0_Register_File/registers_reg[9][6]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.127
- Arrival Time                  4.247
= Slack Time                   15.880
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.880 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.881 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.918 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.919 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.948 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.948 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.096 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.096 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.236 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.236 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.380 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.383 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.440 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.441 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.501 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.502 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.574 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.576 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.631 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.632 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.062 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.062 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.178 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.178 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.798 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.798 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.130 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.130 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   18.377 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   18.377 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   19.101 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.012 |   3.232 |   19.112 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.313 |   3.545 |   19.426 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.545 |   19.426 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.331 |   3.877 |   19.757 | 
     | U0_Register_File/U292/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.877 |   19.758 | 
     | U0_Register_File/U292/Y                            |  v   | U0_Register_File/n264                              | OAI2BB2X1M | 0.370 |   4.247 |   20.127 | 
     | U0_Register_File/registers_reg[9][6]/D             |  v   | U0_Register_File/n264                              | SDFFRQX2M  | 0.000 |   4.247 |   20.127 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -15.880 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.879 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.842 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.842 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.813 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.813 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.665 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.665 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.525 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.524 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.380 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.503 |  -15.378 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.054 |   0.556 |  -15.324 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.557 |  -15.323 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.062 |   0.619 |  -15.261 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.620 |  -15.260 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.075 |   0.695 |  -15.186 | 
     | REF_CLK_m__L6_I9/A                      |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.001 |   0.696 |  -15.184 | 
     | REF_CLK_m__L6_I9/Y                      |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.055 |   0.751 |  -15.130 | 
     | U0_Register_File/registers_reg[9][6]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.751 |  -15.129 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_Register_File/registers_reg[9][4]/CK 
Endpoint:   U0_Register_File/registers_reg[9][4]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.127
- Arrival Time                  4.239
= Slack Time                   15.888
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.888 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.889 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.926 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.927 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.955 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.956 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   16.104 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   16.104 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   16.244 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.244 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.388 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.391 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.448 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.449 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.509 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.510 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.582 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.584 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.639 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.752 |   16.640 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.070 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.070 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.186 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.186 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.918 |   17.806 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.806 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.138 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.138 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   18.385 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   18.385 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   19.108 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.012 |   3.232 |   19.120 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.313 |   3.545 |   19.433 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.546 |   19.434 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.331 |   3.877 |   19.765 | 
     | U0_Register_File/U290/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.877 |   19.766 | 
     | U0_Register_File/U290/Y                            |  v   | U0_Register_File/n262                              | OAI2BB2X1M | 0.361 |   4.239 |   20.127 | 
     | U0_Register_File/registers_reg[9][4]/D             |  v   | U0_Register_File/n262                              | SDFFRQX2M  | 0.000 |   4.239 |   20.127 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.888 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.887 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  -15.850 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.850 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.067 |  -15.821 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.068 |  -15.820 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.215 |  -15.673 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.215 |  -15.673 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.355 |  -15.533 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.356 |  -15.532 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.144 |   0.500 |  -15.388 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.503 |  -15.385 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.054 |   0.556 |  -15.332 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.557 |  -15.331 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.062 |   0.619 |  -15.269 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.620 |  -15.268 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.075 |   0.695 |  -15.193 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.696 |  -15.192 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.055 |   0.750 |  -15.138 | 
     | U0_Register_File/registers_reg[9][4]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.751 |  -15.137 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_Register_File/registers_reg[9][3]/CK 
Endpoint:   U0_Register_File/registers_reg[9][3]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.130
- Arrival Time                  4.233
= Slack Time                   15.897
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.897 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.898 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.935 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.936 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.964 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.965 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   16.113 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   16.113 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   16.253 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.253 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.397 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.400 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.457 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.458 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.518 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.519 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.591 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.593 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.648 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.752 |   16.649 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.079 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.079 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.195 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.195 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.918 |   17.815 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.815 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.147 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.147 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   18.394 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   18.394 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   19.118 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.012 |   3.232 |   19.129 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.313 |   3.545 |   19.443 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.546 |   19.443 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.331 |   3.877 |   19.774 | 
     | U0_Register_File/U289/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.878 |   19.775 | 
     | U0_Register_File/U289/Y                            |  v   | U0_Register_File/n261                              | OAI2BB2X1M | 0.355 |   4.233 |   20.130 | 
     | U0_Register_File/registers_reg[9][3]/D             |  v   | U0_Register_File/n261                              | SDFFRQX2M  | 0.000 |   4.233 |   20.130 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.897 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.896 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  -15.859 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.859 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.067 |  -15.830 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.068 |  -15.830 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.215 |  -15.682 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.215 |  -15.682 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.355 |  -15.542 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.356 |  -15.541 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.144 |   0.500 |  -15.397 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.503 |  -15.394 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.054 |   0.556 |  -15.341 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.557 |  -15.340 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.062 |   0.619 |  -15.278 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.620 |  -15.277 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.075 |   0.695 |  -15.202 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.696 |  -15.201 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.055 |   0.750 |  -15.147 | 
     | U0_Register_File/registers_reg[9][3]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.751 |  -15.146 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_Register_File/registers_reg[2][3]/CK 
Endpoint:   U0_Register_File/registers_reg[2][3]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.752
- Setup                         0.446
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.105
- Arrival Time                  4.206
= Slack Time                   15.899
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.899 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.900 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.937 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.938 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.967 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.967 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.115 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.115 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.255 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.255 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.399 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.402 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.459 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.460 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.520 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.521 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.593 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.595 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.650 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.651 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.081 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.081 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.197 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.197 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.817 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.817 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.149 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.149 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.354 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.354 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   18.978 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   18.986 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.135 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.135 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.415 | 
     | U0_Register_File/U148/A                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.415 | 
     | U0_Register_File/U148/Y                            |  v   | U0_Register_File/n155                              | NAND2X2M   | 0.347 |   3.863 |   19.762 | 
     | U0_Register_File/U311/A1N                          |  v   | U0_Register_File/n155                              | OAI2BB2X1M | 0.001 |   3.864 |   19.764 | 
     | U0_Register_File/U311/Y                            |  v   | U0_Register_File/n205                              | OAI2BB2X1M | 0.342 |   4.206 |   20.105 | 
     | U0_Register_File/registers_reg[2][3]/D             |  v   | U0_Register_File/n205                              | SDFFSQX2M  | 0.000 |   4.206 |   20.105 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -15.899 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.898 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.861 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.861 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.832 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.832 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.684 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.684 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.544 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.543 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.399 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -15.397 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -15.339 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -15.338 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -15.279 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -15.278 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.072 |   0.694 |  -15.205 | 
     | REF_CLK_m__L6_I3/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.696 |  -15.204 | 
     | REF_CLK_m__L6_I3/Y                      |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.056 |   0.751 |  -15.148 | 
     | U0_Register_File/registers_reg[2][3]/CK |  ^   | REF_CLK_m__L6_N3 | SDFFSQX2M  | 0.000 |   0.752 |  -15.148 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_Register_File/registers_reg[9][2]/CK 
Endpoint:   U0_Register_File/registers_reg[9][2]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.129
- Arrival Time                  4.225
= Slack Time                   15.904
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.904 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.905 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.942 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.943 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.971 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.972 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.120 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.120 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.260 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.260 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.404 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.407 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.464 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.465 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.525 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.526 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.598 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.600 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.655 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.656 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.086 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.086 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.202 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.202 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.822 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.822 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.154 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.154 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   18.401 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   18.401 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   19.124 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.012 |   3.232 |   19.136 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.313 |   3.545 |   19.449 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.546 |   19.450 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.331 |   3.877 |   19.781 | 
     | U0_Register_File/U288/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.878 |   19.782 | 
     | U0_Register_File/U288/Y                            |  v   | U0_Register_File/n260                              | OAI2BB2X1M | 0.348 |   4.225 |   20.129 | 
     | U0_Register_File/registers_reg[9][2]/D             |  v   | U0_Register_File/n260                              | SDFFRQX2M  | 0.000 |   4.225 |   20.129 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.904 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.903 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  -15.866 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.866 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.067 |  -15.837 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.068 |  -15.836 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.215 |  -15.689 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.215 |  -15.689 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.355 |  -15.549 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.356 |  -15.548 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.144 |   0.500 |  -15.404 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.503 |  -15.401 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.054 |   0.556 |  -15.348 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.557 |  -15.347 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.062 |   0.619 |  -15.285 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.620 |  -15.284 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.075 |   0.695 |  -15.209 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.696 |  -15.208 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.055 |   0.750 |  -15.154 | 
     | U0_Register_File/registers_reg[9][2]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.751 |  -15.153 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_Register_File/registers_reg[2][4]/CK 
Endpoint:   U0_Register_File/registers_reg[2][4]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.752
- Setup                         0.447
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.105
- Arrival Time                  4.199
= Slack Time                   15.906
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.906 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.907 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.944 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.945 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.973 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.974 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.122 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.122 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.262 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.262 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.406 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.409 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.466 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.467 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.527 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.528 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.600 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.602 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.657 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.658 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.088 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.088 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.204 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.204 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.824 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.824 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.156 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.156 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.361 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.361 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   18.985 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   18.992 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.142 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.142 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.422 | 
     | U0_Register_File/U148/A                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.422 | 
     | U0_Register_File/U148/Y                            |  v   | U0_Register_File/n155                              | NAND2X2M   | 0.347 |   3.863 |   19.769 | 
     | U0_Register_File/U312/A1N                          |  v   | U0_Register_File/n155                              | OAI2BB2X1M | 0.001 |   3.864 |   19.770 | 
     | U0_Register_File/U312/Y                            |  v   | U0_Register_File/n206                              | OAI2BB2X1M | 0.335 |   4.199 |   20.105 | 
     | U0_Register_File/registers_reg[2][4]/D             |  v   | U0_Register_File/n206                              | SDFFSQX1M  | 0.000 |   4.199 |   20.105 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -15.906 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.905 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.868 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.868 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.839 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.838 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.691 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.691 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.551 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.550 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.406 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -15.404 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -15.346 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -15.345 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -15.285 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -15.284 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.072 |   0.694 |  -15.212 | 
     | REF_CLK_m__L6_I3/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.696 |  -15.211 | 
     | REF_CLK_m__L6_I3/Y                      |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.056 |   0.751 |  -15.155 | 
     | U0_Register_File/registers_reg[2][4]/CK |  ^   | REF_CLK_m__L6_N3 | SDFFSQX1M  | 0.000 |   0.752 |  -15.155 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_Register_File/registers_reg[9][0]/CK 
Endpoint:   U0_Register_File/registers_reg[9][0]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.748
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.130
- Arrival Time                  4.224
= Slack Time                   15.906
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.906 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.907 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.944 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.945 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.974 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.974 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.122 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.122 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.262 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.263 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.406 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.409 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.466 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.468 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.527 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.528 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.601 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.602 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.658 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.658 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.088 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.088 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.204 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.204 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.824 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.824 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.156 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.157 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   18.403 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   18.403 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   19.127 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.012 |   3.232 |   19.138 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.313 |   3.545 |   19.452 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.546 |   19.452 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.331 |   3.877 |   19.783 | 
     | U0_Register_File/U286/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.877 |   19.784 | 
     | U0_Register_File/U286/Y                            |  v   | U0_Register_File/n258                              | OAI2BB2X1M | 0.346 |   4.224 |   20.130 | 
     | U0_Register_File/registers_reg[9][0]/D             |  v   | U0_Register_File/n258                              | SDFFRQX2M  | 0.000 |   4.224 |   20.130 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.906 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.906 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  -15.869 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.868 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.067 |  -15.839 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.068 |  -15.839 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.215 |  -15.691 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.215 |  -15.691 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.355 |  -15.551 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.356 |  -15.550 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.144 |   0.500 |  -15.407 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.503 |  -15.404 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.054 |   0.556 |  -15.350 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.557 |  -15.349 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.062 |   0.619 |  -15.287 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.620 |  -15.286 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.075 |   0.695 |  -15.212 | 
     | REF_CLK_m__L6_I10/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.696 |  -15.211 | 
     | REF_CLK_m__L6_I10/Y                     |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.052 |   0.748 |  -15.158 | 
     | U0_Register_File/registers_reg[9][0]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.748 |  -15.158 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_Register_File/registers_reg[10][0]/CK 
Endpoint:   U0_Register_File/registers_reg[10][0]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.748
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.126
- Arrival Time                  4.219
= Slack Time                   15.908
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.908 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.909 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.946 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.946 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.975 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.976 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.123 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.123 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.263 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.264 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.408 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.410 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.468 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.469 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.529 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.530 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.602 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.604 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.659 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.659 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.090 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.090 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.206 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.206 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.825 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.826 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.158 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.158 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.362 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.362 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   18.987 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   18.994 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.144 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.144 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.424 | 
     | U0_Register_File/U161/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.424 | 
     | U0_Register_File/U161/Y                            |  v   | U0_Register_File/n170                              | NAND2X2M   | 0.352 |   3.867 |   19.775 | 
     | U0_Register_File/U294/A1N                          |  v   | U0_Register_File/n170                              | OAI2BB2X1M | 0.000 |   3.868 |   19.775 | 
     | U0_Register_File/U294/Y                            |  v   | U0_Register_File/n266                              | OAI2BB2X1M | 0.351 |   4.219 |   20.126 | 
     | U0_Register_File/registers_reg[10][0]/D            |  v   | U0_Register_File/n266                              | SDFFRQX2M  | 0.000 |   4.219 |   20.126 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -15.908 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.907 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.870 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.869 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.841 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.840 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.693 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.693 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.553 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.552 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.408 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.503 |  -15.405 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.054 |   0.556 |  -15.352 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.557 |  -15.351 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.062 |   0.619 |  -15.289 | 
     | REF_CLK_m__L5_I2/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.620 |  -15.288 | 
     | REF_CLK_m__L5_I2/Y                       |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.074 |   0.694 |  -15.214 | 
     | REF_CLK_m__L6_I6/A                       |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.001 |   0.695 |  -15.213 | 
     | REF_CLK_m__L6_I6/Y                       |  ^   | REF_CLK_m__L6_N6 | CLKINVX32M | 0.053 |   0.748 |  -15.160 | 
     | U0_Register_File/registers_reg[10][0]/CK |  ^   | REF_CLK_m__L6_N6 | SDFFRQX2M  | 0.000 |   0.748 |  -15.160 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_Register_File/registers_reg[9][1]/CK 
Endpoint:   U0_Register_File/registers_reg[9][1]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.748
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.130
- Arrival Time                  4.221
= Slack Time                   15.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.909 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.910 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.947 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.947 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.976 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.976 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   16.124 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   16.124 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   16.264 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.265 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.409 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.411 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.469 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.470 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.529 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.530 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.603 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.604 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.660 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.752 |   16.660 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.090 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.091 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.206 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.206 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.918 |   17.826 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.826 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.159 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.159 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   18.406 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   18.406 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   19.129 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.012 |   3.232 |   19.141 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.313 |   3.545 |   19.454 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.546 |   19.454 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.331 |   3.877 |   19.785 | 
     | U0_Register_File/U287/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.878 |   19.786 | 
     | U0_Register_File/U287/Y                            |  v   | U0_Register_File/n259                              | OAI2BB2X1M | 0.344 |   4.221 |   20.130 | 
     | U0_Register_File/registers_reg[9][1]/D             |  v   | U0_Register_File/n259                              | SDFFRQX2M  | 0.000 |   4.221 |   20.130 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.909 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.908 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  -15.871 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.870 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.067 |  -15.841 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.068 |  -15.841 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.215 |  -15.693 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.215 |  -15.693 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.355 |  -15.553 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.356 |  -15.553 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.144 |   0.500 |  -15.409 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.503 |  -15.406 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.054 |   0.556 |  -15.352 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.557 |  -15.351 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.062 |   0.619 |  -15.289 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.620 |  -15.289 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.075 |   0.695 |  -15.214 | 
     | REF_CLK_m__L6_I10/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.696 |  -15.213 | 
     | REF_CLK_m__L6_I10/Y                     |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.052 |   0.748 |  -15.161 | 
     | U0_Register_File/registers_reg[9][1]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.748 |  -15.160 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_Register_File/registers_reg[2][2]/CK 
Endpoint:   U0_Register_File/registers_reg[2][2]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.752
- Setup                         0.446
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.106
- Arrival Time                  4.196
= Slack Time                   15.910
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.910 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.910 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.947 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.948 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.977 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.977 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   16.125 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   16.125 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   16.265 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.266 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.410 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.412 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.470 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.471 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.530 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.531 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.604 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.605 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.661 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.752 |   16.661 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.091 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.091 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.207 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.207 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.918 |   17.827 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.827 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.159 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.160 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.364 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.364 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   18.988 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   18.996 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.146 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.146 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.425 | 
     | U0_Register_File/U148/A                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.425 | 
     | U0_Register_File/U148/Y                            |  v   | U0_Register_File/n155                              | NAND2X2M   | 0.347 |   3.863 |   19.773 | 
     | U0_Register_File/U310/A1N                          |  v   | U0_Register_File/n155                              | OAI2BB2X1M | 0.001 |   3.864 |   19.774 | 
     | U0_Register_File/U310/Y                            |  v   | U0_Register_File/n204                              | OAI2BB2X1M | 0.332 |   4.196 |   20.106 | 
     | U0_Register_File/registers_reg[2][2]/D             |  v   | U0_Register_File/n204                              | SDFFSQX2M  | 0.000 |   4.196 |   20.106 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -15.910 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.909 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.872 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.871 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.842 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.842 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.694 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.694 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.554 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.554 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.410 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -15.407 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -15.350 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -15.348 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -15.289 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -15.288 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.072 |   0.694 |  -15.215 | 
     | REF_CLK_m__L6_I3/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.696 |  -15.214 | 
     | REF_CLK_m__L6_I3/Y                      |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.056 |   0.751 |  -15.158 | 
     | U0_Register_File/registers_reg[2][2]/CK |  ^   | REF_CLK_m__L6_N3 | SDFFSQX2M  | 0.001 |   0.752 |  -15.158 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_Register_File/registers_reg[9][5]/CK 
Endpoint:   U0_Register_File/registers_reg[9][5]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.134
- Arrival Time                  4.219
= Slack Time                   15.915
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.915 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.916 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.953 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.954 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.983 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.983 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   16.131 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   16.131 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   16.271 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.272 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.415 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.418 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.475 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.477 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.536 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.537 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.610 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.611 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.667 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.752 |   16.667 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.097 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.097 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.213 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.213 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.918 |   17.833 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.833 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.165 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.166 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   18.412 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   18.412 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   19.136 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.012 |   3.232 |   19.147 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.313 |   3.545 |   19.461 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.546 |   19.461 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.331 |   3.877 |   19.792 | 
     | U0_Register_File/U291/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.877 |   19.793 | 
     | U0_Register_File/U291/Y                            |  v   | U0_Register_File/n263                              | OAI2BB2X1M | 0.341 |   4.219 |   20.134 | 
     | U0_Register_File/registers_reg[9][5]/D             |  v   | U0_Register_File/n263                              | SDFFRQX2M  | 0.000 |   4.219 |   20.134 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -15.915 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.915 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.878 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.877 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.848 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.848 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.700 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.700 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.560 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.559 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.416 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.503 |  -15.413 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.054 |   0.556 |  -15.359 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.557 |  -15.358 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.062 |   0.619 |  -15.296 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.620 |  -15.295 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.075 |   0.695 |  -15.221 | 
     | REF_CLK_m__L6_I9/A                      |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.001 |   0.696 |  -15.219 | 
     | REF_CLK_m__L6_I9/Y                      |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.055 |   0.751 |  -15.165 | 
     | U0_Register_File/registers_reg[9][5]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.751 |  -15.165 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_Register_File/registers_reg[10][1]/CK 
Endpoint:   U0_Register_File/registers_reg[10][1]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.748
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.128
- Arrival Time                  4.210
= Slack Time                   15.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.918 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.919 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.956 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.957 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.986 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.986 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.134 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.134 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.274 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.274 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.418 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.502 |   16.421 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.478 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.479 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.539 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.540 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.612 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.614 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.669 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.670 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.100 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.100 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.216 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.216 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.836 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.836 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.168 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.168 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.454 |   18.373 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.454 |   18.373 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   18.997 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   19.005 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.154 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.154 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.434 | 
     | U0_Register_File/U161/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.434 | 
     | U0_Register_File/U161/Y                            |  v   | U0_Register_File/n170                              | NAND2X2M   | 0.352 |   3.867 |   19.786 | 
     | U0_Register_File/U295/A1N                          |  v   | U0_Register_File/n170                              | OAI2BB2X1M | 0.000 |   3.868 |   19.786 | 
     | U0_Register_File/U295/Y                            |  v   | U0_Register_File/n267                              | OAI2BB2X1M | 0.342 |   4.210 |   20.128 | 
     | U0_Register_File/registers_reg[10][1]/D            |  v   | U0_Register_File/n267                              | SDFFRQX2M  | 0.000 |   4.210 |   20.128 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -15.918 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.917 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  -15.880 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.880 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.067 |  -15.851 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.068 |  -15.851 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.215 |  -15.703 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.215 |  -15.703 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.355 |  -15.563 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.356 |  -15.562 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.144 |   0.500 |  -15.418 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.503 |  -15.416 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.054 |   0.556 |  -15.362 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.557 |  -15.361 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.062 |   0.619 |  -15.299 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.620 |  -15.298 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.075 |   0.695 |  -15.224 | 
     | REF_CLK_m__L6_I10/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.696 |  -15.222 | 
     | REF_CLK_m__L6_I10/Y                      |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.052 |   0.748 |  -15.170 | 
     | U0_Register_File/registers_reg[10][1]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.748 |  -15.170 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_Register_File/registers_reg[9][7]/CK 
Endpoint:   U0_Register_File/registers_reg[9][7]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.136
- Arrival Time                  4.217
= Slack Time                   15.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.919 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.920 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.957 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.958 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.986 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.987 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.135 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.135 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.275 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.275 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.419 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.422 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.479 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.480 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.540 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.541 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.613 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.615 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.670 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.671 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.101 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.101 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.217 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.217 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.837 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.837 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.169 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.169 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   18.416 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   18.416 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   19.139 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.012 |   3.232 |   19.151 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.313 |   3.545 |   19.464 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.545 |   19.465 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.331 |   3.877 |   19.796 | 
     | U0_Register_File/U293/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.877 |   19.796 | 
     | U0_Register_File/U293/Y                            |  v   | U0_Register_File/n265                              | OAI2BB2X1M | 0.340 |   4.217 |   20.136 | 
     | U0_Register_File/registers_reg[9][7]/D             |  v   | U0_Register_File/n265                              | SDFFRQX2M  | 0.000 |   4.217 |   20.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.919 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.918 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  -15.881 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.881 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.067 |  -15.852 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.068 |  -15.851 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.215 |  -15.704 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.215 |  -15.704 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.355 |  -15.564 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.356 |  -15.563 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.144 |   0.500 |  -15.419 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.503 |  -15.416 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.054 |   0.556 |  -15.363 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.557 |  -15.362 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.062 |   0.619 |  -15.300 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.620 |  -15.299 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.075 |   0.695 |  -15.224 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.696 |  -15.223 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.055 |   0.750 |  -15.169 | 
     | U0_Register_File/registers_reg[9][7]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.751 |  -15.168 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_Register_File/registers_reg[10][6]/CK 
Endpoint:   U0_Register_File/registers_reg[10][6]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.133
- Arrival Time                  4.211
= Slack Time                   15.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.922 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.923 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.960 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.960 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.989 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.989 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   16.137 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   16.137 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   16.277 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.278 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.422 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.424 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.482 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.483 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.543 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.544 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.616 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.617 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.673 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.752 |   16.673 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.104 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.104 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.219 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.220 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.918 |   17.839 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.840 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.172 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.172 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.376 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.376 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   19.001 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   19.008 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.158 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.158 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.438 | 
     | U0_Register_File/U161/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.438 | 
     | U0_Register_File/U161/Y                            |  v   | U0_Register_File/n170                              | NAND2X2M   | 0.352 |   3.867 |   19.789 | 
     | U0_Register_File/U300/A1N                          |  v   | U0_Register_File/n170                              | OAI2BB2X1M | 0.000 |   3.868 |   19.790 | 
     | U0_Register_File/U300/Y                            |  v   | U0_Register_File/n272                              | OAI2BB2X1M | 0.343 |   4.211 |   20.133 | 
     | U0_Register_File/registers_reg[10][6]/D            |  v   | U0_Register_File/n272                              | SDFFRQX2M  | 0.000 |   4.211 |   20.133 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -15.922 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.921 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.884 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.883 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.855 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.854 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.706 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.706 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.566 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.566 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.422 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.503 |  -15.419 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.054 |   0.556 |  -15.365 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.557 |  -15.365 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.062 |   0.619 |  -15.302 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.620 |  -15.302 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.075 |   0.695 |  -15.227 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.001 |   0.696 |  -15.226 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.055 |   0.751 |  -15.171 | 
     | U0_Register_File/registers_reg[10][6]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.751 |  -15.171 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_Register_File/registers_reg[10][5]/CK 
Endpoint:   U0_Register_File/registers_reg[10][5]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.132
- Arrival Time                  4.210
= Slack Time                   15.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.922 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.923 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.960 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.960 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.989 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.989 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.137 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.137 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.277 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.278 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.422 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.424 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.482 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.483 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.543 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.544 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.616 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.617 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.673 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.673 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.104 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.104 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.219 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.220 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.839 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.840 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.172 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.172 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.376 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.376 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   19.001 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   19.008 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.158 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.158 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.438 | 
     | U0_Register_File/U161/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.438 | 
     | U0_Register_File/U161/Y                            |  v   | U0_Register_File/n170                              | NAND2X2M   | 0.352 |   3.867 |   19.789 | 
     | U0_Register_File/U299/A1N                          |  v   | U0_Register_File/n170                              | OAI2BB2X1M | 0.000 |   3.868 |   19.790 | 
     | U0_Register_File/U299/Y                            |  v   | U0_Register_File/n271                              | OAI2BB2X1M | 0.342 |   4.210 |   20.132 | 
     | U0_Register_File/registers_reg[10][5]/D            |  v   | U0_Register_File/n271                              | SDFFRQX2M  | 0.000 |   4.210 |   20.132 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -15.922 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.921 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  -15.884 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.883 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.067 |  -15.855 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.068 |  -15.854 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.215 |  -15.706 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.215 |  -15.706 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.355 |  -15.566 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.356 |  -15.566 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.144 |   0.500 |  -15.422 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.503 |  -15.419 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.054 |   0.556 |  -15.365 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.557 |  -15.365 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.062 |   0.619 |  -15.302 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.620 |  -15.302 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.075 |   0.695 |  -15.227 | 
     | REF_CLK_m__L6_I11/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.696 |  -15.226 | 
     | REF_CLK_m__L6_I11/Y                      |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.055 |   0.751 |  -15.171 | 
     | U0_Register_File/registers_reg[10][5]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.751 |  -15.171 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_Register_File/registers_reg[10][7]/CK 
Endpoint:   U0_Register_File/registers_reg[10][7]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.748
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.131
- Arrival Time                  4.205
= Slack Time                   15.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.926 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.927 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.964 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.964 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.993 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.993 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   16.141 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   16.141 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   16.281 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.282 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.426 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.428 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.486 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.487 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.547 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.548 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.620 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.621 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.677 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.752 |   16.677 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.108 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.108 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.223 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.224 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.918 |   17.843 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.844 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.176 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.176 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.380 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.380 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   19.005 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   19.012 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.162 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.162 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.442 | 
     | U0_Register_File/U161/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.442 | 
     | U0_Register_File/U161/Y                            |  v   | U0_Register_File/n170                              | NAND2X2M   | 0.352 |   3.867 |   19.793 | 
     | U0_Register_File/U301/A1N                          |  v   | U0_Register_File/n170                              | OAI2BB2X1M | 0.000 |   3.868 |   19.794 | 
     | U0_Register_File/U301/Y                            |  v   | U0_Register_File/n273                              | OAI2BB2X1M | 0.338 |   4.205 |   20.131 | 
     | U0_Register_File/registers_reg[10][7]/D            |  v   | U0_Register_File/n273                              | SDFFRQX2M  | 0.000 |   4.205 |   20.131 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -15.926 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.925 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.888 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.887 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.859 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.858 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.710 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.710 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.570 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.570 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.426 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.503 |  -15.423 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.054 |   0.556 |  -15.369 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.557 |  -15.369 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.062 |   0.619 |  -15.306 | 
     | REF_CLK_m__L5_I2/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.620 |  -15.306 | 
     | REF_CLK_m__L5_I2/Y                       |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.074 |   0.694 |  -15.232 | 
     | REF_CLK_m__L6_I6/A                       |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.001 |   0.695 |  -15.231 | 
     | REF_CLK_m__L6_I6/Y                       |  ^   | REF_CLK_m__L6_N6 | CLKINVX32M | 0.053 |   0.748 |  -15.178 | 
     | U0_Register_File/registers_reg[10][7]/CK |  ^   | REF_CLK_m__L6_N6 | SDFFRQX2M  | 0.000 |   0.748 |  -15.178 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_Register_File/registers_reg[10][3]/CK 
Endpoint:   U0_Register_File/registers_reg[10][3]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.132
- Arrival Time                  4.206
= Slack Time                   15.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.927 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.927 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.964 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.965 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.994 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.994 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.142 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.142 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.282 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.283 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.427 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.429 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.487 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.488 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.547 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.548 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.621 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.622 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.678 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.678 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.108 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.108 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.224 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.224 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.844 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.844 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.177 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.177 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.381 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.381 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   19.006 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   19.013 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.163 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.163 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.442 | 
     | U0_Register_File/U161/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.442 | 
     | U0_Register_File/U161/Y                            |  v   | U0_Register_File/n170                              | NAND2X2M   | 0.352 |   3.867 |   19.794 | 
     | U0_Register_File/U297/A1N                          |  v   | U0_Register_File/n170                              | OAI2BB2X1M | 0.000 |   3.868 |   19.795 | 
     | U0_Register_File/U297/Y                            |  v   | U0_Register_File/n269                              | OAI2BB2X1M | 0.338 |   4.206 |   20.132 | 
     | U0_Register_File/registers_reg[10][3]/D            |  v   | U0_Register_File/n269                              | SDFFRQX2M  | 0.000 |   4.206 |   20.132 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -15.927 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.926 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  -15.889 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.888 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.067 |  -15.859 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.068 |  -15.859 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.215 |  -15.711 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.215 |  -15.711 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.355 |  -15.571 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.356 |  -15.571 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.144 |   0.500 |  -15.427 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.503 |  -15.424 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.054 |   0.556 |  -15.370 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.557 |  -15.369 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.062 |   0.619 |  -15.307 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.620 |  -15.307 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.075 |   0.695 |  -15.232 | 
     | REF_CLK_m__L6_I11/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.696 |  -15.231 | 
     | REF_CLK_m__L6_I11/Y                      |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.055 |   0.750 |  -15.176 | 
     | U0_Register_File/registers_reg[10][3]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.751 |  -15.176 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_Register_File/registers_reg[10][2]/CK 
Endpoint:   U0_Register_File/registers_reg[10][2]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.131
- Arrival Time                  4.204
= Slack Time                   15.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.927 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.928 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.965 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.966 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.995 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.995 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.143 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.143 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.283 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.283 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.427 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.430 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.487 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.488 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.548 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.549 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.621 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.623 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.678 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.679 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.109 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.109 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.225 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.225 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.845 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.845 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.177 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.177 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.382 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.382 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   19.006 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   19.014 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.163 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.163 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.443 | 
     | U0_Register_File/U161/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.443 | 
     | U0_Register_File/U161/Y                            |  v   | U0_Register_File/n170                              | NAND2X2M   | 0.352 |   3.867 |   19.795 | 
     | U0_Register_File/U296/A1N                          |  v   | U0_Register_File/n170                              | OAI2BB2X1M | 0.000 |   3.868 |   19.795 | 
     | U0_Register_File/U296/Y                            |  v   | U0_Register_File/n268                              | OAI2BB2X1M | 0.336 |   4.204 |   20.131 | 
     | U0_Register_File/registers_reg[10][2]/D            |  v   | U0_Register_File/n268                              | SDFFRQX2M  | 0.000 |   4.204 |   20.131 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -15.927 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.926 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  -15.889 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.889 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.067 |  -15.860 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.068 |  -15.860 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.215 |  -15.712 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.215 |  -15.712 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.355 |  -15.572 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.356 |  -15.571 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.144 |   0.500 |  -15.427 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.503 |  -15.425 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.054 |   0.556 |  -15.371 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.557 |  -15.370 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.062 |   0.619 |  -15.308 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.620 |  -15.307 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.075 |   0.695 |  -15.233 | 
     | REF_CLK_m__L6_I11/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.696 |  -15.231 | 
     | REF_CLK_m__L6_I11/Y                      |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.055 |   0.750 |  -15.177 | 
     | U0_Register_File/registers_reg[10][2]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.751 |  -15.176 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_Register_File/registers_reg[10][4]/CK 
Endpoint:   U0_Register_File/registers_reg[10][4]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.132
- Arrival Time                  4.203
= Slack Time                   15.930
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.930 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.931 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.968 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.968 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.997 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.997 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.145 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.145 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.285 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.286 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.430 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.502 |   16.432 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.490 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.491 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.550 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.551 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.624 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.625 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.681 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.681 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.111 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.112 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.227 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.227 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.847 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.847 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.180 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.180 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.454 |   18.384 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.454 |   18.384 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   19.009 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   19.016 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.166 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.166 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.445 | 
     | U0_Register_File/U161/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.446 | 
     | U0_Register_File/U161/Y                            |  v   | U0_Register_File/n170                              | NAND2X2M   | 0.352 |   3.867 |   19.797 | 
     | U0_Register_File/U298/A1N                          |  v   | U0_Register_File/n170                              | OAI2BB2X1M | 0.000 |   3.868 |   19.798 | 
     | U0_Register_File/U298/Y                            |  v   | U0_Register_File/n270                              | OAI2BB2X1M | 0.335 |   4.203 |   20.132 | 
     | U0_Register_File/registers_reg[10][4]/D            |  v   | U0_Register_File/n270                              | SDFFRQX2M  | 0.000 |   4.203 |   20.132 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -15.930 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.929 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  -15.892 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.891 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.067 |  -15.862 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.068 |  -15.862 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.215 |  -15.714 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.215 |  -15.714 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.355 |  -15.574 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.356 |  -15.574 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.144 |   0.500 |  -15.430 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.503 |  -15.427 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.054 |   0.556 |  -15.373 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.557 |  -15.372 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.062 |   0.619 |  -15.310 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.620 |  -15.310 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.075 |   0.695 |  -15.235 | 
     | REF_CLK_m__L6_I11/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.696 |  -15.234 | 
     | REF_CLK_m__L6_I11/Y                      |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.055 |   0.750 |  -15.179 | 
     | U0_Register_File/registers_reg[10][4]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.751 |  -15.179 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_Register_File/registers_reg[5][7]/CK 
Endpoint:   U0_Register_File/registers_reg[5][7]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.748
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.121
- Arrival Time                  4.190
= Slack Time                   15.932
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.932 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.933 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.970 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.970 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   15.999 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   15.999 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.147 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.147 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.287 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.288 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.432 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.434 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.492 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.493 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.552 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.553 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.626 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.627 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.683 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.683 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.113 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.114 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.229 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.229 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.849 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.849 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.182 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.182 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   18.429 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   18.429 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   19.152 | 
     | U0_Register_File/U164/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.011 |   3.232 |   19.163 | 
     | U0_Register_File/U164/Y                            |  ^   | U0_Register_File/n154                              | AND2X2M    | 0.307 |   3.538 |   19.470 | 
     | U0_Register_File/U151/B                            |  ^   | U0_Register_File/n154                              | NAND2X2M   | 0.000 |   3.539 |   19.470 | 
     | U0_Register_File/U151/Y                            |  v   | U0_Register_File/n160                              | NAND2X2M   | 0.289 |   3.828 |   19.759 | 
     | U0_Register_File/U329/A1N                          |  v   | U0_Register_File/n160                              | OAI2BB2X1M | 0.001 |   3.829 |   19.760 | 
     | U0_Register_File/U329/Y                            |  v   | U0_Register_File/n233                              | OAI2BB2X1M | 0.361 |   4.190 |   20.121 | 
     | U0_Register_File/registers_reg[5][7]/D             |  v   | U0_Register_File/n233                              | SDFFRQX2M  | 0.000 |   4.190 |   20.121 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.932 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.931 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  -15.894 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.893 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.067 |  -15.864 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.068 |  -15.864 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.215 |  -15.716 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.215 |  -15.716 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.355 |  -15.576 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.356 |  -15.576 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.144 |   0.500 |  -15.432 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.503 |  -15.429 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.054 |   0.556 |  -15.375 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.557 |  -15.374 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.062 |   0.619 |  -15.312 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.620 |  -15.312 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.075 |   0.695 |  -15.237 | 
     | REF_CLK_m__L6_I10/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.696 |  -15.236 | 
     | REF_CLK_m__L6_I10/Y                     |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.052 |   0.748 |  -15.184 | 
     | U0_Register_File/registers_reg[5][7]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.748 |  -15.183 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_Register_File/registers_reg[2][5]/CK 
Endpoint:   U0_Register_File/registers_reg[2][5]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.753
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.133
- Arrival Time                  4.201
= Slack Time                   15.932
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.932 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.933 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.970 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.971 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   16.000 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   16.000 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   16.148 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   16.148 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   16.288 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.288 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.432 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.435 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.492 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.494 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.553 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.554 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.627 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.628 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.684 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.752 |   16.684 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.114 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.114 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.230 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.230 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.918 |   17.850 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.850 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.182 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.182 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.387 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.387 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   19.011 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   19.019 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.169 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.169 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.448 | 
     | U0_Register_File/U148/A                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.448 | 
     | U0_Register_File/U148/Y                            |  v   | U0_Register_File/n155                              | NAND2X2M   | 0.347 |   3.863 |   19.795 | 
     | U0_Register_File/U260/A1N                          |  v   | U0_Register_File/n155                              | OAI2BB2X1M | 0.001 |   3.864 |   19.796 | 
     | U0_Register_File/U260/Y                            |  v   | U0_Register_File/n207                              | OAI2BB2X1M | 0.337 |   4.201 |   20.133 | 
     | U0_Register_File/registers_reg[2][5]/D             |  v   | U0_Register_File/n207                              | SDFFRQX2M  | 0.000 |   4.201 |   20.133 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -15.932 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.932 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.895 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.894 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.865 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.865 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.717 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.717 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.577 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.576 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.432 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -15.430 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -15.372 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -15.371 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -15.312 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -15.311 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.072 |   0.694 |  -15.238 | 
     | REF_CLK_m__L6_I5/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.695 |  -15.237 | 
     | REF_CLK_m__L6_I5/Y                      |  ^   | REF_CLK_m__L6_N5 | CLKINVX32M | 0.057 |   0.752 |  -15.180 | 
     | U0_Register_File/registers_reg[2][5]/CK |  ^   | REF_CLK_m__L6_N5 | SDFFRQX2M  | 0.001 |   0.753 |  -15.180 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_Register_File/registers_reg[11][5]/CK 
Endpoint:   U0_Register_File/registers_reg[11][5]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.129
- Arrival Time                  4.196
= Slack Time                   15.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.933 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.933 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.970 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.971 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   16.000 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   16.000 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.148 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.148 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.288 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.289 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.433 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.435 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.493 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.494 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.553 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.554 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.627 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.628 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.684 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.684 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.114 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.114 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.230 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.230 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.850 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.850 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.182 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.183 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.387 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.387 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   19.011 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   19.019 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.169 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.169 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.448 | 
     | U0_Register_File/U162/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.448 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.335 |   3.851 |   19.784 | 
     | U0_Register_File/U307/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.000 |   3.851 |   19.784 | 
     | U0_Register_File/U307/Y                            |  v   | U0_Register_File/n279                              | OAI2BB2X1M | 0.345 |   4.196 |   20.129 | 
     | U0_Register_File/registers_reg[11][5]/D            |  v   | U0_Register_File/n279                              | SDFFRQX2M  | 0.000 |   4.196 |   20.129 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -15.933 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.932 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.895 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.894 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.865 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.865 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.717 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.717 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.577 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.577 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.433 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.503 |  -15.430 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.054 |   0.556 |  -15.376 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.557 |  -15.375 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.062 |   0.619 |  -15.313 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.620 |  -15.312 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.075 |   0.695 |  -15.238 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.001 |   0.696 |  -15.237 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.055 |   0.751 |  -15.182 | 
     | U0_Register_File/registers_reg[11][5]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.751 |  -15.182 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_Register_File/registers_reg[3][3]/CK 
Endpoint:   U0_Register_File/registers_reg[3][3]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.753
- Setup                         0.445
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.108
- Arrival Time                  4.175
= Slack Time                   15.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.933 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.934 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.971 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.972 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   16.000 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   16.001 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   16.149 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   16.149 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   16.289 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.289 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.433 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.436 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.493 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.494 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.554 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.555 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.627 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.629 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.684 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.752 |   16.685 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.115 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.115 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.231 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.231 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.918 |   17.851 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.851 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.183 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.183 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.388 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.388 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   19.012 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   19.019 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.169 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.169 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.449 | 
     | U0_Register_File/U149/A                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.449 | 
     | U0_Register_File/U149/Y                            |  v   | U0_Register_File/n157                              | NAND2X2M   | 0.330 |   3.846 |   19.779 | 
     | U0_Register_File/U313/A1N                          |  v   | U0_Register_File/n157                              | OAI2BB2X1M | 0.001 |   3.847 |   19.780 | 
     | U0_Register_File/U313/Y                            |  v   | U0_Register_File/n213                              | OAI2BB2X1M | 0.328 |   4.175 |   20.108 | 
     | U0_Register_File/registers_reg[3][3]/D             |  v   | U0_Register_File/n213                              | SDFFSQX2M  | 0.000 |   4.175 |   20.108 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -15.933 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.932 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.895 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.895 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.866 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.865 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.718 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.718 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.578 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.577 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.433 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -15.431 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -15.373 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -15.372 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -15.312 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -15.311 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.072 |   0.694 |  -15.239 | 
     | REF_CLK_m__L6_I5/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.695 |  -15.238 | 
     | REF_CLK_m__L6_I5/Y                      |  ^   | REF_CLK_m__L6_N5 | CLKINVX32M | 0.057 |   0.752 |  -15.181 | 
     | U0_Register_File/registers_reg[3][3]/CK |  ^   | REF_CLK_m__L6_N5 | SDFFSQX2M  | 0.001 |   0.753 |  -15.180 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_Register_File/registers_reg[2][0]/CK 
Endpoint:   U0_Register_File/registers_reg[2][0]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.752
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.133
- Arrival Time                  4.198
= Slack Time                   15.935
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.935 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.936 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.973 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.973 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   16.002 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   16.002 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.150 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.150 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.290 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.291 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.435 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.437 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.495 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.496 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.555 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.556 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.629 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.630 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.686 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.686 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.116 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.117 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.232 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.232 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.852 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.852 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.185 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.185 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.204 |   2.455 |   18.389 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.455 |   18.389 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.624 |   3.079 |   19.014 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.007 |   3.086 |   19.021 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.150 |   3.236 |   19.171 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.236 |   19.171 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.280 |   3.516 |   19.450 | 
     | U0_Register_File/U148/A                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.516 |   19.451 | 
     | U0_Register_File/U148/Y                            |  v   | U0_Register_File/n155                              | NAND2X2M   | 0.347 |   3.863 |   19.798 | 
     | U0_Register_File/U258/A1N                          |  v   | U0_Register_File/n155                              | OAI2BB2X1M | 0.001 |   3.864 |   19.799 | 
     | U0_Register_File/U258/Y                            |  v   | U0_Register_File/n202                              | OAI2BB2X1M | 0.334 |   4.198 |   20.133 | 
     | U0_Register_File/registers_reg[2][0]/D             |  v   | U0_Register_File/n202                              | SDFFRQX2M  | 0.000 |   4.198 |   20.133 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -15.935 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.934 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.897 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.896 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.867 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.867 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.719 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.719 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.579 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.579 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.435 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -15.432 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -15.375 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -15.374 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -15.314 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -15.313 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.072 |   0.694 |  -15.241 | 
     | REF_CLK_m__L6_I3/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.696 |  -15.239 | 
     | REF_CLK_m__L6_I3/Y                      |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.056 |   0.751 |  -15.184 | 
     | U0_Register_File/registers_reg[2][0]/CK |  ^   | REF_CLK_m__L6_N3 | SDFFRQX2M  | 0.001 |   0.752 |  -15.183 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_Register_File/registers_reg[0][0]/CK 
Endpoint:   U0_Register_File/registers_reg[0][0]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.752
- Setup                         0.438
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.113
- Arrival Time                  4.173
= Slack Time                   15.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.940 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.941 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.978 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.979 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   16.007 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   16.008 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.216 |   16.156 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.216 |   16.156 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.356 |   16.296 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.296 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.440 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.443 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.500 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.501 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.561 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.562 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.634 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.636 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.691 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.752 |   16.692 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.122 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.122 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.238 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.238 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.918 |   17.858 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.858 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.190 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.190 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   18.437 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   18.437 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   19.160 | 
     | U0_Register_File/U183/A                            |  ^   | FE_OFN24_Addr_0_                                   | INVX2M     | 0.012 |   3.232 |   19.172 | 
     | U0_Register_File/U183/Y                            |  v   | U0_Register_File/n341                              | INVX2M     | 0.133 |   3.365 |   19.305 | 
     | U0_Register_File/U169/B                            |  v   | U0_Register_File/n341                              | AND2X2M    | 0.000 |   3.365 |   19.305 | 
     | U0_Register_File/U169/Y                            |  v   | U0_Register_File/n152                              | AND2X2M    | 0.260 |   3.625 |   19.565 | 
     | U0_Register_File/U163/B                            |  v   | U0_Register_File/n152                              | NAND2X2M   | 0.000 |   3.625 |   19.565 | 
     | U0_Register_File/U163/Y                            |  ^   | U0_Register_File/n150                              | NAND2X2M   | 0.336 |   3.961 |   19.901 | 
     | U0_Register_File/U250/B0                           |  ^   | U0_Register_File/n150                              | OAI2BB2X1M | 0.001 |   3.962 |   19.902 | 
     | U0_Register_File/U250/Y                            |  v   | U0_Register_File/n186                              | OAI2BB2X1M | 0.211 |   4.173 |   20.113 | 
     | U0_Register_File/registers_reg[0][0]/D             |  v   | U0_Register_File/n186                              | SDFFRQX2M  | 0.000 |   4.173 |   20.113 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -15.940 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.939 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.902 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.902 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.873 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.872 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.725 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.725 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.585 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.584 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.440 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -15.438 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -15.380 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -15.379 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -15.319 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -15.318 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.072 |   0.694 |  -15.246 | 
     | REF_CLK_m__L6_I3/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.696 |  -15.245 | 
     | REF_CLK_m__L6_I3/Y                      |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.056 |   0.751 |  -15.189 | 
     | U0_Register_File/registers_reg[0][0]/CK |  ^   | REF_CLK_m__L6_N3 | SDFFRQX2M  | 0.001 |   0.752 |  -15.188 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_Register_File/registers_reg[15][6]/CK 
Endpoint:   U0_Register_File/registers_reg[15][6]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.751
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.132
- Arrival Time                  4.192
= Slack Time                   15.940
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.940 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.941 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.037 |   0.038 |   15.978 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.039 |   15.979 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.029 |   0.067 |   16.008 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.068 |   16.008 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.215 |   16.156 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.215 |   16.156 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.355 |   16.296 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.356 |   16.297 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.144 |   0.500 |   16.440 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.503 |   16.443 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.058 |   0.560 |   16.500 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.561 |   16.502 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.059 |   0.621 |   16.561 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.622 |   16.562 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.072 |   0.694 |   16.635 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.696 |   16.636 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.056 |   0.751 |   16.692 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.751 |   16.692 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.430 |   1.182 |   17.122 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.182 |   17.122 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.116 |   1.298 |   17.238 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.298 |   17.238 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.620 |   1.917 |   17.858 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.918 |   17.858 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.332 |   2.250 |   18.190 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.250 |   18.191 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.247 |   2.497 |   18.437 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.497 |   18.437 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.723 |   3.220 |   19.161 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.012 |   3.232 |   19.172 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.313 |   3.545 |   19.486 | 
     | U0_Register_File/U157/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.545 |   19.486 | 
     | U0_Register_File/U157/Y                            |  v   | U0_Register_File/n176                              | NAND2X2M   | 0.305 |   3.851 |   19.791 | 
     | U0_Register_File/U376/A1N                          |  v   | U0_Register_File/n176                              | OAI2BB2X1M | 0.001 |   3.852 |   19.792 | 
     | U0_Register_File/U376/Y                            |  v   | U0_Register_File/n312                              | OAI2BB2X1M | 0.340 |   4.192 |   20.132 | 
     | U0_Register_File/registers_reg[15][6]/D            |  v   | U0_Register_File/n312                              | SDFFRQX2M  | 0.000 |   4.192 |   20.132 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -15.940 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.940 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.037 |   0.038 |  -15.903 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.902 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.029 |   0.067 |  -15.873 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.068 |  -15.873 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.215 |  -15.725 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.215 |  -15.725 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.355 |  -15.585 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.356 |  -15.584 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.144 |   0.500 |  -15.441 | 
     | REF_CLK_m__L3_I1/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.502 |  -15.438 | 
     | REF_CLK_m__L3_I1/Y                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.058 |   0.560 |  -15.381 | 
     | REF_CLK_m__L4_I0/A                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.561 |  -15.379 | 
     | REF_CLK_m__L4_I0/Y                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.059 |   0.621 |  -15.320 | 
     | REF_CLK_m__L5_I1/A                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.622 |  -15.319 | 
     | REF_CLK_m__L5_I1/Y                       |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.072 |   0.694 |  -15.246 | 
     | REF_CLK_m__L6_I4/A                       |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.695 |  -15.245 | 
     | REF_CLK_m__L6_I4/Y                       |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.056 |   0.751 |  -15.190 | 
     | U0_Register_File/registers_reg[15][6]/CK |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.751 |  -15.189 | 
     +--------------------------------------------------------------------------------------------------------------+ 

