
TC_TC_CAPTURE_WAVEFORM_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000057ac  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004057ac  004057ac  000157ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20000000  004057b4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000098  200009b8  0040616c  000209b8  2**2
                  ALLOC
  4 .stack        00003000  20000a50  00406204  000209b8  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000e98d  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002385  00000000  00000000  0002f3cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000296d  00000000  00000000  00031751  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000708  00000000  00000000  000340be  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000628  00000000  00000000  000347c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001037d  00000000  00000000  00034dee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000099e4  00000000  00000000  0004516b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00043701  00000000  00000000  0004eb4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000020c8  00000000  00000000  00092250  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 3a 00 20 b5 04 40 00 b1 04 40 00 b1 04 40 00     P:. ..@...@...@.
  400010:	b1 04 40 00 b1 04 40 00 b1 04 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	b1 04 40 00 b1 04 40 00 00 00 00 00 b1 04 40 00     ..@...@.......@.
  40003c:	b1 04 40 00 b1 04 40 00 b1 04 40 00 b1 04 40 00     ..@...@...@...@.
  40004c:	b1 04 40 00 b1 04 40 00 b1 04 40 00 b1 04 40 00     ..@...@...@...@.
  40005c:	b1 04 40 00 b1 04 40 00 b1 04 40 00 b1 04 40 00     ..@...@...@...@.
  40006c:	b1 04 40 00 b1 04 40 00 b1 04 40 00 b1 04 40 00     ..@...@...@...@.
  40007c:	b1 04 40 00 b1 04 40 00 b1 04 40 00 b1 04 40 00     ..@...@...@...@.
  40008c:	b1 04 40 00 b1 04 40 00 b1 04 40 00 b1 04 40 00     ..@...@...@...@.
  40009c:	b1 04 40 00 b1 04 40 00 dd 08 40 00 b1 04 40 00     ..@...@...@...@.
  4000ac:	b1 04 40 00 b1 04 40 00 b1 04 40 00 b1 04 40 00     ..@...@...@...@.
  4000bc:	b1 04 40 00 b1 04 40 00 b1 04 40 00 b1 04 40 00     ..@...@...@...@.
  4000cc:	b1 04 40 00 b1 04 40 00 b1 04 40 00 b1 04 40 00     ..@...@...@...@.
  4000dc:	b1 04 40 00 b1 04 40 00 b1 04 40 00 b1 04 40 00     ..@...@...@...@.
  4000ec:	b1 04 40 00 b1 04 40 00 b1 04 40 00 b1 04 40 00     ..@...@...@...@.

004000fc <__do_global_dtors_aux>:
  4000fc:	b510      	push	{r4, lr}
  4000fe:	4c05      	ldr	r4, [pc, #20]	; (400114 <__do_global_dtors_aux+0x18>)
  400100:	7823      	ldrb	r3, [r4, #0]
  400102:	b933      	cbnz	r3, 400112 <__do_global_dtors_aux+0x16>
  400104:	4b04      	ldr	r3, [pc, #16]	; (400118 <__do_global_dtors_aux+0x1c>)
  400106:	b113      	cbz	r3, 40010e <__do_global_dtors_aux+0x12>
  400108:	4804      	ldr	r0, [pc, #16]	; (40011c <__do_global_dtors_aux+0x20>)
  40010a:	f3af 8000 	nop.w
  40010e:	2301      	movs	r3, #1
  400110:	7023      	strb	r3, [r4, #0]
  400112:	bd10      	pop	{r4, pc}
  400114:	200009b8 	.word	0x200009b8
  400118:	00000000 	.word	0x00000000
  40011c:	004057b4 	.word	0x004057b4

00400120 <frame_dummy>:
  400120:	4b0c      	ldr	r3, [pc, #48]	; (400154 <frame_dummy+0x34>)
  400122:	b143      	cbz	r3, 400136 <frame_dummy+0x16>
  400124:	480c      	ldr	r0, [pc, #48]	; (400158 <frame_dummy+0x38>)
  400126:	490d      	ldr	r1, [pc, #52]	; (40015c <frame_dummy+0x3c>)
  400128:	b510      	push	{r4, lr}
  40012a:	f3af 8000 	nop.w
  40012e:	480c      	ldr	r0, [pc, #48]	; (400160 <frame_dummy+0x40>)
  400130:	6803      	ldr	r3, [r0, #0]
  400132:	b923      	cbnz	r3, 40013e <frame_dummy+0x1e>
  400134:	bd10      	pop	{r4, pc}
  400136:	480a      	ldr	r0, [pc, #40]	; (400160 <frame_dummy+0x40>)
  400138:	6803      	ldr	r3, [r0, #0]
  40013a:	b933      	cbnz	r3, 40014a <frame_dummy+0x2a>
  40013c:	4770      	bx	lr
  40013e:	4b09      	ldr	r3, [pc, #36]	; (400164 <frame_dummy+0x44>)
  400140:	2b00      	cmp	r3, #0
  400142:	d0f7      	beq.n	400134 <frame_dummy+0x14>
  400144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400148:	4718      	bx	r3
  40014a:	4b06      	ldr	r3, [pc, #24]	; (400164 <frame_dummy+0x44>)
  40014c:	2b00      	cmp	r3, #0
  40014e:	d0f5      	beq.n	40013c <frame_dummy+0x1c>
  400150:	4718      	bx	r3
  400152:	bf00      	nop
  400154:	00000000 	.word	0x00000000
  400158:	004057b4 	.word	0x004057b4
  40015c:	200009bc 	.word	0x200009bc
  400160:	004057b4 	.word	0x004057b4
  400164:	00000000 	.word	0x00000000

00400168 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE
#endif

void sysclk_init(void)
{
  400168:	b510      	push	{r4, lr}
	uint32_t unique_id[32];
	uint32_t trim_value;
#endif

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40016a:	480e      	ldr	r0, [pc, #56]	; (4001a4 <sysclk_init+0x3c>)
  40016c:	4b0e      	ldr	r3, [pc, #56]	; (4001a8 <sysclk_init+0x40>)
  40016e:	4798      	blx	r3
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400170:	2000      	movs	r0, #0
  400172:	4b0e      	ldr	r3, [pc, #56]	; (4001ac <sysclk_init+0x44>)
  400174:	4798      	blx	r3
	case OSC_SLCK_32K_RC:
		return 1;

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400176:	4c0e      	ldr	r4, [pc, #56]	; (4001b0 <sysclk_init+0x48>)
  400178:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40017a:	2800      	cmp	r0, #0
  40017c:	d0fc      	beq.n	400178 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40017e:	4b0d      	ldr	r3, [pc, #52]	; (4001b4 <sysclk_init+0x4c>)
  400180:	4798      	blx	r3
		PMC->CKGR_PLLAR = p_cfg->ctrl;
  400182:	4a0d      	ldr	r2, [pc, #52]	; (4001b8 <sysclk_init+0x50>)
  400184:	4b0d      	ldr	r3, [pc, #52]	; (4001bc <sysclk_init+0x54>)
  400186:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400188:	4c0d      	ldr	r4, [pc, #52]	; (4001c0 <sysclk_init+0x58>)
  40018a:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40018c:	2800      	cmp	r0, #0
  40018e:	d0fc      	beq.n	40018a <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400190:	2000      	movs	r0, #0
  400192:	4b0c      	ldr	r3, [pc, #48]	; (4001c4 <sysclk_init+0x5c>)
  400194:	4798      	blx	r3
	}
#endif
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400196:	4b0c      	ldr	r3, [pc, #48]	; (4001c8 <sysclk_init+0x60>)
  400198:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <sysclk_init+0x64>)
  40019c:	4b02      	ldr	r3, [pc, #8]	; (4001a8 <sysclk_init+0x40>)
  40019e:	4798      	blx	r3
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	bf00      	nop
  4001a4:	02dc6c00 	.word	0x02dc6c00
  4001a8:	00400679 	.word	0x00400679
  4001ac:	0040033d 	.word	0x0040033d
  4001b0:	00400361 	.word	0x00400361
  4001b4:	00400381 	.word	0x00400381
  4001b8:	05db3f01 	.word	0x05db3f01
  4001bc:	400e0400 	.word	0x400e0400
  4001c0:	0040038d 	.word	0x0040038d
  4001c4:	004002d9 	.word	0x004002d9
  4001c8:	00400591 	.word	0x00400591
  4001cc:	02ee0000 	.word	0x02ee0000

004001d0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4001d4:	b980      	cbnz	r0, 4001f8 <_read+0x28>
  4001d6:	460c      	mov	r4, r1
  4001d8:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4001da:	2a00      	cmp	r2, #0
  4001dc:	dd0f      	ble.n	4001fe <_read+0x2e>
  4001de:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001e0:	4e08      	ldr	r6, [pc, #32]	; (400204 <_read+0x34>)
  4001e2:	4d09      	ldr	r5, [pc, #36]	; (400208 <_read+0x38>)
  4001e4:	6830      	ldr	r0, [r6, #0]
  4001e6:	4621      	mov	r1, r4
  4001e8:	682b      	ldr	r3, [r5, #0]
  4001ea:	4798      	blx	r3
		ptr++;
  4001ec:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4001ee:	42bc      	cmp	r4, r7
  4001f0:	d1f8      	bne.n	4001e4 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4001f2:	4640      	mov	r0, r8
  4001f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001f8:	f04f 38ff 	mov.w	r8, #4294967295
  4001fc:	e7f9      	b.n	4001f2 <_read+0x22>
	for (; len > 0; --len) {
  4001fe:	4680      	mov	r8, r0
  400200:	e7f7      	b.n	4001f2 <_read+0x22>
  400202:	bf00      	nop
  400204:	20000a24 	.word	0x20000a24
  400208:	20000a1c 	.word	0x20000a1c

0040020c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  40020c:	3801      	subs	r0, #1
  40020e:	2802      	cmp	r0, #2
  400210:	d815      	bhi.n	40023e <_write+0x32>
{
  400212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400216:	460e      	mov	r6, r1
  400218:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40021a:	b19a      	cbz	r2, 400244 <_write+0x38>
  40021c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40021e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400258 <_write+0x4c>
  400222:	4f0c      	ldr	r7, [pc, #48]	; (400254 <_write+0x48>)
  400224:	f8d8 0000 	ldr.w	r0, [r8]
  400228:	f815 1b01 	ldrb.w	r1, [r5], #1
  40022c:	683b      	ldr	r3, [r7, #0]
  40022e:	4798      	blx	r3
  400230:	2800      	cmp	r0, #0
  400232:	db0a      	blt.n	40024a <_write+0x3e>
  400234:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400236:	3c01      	subs	r4, #1
  400238:	d1f4      	bne.n	400224 <_write+0x18>
  40023a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40023e:	f04f 30ff 	mov.w	r0, #4294967295
  400242:	4770      	bx	lr
	for (; len != 0; --len) {
  400244:	4610      	mov	r0, r2
  400246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40024a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40024e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400252:	bf00      	nop
  400254:	20000a20 	.word	0x20000a20
  400258:	20000a24 	.word	0x20000a24

0040025c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
  40025c:	b510      	push	{r4, lr}

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	WDT->WDT_MR = WDT_MR_WDDIS;
  40025e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400262:	4b1a      	ldr	r3, [pc, #104]	; (4002cc <system_board_init+0x70>)
  400264:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400266:	200b      	movs	r0, #11
  400268:	4c19      	ldr	r4, [pc, #100]	; (4002d0 <system_board_init+0x74>)
  40026a:	47a0      	blx	r4
  40026c:	200c      	movs	r0, #12
  40026e:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400270:	4b18      	ldr	r3, [pc, #96]	; (4002d4 <system_board_init+0x78>)
  400272:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400276:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400278:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40027c:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40027e:	2204      	movs	r2, #4
  400280:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400282:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400286:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400288:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40028c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40028e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400290:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400294:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400296:	f022 0204 	bic.w	r2, r2, #4
  40029a:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40029c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40029e:	f022 0204 	bic.w	r2, r2, #4
  4002a2:	675a      	str	r2, [r3, #116]	; 0x74
		base->PIO_PUDR = mask;
  4002a4:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  4002a8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4002aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4002ae:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4002b0:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4002b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4002b6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4002b8:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  4002bc:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4002be:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4002c0:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  4002c4:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4002c6:	605a      	str	r2, [r3, #4]
  4002c8:	bd10      	pop	{r4, pc}
  4002ca:	bf00      	nop
  4002cc:	400e1450 	.word	0x400e1450
  4002d0:	0040039d 	.word	0x0040039d
  4002d4:	400e0e00 	.word	0x400e0e00

004002d8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4002d8:	4a17      	ldr	r2, [pc, #92]	; (400338 <pmc_switch_mck_to_pllack+0x60>)
  4002da:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4002dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4002e0:	4318      	orrs	r0, r3
  4002e2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4002e4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4002e6:	f013 0f08 	tst.w	r3, #8
  4002ea:	d10a      	bne.n	400302 <pmc_switch_mck_to_pllack+0x2a>
  4002ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4002f0:	4911      	ldr	r1, [pc, #68]	; (400338 <pmc_switch_mck_to_pllack+0x60>)
  4002f2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4002f4:	f012 0f08 	tst.w	r2, #8
  4002f8:	d103      	bne.n	400302 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4002fa:	3b01      	subs	r3, #1
  4002fc:	d1f9      	bne.n	4002f2 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4002fe:	2001      	movs	r0, #1
  400300:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400302:	4a0d      	ldr	r2, [pc, #52]	; (400338 <pmc_switch_mck_to_pllack+0x60>)
  400304:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400306:	f023 0303 	bic.w	r3, r3, #3
  40030a:	f043 0302 	orr.w	r3, r3, #2
  40030e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400310:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400312:	f013 0f08 	tst.w	r3, #8
  400316:	d10a      	bne.n	40032e <pmc_switch_mck_to_pllack+0x56>
  400318:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40031c:	4906      	ldr	r1, [pc, #24]	; (400338 <pmc_switch_mck_to_pllack+0x60>)
  40031e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400320:	f012 0f08 	tst.w	r2, #8
  400324:	d105      	bne.n	400332 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400326:	3b01      	subs	r3, #1
  400328:	d1f9      	bne.n	40031e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40032a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40032c:	4770      	bx	lr
	return 0;
  40032e:	2000      	movs	r0, #0
  400330:	4770      	bx	lr
  400332:	2000      	movs	r0, #0
  400334:	4770      	bx	lr
  400336:	bf00      	nop
  400338:	400e0400 	.word	0x400e0400

0040033c <pmc_switch_sclk_to_32kxtal>:
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40033c:	2801      	cmp	r0, #1
  40033e:	d003      	beq.n	400348 <pmc_switch_sclk_to_32kxtal+0xc>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400340:	4a05      	ldr	r2, [pc, #20]	; (400358 <pmc_switch_sclk_to_32kxtal+0x1c>)
  400342:	4b06      	ldr	r3, [pc, #24]	; (40035c <pmc_switch_sclk_to_32kxtal+0x20>)
  400344:	601a      	str	r2, [r3, #0]
  400346:	4770      	bx	lr
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400348:	4a04      	ldr	r2, [pc, #16]	; (40035c <pmc_switch_sclk_to_32kxtal+0x20>)
  40034a:	6893      	ldr	r3, [r2, #8]
  40034c:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  400350:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400354:	6093      	str	r3, [r2, #8]
  400356:	e7f3      	b.n	400340 <pmc_switch_sclk_to_32kxtal+0x4>
  400358:	a5000008 	.word	0xa5000008
  40035c:	400e1410 	.word	0x400e1410

00400360 <pmc_osc_is_ready_32kxtal>:
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400360:	4b05      	ldr	r3, [pc, #20]	; (400378 <pmc_osc_is_ready_32kxtal+0x18>)
  400362:	695b      	ldr	r3, [r3, #20]
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400364:	f013 0f80 	tst.w	r3, #128	; 0x80
  400368:	bf1d      	ittte	ne
  40036a:	4b04      	ldrne	r3, [pc, #16]	; (40037c <pmc_osc_is_ready_32kxtal+0x1c>)
  40036c:	6e98      	ldrne	r0, [r3, #104]	; 0x68
  40036e:	f3c0 10c0 	ubfxne	r0, r0, #7, #1
  400372:	2000      	moveq	r0, #0
}
  400374:	4770      	bx	lr
  400376:	bf00      	nop
  400378:	400e1410 	.word	0x400e1410
  40037c:	400e0400 	.word	0x400e0400

00400380 <pmc_disable_pllack>:
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
  400380:	2200      	movs	r2, #0
  400382:	4b01      	ldr	r3, [pc, #4]	; (400388 <pmc_disable_pllack+0x8>)
  400384:	629a      	str	r2, [r3, #40]	; 0x28
  400386:	4770      	bx	lr
  400388:	400e0400 	.word	0x400e0400

0040038c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40038c:	4b02      	ldr	r3, [pc, #8]	; (400398 <pmc_is_locked_pllack+0xc>)
  40038e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400390:	f000 0002 	and.w	r0, r0, #2
  400394:	4770      	bx	lr
  400396:	bf00      	nop
  400398:	400e0400 	.word	0x400e0400

0040039c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40039c:	282f      	cmp	r0, #47	; 0x2f
  40039e:	d80e      	bhi.n	4003be <pmc_enable_periph_clk+0x22>
		return 1;
	}

	if (ul_id < 32) {
  4003a0:	281f      	cmp	r0, #31
  4003a2:	d80e      	bhi.n	4003c2 <pmc_enable_periph_clk+0x26>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4003a4:	4b09      	ldr	r3, [pc, #36]	; (4003cc <pmc_enable_periph_clk+0x30>)
  4003a6:	699a      	ldr	r2, [r3, #24]
  4003a8:	2301      	movs	r3, #1
  4003aa:	4083      	lsls	r3, r0
  4003ac:	4393      	bics	r3, r2
  4003ae:	d00a      	beq.n	4003c6 <pmc_enable_periph_clk+0x2a>
			PMC->PMC_PCER0 = 1 << ul_id;
  4003b0:	2301      	movs	r3, #1
  4003b2:	fa03 f000 	lsl.w	r0, r3, r0
  4003b6:	4b05      	ldr	r3, [pc, #20]	; (4003cc <pmc_enable_periph_clk+0x30>)
  4003b8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4003ba:	2000      	movs	r0, #0
  4003bc:	4770      	bx	lr
		return 1;
  4003be:	2001      	movs	r0, #1
  4003c0:	4770      	bx	lr
	return 0;
  4003c2:	2000      	movs	r0, #0
  4003c4:	4770      	bx	lr
  4003c6:	2000      	movs	r0, #0
}
  4003c8:	4770      	bx	lr
  4003ca:	bf00      	nop
  4003cc:	400e0400 	.word	0x400e0400

004003d0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4003d0:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003d2:	0189      	lsls	r1, r1, #6
  4003d4:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4003d6:	2402      	movs	r4, #2
  4003d8:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4003da:	f04f 31ff 	mov.w	r1, #4294967295
  4003de:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4003e0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4003e2:	605a      	str	r2, [r3, #4]
}
  4003e4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003e8:	4770      	bx	lr

004003ea <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4003ea:	0189      	lsls	r1, r1, #6
  4003ec:	2305      	movs	r3, #5
  4003ee:	5043      	str	r3, [r0, r1]
  4003f0:	4770      	bx	lr

004003f2 <tc_read_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_RA;
  4003f2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4003f6:	6948      	ldr	r0, [r1, #20]
}
  4003f8:	4770      	bx	lr

004003fa <tc_read_rb>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_RB;
  4003fa:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4003fe:	6988      	ldr	r0, [r1, #24]
}
  400400:	4770      	bx	lr

00400402 <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  400402:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400406:	614a      	str	r2, [r1, #20]
  400408:	4770      	bx	lr

0040040a <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40040a:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40040e:	61ca      	str	r2, [r1, #28]
  400410:	4770      	bx	lr

00400412 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400412:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400416:	624a      	str	r2, [r1, #36]	; 0x24
  400418:	4770      	bx	lr

0040041a <tc_disable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40041a:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IDR = ul_sources;
  40041e:	628a      	str	r2, [r1, #40]	; 0x28
  400420:	4770      	bx	lr

00400422 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400422:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400426:	6a08      	ldr	r0, [r1, #32]
}
  400428:	4770      	bx	lr

0040042a <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40042a:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40042c:	23ac      	movs	r3, #172	; 0xac
  40042e:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400430:	680b      	ldr	r3, [r1, #0]
  400432:	684a      	ldr	r2, [r1, #4]
  400434:	fbb3 f3f2 	udiv	r3, r3, r2
  400438:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40043a:	1e5c      	subs	r4, r3, #1
  40043c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400440:	4294      	cmp	r4, r2
  400442:	d80c      	bhi.n	40045e <uart_init+0x34>
		return 1;

	p_uart->UART_BRGR = cd;
  400444:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400446:	688b      	ldr	r3, [r1, #8]
  400448:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40044a:	f240 2302 	movw	r3, #514	; 0x202
  40044e:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400452:	2350      	movs	r3, #80	; 0x50
  400454:	6003      	str	r3, [r0, #0]

	return 0;
  400456:	2000      	movs	r0, #0
}
  400458:	f85d 4b04 	ldr.w	r4, [sp], #4
  40045c:	4770      	bx	lr
		return 1;
  40045e:	2001      	movs	r0, #1
  400460:	e7fa      	b.n	400458 <uart_init+0x2e>

00400462 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400462:	6943      	ldr	r3, [r0, #20]
  400464:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400468:	bf1a      	itte	ne
  40046a:	61c1      	strne	r1, [r0, #28]
	return 0;
  40046c:	2000      	movne	r0, #0
		return 1;
  40046e:	2001      	moveq	r0, #1
}
  400470:	4770      	bx	lr

00400472 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400472:	6943      	ldr	r3, [r0, #20]
  400474:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400478:	bf1d      	ittte	ne
  40047a:	6983      	ldrne	r3, [r0, #24]
  40047c:	700b      	strbne	r3, [r1, #0]
	return 0;
  40047e:	2000      	movne	r0, #0
		return 1;
  400480:	2001      	moveq	r0, #1
}
  400482:	4770      	bx	lr

00400484 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400484:	6943      	ldr	r3, [r0, #20]
  400486:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40048a:	bf1d      	ittte	ne
  40048c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400490:	61c1      	strne	r1, [r0, #28]
	return 0;
  400492:	2000      	movne	r0, #0
		return 1;
  400494:	2001      	moveq	r0, #1
}
  400496:	4770      	bx	lr

00400498 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400498:	6943      	ldr	r3, [r0, #20]
  40049a:	f013 0f01 	tst.w	r3, #1
  40049e:	d005      	beq.n	4004ac <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4004a0:	6983      	ldr	r3, [r0, #24]
  4004a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4004a6:	600b      	str	r3, [r1, #0]

	return 0;
  4004a8:	2000      	movs	r0, #0
  4004aa:	4770      	bx	lr
		return 1;
  4004ac:	2001      	movs	r0, #1
}
  4004ae:	4770      	bx	lr

004004b0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4004b0:	e7fe      	b.n	4004b0 <Dummy_Handler>
	...

004004b4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4004b4:	b500      	push	{lr}
  4004b6:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  4004b8:	4b2a      	ldr	r3, [pc, #168]	; (400564 <Reset_Handler+0xb0>)
  4004ba:	4a2b      	ldr	r2, [pc, #172]	; (400568 <Reset_Handler+0xb4>)
  4004bc:	429a      	cmp	r2, r3
  4004be:	d010      	beq.n	4004e2 <Reset_Handler+0x2e>
		for (; pDest < &_erelocate;) {
  4004c0:	4b2a      	ldr	r3, [pc, #168]	; (40056c <Reset_Handler+0xb8>)
  4004c2:	4a28      	ldr	r2, [pc, #160]	; (400564 <Reset_Handler+0xb0>)
  4004c4:	429a      	cmp	r2, r3
  4004c6:	d20c      	bcs.n	4004e2 <Reset_Handler+0x2e>
  4004c8:	3b01      	subs	r3, #1
  4004ca:	1a9b      	subs	r3, r3, r2
  4004cc:	f023 0303 	bic.w	r3, r3, #3
  4004d0:	3304      	adds	r3, #4
  4004d2:	4413      	add	r3, r2
  4004d4:	4924      	ldr	r1, [pc, #144]	; (400568 <Reset_Handler+0xb4>)
			*pDest++ = *pSrc++;
  4004d6:	f851 0b04 	ldr.w	r0, [r1], #4
  4004da:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4004de:	429a      	cmp	r2, r3
  4004e0:	d1f9      	bne.n	4004d6 <Reset_Handler+0x22>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4004e2:	4b23      	ldr	r3, [pc, #140]	; (400570 <Reset_Handler+0xbc>)
  4004e4:	4a23      	ldr	r2, [pc, #140]	; (400574 <Reset_Handler+0xc0>)
  4004e6:	429a      	cmp	r2, r3
  4004e8:	d20a      	bcs.n	400500 <Reset_Handler+0x4c>
  4004ea:	3b01      	subs	r3, #1
  4004ec:	1a9b      	subs	r3, r3, r2
  4004ee:	f023 0303 	bic.w	r3, r3, #3
  4004f2:	3304      	adds	r3, #4
  4004f4:	4413      	add	r3, r2
		*pDest++ = 0;
  4004f6:	2100      	movs	r1, #0
  4004f8:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  4004fc:	4293      	cmp	r3, r2
  4004fe:	d1fb      	bne.n	4004f8 <Reset_Handler+0x44>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400500:	4a1d      	ldr	r2, [pc, #116]	; (400578 <Reset_Handler+0xc4>)
  400502:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
  400506:	4b1d      	ldr	r3, [pc, #116]	; (40057c <Reset_Handler+0xc8>)
  400508:	6099      	str	r1, [r3, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40050a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40050e:	fab3 f383 	clz	r3, r3
  400512:	095b      	lsrs	r3, r3, #5
  400514:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400516:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400518:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40051c:	2100      	movs	r1, #0
  40051e:	4b18      	ldr	r3, [pc, #96]	; (400580 <Reset_Handler+0xcc>)
  400520:	7019      	strb	r1, [r3, #0]
	return flags;
  400522:	9801      	ldr	r0, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400524:	4917      	ldr	r1, [pc, #92]	; (400584 <Reset_Handler+0xd0>)
  400526:	680b      	ldr	r3, [r1, #0]
  400528:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40052c:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb");
  40052e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400532:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400536:	b128      	cbz	r0, 400544 <Reset_Handler+0x90>
		cpu_irq_enable();
  400538:	2101      	movs	r1, #1
  40053a:	4b11      	ldr	r3, [pc, #68]	; (400580 <Reset_Handler+0xcc>)
  40053c:	7019      	strb	r1, [r3, #0]
  __ASM volatile ("dmb");
  40053e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400542:	b662      	cpsie	i

#if __FPU_USED
	fpu_enable();
#endif

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  400544:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  400548:	f5b2 3fc0 	cmp.w	r2, #98304	; 0x18000
  40054c:	d204      	bcs.n	400558 <Reset_Handler+0xa4>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  40054e:	4a0b      	ldr	r2, [pc, #44]	; (40057c <Reset_Handler+0xc8>)
  400550:	6893      	ldr	r3, [r2, #8]
  400552:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400556:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  400558:	4b0b      	ldr	r3, [pc, #44]	; (400588 <Reset_Handler+0xd4>)
  40055a:	4798      	blx	r3

	/* Branch to main function */
	main();
  40055c:	4b0b      	ldr	r3, [pc, #44]	; (40058c <Reset_Handler+0xd8>)
  40055e:	4798      	blx	r3
  400560:	e7fe      	b.n	400560 <Reset_Handler+0xac>
  400562:	bf00      	nop
  400564:	20000000 	.word	0x20000000
  400568:	004057b4 	.word	0x004057b4
  40056c:	200009b8 	.word	0x200009b8
  400570:	20000a50 	.word	0x20000a50
  400574:	200009b8 	.word	0x200009b8
  400578:	00400000 	.word	0x00400000
  40057c:	e000ed00 	.word	0xe000ed00
  400580:	20000000 	.word	0x20000000
  400584:	e000ed88 	.word	0xe000ed88
  400588:	00400ba5 	.word	0x00400ba5
  40058c:	00400931 	.word	0x00400931

00400590 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  400590:	4b31      	ldr	r3, [pc, #196]	; (400658 <SystemCoreClockUpdate+0xc8>)
  400592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400594:	f003 0303 	and.w	r3, r3, #3
  400598:	2b01      	cmp	r3, #1
  40059a:	d01d      	beq.n	4005d8 <SystemCoreClockUpdate+0x48>
  40059c:	b183      	cbz	r3, 4005c0 <SystemCoreClockUpdate+0x30>
  40059e:	2b02      	cmp	r3, #2
  4005a0:	d036      	beq.n	400610 <SystemCoreClockUpdate+0x80>
		break;
	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4005a2:	4b2d      	ldr	r3, [pc, #180]	; (400658 <SystemCoreClockUpdate+0xc8>)
  4005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4005a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4005aa:	2b70      	cmp	r3, #112	; 0x70
  4005ac:	d04b      	beq.n	400646 <SystemCoreClockUpdate+0xb6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4005ae:	4b2a      	ldr	r3, [pc, #168]	; (400658 <SystemCoreClockUpdate+0xc8>)
  4005b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4005b2:	492a      	ldr	r1, [pc, #168]	; (40065c <SystemCoreClockUpdate+0xcc>)
  4005b4:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4005b8:	680b      	ldr	r3, [r1, #0]
  4005ba:	40d3      	lsrs	r3, r2
  4005bc:	600b      	str	r3, [r1, #0]
  4005be:	4770      	bx	lr
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  4005c0:	4b27      	ldr	r3, [pc, #156]	; (400660 <SystemCoreClockUpdate+0xd0>)
  4005c2:	695b      	ldr	r3, [r3, #20]
  4005c4:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4005c8:	bf14      	ite	ne
  4005ca:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4005ce:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4005d2:	4b22      	ldr	r3, [pc, #136]	; (40065c <SystemCoreClockUpdate+0xcc>)
  4005d4:	601a      	str	r2, [r3, #0]
  4005d6:	e7e4      	b.n	4005a2 <SystemCoreClockUpdate+0x12>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4005d8:	4b1f      	ldr	r3, [pc, #124]	; (400658 <SystemCoreClockUpdate+0xc8>)
  4005da:	6a1b      	ldr	r3, [r3, #32]
  4005dc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4005e0:	d003      	beq.n	4005ea <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4005e2:	4a20      	ldr	r2, [pc, #128]	; (400664 <SystemCoreClockUpdate+0xd4>)
  4005e4:	4b1d      	ldr	r3, [pc, #116]	; (40065c <SystemCoreClockUpdate+0xcc>)
  4005e6:	601a      	str	r2, [r3, #0]
  4005e8:	e7db      	b.n	4005a2 <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4005ea:	4a1f      	ldr	r2, [pc, #124]	; (400668 <SystemCoreClockUpdate+0xd8>)
  4005ec:	4b1b      	ldr	r3, [pc, #108]	; (40065c <SystemCoreClockUpdate+0xcc>)
  4005ee:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4005f0:	4b19      	ldr	r3, [pc, #100]	; (400658 <SystemCoreClockUpdate+0xc8>)
  4005f2:	6a1b      	ldr	r3, [r3, #32]
  4005f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4005f8:	2b10      	cmp	r3, #16
  4005fa:	d005      	beq.n	400608 <SystemCoreClockUpdate+0x78>
  4005fc:	2b20      	cmp	r3, #32
  4005fe:	d1d0      	bne.n	4005a2 <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  400600:	4a1a      	ldr	r2, [pc, #104]	; (40066c <SystemCoreClockUpdate+0xdc>)
  400602:	4b16      	ldr	r3, [pc, #88]	; (40065c <SystemCoreClockUpdate+0xcc>)
  400604:	601a      	str	r2, [r3, #0]
				break;
  400606:	e7cc      	b.n	4005a2 <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  400608:	4a19      	ldr	r2, [pc, #100]	; (400670 <SystemCoreClockUpdate+0xe0>)
  40060a:	4b14      	ldr	r3, [pc, #80]	; (40065c <SystemCoreClockUpdate+0xcc>)
  40060c:	601a      	str	r2, [r3, #0]
				break;
  40060e:	e7c8      	b.n	4005a2 <SystemCoreClockUpdate+0x12>
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  400610:	4b13      	ldr	r3, [pc, #76]	; (400660 <SystemCoreClockUpdate+0xd0>)
  400612:	695b      	ldr	r3, [r3, #20]
  400614:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400618:	bf14      	ite	ne
  40061a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40061e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400622:	4b0e      	ldr	r3, [pc, #56]	; (40065c <SystemCoreClockUpdate+0xcc>)
  400624:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
  400626:	4b0c      	ldr	r3, [pc, #48]	; (400658 <SystemCoreClockUpdate+0xc8>)
  400628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40062a:	f003 0303 	and.w	r3, r3, #3
  40062e:	2b02      	cmp	r3, #2
  400630:	d1b7      	bne.n	4005a2 <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  400632:	4b09      	ldr	r3, [pc, #36]	; (400658 <SystemCoreClockUpdate+0xc8>)
  400634:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  400636:	4909      	ldr	r1, [pc, #36]	; (40065c <SystemCoreClockUpdate+0xcc>)
  400638:	f3c2 420b 	ubfx	r2, r2, #16, #12
  40063c:	680b      	ldr	r3, [r1, #0]
  40063e:	fb02 3303 	mla	r3, r2, r3, r3
  400642:	600b      	str	r3, [r1, #0]
  400644:	e7ad      	b.n	4005a2 <SystemCoreClockUpdate+0x12>
		SystemCoreClock /= 3U;
  400646:	4a05      	ldr	r2, [pc, #20]	; (40065c <SystemCoreClockUpdate+0xcc>)
  400648:	6813      	ldr	r3, [r2, #0]
  40064a:	490a      	ldr	r1, [pc, #40]	; (400674 <SystemCoreClockUpdate+0xe4>)
  40064c:	fba1 1303 	umull	r1, r3, r1, r3
  400650:	085b      	lsrs	r3, r3, #1
  400652:	6013      	str	r3, [r2, #0]
  400654:	4770      	bx	lr
  400656:	bf00      	nop
  400658:	400e0400 	.word	0x400e0400
  40065c:	20000004 	.word	0x20000004
  400660:	400e1410 	.word	0x400e1410
  400664:	00b71b00 	.word	0x00b71b00
  400668:	007a1200 	.word	0x007a1200
  40066c:	016e3600 	.word	0x016e3600
  400670:	00f42400 	.word	0x00f42400
  400674:	aaaaaaab 	.word	0xaaaaaaab

00400678 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
  400678:	4b0b      	ldr	r3, [pc, #44]	; (4006a8 <system_init_flash+0x30>)
  40067a:	4298      	cmp	r0, r3
  40067c:	d90a      	bls.n	400694 <system_init_flash+0x1c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
  40067e:	4b0b      	ldr	r3, [pc, #44]	; (4006ac <system_init_flash+0x34>)
  400680:	4298      	cmp	r0, r3
  400682:	d90c      	bls.n	40069e <system_init_flash+0x26>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
  400684:	4b0a      	ldr	r3, [pc, #40]	; (4006b0 <system_init_flash+0x38>)
  400686:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400688:	bf94      	ite	ls
  40068a:	4a0a      	ldrls	r2, [pc, #40]	; (4006b4 <system_init_flash+0x3c>)
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40068c:	4a0a      	ldrhi	r2, [pc, #40]	; (4006b8 <system_init_flash+0x40>)
  40068e:	4b0b      	ldr	r3, [pc, #44]	; (4006bc <system_init_flash+0x44>)
  400690:	601a      	str	r2, [r3, #0]
  400692:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400694:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400698:	4b08      	ldr	r3, [pc, #32]	; (4006bc <system_init_flash+0x44>)
  40069a:	601a      	str	r2, [r3, #0]
  40069c:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40069e:	4a08      	ldr	r2, [pc, #32]	; (4006c0 <system_init_flash+0x48>)
  4006a0:	4b06      	ldr	r3, [pc, #24]	; (4006bc <system_init_flash+0x44>)
  4006a2:	601a      	str	r2, [r3, #0]
  4006a4:	4770      	bx	lr
  4006a6:	bf00      	nop
  4006a8:	00b71aff 	.word	0x00b71aff
  4006ac:	017d783f 	.word	0x017d783f
  4006b0:	0243d57f 	.word	0x0243d57f
  4006b4:	04000200 	.word	0x04000200
  4006b8:	04000300 	.word	0x04000300
  4006bc:	400e0a00 	.word	0x400e0a00
  4006c0:	04000100 	.word	0x04000100

004006c4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4006c4:	4b0a      	ldr	r3, [pc, #40]	; (4006f0 <_sbrk+0x2c>)
  4006c6:	681b      	ldr	r3, [r3, #0]
  4006c8:	b153      	cbz	r3, 4006e0 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4006ca:	4b09      	ldr	r3, [pc, #36]	; (4006f0 <_sbrk+0x2c>)
  4006cc:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4006ce:	181a      	adds	r2, r3, r0
  4006d0:	4908      	ldr	r1, [pc, #32]	; (4006f4 <_sbrk+0x30>)
  4006d2:	4291      	cmp	r1, r2
  4006d4:	db08      	blt.n	4006e8 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4006d6:	4610      	mov	r0, r2
  4006d8:	4a05      	ldr	r2, [pc, #20]	; (4006f0 <_sbrk+0x2c>)
  4006da:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4006dc:	4618      	mov	r0, r3
  4006de:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4006e0:	4a05      	ldr	r2, [pc, #20]	; (4006f8 <_sbrk+0x34>)
  4006e2:	4b03      	ldr	r3, [pc, #12]	; (4006f0 <_sbrk+0x2c>)
  4006e4:	601a      	str	r2, [r3, #0]
  4006e6:	e7f0      	b.n	4006ca <_sbrk+0x6>
		return (caddr_t) -1;	
  4006e8:	f04f 30ff 	mov.w	r0, #4294967295
}
  4006ec:	4770      	bx	lr
  4006ee:	bf00      	nop
  4006f0:	200009d4 	.word	0x200009d4
  4006f4:	20017ffc 	.word	0x20017ffc
  4006f8:	20003a50 	.word	0x20003a50

004006fc <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4006fc:	f04f 30ff 	mov.w	r0, #4294967295
  400700:	4770      	bx	lr

00400702 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400702:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400706:	604b      	str	r3, [r1, #4]

	return 0;
}
  400708:	2000      	movs	r0, #0
  40070a:	4770      	bx	lr

0040070c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40070c:	2001      	movs	r0, #1
  40070e:	4770      	bx	lr

00400710 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400710:	2000      	movs	r0, #0
  400712:	4770      	bx	lr

00400714 <display_menu>:

/**
 * \brief Display the user menu on the UART.
 */
static void display_menu(void)
{
  400714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t i;
	puts("\n\rMenu :\n\r"
  400716:	480b      	ldr	r0, [pc, #44]	; (400744 <display_menu+0x30>)
  400718:	4b0b      	ldr	r3, [pc, #44]	; (400748 <display_menu+0x34>)
  40071a:	4798      	blx	r3
  40071c:	4d0b      	ldr	r5, [pc, #44]	; (40074c <display_menu+0x38>)
  40071e:	2400      	movs	r4, #0
			"------\n\r"
			"  Output waveform property:\r");
	for (i = 0; i < gc_uc_nbconfig; i++) {
		printf("  %d: Set Frequency = %4u Hz, Duty Cycle = %2u%%\n\r", i,
  400720:	4f0b      	ldr	r7, [pc, #44]	; (400750 <display_menu+0x3c>)
  400722:	4e0c      	ldr	r6, [pc, #48]	; (400754 <display_menu+0x40>)
  400724:	88eb      	ldrh	r3, [r5, #6]
  400726:	88aa      	ldrh	r2, [r5, #4]
  400728:	4621      	mov	r1, r4
  40072a:	4638      	mov	r0, r7
  40072c:	47b0      	blx	r6
  40072e:	3401      	adds	r4, #1
  400730:	3508      	adds	r5, #8
	for (i = 0; i < gc_uc_nbconfig; i++) {
  400732:	2c05      	cmp	r4, #5
  400734:	d1f6      	bne.n	400724 <display_menu+0x10>
				(unsigned int)gc_waveconfig[i].us_frequency,
				(unsigned int)gc_waveconfig[i].us_dutycycle);
	}
	printf("  -------------------------------------------\n\r"
  400736:	2202      	movs	r2, #2
  400738:	2100      	movs	r1, #0
  40073a:	4807      	ldr	r0, [pc, #28]	; (400758 <display_menu+0x44>)
  40073c:	4b05      	ldr	r3, [pc, #20]	; (400754 <display_menu+0x40>)
  40073e:	4798      	blx	r3
  400740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400742:	bf00      	nop
  400744:	0040527c 	.word	0x0040527c
  400748:	00400d7d 	.word	0x00400d7d
  40074c:	004053a4 	.word	0x004053a4
  400750:	004052ac 	.word	0x004052ac
  400754:	00400bf5 	.word	0x00400bf5
  400758:	004052e0 	.word	0x004052e0

0040075c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40075c:	b570      	push	{r4, r5, r6, lr}
  40075e:	b082      	sub	sp, #8
  400760:	460c      	mov	r4, r1
	uint32_t val = 0;
  400762:	2300      	movs	r3, #0
  400764:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400766:	4b12      	ldr	r3, [pc, #72]	; (4007b0 <usart_serial_getchar+0x54>)
  400768:	4298      	cmp	r0, r3
  40076a:	d007      	beq.n	40077c <usart_serial_getchar+0x20>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40076c:	4b11      	ldr	r3, [pc, #68]	; (4007b4 <usart_serial_getchar+0x58>)
  40076e:	4298      	cmp	r0, r3
  400770:	d00c      	beq.n	40078c <usart_serial_getchar+0x30>
# endif
#endif /* ifdef UART */


#ifdef USART
	if (USART == p_usart) {
  400772:	4b11      	ldr	r3, [pc, #68]	; (4007b8 <usart_serial_getchar+0x5c>)
  400774:	4298      	cmp	r0, r3
  400776:	d011      	beq.n	40079c <usart_serial_getchar+0x40>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400778:	b002      	add	sp, #8
  40077a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_read((Uart*)p_usart, data));
  40077c:	461e      	mov	r6, r3
  40077e:	4d0f      	ldr	r5, [pc, #60]	; (4007bc <usart_serial_getchar+0x60>)
  400780:	4621      	mov	r1, r4
  400782:	4630      	mov	r0, r6
  400784:	47a8      	blx	r5
  400786:	2800      	cmp	r0, #0
  400788:	d1fa      	bne.n	400780 <usart_serial_getchar+0x24>
  40078a:	e7f5      	b.n	400778 <usart_serial_getchar+0x1c>
		while (uart_read((Uart*)p_usart, data));
  40078c:	461e      	mov	r6, r3
  40078e:	4d0b      	ldr	r5, [pc, #44]	; (4007bc <usart_serial_getchar+0x60>)
  400790:	4621      	mov	r1, r4
  400792:	4630      	mov	r0, r6
  400794:	47a8      	blx	r5
  400796:	2800      	cmp	r0, #0
  400798:	d1fa      	bne.n	400790 <usart_serial_getchar+0x34>
  40079a:	e7ed      	b.n	400778 <usart_serial_getchar+0x1c>
		while (usart_read(p_usart, &val));
  40079c:	461e      	mov	r6, r3
  40079e:	4d08      	ldr	r5, [pc, #32]	; (4007c0 <usart_serial_getchar+0x64>)
  4007a0:	a901      	add	r1, sp, #4
  4007a2:	4630      	mov	r0, r6
  4007a4:	47a8      	blx	r5
  4007a6:	2800      	cmp	r0, #0
  4007a8:	d1fa      	bne.n	4007a0 <usart_serial_getchar+0x44>
		*data = (uint8_t)(val & 0xFF);
  4007aa:	9b01      	ldr	r3, [sp, #4]
  4007ac:	7023      	strb	r3, [r4, #0]
}
  4007ae:	e7e3      	b.n	400778 <usart_serial_getchar+0x1c>
  4007b0:	400e0600 	.word	0x400e0600
  4007b4:	400e0800 	.word	0x400e0800
  4007b8:	40024000 	.word	0x40024000
  4007bc:	00400473 	.word	0x00400473
  4007c0:	00400499 	.word	0x00400499

004007c4 <usart_serial_putchar>:
{
  4007c4:	b570      	push	{r4, r5, r6, lr}
  4007c6:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4007c8:	4b12      	ldr	r3, [pc, #72]	; (400814 <usart_serial_putchar+0x50>)
  4007ca:	4298      	cmp	r0, r3
  4007cc:	d007      	beq.n	4007de <usart_serial_putchar+0x1a>
	if (UART1 == (Uart*)p_usart) {
  4007ce:	4b12      	ldr	r3, [pc, #72]	; (400818 <usart_serial_putchar+0x54>)
  4007d0:	4298      	cmp	r0, r3
  4007d2:	d00d      	beq.n	4007f0 <usart_serial_putchar+0x2c>
	if (USART == p_usart) {
  4007d4:	4b11      	ldr	r3, [pc, #68]	; (40081c <usart_serial_putchar+0x58>)
  4007d6:	4298      	cmp	r0, r3
  4007d8:	d013      	beq.n	400802 <usart_serial_putchar+0x3e>
	return 0;
  4007da:	2000      	movs	r0, #0
}
  4007dc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4007de:	461e      	mov	r6, r3
  4007e0:	4d0f      	ldr	r5, [pc, #60]	; (400820 <usart_serial_putchar+0x5c>)
  4007e2:	4621      	mov	r1, r4
  4007e4:	4630      	mov	r0, r6
  4007e6:	47a8      	blx	r5
  4007e8:	2800      	cmp	r0, #0
  4007ea:	d1fa      	bne.n	4007e2 <usart_serial_putchar+0x1e>
		return 1;
  4007ec:	2001      	movs	r0, #1
  4007ee:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4007f0:	461e      	mov	r6, r3
  4007f2:	4d0b      	ldr	r5, [pc, #44]	; (400820 <usart_serial_putchar+0x5c>)
  4007f4:	4621      	mov	r1, r4
  4007f6:	4630      	mov	r0, r6
  4007f8:	47a8      	blx	r5
  4007fa:	2800      	cmp	r0, #0
  4007fc:	d1fa      	bne.n	4007f4 <usart_serial_putchar+0x30>
		return 1;
  4007fe:	2001      	movs	r0, #1
  400800:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400802:	461e      	mov	r6, r3
  400804:	4d07      	ldr	r5, [pc, #28]	; (400824 <usart_serial_putchar+0x60>)
  400806:	4621      	mov	r1, r4
  400808:	4630      	mov	r0, r6
  40080a:	47a8      	blx	r5
  40080c:	2800      	cmp	r0, #0
  40080e:	d1fa      	bne.n	400806 <usart_serial_putchar+0x42>
		return 1;
  400810:	2001      	movs	r0, #1
  400812:	bd70      	pop	{r4, r5, r6, pc}
  400814:	400e0600 	.word	0x400e0600
  400818:	400e0800 	.word	0x400e0800
  40081c:	40024000 	.word	0x40024000
  400820:	00400463 	.word	0x00400463
  400824:	00400485 	.word	0x00400485

00400828 <tc_waveform_initialize>:

/**
 * \brief Configure TC TC_CHANNEL_WAVEFORM in waveform operating mode.
 */
static void tc_waveform_initialize(void)
{
  400828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40082a:	2017      	movs	r0, #23
  40082c:	4b1e      	ldr	r3, [pc, #120]	; (4008a8 <tc_waveform_initialize+0x80>)
  40082e:	4798      	blx	r3
#endif

	/* Init TC to waveform mode. */
	tc_init(TC, TC_CHANNEL_WAVEFORM,
			/* Waveform Clock Selection */
			gc_waveconfig[gs_uc_configuration].ul_intclock
  400830:	4d1e      	ldr	r5, [pc, #120]	; (4008ac <tc_waveform_initialize+0x84>)
  400832:	4e1f      	ldr	r6, [pc, #124]	; (4008b0 <tc_waveform_initialize+0x88>)
  400834:	7833      	ldrb	r3, [r6, #0]
	tc_init(TC, TC_CHANNEL_WAVEFORM,
  400836:	f855 2033 	ldr.w	r2, [r5, r3, lsl #3]
  40083a:	4f1e      	ldr	r7, [pc, #120]	; (4008b4 <tc_waveform_initialize+0x8c>)
  40083c:	f442 221c 	orr.w	r2, r2, #638976	; 0x9c000
  400840:	2100      	movs	r1, #0
  400842:	4638      	mov	r0, r7
  400844:	4b1c      	ldr	r3, [pc, #112]	; (4008b8 <tc_waveform_initialize+0x90>)
  400846:	4798      	blx	r3
			| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);

	/* Configure waveform frequency and duty cycle. */
	rc = (sysclk_get_peripheral_bus_hz(TC) /
			divisors[gc_waveconfig[gs_uc_configuration].ul_intclock]) /
  400848:	7833      	ldrb	r3, [r6, #0]
  40084a:	f855 1033 	ldr.w	r1, [r5, r3, lsl #3]
	rc = (sysclk_get_peripheral_bus_hz(TC) /
  40084e:	4a1b      	ldr	r2, [pc, #108]	; (4008bc <tc_waveform_initialize+0x94>)
  400850:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  400854:	4c1a      	ldr	r4, [pc, #104]	; (4008c0 <tc_waveform_initialize+0x98>)
  400856:	fbb4 f4f2 	udiv	r4, r4, r2
			gc_waveconfig[gs_uc_configuration].us_frequency;
  40085a:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
  40085e:	889a      	ldrh	r2, [r3, #4]
	rc = (sysclk_get_peripheral_bus_hz(TC) /
  400860:	fbb4 f4f2 	udiv	r4, r4, r2
	tc_write_rc(TC, TC_CHANNEL_WAVEFORM, rc);
  400864:	4622      	mov	r2, r4
  400866:	2100      	movs	r1, #0
  400868:	4638      	mov	r0, r7
  40086a:	4b16      	ldr	r3, [pc, #88]	; (4008c4 <tc_waveform_initialize+0x9c>)
  40086c:	4798      	blx	r3
	ra = (100 - gc_waveconfig[gs_uc_configuration].us_dutycycle) * rc / 100;
  40086e:	7833      	ldrb	r3, [r6, #0]
  400870:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
  400874:	88da      	ldrh	r2, [r3, #6]
  400876:	f1c2 0264 	rsb	r2, r2, #100	; 0x64
  40087a:	fb04 f402 	mul.w	r4, r4, r2
  40087e:	4a12      	ldr	r2, [pc, #72]	; (4008c8 <tc_waveform_initialize+0xa0>)
  400880:	fba2 3204 	umull	r3, r2, r2, r4
	tc_write_ra(TC, TC_CHANNEL_WAVEFORM, ra);
  400884:	0952      	lsrs	r2, r2, #5
  400886:	2100      	movs	r1, #0
  400888:	4638      	mov	r0, r7
  40088a:	4b10      	ldr	r3, [pc, #64]	; (4008cc <tc_waveform_initialize+0xa4>)
  40088c:	4798      	blx	r3

	/* Enable TC TC_CHANNEL_WAVEFORM. */
	tc_start(TC, TC_CHANNEL_WAVEFORM);
  40088e:	2100      	movs	r1, #0
  400890:	4638      	mov	r0, r7
  400892:	4b0f      	ldr	r3, [pc, #60]	; (4008d0 <tc_waveform_initialize+0xa8>)
  400894:	4798      	blx	r3
	printf("Start waveform: Frequency = %d Hz,Duty Cycle = %2d%%\n\r",
			gc_waveconfig[gs_uc_configuration].us_frequency,
  400896:	7833      	ldrb	r3, [r6, #0]
			gc_waveconfig[gs_uc_configuration].us_dutycycle);
  400898:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
	printf("Start waveform: Frequency = %d Hz,Duty Cycle = %2d%%\n\r",
  40089c:	88da      	ldrh	r2, [r3, #6]
  40089e:	8899      	ldrh	r1, [r3, #4]
  4008a0:	480c      	ldr	r0, [pc, #48]	; (4008d4 <tc_waveform_initialize+0xac>)
  4008a2:	4b0d      	ldr	r3, [pc, #52]	; (4008d8 <tc_waveform_initialize+0xb0>)
  4008a4:	4798      	blx	r3
  4008a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4008a8:	0040039d 	.word	0x0040039d
  4008ac:	004053a4 	.word	0x004053a4
  4008b0:	200009d8 	.word	0x200009d8
  4008b4:	40010000 	.word	0x40010000
  4008b8:	004003d1 	.word	0x004003d1
  4008bc:	00405390 	.word	0x00405390
  4008c0:	02ee0000 	.word	0x02ee0000
  4008c4:	0040040b 	.word	0x0040040b
  4008c8:	51eb851f 	.word	0x51eb851f
  4008cc:	00400403 	.word	0x00400403
  4008d0:	004003eb 	.word	0x004003eb
  4008d4:	004055c0 	.word	0x004055c0
  4008d8:	00400bf5 	.word	0x00400bf5

004008dc <TC2_Handler>:
/**
 * \brief Interrupt handler for the TC TC_CHANNEL_CAPTURE
 */
//! [tc_capture_irq_handler_start]
void TC_Handler(void)
{
  4008dc:	b510      	push	{r4, lr}
	//! [tc_capture_irq_handler_start]
	//! [tc_capture_irq_handler_status]
	if ((tc_get_status(TC, TC_CHANNEL_CAPTURE) & TC_SR_LDRBS) == TC_SR_LDRBS) {
  4008de:	2102      	movs	r1, #2
  4008e0:	480c      	ldr	r0, [pc, #48]	; (400914 <TC2_Handler+0x38>)
  4008e2:	4b0d      	ldr	r3, [pc, #52]	; (400918 <TC2_Handler+0x3c>)
  4008e4:	4798      	blx	r3
  4008e6:	f010 0f40 	tst.w	r0, #64	; 0x40
  4008ea:	d100      	bne.n	4008ee <TC2_Handler+0x12>
  4008ec:	bd10      	pop	{r4, pc}
		//! [tc_capture_irq_handler_status]
		gs_ul_captured_pulses++;
  4008ee:	4a0b      	ldr	r2, [pc, #44]	; (40091c <TC2_Handler+0x40>)
  4008f0:	6813      	ldr	r3, [r2, #0]
  4008f2:	3301      	adds	r3, #1
  4008f4:	6013      	str	r3, [r2, #0]
		//! [tc_capture_irq_handler_read_ra]
		gs_ul_captured_ra = tc_read_ra(TC, TC_CHANNEL_CAPTURE);
  4008f6:	4c07      	ldr	r4, [pc, #28]	; (400914 <TC2_Handler+0x38>)
  4008f8:	2102      	movs	r1, #2
  4008fa:	4620      	mov	r0, r4
  4008fc:	4b08      	ldr	r3, [pc, #32]	; (400920 <TC2_Handler+0x44>)
  4008fe:	4798      	blx	r3
  400900:	4b08      	ldr	r3, [pc, #32]	; (400924 <TC2_Handler+0x48>)
  400902:	6018      	str	r0, [r3, #0]
		//! [tc_capture_irq_handler_read_ra]
		//! [tc_capture_irq_handler_read_rb]
		gs_ul_captured_rb = tc_read_rb(TC, TC_CHANNEL_CAPTURE);
  400904:	2102      	movs	r1, #2
  400906:	4620      	mov	r0, r4
  400908:	4b07      	ldr	r3, [pc, #28]	; (400928 <TC2_Handler+0x4c>)
  40090a:	4798      	blx	r3
  40090c:	4b07      	ldr	r3, [pc, #28]	; (40092c <TC2_Handler+0x50>)
  40090e:	6018      	str	r0, [r3, #0]
		//! [tc_capture_irq_handler_read_rb]
	}
//! [tc_capture_irq_handler_end]
}
  400910:	e7ec      	b.n	4008ec <TC2_Handler+0x10>
  400912:	bf00      	nop
  400914:	40010000 	.word	0x40010000
  400918:	00400423 	.word	0x00400423
  40091c:	200009dc 	.word	0x200009dc
  400920:	004003f3 	.word	0x004003f3
  400924:	200009e0 	.word	0x200009e0
  400928:	004003fb 	.word	0x004003fb
  40092c:	200009e4 	.word	0x200009e4

00400930 <main>:
 * \brief Application entry point for tc_capture_waveform example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  400930:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400934:	b086      	sub	sp, #24
	uint8_t key;
	uint16_t frequence, dutycycle;

	/* Initialize the SAM system */
	sysclk_init();
  400936:	4b6d      	ldr	r3, [pc, #436]	; (400aec <main+0x1bc>)
  400938:	4798      	blx	r3
	board_init();
  40093a:	4b6d      	ldr	r3, [pc, #436]	; (400af0 <main+0x1c0>)
  40093c:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40093e:	4c6d      	ldr	r4, [pc, #436]	; (400af4 <main+0x1c4>)
  400940:	4b6d      	ldr	r3, [pc, #436]	; (400af8 <main+0x1c8>)
  400942:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400944:	4a6d      	ldr	r2, [pc, #436]	; (400afc <main+0x1cc>)
  400946:	4b6e      	ldr	r3, [pc, #440]	; (400b00 <main+0x1d0>)
  400948:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40094a:	4a6e      	ldr	r2, [pc, #440]	; (400b04 <main+0x1d4>)
  40094c:	4b6e      	ldr	r3, [pc, #440]	; (400b08 <main+0x1d8>)
  40094e:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400950:	4b6e      	ldr	r3, [pc, #440]	; (400b0c <main+0x1dc>)
  400952:	9302      	str	r3, [sp, #8]
	uart_settings.ul_baudrate = opt->baudrate;
  400954:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400958:	9303      	str	r3, [sp, #12]
	uart_settings.ul_mode = opt->paritytype;
  40095a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40095e:	9304      	str	r3, [sp, #16]
  400960:	2008      	movs	r0, #8
  400962:	4d6b      	ldr	r5, [pc, #428]	; (400b10 <main+0x1e0>)
  400964:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
  400966:	a902      	add	r1, sp, #8
  400968:	4620      	mov	r0, r4
  40096a:	4b6a      	ldr	r3, [pc, #424]	; (400b14 <main+0x1e4>)
  40096c:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40096e:	4e6a      	ldr	r6, [pc, #424]	; (400b18 <main+0x1e8>)
  400970:	6833      	ldr	r3, [r6, #0]
  400972:	2100      	movs	r1, #0
  400974:	6898      	ldr	r0, [r3, #8]
  400976:	4c69      	ldr	r4, [pc, #420]	; (400b1c <main+0x1ec>)
  400978:	47a0      	blx	r4
	setbuf(stdin, NULL);
  40097a:	6833      	ldr	r3, [r6, #0]
  40097c:	2100      	movs	r1, #0
  40097e:	6858      	ldr	r0, [r3, #4]
  400980:	47a0      	blx	r4

	/* Initialize the console uart */
	configure_console();

	/* Output example information */
	printf("-- TC capture waveform Example --\r\n");
  400982:	4867      	ldr	r0, [pc, #412]	; (400b20 <main+0x1f0>)
  400984:	4c67      	ldr	r4, [pc, #412]	; (400b24 <main+0x1f4>)
  400986:	47a0      	blx	r4
	printf("-- %s\n\r", BOARD_NAME);
  400988:	4967      	ldr	r1, [pc, #412]	; (400b28 <main+0x1f8>)
  40098a:	4868      	ldr	r0, [pc, #416]	; (400b2c <main+0x1fc>)
  40098c:	47a0      	blx	r4
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
  40098e:	4a68      	ldr	r2, [pc, #416]	; (400b30 <main+0x200>)
  400990:	4968      	ldr	r1, [pc, #416]	; (400b34 <main+0x204>)
  400992:	4869      	ldr	r0, [pc, #420]	; (400b38 <main+0x208>)
  400994:	47a0      	blx	r4
		base->PIO_PUDR = mask;
  400996:	4b69      	ldr	r3, [pc, #420]	; (400b3c <main+0x20c>)
  400998:	2201      	movs	r2, #1
  40099a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40099c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009a0:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4009a2:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4009a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4009a8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009aa:	4311      	orrs	r1, r2
  4009ac:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4009ae:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009b0:	f021 0101 	bic.w	r1, r1, #1
  4009b4:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4009b6:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  4009b8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4009bc:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4009be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009c2:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4009c4:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4009c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4009ca:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009cc:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4009d0:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4009d2:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009d4:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4009d8:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4009da:	605a      	str	r2, [r3, #4]
	/** Disable I/O to enable peripheral mode) */
	ioport_disable_pin(PIN_TC_CAPTURE);
	//! [tc_capture_gpio]

	/* Configure TC TC_CHANNEL_WAVEFORM as waveform operating mode */
	printf("Configure TC%d channel %d as waveform operating mode \n\r",
  4009dc:	2200      	movs	r2, #0
  4009de:	4611      	mov	r1, r2
  4009e0:	4857      	ldr	r0, [pc, #348]	; (400b40 <main+0x210>)
  4009e2:	47a0      	blx	r4
			TC_PERIPHERAL, TC_CHANNEL_WAVEFORM);
	//! [tc_waveform_init_call]
	tc_waveform_initialize();
  4009e4:	4b57      	ldr	r3, [pc, #348]	; (400b44 <main+0x214>)
  4009e6:	4798      	blx	r3
	//! [tc_waveform_init_call]
        
	/* Configure TC TC_CHANNEL_CAPTURE as capture operating mode */
	printf("Configure TC%d channel %d as capture operating mode \n\r",
  4009e8:	2202      	movs	r2, #2
  4009ea:	2100      	movs	r1, #0
  4009ec:	4856      	ldr	r0, [pc, #344]	; (400b48 <main+0x218>)
  4009ee:	47a0      	blx	r4
  4009f0:	2019      	movs	r0, #25
  4009f2:	47a8      	blx	r5
	tc_init(TC, TC_CHANNEL_CAPTURE,
  4009f4:	4a55      	ldr	r2, [pc, #340]	; (400b4c <main+0x21c>)
  4009f6:	2102      	movs	r1, #2
  4009f8:	4855      	ldr	r0, [pc, #340]	; (400b50 <main+0x220>)
  4009fa:	4b56      	ldr	r3, [pc, #344]	; (400b54 <main+0x224>)
  4009fc:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4009fe:	4b56      	ldr	r3, [pc, #344]	; (400b58 <main+0x228>)
  400a00:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400a04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400a08:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400a0c:	2100      	movs	r1, #0
  400a0e:	f883 1319 	strb.w	r1, [r3, #793]	; 0x319
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400a12:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(TC_IRQn, 0);
	NVIC_EnableIRQ(TC_IRQn);
	//! [tc_capture_init_irq]

	/* Display menu */
	display_menu();
  400a14:	4b51      	ldr	r3, [pc, #324]	; (400b5c <main+0x22c>)
  400a16:	4798      	blx	r3

	while (1) {
		scanf("%c", (char *)&key);
  400a18:	4d51      	ldr	r5, [pc, #324]	; (400b60 <main+0x230>)
  400a1a:	4c52      	ldr	r4, [pc, #328]	; (400b64 <main+0x234>)

		switch (key) {
		case 'h':
			display_menu();
  400a1c:	4f4f      	ldr	r7, [pc, #316]	; (400b5c <main+0x22c>)
  400a1e:	e000      	b.n	400a22 <main+0xf2>
  400a20:	47b8      	blx	r7
		scanf("%c", (char *)&key);
  400a22:	f10d 0117 	add.w	r1, sp, #23
  400a26:	4628      	mov	r0, r5
  400a28:	47a0      	blx	r4
		switch (key) {
  400a2a:	f89d 3017 	ldrb.w	r3, [sp, #23]
  400a2e:	2b68      	cmp	r3, #104	; 0x68
  400a30:	d0f6      	beq.n	400a20 <main+0xf0>
  400a32:	2b73      	cmp	r3, #115	; 0x73
  400a34:	d00e      	beq.n	400a54 <main+0x124>
  400a36:	2b63      	cmp	r3, #99	; 0x63
  400a38:	d045      	beq.n	400ac6 <main+0x196>
			//! [tc_capture_start_now]
			break;

		default:
			/* Set waveform configuration #n */
			if ((key >= '0') && (key <= ('0' + gc_uc_nbconfig - 1))) {
  400a3a:	3b30      	subs	r3, #48	; 0x30
  400a3c:	b2db      	uxtb	r3, r3
  400a3e:	2b04      	cmp	r3, #4
  400a40:	d8ef      	bhi.n	400a22 <main+0xf2>
				if (!gs_ul_captured_pulses) {
  400a42:	4a49      	ldr	r2, [pc, #292]	; (400b68 <main+0x238>)
  400a44:	6812      	ldr	r2, [r2, #0]
  400a46:	2a00      	cmp	r2, #0
  400a48:	d14b      	bne.n	400ae2 <main+0x1b2>
					gs_uc_configuration = key - '0';
  400a4a:	4a48      	ldr	r2, [pc, #288]	; (400b6c <main+0x23c>)
  400a4c:	7013      	strb	r3, [r2, #0]
					tc_waveform_initialize();
  400a4e:	4b3d      	ldr	r3, [pc, #244]	; (400b44 <main+0x214>)
  400a50:	4798      	blx	r3
  400a52:	e7e6      	b.n	400a22 <main+0xf2>
			if (gs_ul_captured_pulses) {
  400a54:	4b44      	ldr	r3, [pc, #272]	; (400b68 <main+0x238>)
  400a56:	681b      	ldr	r3, [r3, #0]
  400a58:	2b00      	cmp	r3, #0
  400a5a:	d030      	beq.n	400abe <main+0x18e>
				tc_disable_interrupt(TC, TC_CHANNEL_CAPTURE, TC_IDR_LDRBS);
  400a5c:	2240      	movs	r2, #64	; 0x40
  400a5e:	2102      	movs	r1, #2
  400a60:	483b      	ldr	r0, [pc, #236]	; (400b50 <main+0x220>)
  400a62:	4b43      	ldr	r3, [pc, #268]	; (400b70 <main+0x240>)
  400a64:	4798      	blx	r3
				printf("Captured %u pulses from TC%d channel %d, RA = %u, RB = %u \n\r",
  400a66:	f8df 9100 	ldr.w	r9, [pc, #256]	; 400b68 <main+0x238>
  400a6a:	4e42      	ldr	r6, [pc, #264]	; (400b74 <main+0x244>)
  400a6c:	6833      	ldr	r3, [r6, #0]
  400a6e:	9301      	str	r3, [sp, #4]
  400a70:	f8df 812c 	ldr.w	r8, [pc, #300]	; 400ba0 <main+0x270>
  400a74:	f8d8 3000 	ldr.w	r3, [r8]
  400a78:	9300      	str	r3, [sp, #0]
  400a7a:	2302      	movs	r3, #2
  400a7c:	2200      	movs	r2, #0
  400a7e:	f8d9 1000 	ldr.w	r1, [r9]
  400a82:	483d      	ldr	r0, [pc, #244]	; (400b78 <main+0x248>)
  400a84:	f8df a09c 	ldr.w	sl, [pc, #156]	; 400b24 <main+0x1f4>
  400a88:	47d0      	blx	sl
						divisors[TC_CAPTURE_TIMER_SELECTION]) /
  400a8a:	6833      	ldr	r3, [r6, #0]
					= (gs_ul_captured_rb - gs_ul_captured_ra) * 100 /
  400a8c:	f8d8 2000 	ldr.w	r2, [r8]
  400a90:	1a99      	subs	r1, r3, r2
  400a92:	2264      	movs	r2, #100	; 0x64
  400a94:	fb02 f201 	mul.w	r2, r2, r1
  400a98:	fbb2 f2f3 	udiv	r2, r2, r3
						divisors[TC_CAPTURE_TIMER_SELECTION]) /
  400a9c:	4937      	ldr	r1, [pc, #220]	; (400b7c <main+0x24c>)
  400a9e:	fbb1 f1f3 	udiv	r1, r1, r3
				printf("Captured wave frequency = %d Hz, Duty cycle = %d%% \n\r",
  400aa2:	b292      	uxth	r2, r2
  400aa4:	b289      	uxth	r1, r1
  400aa6:	4836      	ldr	r0, [pc, #216]	; (400b80 <main+0x250>)
  400aa8:	47d0      	blx	sl
				gs_ul_captured_pulses = 0;
  400aaa:	2300      	movs	r3, #0
  400aac:	f8c9 3000 	str.w	r3, [r9]
				gs_ul_captured_ra = 0;
  400ab0:	f8c8 3000 	str.w	r3, [r8]
				gs_ul_captured_rb = 0;
  400ab4:	6033      	str	r3, [r6, #0]
			puts("\n\rPress 'h' to display menu\r");
  400ab6:	4833      	ldr	r0, [pc, #204]	; (400b84 <main+0x254>)
  400ab8:	4b33      	ldr	r3, [pc, #204]	; (400b88 <main+0x258>)
  400aba:	4798      	blx	r3
			break;
  400abc:	e7b1      	b.n	400a22 <main+0xf2>
				puts("No waveform has been captured\r");
  400abe:	4833      	ldr	r0, [pc, #204]	; (400b8c <main+0x25c>)
  400ac0:	4b31      	ldr	r3, [pc, #196]	; (400b88 <main+0x258>)
  400ac2:	4798      	blx	r3
  400ac4:	e7f7      	b.n	400ab6 <main+0x186>
			puts("Start capture, press 's' to stop \r");
  400ac6:	4832      	ldr	r0, [pc, #200]	; (400b90 <main+0x260>)
  400ac8:	4b2f      	ldr	r3, [pc, #188]	; (400b88 <main+0x258>)
  400aca:	4798      	blx	r3
			tc_enable_interrupt(TC, TC_CHANNEL_CAPTURE, TC_IER_LDRBS);
  400acc:	4e20      	ldr	r6, [pc, #128]	; (400b50 <main+0x220>)
  400ace:	2240      	movs	r2, #64	; 0x40
  400ad0:	2102      	movs	r1, #2
  400ad2:	4630      	mov	r0, r6
  400ad4:	4b2f      	ldr	r3, [pc, #188]	; (400b94 <main+0x264>)
  400ad6:	4798      	blx	r3
			tc_start(TC, TC_CHANNEL_CAPTURE);
  400ad8:	2102      	movs	r1, #2
  400ada:	4630      	mov	r0, r6
  400adc:	4b2e      	ldr	r3, [pc, #184]	; (400b98 <main+0x268>)
  400ade:	4798      	blx	r3
			break;
  400ae0:	e79f      	b.n	400a22 <main+0xf2>
				} else {
					puts("Capturing ... , press 's' to stop capture first \r");
  400ae2:	482e      	ldr	r0, [pc, #184]	; (400b9c <main+0x26c>)
  400ae4:	4b28      	ldr	r3, [pc, #160]	; (400b88 <main+0x258>)
  400ae6:	4798      	blx	r3
  400ae8:	e79b      	b.n	400a22 <main+0xf2>
  400aea:	bf00      	nop
  400aec:	00400169 	.word	0x00400169
  400af0:	0040025d 	.word	0x0040025d
  400af4:	400e0600 	.word	0x400e0600
  400af8:	20000a24 	.word	0x20000a24
  400afc:	004007c5 	.word	0x004007c5
  400b00:	20000a20 	.word	0x20000a20
  400b04:	0040075d 	.word	0x0040075d
  400b08:	20000a1c 	.word	0x20000a1c
  400b0c:	02ee0000 	.word	0x02ee0000
  400b10:	0040039d 	.word	0x0040039d
  400b14:	0040042b 	.word	0x0040042b
  400b18:	20000008 	.word	0x20000008
  400b1c:	00400d8d 	.word	0x00400d8d
  400b20:	004053cc 	.word	0x004053cc
  400b24:	00400bf5 	.word	0x00400bf5
  400b28:	004053f0 	.word	0x004053f0
  400b2c:	00405404 	.word	0x00405404
  400b30:	0040540c 	.word	0x0040540c
  400b34:	00405418 	.word	0x00405418
  400b38:	00405424 	.word	0x00405424
  400b3c:	400e0e00 	.word	0x400e0e00
  400b40:	0040543c 	.word	0x0040543c
  400b44:	00400829 	.word	0x00400829
  400b48:	00405474 	.word	0x00405474
  400b4c:	00090602 	.word	0x00090602
  400b50:	40010000 	.word	0x40010000
  400b54:	004003d1 	.word	0x004003d1
  400b58:	e000e100 	.word	0xe000e100
  400b5c:	00400715 	.word	0x00400715
  400b60:	004054ac 	.word	0x004054ac
  400b64:	00400c1d 	.word	0x00400c1d
  400b68:	200009dc 	.word	0x200009dc
  400b6c:	200009d8 	.word	0x200009d8
  400b70:	0040041b 	.word	0x0040041b
  400b74:	200009e4 	.word	0x200009e4
  400b78:	004054b0 	.word	0x004054b0
  400b7c:	00177000 	.word	0x00177000
  400b80:	004054f0 	.word	0x004054f0
  400b84:	00405548 	.word	0x00405548
  400b88:	00400d7d 	.word	0x00400d7d
  400b8c:	00405528 	.word	0x00405528
  400b90:	00405568 	.word	0x00405568
  400b94:	00400413 	.word	0x00400413
  400b98:	004003eb 	.word	0x004003eb
  400b9c:	0040558c 	.word	0x0040558c
  400ba0:	200009e0 	.word	0x200009e0

00400ba4 <__libc_init_array>:
  400ba4:	b570      	push	{r4, r5, r6, lr}
  400ba6:	4e0f      	ldr	r6, [pc, #60]	; (400be4 <__libc_init_array+0x40>)
  400ba8:	4d0f      	ldr	r5, [pc, #60]	; (400be8 <__libc_init_array+0x44>)
  400baa:	1b76      	subs	r6, r6, r5
  400bac:	10b6      	asrs	r6, r6, #2
  400bae:	bf18      	it	ne
  400bb0:	2400      	movne	r4, #0
  400bb2:	d005      	beq.n	400bc0 <__libc_init_array+0x1c>
  400bb4:	3401      	adds	r4, #1
  400bb6:	f855 3b04 	ldr.w	r3, [r5], #4
  400bba:	4798      	blx	r3
  400bbc:	42a6      	cmp	r6, r4
  400bbe:	d1f9      	bne.n	400bb4 <__libc_init_array+0x10>
  400bc0:	4e0a      	ldr	r6, [pc, #40]	; (400bec <__libc_init_array+0x48>)
  400bc2:	4d0b      	ldr	r5, [pc, #44]	; (400bf0 <__libc_init_array+0x4c>)
  400bc4:	1b76      	subs	r6, r6, r5
  400bc6:	f004 fddf 	bl	405788 <_init>
  400bca:	10b6      	asrs	r6, r6, #2
  400bcc:	bf18      	it	ne
  400bce:	2400      	movne	r4, #0
  400bd0:	d006      	beq.n	400be0 <__libc_init_array+0x3c>
  400bd2:	3401      	adds	r4, #1
  400bd4:	f855 3b04 	ldr.w	r3, [r5], #4
  400bd8:	4798      	blx	r3
  400bda:	42a6      	cmp	r6, r4
  400bdc:	d1f9      	bne.n	400bd2 <__libc_init_array+0x2e>
  400bde:	bd70      	pop	{r4, r5, r6, pc}
  400be0:	bd70      	pop	{r4, r5, r6, pc}
  400be2:	bf00      	nop
  400be4:	00405794 	.word	0x00405794
  400be8:	00405794 	.word	0x00405794
  400bec:	0040579c 	.word	0x0040579c
  400bf0:	00405794 	.word	0x00405794

00400bf4 <iprintf>:
  400bf4:	b40f      	push	{r0, r1, r2, r3}
  400bf6:	b500      	push	{lr}
  400bf8:	4907      	ldr	r1, [pc, #28]	; (400c18 <iprintf+0x24>)
  400bfa:	b083      	sub	sp, #12
  400bfc:	ab04      	add	r3, sp, #16
  400bfe:	6808      	ldr	r0, [r1, #0]
  400c00:	f853 2b04 	ldr.w	r2, [r3], #4
  400c04:	6881      	ldr	r1, [r0, #8]
  400c06:	9301      	str	r3, [sp, #4]
  400c08:	f000 fa48 	bl	40109c <_vfiprintf_r>
  400c0c:	b003      	add	sp, #12
  400c0e:	f85d eb04 	ldr.w	lr, [sp], #4
  400c12:	b004      	add	sp, #16
  400c14:	4770      	bx	lr
  400c16:	bf00      	nop
  400c18:	20000008 	.word	0x20000008

00400c1c <iscanf>:
  400c1c:	b40f      	push	{r0, r1, r2, r3}
  400c1e:	b500      	push	{lr}
  400c20:	4907      	ldr	r1, [pc, #28]	; (400c40 <iscanf+0x24>)
  400c22:	b083      	sub	sp, #12
  400c24:	ab04      	add	r3, sp, #16
  400c26:	6808      	ldr	r0, [r1, #0]
  400c28:	f853 2b04 	ldr.w	r2, [r3], #4
  400c2c:	6841      	ldr	r1, [r0, #4]
  400c2e:	9301      	str	r3, [sp, #4]
  400c30:	f001 f8be 	bl	401db0 <__svfiscanf_r>
  400c34:	b003      	add	sp, #12
  400c36:	f85d eb04 	ldr.w	lr, [sp], #4
  400c3a:	b004      	add	sp, #16
  400c3c:	4770      	bx	lr
  400c3e:	bf00      	nop
  400c40:	20000008 	.word	0x20000008

00400c44 <memset>:
  400c44:	b470      	push	{r4, r5, r6}
  400c46:	0786      	lsls	r6, r0, #30
  400c48:	d046      	beq.n	400cd8 <memset+0x94>
  400c4a:	1e54      	subs	r4, r2, #1
  400c4c:	2a00      	cmp	r2, #0
  400c4e:	d041      	beq.n	400cd4 <memset+0x90>
  400c50:	b2ca      	uxtb	r2, r1
  400c52:	4603      	mov	r3, r0
  400c54:	e002      	b.n	400c5c <memset+0x18>
  400c56:	f114 34ff 	adds.w	r4, r4, #4294967295
  400c5a:	d33b      	bcc.n	400cd4 <memset+0x90>
  400c5c:	f803 2b01 	strb.w	r2, [r3], #1
  400c60:	079d      	lsls	r5, r3, #30
  400c62:	d1f8      	bne.n	400c56 <memset+0x12>
  400c64:	2c03      	cmp	r4, #3
  400c66:	d92e      	bls.n	400cc6 <memset+0x82>
  400c68:	b2cd      	uxtb	r5, r1
  400c6a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400c6e:	2c0f      	cmp	r4, #15
  400c70:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400c74:	d919      	bls.n	400caa <memset+0x66>
  400c76:	f103 0210 	add.w	r2, r3, #16
  400c7a:	4626      	mov	r6, r4
  400c7c:	3e10      	subs	r6, #16
  400c7e:	2e0f      	cmp	r6, #15
  400c80:	f842 5c10 	str.w	r5, [r2, #-16]
  400c84:	f842 5c0c 	str.w	r5, [r2, #-12]
  400c88:	f842 5c08 	str.w	r5, [r2, #-8]
  400c8c:	f842 5c04 	str.w	r5, [r2, #-4]
  400c90:	f102 0210 	add.w	r2, r2, #16
  400c94:	d8f2      	bhi.n	400c7c <memset+0x38>
  400c96:	f1a4 0210 	sub.w	r2, r4, #16
  400c9a:	f022 020f 	bic.w	r2, r2, #15
  400c9e:	f004 040f 	and.w	r4, r4, #15
  400ca2:	3210      	adds	r2, #16
  400ca4:	2c03      	cmp	r4, #3
  400ca6:	4413      	add	r3, r2
  400ca8:	d90d      	bls.n	400cc6 <memset+0x82>
  400caa:	461e      	mov	r6, r3
  400cac:	4622      	mov	r2, r4
  400cae:	3a04      	subs	r2, #4
  400cb0:	2a03      	cmp	r2, #3
  400cb2:	f846 5b04 	str.w	r5, [r6], #4
  400cb6:	d8fa      	bhi.n	400cae <memset+0x6a>
  400cb8:	1f22      	subs	r2, r4, #4
  400cba:	f022 0203 	bic.w	r2, r2, #3
  400cbe:	3204      	adds	r2, #4
  400cc0:	4413      	add	r3, r2
  400cc2:	f004 0403 	and.w	r4, r4, #3
  400cc6:	b12c      	cbz	r4, 400cd4 <memset+0x90>
  400cc8:	b2c9      	uxtb	r1, r1
  400cca:	441c      	add	r4, r3
  400ccc:	f803 1b01 	strb.w	r1, [r3], #1
  400cd0:	429c      	cmp	r4, r3
  400cd2:	d1fb      	bne.n	400ccc <memset+0x88>
  400cd4:	bc70      	pop	{r4, r5, r6}
  400cd6:	4770      	bx	lr
  400cd8:	4614      	mov	r4, r2
  400cda:	4603      	mov	r3, r0
  400cdc:	e7c2      	b.n	400c64 <memset+0x20>
  400cde:	bf00      	nop

00400ce0 <_puts_r>:
  400ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
  400ce2:	4605      	mov	r5, r0
  400ce4:	b089      	sub	sp, #36	; 0x24
  400ce6:	4608      	mov	r0, r1
  400ce8:	460c      	mov	r4, r1
  400cea:	f000 f929 	bl	400f40 <strlen>
  400cee:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400cf0:	4f21      	ldr	r7, [pc, #132]	; (400d78 <_puts_r+0x98>)
  400cf2:	9404      	str	r4, [sp, #16]
  400cf4:	2601      	movs	r6, #1
  400cf6:	1c44      	adds	r4, r0, #1
  400cf8:	a904      	add	r1, sp, #16
  400cfa:	2202      	movs	r2, #2
  400cfc:	9403      	str	r4, [sp, #12]
  400cfe:	9005      	str	r0, [sp, #20]
  400d00:	68ac      	ldr	r4, [r5, #8]
  400d02:	9706      	str	r7, [sp, #24]
  400d04:	9607      	str	r6, [sp, #28]
  400d06:	9101      	str	r1, [sp, #4]
  400d08:	9202      	str	r2, [sp, #8]
  400d0a:	b353      	cbz	r3, 400d62 <_puts_r+0x82>
  400d0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400d0e:	f013 0f01 	tst.w	r3, #1
  400d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400d16:	b29a      	uxth	r2, r3
  400d18:	d101      	bne.n	400d1e <_puts_r+0x3e>
  400d1a:	0590      	lsls	r0, r2, #22
  400d1c:	d525      	bpl.n	400d6a <_puts_r+0x8a>
  400d1e:	0491      	lsls	r1, r2, #18
  400d20:	d406      	bmi.n	400d30 <_puts_r+0x50>
  400d22:	6e62      	ldr	r2, [r4, #100]	; 0x64
  400d24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  400d28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  400d2c:	81a3      	strh	r3, [r4, #12]
  400d2e:	6662      	str	r2, [r4, #100]	; 0x64
  400d30:	4628      	mov	r0, r5
  400d32:	aa01      	add	r2, sp, #4
  400d34:	4621      	mov	r1, r4
  400d36:	f002 f9b1 	bl	40309c <__sfvwrite_r>
  400d3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400d3c:	2800      	cmp	r0, #0
  400d3e:	bf0c      	ite	eq
  400d40:	250a      	moveq	r5, #10
  400d42:	f04f 35ff 	movne.w	r5, #4294967295
  400d46:	07da      	lsls	r2, r3, #31
  400d48:	d402      	bmi.n	400d50 <_puts_r+0x70>
  400d4a:	89a3      	ldrh	r3, [r4, #12]
  400d4c:	059b      	lsls	r3, r3, #22
  400d4e:	d502      	bpl.n	400d56 <_puts_r+0x76>
  400d50:	4628      	mov	r0, r5
  400d52:	b009      	add	sp, #36	; 0x24
  400d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400d56:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400d58:	f002 fb9c 	bl	403494 <__retarget_lock_release_recursive>
  400d5c:	4628      	mov	r0, r5
  400d5e:	b009      	add	sp, #36	; 0x24
  400d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400d62:	4628      	mov	r0, r5
  400d64:	f001 feac 	bl	402ac0 <__sinit>
  400d68:	e7d0      	b.n	400d0c <_puts_r+0x2c>
  400d6a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400d6c:	f002 fb90 	bl	403490 <__retarget_lock_acquire_recursive>
  400d70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400d74:	b29a      	uxth	r2, r3
  400d76:	e7d2      	b.n	400d1e <_puts_r+0x3e>
  400d78:	004055fc 	.word	0x004055fc

00400d7c <puts>:
  400d7c:	4b02      	ldr	r3, [pc, #8]	; (400d88 <puts+0xc>)
  400d7e:	4601      	mov	r1, r0
  400d80:	6818      	ldr	r0, [r3, #0]
  400d82:	f7ff bfad 	b.w	400ce0 <_puts_r>
  400d86:	bf00      	nop
  400d88:	20000008 	.word	0x20000008

00400d8c <setbuf>:
  400d8c:	2900      	cmp	r1, #0
  400d8e:	bf0c      	ite	eq
  400d90:	2202      	moveq	r2, #2
  400d92:	2200      	movne	r2, #0
  400d94:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400d98:	f000 b800 	b.w	400d9c <setvbuf>

00400d9c <setvbuf>:
  400d9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400da0:	4c61      	ldr	r4, [pc, #388]	; (400f28 <setvbuf+0x18c>)
  400da2:	6825      	ldr	r5, [r4, #0]
  400da4:	b083      	sub	sp, #12
  400da6:	4604      	mov	r4, r0
  400da8:	460f      	mov	r7, r1
  400daa:	4690      	mov	r8, r2
  400dac:	461e      	mov	r6, r3
  400dae:	b115      	cbz	r5, 400db6 <setvbuf+0x1a>
  400db0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400db2:	2b00      	cmp	r3, #0
  400db4:	d064      	beq.n	400e80 <setvbuf+0xe4>
  400db6:	f1b8 0f02 	cmp.w	r8, #2
  400dba:	d006      	beq.n	400dca <setvbuf+0x2e>
  400dbc:	f1b8 0f01 	cmp.w	r8, #1
  400dc0:	f200 809f 	bhi.w	400f02 <setvbuf+0x166>
  400dc4:	2e00      	cmp	r6, #0
  400dc6:	f2c0 809c 	blt.w	400f02 <setvbuf+0x166>
  400dca:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400dcc:	07d8      	lsls	r0, r3, #31
  400dce:	d534      	bpl.n	400e3a <setvbuf+0x9e>
  400dd0:	4621      	mov	r1, r4
  400dd2:	4628      	mov	r0, r5
  400dd4:	f001 fe0a 	bl	4029ec <_fflush_r>
  400dd8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  400dda:	b141      	cbz	r1, 400dee <setvbuf+0x52>
  400ddc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  400de0:	4299      	cmp	r1, r3
  400de2:	d002      	beq.n	400dea <setvbuf+0x4e>
  400de4:	4628      	mov	r0, r5
  400de6:	f002 f873 	bl	402ed0 <_free_r>
  400dea:	2300      	movs	r3, #0
  400dec:	6323      	str	r3, [r4, #48]	; 0x30
  400dee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400df2:	2200      	movs	r2, #0
  400df4:	61a2      	str	r2, [r4, #24]
  400df6:	6062      	str	r2, [r4, #4]
  400df8:	061a      	lsls	r2, r3, #24
  400dfa:	d43a      	bmi.n	400e72 <setvbuf+0xd6>
  400dfc:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  400e00:	f023 0303 	bic.w	r3, r3, #3
  400e04:	f1b8 0f02 	cmp.w	r8, #2
  400e08:	81a3      	strh	r3, [r4, #12]
  400e0a:	d01d      	beq.n	400e48 <setvbuf+0xac>
  400e0c:	ab01      	add	r3, sp, #4
  400e0e:	466a      	mov	r2, sp
  400e10:	4621      	mov	r1, r4
  400e12:	4628      	mov	r0, r5
  400e14:	f002 fb40 	bl	403498 <__swhatbuf_r>
  400e18:	89a3      	ldrh	r3, [r4, #12]
  400e1a:	4318      	orrs	r0, r3
  400e1c:	81a0      	strh	r0, [r4, #12]
  400e1e:	2e00      	cmp	r6, #0
  400e20:	d132      	bne.n	400e88 <setvbuf+0xec>
  400e22:	9e00      	ldr	r6, [sp, #0]
  400e24:	4630      	mov	r0, r6
  400e26:	f002 fbaf 	bl	403588 <malloc>
  400e2a:	4607      	mov	r7, r0
  400e2c:	2800      	cmp	r0, #0
  400e2e:	d06b      	beq.n	400f08 <setvbuf+0x16c>
  400e30:	89a3      	ldrh	r3, [r4, #12]
  400e32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400e36:	81a3      	strh	r3, [r4, #12]
  400e38:	e028      	b.n	400e8c <setvbuf+0xf0>
  400e3a:	89a3      	ldrh	r3, [r4, #12]
  400e3c:	0599      	lsls	r1, r3, #22
  400e3e:	d4c7      	bmi.n	400dd0 <setvbuf+0x34>
  400e40:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400e42:	f002 fb25 	bl	403490 <__retarget_lock_acquire_recursive>
  400e46:	e7c3      	b.n	400dd0 <setvbuf+0x34>
  400e48:	2500      	movs	r5, #0
  400e4a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  400e4c:	2600      	movs	r6, #0
  400e4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  400e52:	f043 0302 	orr.w	r3, r3, #2
  400e56:	2001      	movs	r0, #1
  400e58:	60a6      	str	r6, [r4, #8]
  400e5a:	07ce      	lsls	r6, r1, #31
  400e5c:	81a3      	strh	r3, [r4, #12]
  400e5e:	6022      	str	r2, [r4, #0]
  400e60:	6122      	str	r2, [r4, #16]
  400e62:	6160      	str	r0, [r4, #20]
  400e64:	d401      	bmi.n	400e6a <setvbuf+0xce>
  400e66:	0598      	lsls	r0, r3, #22
  400e68:	d53e      	bpl.n	400ee8 <setvbuf+0x14c>
  400e6a:	4628      	mov	r0, r5
  400e6c:	b003      	add	sp, #12
  400e6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400e72:	6921      	ldr	r1, [r4, #16]
  400e74:	4628      	mov	r0, r5
  400e76:	f002 f82b 	bl	402ed0 <_free_r>
  400e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400e7e:	e7bd      	b.n	400dfc <setvbuf+0x60>
  400e80:	4628      	mov	r0, r5
  400e82:	f001 fe1d 	bl	402ac0 <__sinit>
  400e86:	e796      	b.n	400db6 <setvbuf+0x1a>
  400e88:	2f00      	cmp	r7, #0
  400e8a:	d0cb      	beq.n	400e24 <setvbuf+0x88>
  400e8c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400e8e:	2b00      	cmp	r3, #0
  400e90:	d033      	beq.n	400efa <setvbuf+0x15e>
  400e92:	9b00      	ldr	r3, [sp, #0]
  400e94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  400e98:	6027      	str	r7, [r4, #0]
  400e9a:	429e      	cmp	r6, r3
  400e9c:	bf1c      	itt	ne
  400e9e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  400ea2:	81a2      	strhne	r2, [r4, #12]
  400ea4:	f1b8 0f01 	cmp.w	r8, #1
  400ea8:	bf04      	itt	eq
  400eaa:	f042 0201 	orreq.w	r2, r2, #1
  400eae:	81a2      	strheq	r2, [r4, #12]
  400eb0:	b292      	uxth	r2, r2
  400eb2:	f012 0308 	ands.w	r3, r2, #8
  400eb6:	6127      	str	r7, [r4, #16]
  400eb8:	6166      	str	r6, [r4, #20]
  400eba:	d00e      	beq.n	400eda <setvbuf+0x13e>
  400ebc:	07d1      	lsls	r1, r2, #31
  400ebe:	d51a      	bpl.n	400ef6 <setvbuf+0x15a>
  400ec0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  400ec2:	4276      	negs	r6, r6
  400ec4:	2300      	movs	r3, #0
  400ec6:	f015 0501 	ands.w	r5, r5, #1
  400eca:	61a6      	str	r6, [r4, #24]
  400ecc:	60a3      	str	r3, [r4, #8]
  400ece:	d009      	beq.n	400ee4 <setvbuf+0x148>
  400ed0:	2500      	movs	r5, #0
  400ed2:	4628      	mov	r0, r5
  400ed4:	b003      	add	sp, #12
  400ed6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400eda:	60a3      	str	r3, [r4, #8]
  400edc:	6e65      	ldr	r5, [r4, #100]	; 0x64
  400ede:	f015 0501 	ands.w	r5, r5, #1
  400ee2:	d1f5      	bne.n	400ed0 <setvbuf+0x134>
  400ee4:	0593      	lsls	r3, r2, #22
  400ee6:	d4c0      	bmi.n	400e6a <setvbuf+0xce>
  400ee8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400eea:	f002 fad3 	bl	403494 <__retarget_lock_release_recursive>
  400eee:	4628      	mov	r0, r5
  400ef0:	b003      	add	sp, #12
  400ef2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400ef6:	60a6      	str	r6, [r4, #8]
  400ef8:	e7f0      	b.n	400edc <setvbuf+0x140>
  400efa:	4628      	mov	r0, r5
  400efc:	f001 fde0 	bl	402ac0 <__sinit>
  400f00:	e7c7      	b.n	400e92 <setvbuf+0xf6>
  400f02:	f04f 35ff 	mov.w	r5, #4294967295
  400f06:	e7b0      	b.n	400e6a <setvbuf+0xce>
  400f08:	f8dd 9000 	ldr.w	r9, [sp]
  400f0c:	45b1      	cmp	r9, r6
  400f0e:	d004      	beq.n	400f1a <setvbuf+0x17e>
  400f10:	4648      	mov	r0, r9
  400f12:	f002 fb39 	bl	403588 <malloc>
  400f16:	4607      	mov	r7, r0
  400f18:	b920      	cbnz	r0, 400f24 <setvbuf+0x188>
  400f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400f1e:	f04f 35ff 	mov.w	r5, #4294967295
  400f22:	e792      	b.n	400e4a <setvbuf+0xae>
  400f24:	464e      	mov	r6, r9
  400f26:	e783      	b.n	400e30 <setvbuf+0x94>
  400f28:	20000008 	.word	0x20000008
	...

00400f40 <strlen>:
  400f40:	f890 f000 	pld	[r0]
  400f44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  400f48:	f020 0107 	bic.w	r1, r0, #7
  400f4c:	f06f 0c00 	mvn.w	ip, #0
  400f50:	f010 0407 	ands.w	r4, r0, #7
  400f54:	f891 f020 	pld	[r1, #32]
  400f58:	f040 8049 	bne.w	400fee <strlen+0xae>
  400f5c:	f04f 0400 	mov.w	r4, #0
  400f60:	f06f 0007 	mvn.w	r0, #7
  400f64:	e9d1 2300 	ldrd	r2, r3, [r1]
  400f68:	f891 f040 	pld	[r1, #64]	; 0x40
  400f6c:	f100 0008 	add.w	r0, r0, #8
  400f70:	fa82 f24c 	uadd8	r2, r2, ip
  400f74:	faa4 f28c 	sel	r2, r4, ip
  400f78:	fa83 f34c 	uadd8	r3, r3, ip
  400f7c:	faa2 f38c 	sel	r3, r2, ip
  400f80:	bb4b      	cbnz	r3, 400fd6 <strlen+0x96>
  400f82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  400f86:	fa82 f24c 	uadd8	r2, r2, ip
  400f8a:	f100 0008 	add.w	r0, r0, #8
  400f8e:	faa4 f28c 	sel	r2, r4, ip
  400f92:	fa83 f34c 	uadd8	r3, r3, ip
  400f96:	faa2 f38c 	sel	r3, r2, ip
  400f9a:	b9e3      	cbnz	r3, 400fd6 <strlen+0x96>
  400f9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  400fa0:	fa82 f24c 	uadd8	r2, r2, ip
  400fa4:	f100 0008 	add.w	r0, r0, #8
  400fa8:	faa4 f28c 	sel	r2, r4, ip
  400fac:	fa83 f34c 	uadd8	r3, r3, ip
  400fb0:	faa2 f38c 	sel	r3, r2, ip
  400fb4:	b97b      	cbnz	r3, 400fd6 <strlen+0x96>
  400fb6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  400fba:	f101 0120 	add.w	r1, r1, #32
  400fbe:	fa82 f24c 	uadd8	r2, r2, ip
  400fc2:	f100 0008 	add.w	r0, r0, #8
  400fc6:	faa4 f28c 	sel	r2, r4, ip
  400fca:	fa83 f34c 	uadd8	r3, r3, ip
  400fce:	faa2 f38c 	sel	r3, r2, ip
  400fd2:	2b00      	cmp	r3, #0
  400fd4:	d0c6      	beq.n	400f64 <strlen+0x24>
  400fd6:	2a00      	cmp	r2, #0
  400fd8:	bf04      	itt	eq
  400fda:	3004      	addeq	r0, #4
  400fdc:	461a      	moveq	r2, r3
  400fde:	ba12      	rev	r2, r2
  400fe0:	fab2 f282 	clz	r2, r2
  400fe4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  400fe8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  400fec:	4770      	bx	lr
  400fee:	e9d1 2300 	ldrd	r2, r3, [r1]
  400ff2:	f004 0503 	and.w	r5, r4, #3
  400ff6:	f1c4 0000 	rsb	r0, r4, #0
  400ffa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  400ffe:	f014 0f04 	tst.w	r4, #4
  401002:	f891 f040 	pld	[r1, #64]	; 0x40
  401006:	fa0c f505 	lsl.w	r5, ip, r5
  40100a:	ea62 0205 	orn	r2, r2, r5
  40100e:	bf1c      	itt	ne
  401010:	ea63 0305 	ornne	r3, r3, r5
  401014:	4662      	movne	r2, ip
  401016:	f04f 0400 	mov.w	r4, #0
  40101a:	e7a9      	b.n	400f70 <strlen+0x30>

0040101c <__sprint_r.part.0>:
  40101c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401020:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401022:	049c      	lsls	r4, r3, #18
  401024:	4693      	mov	fp, r2
  401026:	d52f      	bpl.n	401088 <__sprint_r.part.0+0x6c>
  401028:	6893      	ldr	r3, [r2, #8]
  40102a:	6812      	ldr	r2, [r2, #0]
  40102c:	b353      	cbz	r3, 401084 <__sprint_r.part.0+0x68>
  40102e:	460e      	mov	r6, r1
  401030:	4607      	mov	r7, r0
  401032:	f102 0908 	add.w	r9, r2, #8
  401036:	e919 0420 	ldmdb	r9, {r5, sl}
  40103a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40103e:	d017      	beq.n	401070 <__sprint_r.part.0+0x54>
  401040:	3d04      	subs	r5, #4
  401042:	2400      	movs	r4, #0
  401044:	e001      	b.n	40104a <__sprint_r.part.0+0x2e>
  401046:	45a0      	cmp	r8, r4
  401048:	d010      	beq.n	40106c <__sprint_r.part.0+0x50>
  40104a:	4632      	mov	r2, r6
  40104c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401050:	4638      	mov	r0, r7
  401052:	f001 fdd7 	bl	402c04 <_fputwc_r>
  401056:	1c43      	adds	r3, r0, #1
  401058:	f104 0401 	add.w	r4, r4, #1
  40105c:	d1f3      	bne.n	401046 <__sprint_r.part.0+0x2a>
  40105e:	2300      	movs	r3, #0
  401060:	f8cb 3008 	str.w	r3, [fp, #8]
  401064:	f8cb 3004 	str.w	r3, [fp, #4]
  401068:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40106c:	f8db 3008 	ldr.w	r3, [fp, #8]
  401070:	f02a 0a03 	bic.w	sl, sl, #3
  401074:	eba3 030a 	sub.w	r3, r3, sl
  401078:	f8cb 3008 	str.w	r3, [fp, #8]
  40107c:	f109 0908 	add.w	r9, r9, #8
  401080:	2b00      	cmp	r3, #0
  401082:	d1d8      	bne.n	401036 <__sprint_r.part.0+0x1a>
  401084:	2000      	movs	r0, #0
  401086:	e7ea      	b.n	40105e <__sprint_r.part.0+0x42>
  401088:	f002 f808 	bl	40309c <__sfvwrite_r>
  40108c:	2300      	movs	r3, #0
  40108e:	f8cb 3008 	str.w	r3, [fp, #8]
  401092:	f8cb 3004 	str.w	r3, [fp, #4]
  401096:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40109a:	bf00      	nop

0040109c <_vfiprintf_r>:
  40109c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4010a0:	b0ad      	sub	sp, #180	; 0xb4
  4010a2:	461d      	mov	r5, r3
  4010a4:	468b      	mov	fp, r1
  4010a6:	4690      	mov	r8, r2
  4010a8:	9307      	str	r3, [sp, #28]
  4010aa:	9006      	str	r0, [sp, #24]
  4010ac:	b118      	cbz	r0, 4010b6 <_vfiprintf_r+0x1a>
  4010ae:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4010b0:	2b00      	cmp	r3, #0
  4010b2:	f000 80f3 	beq.w	40129c <_vfiprintf_r+0x200>
  4010b6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4010ba:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4010be:	07df      	lsls	r7, r3, #31
  4010c0:	b281      	uxth	r1, r0
  4010c2:	d402      	bmi.n	4010ca <_vfiprintf_r+0x2e>
  4010c4:	058e      	lsls	r6, r1, #22
  4010c6:	f140 80fc 	bpl.w	4012c2 <_vfiprintf_r+0x226>
  4010ca:	048c      	lsls	r4, r1, #18
  4010cc:	d40a      	bmi.n	4010e4 <_vfiprintf_r+0x48>
  4010ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4010d2:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4010d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4010da:	f8ab 100c 	strh.w	r1, [fp, #12]
  4010de:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4010e2:	b289      	uxth	r1, r1
  4010e4:	0708      	lsls	r0, r1, #28
  4010e6:	f140 80b3 	bpl.w	401250 <_vfiprintf_r+0x1b4>
  4010ea:	f8db 3010 	ldr.w	r3, [fp, #16]
  4010ee:	2b00      	cmp	r3, #0
  4010f0:	f000 80ae 	beq.w	401250 <_vfiprintf_r+0x1b4>
  4010f4:	f001 031a 	and.w	r3, r1, #26
  4010f8:	2b0a      	cmp	r3, #10
  4010fa:	f000 80b5 	beq.w	401268 <_vfiprintf_r+0x1cc>
  4010fe:	2300      	movs	r3, #0
  401100:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401104:	930b      	str	r3, [sp, #44]	; 0x2c
  401106:	9311      	str	r3, [sp, #68]	; 0x44
  401108:	9310      	str	r3, [sp, #64]	; 0x40
  40110a:	9303      	str	r3, [sp, #12]
  40110c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401110:	46ca      	mov	sl, r9
  401112:	f8cd b010 	str.w	fp, [sp, #16]
  401116:	f898 3000 	ldrb.w	r3, [r8]
  40111a:	4644      	mov	r4, r8
  40111c:	b1fb      	cbz	r3, 40115e <_vfiprintf_r+0xc2>
  40111e:	2b25      	cmp	r3, #37	; 0x25
  401120:	d102      	bne.n	401128 <_vfiprintf_r+0x8c>
  401122:	e01c      	b.n	40115e <_vfiprintf_r+0xc2>
  401124:	2b25      	cmp	r3, #37	; 0x25
  401126:	d003      	beq.n	401130 <_vfiprintf_r+0x94>
  401128:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40112c:	2b00      	cmp	r3, #0
  40112e:	d1f9      	bne.n	401124 <_vfiprintf_r+0x88>
  401130:	eba4 0508 	sub.w	r5, r4, r8
  401134:	b19d      	cbz	r5, 40115e <_vfiprintf_r+0xc2>
  401136:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401138:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40113a:	f8ca 8000 	str.w	r8, [sl]
  40113e:	3301      	adds	r3, #1
  401140:	442a      	add	r2, r5
  401142:	2b07      	cmp	r3, #7
  401144:	f8ca 5004 	str.w	r5, [sl, #4]
  401148:	9211      	str	r2, [sp, #68]	; 0x44
  40114a:	9310      	str	r3, [sp, #64]	; 0x40
  40114c:	dd7a      	ble.n	401244 <_vfiprintf_r+0x1a8>
  40114e:	2a00      	cmp	r2, #0
  401150:	f040 84b0 	bne.w	401ab4 <_vfiprintf_r+0xa18>
  401154:	9b03      	ldr	r3, [sp, #12]
  401156:	9210      	str	r2, [sp, #64]	; 0x40
  401158:	442b      	add	r3, r5
  40115a:	46ca      	mov	sl, r9
  40115c:	9303      	str	r3, [sp, #12]
  40115e:	7823      	ldrb	r3, [r4, #0]
  401160:	2b00      	cmp	r3, #0
  401162:	f000 83e0 	beq.w	401926 <_vfiprintf_r+0x88a>
  401166:	2000      	movs	r0, #0
  401168:	f04f 0300 	mov.w	r3, #0
  40116c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  401170:	f104 0801 	add.w	r8, r4, #1
  401174:	7862      	ldrb	r2, [r4, #1]
  401176:	4605      	mov	r5, r0
  401178:	4606      	mov	r6, r0
  40117a:	4603      	mov	r3, r0
  40117c:	f04f 34ff 	mov.w	r4, #4294967295
  401180:	f108 0801 	add.w	r8, r8, #1
  401184:	f1a2 0120 	sub.w	r1, r2, #32
  401188:	2958      	cmp	r1, #88	; 0x58
  40118a:	f200 82de 	bhi.w	40174a <_vfiprintf_r+0x6ae>
  40118e:	e8df f011 	tbh	[pc, r1, lsl #1]
  401192:	0221      	.short	0x0221
  401194:	02dc02dc 	.word	0x02dc02dc
  401198:	02dc0229 	.word	0x02dc0229
  40119c:	02dc02dc 	.word	0x02dc02dc
  4011a0:	02dc02dc 	.word	0x02dc02dc
  4011a4:	028902dc 	.word	0x028902dc
  4011a8:	02dc0295 	.word	0x02dc0295
  4011ac:	02bd00a2 	.word	0x02bd00a2
  4011b0:	019f02dc 	.word	0x019f02dc
  4011b4:	01a401a4 	.word	0x01a401a4
  4011b8:	01a401a4 	.word	0x01a401a4
  4011bc:	01a401a4 	.word	0x01a401a4
  4011c0:	01a401a4 	.word	0x01a401a4
  4011c4:	02dc01a4 	.word	0x02dc01a4
  4011c8:	02dc02dc 	.word	0x02dc02dc
  4011cc:	02dc02dc 	.word	0x02dc02dc
  4011d0:	02dc02dc 	.word	0x02dc02dc
  4011d4:	02dc02dc 	.word	0x02dc02dc
  4011d8:	01b202dc 	.word	0x01b202dc
  4011dc:	02dc02dc 	.word	0x02dc02dc
  4011e0:	02dc02dc 	.word	0x02dc02dc
  4011e4:	02dc02dc 	.word	0x02dc02dc
  4011e8:	02dc02dc 	.word	0x02dc02dc
  4011ec:	02dc02dc 	.word	0x02dc02dc
  4011f0:	02dc0197 	.word	0x02dc0197
  4011f4:	02dc02dc 	.word	0x02dc02dc
  4011f8:	02dc02dc 	.word	0x02dc02dc
  4011fc:	02dc019b 	.word	0x02dc019b
  401200:	025302dc 	.word	0x025302dc
  401204:	02dc02dc 	.word	0x02dc02dc
  401208:	02dc02dc 	.word	0x02dc02dc
  40120c:	02dc02dc 	.word	0x02dc02dc
  401210:	02dc02dc 	.word	0x02dc02dc
  401214:	02dc02dc 	.word	0x02dc02dc
  401218:	021b025a 	.word	0x021b025a
  40121c:	02dc02dc 	.word	0x02dc02dc
  401220:	026e02dc 	.word	0x026e02dc
  401224:	02dc021b 	.word	0x02dc021b
  401228:	027302dc 	.word	0x027302dc
  40122c:	01f502dc 	.word	0x01f502dc
  401230:	02090182 	.word	0x02090182
  401234:	02dc02d7 	.word	0x02dc02d7
  401238:	02dc029a 	.word	0x02dc029a
  40123c:	02dc00a7 	.word	0x02dc00a7
  401240:	022e02dc 	.word	0x022e02dc
  401244:	f10a 0a08 	add.w	sl, sl, #8
  401248:	9b03      	ldr	r3, [sp, #12]
  40124a:	442b      	add	r3, r5
  40124c:	9303      	str	r3, [sp, #12]
  40124e:	e786      	b.n	40115e <_vfiprintf_r+0xc2>
  401250:	4659      	mov	r1, fp
  401252:	9806      	ldr	r0, [sp, #24]
  401254:	f001 fab6 	bl	4027c4 <__swsetup_r>
  401258:	bb18      	cbnz	r0, 4012a2 <_vfiprintf_r+0x206>
  40125a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40125e:	f001 031a 	and.w	r3, r1, #26
  401262:	2b0a      	cmp	r3, #10
  401264:	f47f af4b 	bne.w	4010fe <_vfiprintf_r+0x62>
  401268:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40126c:	2b00      	cmp	r3, #0
  40126e:	f6ff af46 	blt.w	4010fe <_vfiprintf_r+0x62>
  401272:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401276:	07db      	lsls	r3, r3, #31
  401278:	d405      	bmi.n	401286 <_vfiprintf_r+0x1ea>
  40127a:	058f      	lsls	r7, r1, #22
  40127c:	d403      	bmi.n	401286 <_vfiprintf_r+0x1ea>
  40127e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401282:	f002 f907 	bl	403494 <__retarget_lock_release_recursive>
  401286:	462b      	mov	r3, r5
  401288:	4642      	mov	r2, r8
  40128a:	4659      	mov	r1, fp
  40128c:	9806      	ldr	r0, [sp, #24]
  40128e:	f000 fd4d 	bl	401d2c <__sbprintf>
  401292:	9003      	str	r0, [sp, #12]
  401294:	9803      	ldr	r0, [sp, #12]
  401296:	b02d      	add	sp, #180	; 0xb4
  401298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40129c:	f001 fc10 	bl	402ac0 <__sinit>
  4012a0:	e709      	b.n	4010b6 <_vfiprintf_r+0x1a>
  4012a2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4012a6:	07d9      	lsls	r1, r3, #31
  4012a8:	d404      	bmi.n	4012b4 <_vfiprintf_r+0x218>
  4012aa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4012ae:	059a      	lsls	r2, r3, #22
  4012b0:	f140 84aa 	bpl.w	401c08 <_vfiprintf_r+0xb6c>
  4012b4:	f04f 33ff 	mov.w	r3, #4294967295
  4012b8:	9303      	str	r3, [sp, #12]
  4012ba:	9803      	ldr	r0, [sp, #12]
  4012bc:	b02d      	add	sp, #180	; 0xb4
  4012be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4012c2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4012c6:	f002 f8e3 	bl	403490 <__retarget_lock_acquire_recursive>
  4012ca:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4012ce:	b281      	uxth	r1, r0
  4012d0:	e6fb      	b.n	4010ca <_vfiprintf_r+0x2e>
  4012d2:	4276      	negs	r6, r6
  4012d4:	9207      	str	r2, [sp, #28]
  4012d6:	f043 0304 	orr.w	r3, r3, #4
  4012da:	f898 2000 	ldrb.w	r2, [r8]
  4012de:	e74f      	b.n	401180 <_vfiprintf_r+0xe4>
  4012e0:	9608      	str	r6, [sp, #32]
  4012e2:	069e      	lsls	r6, r3, #26
  4012e4:	f100 8450 	bmi.w	401b88 <_vfiprintf_r+0xaec>
  4012e8:	9907      	ldr	r1, [sp, #28]
  4012ea:	06dd      	lsls	r5, r3, #27
  4012ec:	460a      	mov	r2, r1
  4012ee:	f100 83ef 	bmi.w	401ad0 <_vfiprintf_r+0xa34>
  4012f2:	0658      	lsls	r0, r3, #25
  4012f4:	f140 83ec 	bpl.w	401ad0 <_vfiprintf_r+0xa34>
  4012f8:	880e      	ldrh	r6, [r1, #0]
  4012fa:	3104      	adds	r1, #4
  4012fc:	2700      	movs	r7, #0
  4012fe:	2201      	movs	r2, #1
  401300:	9107      	str	r1, [sp, #28]
  401302:	f04f 0100 	mov.w	r1, #0
  401306:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40130a:	2500      	movs	r5, #0
  40130c:	1c61      	adds	r1, r4, #1
  40130e:	f000 8116 	beq.w	40153e <_vfiprintf_r+0x4a2>
  401312:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401316:	9102      	str	r1, [sp, #8]
  401318:	ea56 0107 	orrs.w	r1, r6, r7
  40131c:	f040 8114 	bne.w	401548 <_vfiprintf_r+0x4ac>
  401320:	2c00      	cmp	r4, #0
  401322:	f040 835c 	bne.w	4019de <_vfiprintf_r+0x942>
  401326:	2a00      	cmp	r2, #0
  401328:	f040 83b7 	bne.w	401a9a <_vfiprintf_r+0x9fe>
  40132c:	f013 0301 	ands.w	r3, r3, #1
  401330:	9305      	str	r3, [sp, #20]
  401332:	f000 8457 	beq.w	401be4 <_vfiprintf_r+0xb48>
  401336:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40133a:	2330      	movs	r3, #48	; 0x30
  40133c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401340:	9b05      	ldr	r3, [sp, #20]
  401342:	42a3      	cmp	r3, r4
  401344:	bfb8      	it	lt
  401346:	4623      	movlt	r3, r4
  401348:	9301      	str	r3, [sp, #4]
  40134a:	b10d      	cbz	r5, 401350 <_vfiprintf_r+0x2b4>
  40134c:	3301      	adds	r3, #1
  40134e:	9301      	str	r3, [sp, #4]
  401350:	9b02      	ldr	r3, [sp, #8]
  401352:	f013 0302 	ands.w	r3, r3, #2
  401356:	9309      	str	r3, [sp, #36]	; 0x24
  401358:	d002      	beq.n	401360 <_vfiprintf_r+0x2c4>
  40135a:	9b01      	ldr	r3, [sp, #4]
  40135c:	3302      	adds	r3, #2
  40135e:	9301      	str	r3, [sp, #4]
  401360:	9b02      	ldr	r3, [sp, #8]
  401362:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401366:	930a      	str	r3, [sp, #40]	; 0x28
  401368:	f040 8217 	bne.w	40179a <_vfiprintf_r+0x6fe>
  40136c:	9b08      	ldr	r3, [sp, #32]
  40136e:	9a01      	ldr	r2, [sp, #4]
  401370:	1a9d      	subs	r5, r3, r2
  401372:	2d00      	cmp	r5, #0
  401374:	f340 8211 	ble.w	40179a <_vfiprintf_r+0x6fe>
  401378:	2d10      	cmp	r5, #16
  40137a:	f340 8490 	ble.w	401c9e <_vfiprintf_r+0xc02>
  40137e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401380:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401382:	4ec4      	ldr	r6, [pc, #784]	; (401694 <_vfiprintf_r+0x5f8>)
  401384:	46d6      	mov	lr, sl
  401386:	2710      	movs	r7, #16
  401388:	46a2      	mov	sl, r4
  40138a:	4619      	mov	r1, r3
  40138c:	9c06      	ldr	r4, [sp, #24]
  40138e:	e007      	b.n	4013a0 <_vfiprintf_r+0x304>
  401390:	f101 0c02 	add.w	ip, r1, #2
  401394:	f10e 0e08 	add.w	lr, lr, #8
  401398:	4601      	mov	r1, r0
  40139a:	3d10      	subs	r5, #16
  40139c:	2d10      	cmp	r5, #16
  40139e:	dd11      	ble.n	4013c4 <_vfiprintf_r+0x328>
  4013a0:	1c48      	adds	r0, r1, #1
  4013a2:	3210      	adds	r2, #16
  4013a4:	2807      	cmp	r0, #7
  4013a6:	9211      	str	r2, [sp, #68]	; 0x44
  4013a8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4013ac:	9010      	str	r0, [sp, #64]	; 0x40
  4013ae:	ddef      	ble.n	401390 <_vfiprintf_r+0x2f4>
  4013b0:	2a00      	cmp	r2, #0
  4013b2:	f040 81e4 	bne.w	40177e <_vfiprintf_r+0x6e2>
  4013b6:	3d10      	subs	r5, #16
  4013b8:	2d10      	cmp	r5, #16
  4013ba:	4611      	mov	r1, r2
  4013bc:	f04f 0c01 	mov.w	ip, #1
  4013c0:	46ce      	mov	lr, r9
  4013c2:	dced      	bgt.n	4013a0 <_vfiprintf_r+0x304>
  4013c4:	4654      	mov	r4, sl
  4013c6:	4661      	mov	r1, ip
  4013c8:	46f2      	mov	sl, lr
  4013ca:	442a      	add	r2, r5
  4013cc:	2907      	cmp	r1, #7
  4013ce:	9211      	str	r2, [sp, #68]	; 0x44
  4013d0:	f8ca 6000 	str.w	r6, [sl]
  4013d4:	f8ca 5004 	str.w	r5, [sl, #4]
  4013d8:	9110      	str	r1, [sp, #64]	; 0x40
  4013da:	f300 82ec 	bgt.w	4019b6 <_vfiprintf_r+0x91a>
  4013de:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4013e2:	f10a 0a08 	add.w	sl, sl, #8
  4013e6:	1c48      	adds	r0, r1, #1
  4013e8:	2d00      	cmp	r5, #0
  4013ea:	f040 81de 	bne.w	4017aa <_vfiprintf_r+0x70e>
  4013ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4013f0:	2b00      	cmp	r3, #0
  4013f2:	f000 81f8 	beq.w	4017e6 <_vfiprintf_r+0x74a>
  4013f6:	3202      	adds	r2, #2
  4013f8:	a90e      	add	r1, sp, #56	; 0x38
  4013fa:	2302      	movs	r3, #2
  4013fc:	2807      	cmp	r0, #7
  4013fe:	9211      	str	r2, [sp, #68]	; 0x44
  401400:	9010      	str	r0, [sp, #64]	; 0x40
  401402:	e88a 000a 	stmia.w	sl, {r1, r3}
  401406:	f340 81ea 	ble.w	4017de <_vfiprintf_r+0x742>
  40140a:	2a00      	cmp	r2, #0
  40140c:	f040 838c 	bne.w	401b28 <_vfiprintf_r+0xa8c>
  401410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401412:	2b80      	cmp	r3, #128	; 0x80
  401414:	f04f 0001 	mov.w	r0, #1
  401418:	4611      	mov	r1, r2
  40141a:	46ca      	mov	sl, r9
  40141c:	f040 81e7 	bne.w	4017ee <_vfiprintf_r+0x752>
  401420:	9b08      	ldr	r3, [sp, #32]
  401422:	9d01      	ldr	r5, [sp, #4]
  401424:	1b5e      	subs	r6, r3, r5
  401426:	2e00      	cmp	r6, #0
  401428:	f340 81e1 	ble.w	4017ee <_vfiprintf_r+0x752>
  40142c:	2e10      	cmp	r6, #16
  40142e:	4d9a      	ldr	r5, [pc, #616]	; (401698 <_vfiprintf_r+0x5fc>)
  401430:	f340 8450 	ble.w	401cd4 <_vfiprintf_r+0xc38>
  401434:	46d4      	mov	ip, sl
  401436:	2710      	movs	r7, #16
  401438:	46a2      	mov	sl, r4
  40143a:	9c06      	ldr	r4, [sp, #24]
  40143c:	e007      	b.n	40144e <_vfiprintf_r+0x3b2>
  40143e:	f101 0e02 	add.w	lr, r1, #2
  401442:	f10c 0c08 	add.w	ip, ip, #8
  401446:	4601      	mov	r1, r0
  401448:	3e10      	subs	r6, #16
  40144a:	2e10      	cmp	r6, #16
  40144c:	dd11      	ble.n	401472 <_vfiprintf_r+0x3d6>
  40144e:	1c48      	adds	r0, r1, #1
  401450:	3210      	adds	r2, #16
  401452:	2807      	cmp	r0, #7
  401454:	9211      	str	r2, [sp, #68]	; 0x44
  401456:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40145a:	9010      	str	r0, [sp, #64]	; 0x40
  40145c:	ddef      	ble.n	40143e <_vfiprintf_r+0x3a2>
  40145e:	2a00      	cmp	r2, #0
  401460:	f040 829d 	bne.w	40199e <_vfiprintf_r+0x902>
  401464:	3e10      	subs	r6, #16
  401466:	2e10      	cmp	r6, #16
  401468:	f04f 0e01 	mov.w	lr, #1
  40146c:	4611      	mov	r1, r2
  40146e:	46cc      	mov	ip, r9
  401470:	dced      	bgt.n	40144e <_vfiprintf_r+0x3b2>
  401472:	4654      	mov	r4, sl
  401474:	46e2      	mov	sl, ip
  401476:	4432      	add	r2, r6
  401478:	f1be 0f07 	cmp.w	lr, #7
  40147c:	9211      	str	r2, [sp, #68]	; 0x44
  40147e:	e88a 0060 	stmia.w	sl, {r5, r6}
  401482:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401486:	f300 8369 	bgt.w	401b5c <_vfiprintf_r+0xac0>
  40148a:	f10a 0a08 	add.w	sl, sl, #8
  40148e:	f10e 0001 	add.w	r0, lr, #1
  401492:	4671      	mov	r1, lr
  401494:	e1ab      	b.n	4017ee <_vfiprintf_r+0x752>
  401496:	9608      	str	r6, [sp, #32]
  401498:	f013 0220 	ands.w	r2, r3, #32
  40149c:	f040 838c 	bne.w	401bb8 <_vfiprintf_r+0xb1c>
  4014a0:	f013 0110 	ands.w	r1, r3, #16
  4014a4:	f040 831a 	bne.w	401adc <_vfiprintf_r+0xa40>
  4014a8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4014ac:	f000 8316 	beq.w	401adc <_vfiprintf_r+0xa40>
  4014b0:	9807      	ldr	r0, [sp, #28]
  4014b2:	460a      	mov	r2, r1
  4014b4:	4601      	mov	r1, r0
  4014b6:	3104      	adds	r1, #4
  4014b8:	8806      	ldrh	r6, [r0, #0]
  4014ba:	9107      	str	r1, [sp, #28]
  4014bc:	2700      	movs	r7, #0
  4014be:	e720      	b.n	401302 <_vfiprintf_r+0x266>
  4014c0:	9608      	str	r6, [sp, #32]
  4014c2:	f043 0310 	orr.w	r3, r3, #16
  4014c6:	e7e7      	b.n	401498 <_vfiprintf_r+0x3fc>
  4014c8:	9608      	str	r6, [sp, #32]
  4014ca:	f043 0310 	orr.w	r3, r3, #16
  4014ce:	e708      	b.n	4012e2 <_vfiprintf_r+0x246>
  4014d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4014d4:	f898 2000 	ldrb.w	r2, [r8]
  4014d8:	e652      	b.n	401180 <_vfiprintf_r+0xe4>
  4014da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4014de:	2600      	movs	r6, #0
  4014e0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4014e4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4014e8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4014ec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4014f0:	2909      	cmp	r1, #9
  4014f2:	d9f5      	bls.n	4014e0 <_vfiprintf_r+0x444>
  4014f4:	e646      	b.n	401184 <_vfiprintf_r+0xe8>
  4014f6:	9608      	str	r6, [sp, #32]
  4014f8:	2800      	cmp	r0, #0
  4014fa:	f040 8408 	bne.w	401d0e <_vfiprintf_r+0xc72>
  4014fe:	f043 0310 	orr.w	r3, r3, #16
  401502:	069e      	lsls	r6, r3, #26
  401504:	f100 834c 	bmi.w	401ba0 <_vfiprintf_r+0xb04>
  401508:	06dd      	lsls	r5, r3, #27
  40150a:	f100 82f3 	bmi.w	401af4 <_vfiprintf_r+0xa58>
  40150e:	0658      	lsls	r0, r3, #25
  401510:	f140 82f0 	bpl.w	401af4 <_vfiprintf_r+0xa58>
  401514:	9d07      	ldr	r5, [sp, #28]
  401516:	f9b5 6000 	ldrsh.w	r6, [r5]
  40151a:	462a      	mov	r2, r5
  40151c:	17f7      	asrs	r7, r6, #31
  40151e:	3204      	adds	r2, #4
  401520:	4630      	mov	r0, r6
  401522:	4639      	mov	r1, r7
  401524:	9207      	str	r2, [sp, #28]
  401526:	2800      	cmp	r0, #0
  401528:	f171 0200 	sbcs.w	r2, r1, #0
  40152c:	f2c0 835d 	blt.w	401bea <_vfiprintf_r+0xb4e>
  401530:	1c61      	adds	r1, r4, #1
  401532:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401536:	f04f 0201 	mov.w	r2, #1
  40153a:	f47f aeea 	bne.w	401312 <_vfiprintf_r+0x276>
  40153e:	ea56 0107 	orrs.w	r1, r6, r7
  401542:	f000 824d 	beq.w	4019e0 <_vfiprintf_r+0x944>
  401546:	9302      	str	r3, [sp, #8]
  401548:	2a01      	cmp	r2, #1
  40154a:	f000 828c 	beq.w	401a66 <_vfiprintf_r+0x9ca>
  40154e:	2a02      	cmp	r2, #2
  401550:	f040 825c 	bne.w	401a0c <_vfiprintf_r+0x970>
  401554:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401556:	46cb      	mov	fp, r9
  401558:	0933      	lsrs	r3, r6, #4
  40155a:	f006 010f 	and.w	r1, r6, #15
  40155e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401562:	093a      	lsrs	r2, r7, #4
  401564:	461e      	mov	r6, r3
  401566:	4617      	mov	r7, r2
  401568:	5c43      	ldrb	r3, [r0, r1]
  40156a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40156e:	ea56 0307 	orrs.w	r3, r6, r7
  401572:	d1f1      	bne.n	401558 <_vfiprintf_r+0x4bc>
  401574:	eba9 030b 	sub.w	r3, r9, fp
  401578:	9305      	str	r3, [sp, #20]
  40157a:	e6e1      	b.n	401340 <_vfiprintf_r+0x2a4>
  40157c:	2800      	cmp	r0, #0
  40157e:	f040 83c0 	bne.w	401d02 <_vfiprintf_r+0xc66>
  401582:	0699      	lsls	r1, r3, #26
  401584:	f100 8367 	bmi.w	401c56 <_vfiprintf_r+0xbba>
  401588:	06da      	lsls	r2, r3, #27
  40158a:	f100 80f1 	bmi.w	401770 <_vfiprintf_r+0x6d4>
  40158e:	065b      	lsls	r3, r3, #25
  401590:	f140 80ee 	bpl.w	401770 <_vfiprintf_r+0x6d4>
  401594:	9a07      	ldr	r2, [sp, #28]
  401596:	6813      	ldr	r3, [r2, #0]
  401598:	3204      	adds	r2, #4
  40159a:	9207      	str	r2, [sp, #28]
  40159c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4015a0:	801a      	strh	r2, [r3, #0]
  4015a2:	e5b8      	b.n	401116 <_vfiprintf_r+0x7a>
  4015a4:	9807      	ldr	r0, [sp, #28]
  4015a6:	4a3d      	ldr	r2, [pc, #244]	; (40169c <_vfiprintf_r+0x600>)
  4015a8:	9608      	str	r6, [sp, #32]
  4015aa:	920b      	str	r2, [sp, #44]	; 0x2c
  4015ac:	6806      	ldr	r6, [r0, #0]
  4015ae:	2278      	movs	r2, #120	; 0x78
  4015b0:	2130      	movs	r1, #48	; 0x30
  4015b2:	3004      	adds	r0, #4
  4015b4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4015b8:	f043 0302 	orr.w	r3, r3, #2
  4015bc:	9007      	str	r0, [sp, #28]
  4015be:	2700      	movs	r7, #0
  4015c0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4015c4:	2202      	movs	r2, #2
  4015c6:	e69c      	b.n	401302 <_vfiprintf_r+0x266>
  4015c8:	9608      	str	r6, [sp, #32]
  4015ca:	2800      	cmp	r0, #0
  4015cc:	d099      	beq.n	401502 <_vfiprintf_r+0x466>
  4015ce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4015d2:	e796      	b.n	401502 <_vfiprintf_r+0x466>
  4015d4:	f898 2000 	ldrb.w	r2, [r8]
  4015d8:	2d00      	cmp	r5, #0
  4015da:	f47f add1 	bne.w	401180 <_vfiprintf_r+0xe4>
  4015de:	2001      	movs	r0, #1
  4015e0:	2520      	movs	r5, #32
  4015e2:	e5cd      	b.n	401180 <_vfiprintf_r+0xe4>
  4015e4:	f043 0301 	orr.w	r3, r3, #1
  4015e8:	f898 2000 	ldrb.w	r2, [r8]
  4015ec:	e5c8      	b.n	401180 <_vfiprintf_r+0xe4>
  4015ee:	9608      	str	r6, [sp, #32]
  4015f0:	2800      	cmp	r0, #0
  4015f2:	f040 8393 	bne.w	401d1c <_vfiprintf_r+0xc80>
  4015f6:	4929      	ldr	r1, [pc, #164]	; (40169c <_vfiprintf_r+0x600>)
  4015f8:	910b      	str	r1, [sp, #44]	; 0x2c
  4015fa:	069f      	lsls	r7, r3, #26
  4015fc:	f100 82e8 	bmi.w	401bd0 <_vfiprintf_r+0xb34>
  401600:	9807      	ldr	r0, [sp, #28]
  401602:	06de      	lsls	r6, r3, #27
  401604:	4601      	mov	r1, r0
  401606:	f100 8270 	bmi.w	401aea <_vfiprintf_r+0xa4e>
  40160a:	065d      	lsls	r5, r3, #25
  40160c:	f140 826d 	bpl.w	401aea <_vfiprintf_r+0xa4e>
  401610:	3104      	adds	r1, #4
  401612:	8806      	ldrh	r6, [r0, #0]
  401614:	9107      	str	r1, [sp, #28]
  401616:	2700      	movs	r7, #0
  401618:	07d8      	lsls	r0, r3, #31
  40161a:	f140 8222 	bpl.w	401a62 <_vfiprintf_r+0x9c6>
  40161e:	ea56 0107 	orrs.w	r1, r6, r7
  401622:	f000 821e 	beq.w	401a62 <_vfiprintf_r+0x9c6>
  401626:	2130      	movs	r1, #48	; 0x30
  401628:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40162c:	f043 0302 	orr.w	r3, r3, #2
  401630:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401634:	2202      	movs	r2, #2
  401636:	e664      	b.n	401302 <_vfiprintf_r+0x266>
  401638:	9608      	str	r6, [sp, #32]
  40163a:	2800      	cmp	r0, #0
  40163c:	f040 836b 	bne.w	401d16 <_vfiprintf_r+0xc7a>
  401640:	4917      	ldr	r1, [pc, #92]	; (4016a0 <_vfiprintf_r+0x604>)
  401642:	910b      	str	r1, [sp, #44]	; 0x2c
  401644:	e7d9      	b.n	4015fa <_vfiprintf_r+0x55e>
  401646:	9907      	ldr	r1, [sp, #28]
  401648:	9608      	str	r6, [sp, #32]
  40164a:	680a      	ldr	r2, [r1, #0]
  40164c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401650:	f04f 0000 	mov.w	r0, #0
  401654:	460a      	mov	r2, r1
  401656:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40165a:	3204      	adds	r2, #4
  40165c:	2001      	movs	r0, #1
  40165e:	9001      	str	r0, [sp, #4]
  401660:	9207      	str	r2, [sp, #28]
  401662:	9005      	str	r0, [sp, #20]
  401664:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401668:	9302      	str	r3, [sp, #8]
  40166a:	2400      	movs	r4, #0
  40166c:	e670      	b.n	401350 <_vfiprintf_r+0x2b4>
  40166e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401672:	f898 2000 	ldrb.w	r2, [r8]
  401676:	e583      	b.n	401180 <_vfiprintf_r+0xe4>
  401678:	f898 2000 	ldrb.w	r2, [r8]
  40167c:	2a6c      	cmp	r2, #108	; 0x6c
  40167e:	bf03      	ittte	eq
  401680:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  401684:	f043 0320 	orreq.w	r3, r3, #32
  401688:	f108 0801 	addeq.w	r8, r8, #1
  40168c:	f043 0310 	orrne.w	r3, r3, #16
  401690:	e576      	b.n	401180 <_vfiprintf_r+0xe4>
  401692:	bf00      	nop
  401694:	00405630 	.word	0x00405630
  401698:	00405640 	.word	0x00405640
  40169c:	00405614 	.word	0x00405614
  4016a0:	00405600 	.word	0x00405600
  4016a4:	9907      	ldr	r1, [sp, #28]
  4016a6:	680e      	ldr	r6, [r1, #0]
  4016a8:	460a      	mov	r2, r1
  4016aa:	2e00      	cmp	r6, #0
  4016ac:	f102 0204 	add.w	r2, r2, #4
  4016b0:	f6ff ae0f 	blt.w	4012d2 <_vfiprintf_r+0x236>
  4016b4:	9207      	str	r2, [sp, #28]
  4016b6:	f898 2000 	ldrb.w	r2, [r8]
  4016ba:	e561      	b.n	401180 <_vfiprintf_r+0xe4>
  4016bc:	f898 2000 	ldrb.w	r2, [r8]
  4016c0:	2001      	movs	r0, #1
  4016c2:	252b      	movs	r5, #43	; 0x2b
  4016c4:	e55c      	b.n	401180 <_vfiprintf_r+0xe4>
  4016c6:	9907      	ldr	r1, [sp, #28]
  4016c8:	9608      	str	r6, [sp, #32]
  4016ca:	f8d1 b000 	ldr.w	fp, [r1]
  4016ce:	f04f 0200 	mov.w	r2, #0
  4016d2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4016d6:	1d0e      	adds	r6, r1, #4
  4016d8:	f1bb 0f00 	cmp.w	fp, #0
  4016dc:	f000 82e5 	beq.w	401caa <_vfiprintf_r+0xc0e>
  4016e0:	1c67      	adds	r7, r4, #1
  4016e2:	f000 82c4 	beq.w	401c6e <_vfiprintf_r+0xbd2>
  4016e6:	4622      	mov	r2, r4
  4016e8:	2100      	movs	r1, #0
  4016ea:	4658      	mov	r0, fp
  4016ec:	9301      	str	r3, [sp, #4]
  4016ee:	f002 fa47 	bl	403b80 <memchr>
  4016f2:	9b01      	ldr	r3, [sp, #4]
  4016f4:	2800      	cmp	r0, #0
  4016f6:	f000 82e5 	beq.w	401cc4 <_vfiprintf_r+0xc28>
  4016fa:	eba0 020b 	sub.w	r2, r0, fp
  4016fe:	9205      	str	r2, [sp, #20]
  401700:	9607      	str	r6, [sp, #28]
  401702:	9302      	str	r3, [sp, #8]
  401704:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401708:	2400      	movs	r4, #0
  40170a:	e619      	b.n	401340 <_vfiprintf_r+0x2a4>
  40170c:	f898 2000 	ldrb.w	r2, [r8]
  401710:	2a2a      	cmp	r2, #42	; 0x2a
  401712:	f108 0701 	add.w	r7, r8, #1
  401716:	f000 82e9 	beq.w	401cec <_vfiprintf_r+0xc50>
  40171a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40171e:	2909      	cmp	r1, #9
  401720:	46b8      	mov	r8, r7
  401722:	f04f 0400 	mov.w	r4, #0
  401726:	f63f ad2d 	bhi.w	401184 <_vfiprintf_r+0xe8>
  40172a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40172e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401732:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401736:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40173a:	2909      	cmp	r1, #9
  40173c:	d9f5      	bls.n	40172a <_vfiprintf_r+0x68e>
  40173e:	e521      	b.n	401184 <_vfiprintf_r+0xe8>
  401740:	f043 0320 	orr.w	r3, r3, #32
  401744:	f898 2000 	ldrb.w	r2, [r8]
  401748:	e51a      	b.n	401180 <_vfiprintf_r+0xe4>
  40174a:	9608      	str	r6, [sp, #32]
  40174c:	2800      	cmp	r0, #0
  40174e:	f040 82db 	bne.w	401d08 <_vfiprintf_r+0xc6c>
  401752:	2a00      	cmp	r2, #0
  401754:	f000 80e7 	beq.w	401926 <_vfiprintf_r+0x88a>
  401758:	2101      	movs	r1, #1
  40175a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40175e:	f04f 0200 	mov.w	r2, #0
  401762:	9101      	str	r1, [sp, #4]
  401764:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401768:	9105      	str	r1, [sp, #20]
  40176a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40176e:	e77b      	b.n	401668 <_vfiprintf_r+0x5cc>
  401770:	9a07      	ldr	r2, [sp, #28]
  401772:	6813      	ldr	r3, [r2, #0]
  401774:	3204      	adds	r2, #4
  401776:	9207      	str	r2, [sp, #28]
  401778:	9a03      	ldr	r2, [sp, #12]
  40177a:	601a      	str	r2, [r3, #0]
  40177c:	e4cb      	b.n	401116 <_vfiprintf_r+0x7a>
  40177e:	aa0f      	add	r2, sp, #60	; 0x3c
  401780:	9904      	ldr	r1, [sp, #16]
  401782:	4620      	mov	r0, r4
  401784:	f7ff fc4a 	bl	40101c <__sprint_r.part.0>
  401788:	2800      	cmp	r0, #0
  40178a:	f040 8139 	bne.w	401a00 <_vfiprintf_r+0x964>
  40178e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401790:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401792:	f101 0c01 	add.w	ip, r1, #1
  401796:	46ce      	mov	lr, r9
  401798:	e5ff      	b.n	40139a <_vfiprintf_r+0x2fe>
  40179a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40179c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40179e:	1c48      	adds	r0, r1, #1
  4017a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4017a4:	2d00      	cmp	r5, #0
  4017a6:	f43f ae22 	beq.w	4013ee <_vfiprintf_r+0x352>
  4017aa:	3201      	adds	r2, #1
  4017ac:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4017b0:	2101      	movs	r1, #1
  4017b2:	2807      	cmp	r0, #7
  4017b4:	9211      	str	r2, [sp, #68]	; 0x44
  4017b6:	9010      	str	r0, [sp, #64]	; 0x40
  4017b8:	f8ca 5000 	str.w	r5, [sl]
  4017bc:	f8ca 1004 	str.w	r1, [sl, #4]
  4017c0:	f340 8108 	ble.w	4019d4 <_vfiprintf_r+0x938>
  4017c4:	2a00      	cmp	r2, #0
  4017c6:	f040 81bc 	bne.w	401b42 <_vfiprintf_r+0xaa6>
  4017ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4017cc:	2b00      	cmp	r3, #0
  4017ce:	f43f ae1f 	beq.w	401410 <_vfiprintf_r+0x374>
  4017d2:	ab0e      	add	r3, sp, #56	; 0x38
  4017d4:	2202      	movs	r2, #2
  4017d6:	4608      	mov	r0, r1
  4017d8:	931c      	str	r3, [sp, #112]	; 0x70
  4017da:	921d      	str	r2, [sp, #116]	; 0x74
  4017dc:	46ca      	mov	sl, r9
  4017de:	4601      	mov	r1, r0
  4017e0:	f10a 0a08 	add.w	sl, sl, #8
  4017e4:	3001      	adds	r0, #1
  4017e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4017e8:	2b80      	cmp	r3, #128	; 0x80
  4017ea:	f43f ae19 	beq.w	401420 <_vfiprintf_r+0x384>
  4017ee:	9b05      	ldr	r3, [sp, #20]
  4017f0:	1ae4      	subs	r4, r4, r3
  4017f2:	2c00      	cmp	r4, #0
  4017f4:	dd2e      	ble.n	401854 <_vfiprintf_r+0x7b8>
  4017f6:	2c10      	cmp	r4, #16
  4017f8:	4db3      	ldr	r5, [pc, #716]	; (401ac8 <_vfiprintf_r+0xa2c>)
  4017fa:	dd1e      	ble.n	40183a <_vfiprintf_r+0x79e>
  4017fc:	46d6      	mov	lr, sl
  4017fe:	2610      	movs	r6, #16
  401800:	9f06      	ldr	r7, [sp, #24]
  401802:	f8dd a010 	ldr.w	sl, [sp, #16]
  401806:	e006      	b.n	401816 <_vfiprintf_r+0x77a>
  401808:	1c88      	adds	r0, r1, #2
  40180a:	f10e 0e08 	add.w	lr, lr, #8
  40180e:	4619      	mov	r1, r3
  401810:	3c10      	subs	r4, #16
  401812:	2c10      	cmp	r4, #16
  401814:	dd10      	ble.n	401838 <_vfiprintf_r+0x79c>
  401816:	1c4b      	adds	r3, r1, #1
  401818:	3210      	adds	r2, #16
  40181a:	2b07      	cmp	r3, #7
  40181c:	9211      	str	r2, [sp, #68]	; 0x44
  40181e:	e88e 0060 	stmia.w	lr, {r5, r6}
  401822:	9310      	str	r3, [sp, #64]	; 0x40
  401824:	ddf0      	ble.n	401808 <_vfiprintf_r+0x76c>
  401826:	2a00      	cmp	r2, #0
  401828:	d165      	bne.n	4018f6 <_vfiprintf_r+0x85a>
  40182a:	3c10      	subs	r4, #16
  40182c:	2c10      	cmp	r4, #16
  40182e:	f04f 0001 	mov.w	r0, #1
  401832:	4611      	mov	r1, r2
  401834:	46ce      	mov	lr, r9
  401836:	dcee      	bgt.n	401816 <_vfiprintf_r+0x77a>
  401838:	46f2      	mov	sl, lr
  40183a:	4422      	add	r2, r4
  40183c:	2807      	cmp	r0, #7
  40183e:	9211      	str	r2, [sp, #68]	; 0x44
  401840:	f8ca 5000 	str.w	r5, [sl]
  401844:	f8ca 4004 	str.w	r4, [sl, #4]
  401848:	9010      	str	r0, [sp, #64]	; 0x40
  40184a:	f300 8085 	bgt.w	401958 <_vfiprintf_r+0x8bc>
  40184e:	f10a 0a08 	add.w	sl, sl, #8
  401852:	3001      	adds	r0, #1
  401854:	9905      	ldr	r1, [sp, #20]
  401856:	f8ca b000 	str.w	fp, [sl]
  40185a:	440a      	add	r2, r1
  40185c:	2807      	cmp	r0, #7
  40185e:	9211      	str	r2, [sp, #68]	; 0x44
  401860:	f8ca 1004 	str.w	r1, [sl, #4]
  401864:	9010      	str	r0, [sp, #64]	; 0x40
  401866:	f340 8082 	ble.w	40196e <_vfiprintf_r+0x8d2>
  40186a:	2a00      	cmp	r2, #0
  40186c:	f040 8118 	bne.w	401aa0 <_vfiprintf_r+0xa04>
  401870:	9b02      	ldr	r3, [sp, #8]
  401872:	9210      	str	r2, [sp, #64]	; 0x40
  401874:	0758      	lsls	r0, r3, #29
  401876:	d535      	bpl.n	4018e4 <_vfiprintf_r+0x848>
  401878:	9b08      	ldr	r3, [sp, #32]
  40187a:	9901      	ldr	r1, [sp, #4]
  40187c:	1a5c      	subs	r4, r3, r1
  40187e:	2c00      	cmp	r4, #0
  401880:	f340 80e7 	ble.w	401a52 <_vfiprintf_r+0x9b6>
  401884:	46ca      	mov	sl, r9
  401886:	2c10      	cmp	r4, #16
  401888:	f340 8218 	ble.w	401cbc <_vfiprintf_r+0xc20>
  40188c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40188e:	4e8f      	ldr	r6, [pc, #572]	; (401acc <_vfiprintf_r+0xa30>)
  401890:	9f06      	ldr	r7, [sp, #24]
  401892:	f8dd b010 	ldr.w	fp, [sp, #16]
  401896:	2510      	movs	r5, #16
  401898:	e006      	b.n	4018a8 <_vfiprintf_r+0x80c>
  40189a:	1c88      	adds	r0, r1, #2
  40189c:	f10a 0a08 	add.w	sl, sl, #8
  4018a0:	4619      	mov	r1, r3
  4018a2:	3c10      	subs	r4, #16
  4018a4:	2c10      	cmp	r4, #16
  4018a6:	dd11      	ble.n	4018cc <_vfiprintf_r+0x830>
  4018a8:	1c4b      	adds	r3, r1, #1
  4018aa:	3210      	adds	r2, #16
  4018ac:	2b07      	cmp	r3, #7
  4018ae:	9211      	str	r2, [sp, #68]	; 0x44
  4018b0:	f8ca 6000 	str.w	r6, [sl]
  4018b4:	f8ca 5004 	str.w	r5, [sl, #4]
  4018b8:	9310      	str	r3, [sp, #64]	; 0x40
  4018ba:	ddee      	ble.n	40189a <_vfiprintf_r+0x7fe>
  4018bc:	bb42      	cbnz	r2, 401910 <_vfiprintf_r+0x874>
  4018be:	3c10      	subs	r4, #16
  4018c0:	2c10      	cmp	r4, #16
  4018c2:	f04f 0001 	mov.w	r0, #1
  4018c6:	4611      	mov	r1, r2
  4018c8:	46ca      	mov	sl, r9
  4018ca:	dced      	bgt.n	4018a8 <_vfiprintf_r+0x80c>
  4018cc:	4422      	add	r2, r4
  4018ce:	2807      	cmp	r0, #7
  4018d0:	9211      	str	r2, [sp, #68]	; 0x44
  4018d2:	f8ca 6000 	str.w	r6, [sl]
  4018d6:	f8ca 4004 	str.w	r4, [sl, #4]
  4018da:	9010      	str	r0, [sp, #64]	; 0x40
  4018dc:	dd51      	ble.n	401982 <_vfiprintf_r+0x8e6>
  4018de:	2a00      	cmp	r2, #0
  4018e0:	f040 819b 	bne.w	401c1a <_vfiprintf_r+0xb7e>
  4018e4:	9b03      	ldr	r3, [sp, #12]
  4018e6:	9a08      	ldr	r2, [sp, #32]
  4018e8:	9901      	ldr	r1, [sp, #4]
  4018ea:	428a      	cmp	r2, r1
  4018ec:	bfac      	ite	ge
  4018ee:	189b      	addge	r3, r3, r2
  4018f0:	185b      	addlt	r3, r3, r1
  4018f2:	9303      	str	r3, [sp, #12]
  4018f4:	e04e      	b.n	401994 <_vfiprintf_r+0x8f8>
  4018f6:	aa0f      	add	r2, sp, #60	; 0x3c
  4018f8:	4651      	mov	r1, sl
  4018fa:	4638      	mov	r0, r7
  4018fc:	f7ff fb8e 	bl	40101c <__sprint_r.part.0>
  401900:	2800      	cmp	r0, #0
  401902:	f040 813f 	bne.w	401b84 <_vfiprintf_r+0xae8>
  401906:	9910      	ldr	r1, [sp, #64]	; 0x40
  401908:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40190a:	1c48      	adds	r0, r1, #1
  40190c:	46ce      	mov	lr, r9
  40190e:	e77f      	b.n	401810 <_vfiprintf_r+0x774>
  401910:	aa0f      	add	r2, sp, #60	; 0x3c
  401912:	4659      	mov	r1, fp
  401914:	4638      	mov	r0, r7
  401916:	f7ff fb81 	bl	40101c <__sprint_r.part.0>
  40191a:	b960      	cbnz	r0, 401936 <_vfiprintf_r+0x89a>
  40191c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40191e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401920:	1c48      	adds	r0, r1, #1
  401922:	46ca      	mov	sl, r9
  401924:	e7bd      	b.n	4018a2 <_vfiprintf_r+0x806>
  401926:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401928:	f8dd b010 	ldr.w	fp, [sp, #16]
  40192c:	2b00      	cmp	r3, #0
  40192e:	f040 81d4 	bne.w	401cda <_vfiprintf_r+0xc3e>
  401932:	2300      	movs	r3, #0
  401934:	9310      	str	r3, [sp, #64]	; 0x40
  401936:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40193a:	f013 0f01 	tst.w	r3, #1
  40193e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401942:	d102      	bne.n	40194a <_vfiprintf_r+0x8ae>
  401944:	059a      	lsls	r2, r3, #22
  401946:	f140 80de 	bpl.w	401b06 <_vfiprintf_r+0xa6a>
  40194a:	065b      	lsls	r3, r3, #25
  40194c:	f53f acb2 	bmi.w	4012b4 <_vfiprintf_r+0x218>
  401950:	9803      	ldr	r0, [sp, #12]
  401952:	b02d      	add	sp, #180	; 0xb4
  401954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401958:	2a00      	cmp	r2, #0
  40195a:	f040 8106 	bne.w	401b6a <_vfiprintf_r+0xace>
  40195e:	9a05      	ldr	r2, [sp, #20]
  401960:	921d      	str	r2, [sp, #116]	; 0x74
  401962:	2301      	movs	r3, #1
  401964:	9211      	str	r2, [sp, #68]	; 0x44
  401966:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40196a:	9310      	str	r3, [sp, #64]	; 0x40
  40196c:	46ca      	mov	sl, r9
  40196e:	f10a 0a08 	add.w	sl, sl, #8
  401972:	9b02      	ldr	r3, [sp, #8]
  401974:	0759      	lsls	r1, r3, #29
  401976:	d504      	bpl.n	401982 <_vfiprintf_r+0x8e6>
  401978:	9b08      	ldr	r3, [sp, #32]
  40197a:	9901      	ldr	r1, [sp, #4]
  40197c:	1a5c      	subs	r4, r3, r1
  40197e:	2c00      	cmp	r4, #0
  401980:	dc81      	bgt.n	401886 <_vfiprintf_r+0x7ea>
  401982:	9b03      	ldr	r3, [sp, #12]
  401984:	9908      	ldr	r1, [sp, #32]
  401986:	9801      	ldr	r0, [sp, #4]
  401988:	4281      	cmp	r1, r0
  40198a:	bfac      	ite	ge
  40198c:	185b      	addge	r3, r3, r1
  40198e:	181b      	addlt	r3, r3, r0
  401990:	9303      	str	r3, [sp, #12]
  401992:	bb72      	cbnz	r2, 4019f2 <_vfiprintf_r+0x956>
  401994:	2300      	movs	r3, #0
  401996:	9310      	str	r3, [sp, #64]	; 0x40
  401998:	46ca      	mov	sl, r9
  40199a:	f7ff bbbc 	b.w	401116 <_vfiprintf_r+0x7a>
  40199e:	aa0f      	add	r2, sp, #60	; 0x3c
  4019a0:	9904      	ldr	r1, [sp, #16]
  4019a2:	4620      	mov	r0, r4
  4019a4:	f7ff fb3a 	bl	40101c <__sprint_r.part.0>
  4019a8:	bb50      	cbnz	r0, 401a00 <_vfiprintf_r+0x964>
  4019aa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4019ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4019ae:	f101 0e01 	add.w	lr, r1, #1
  4019b2:	46cc      	mov	ip, r9
  4019b4:	e548      	b.n	401448 <_vfiprintf_r+0x3ac>
  4019b6:	2a00      	cmp	r2, #0
  4019b8:	f040 8140 	bne.w	401c3c <_vfiprintf_r+0xba0>
  4019bc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4019c0:	2900      	cmp	r1, #0
  4019c2:	f000 811b 	beq.w	401bfc <_vfiprintf_r+0xb60>
  4019c6:	2201      	movs	r2, #1
  4019c8:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4019cc:	4610      	mov	r0, r2
  4019ce:	921d      	str	r2, [sp, #116]	; 0x74
  4019d0:	911c      	str	r1, [sp, #112]	; 0x70
  4019d2:	46ca      	mov	sl, r9
  4019d4:	4601      	mov	r1, r0
  4019d6:	f10a 0a08 	add.w	sl, sl, #8
  4019da:	3001      	adds	r0, #1
  4019dc:	e507      	b.n	4013ee <_vfiprintf_r+0x352>
  4019de:	9b02      	ldr	r3, [sp, #8]
  4019e0:	2a01      	cmp	r2, #1
  4019e2:	f000 8098 	beq.w	401b16 <_vfiprintf_r+0xa7a>
  4019e6:	2a02      	cmp	r2, #2
  4019e8:	d10d      	bne.n	401a06 <_vfiprintf_r+0x96a>
  4019ea:	9302      	str	r3, [sp, #8]
  4019ec:	2600      	movs	r6, #0
  4019ee:	2700      	movs	r7, #0
  4019f0:	e5b0      	b.n	401554 <_vfiprintf_r+0x4b8>
  4019f2:	aa0f      	add	r2, sp, #60	; 0x3c
  4019f4:	9904      	ldr	r1, [sp, #16]
  4019f6:	9806      	ldr	r0, [sp, #24]
  4019f8:	f7ff fb10 	bl	40101c <__sprint_r.part.0>
  4019fc:	2800      	cmp	r0, #0
  4019fe:	d0c9      	beq.n	401994 <_vfiprintf_r+0x8f8>
  401a00:	f8dd b010 	ldr.w	fp, [sp, #16]
  401a04:	e797      	b.n	401936 <_vfiprintf_r+0x89a>
  401a06:	9302      	str	r3, [sp, #8]
  401a08:	2600      	movs	r6, #0
  401a0a:	2700      	movs	r7, #0
  401a0c:	4649      	mov	r1, r9
  401a0e:	e000      	b.n	401a12 <_vfiprintf_r+0x976>
  401a10:	4659      	mov	r1, fp
  401a12:	08f2      	lsrs	r2, r6, #3
  401a14:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  401a18:	08f8      	lsrs	r0, r7, #3
  401a1a:	f006 0307 	and.w	r3, r6, #7
  401a1e:	4607      	mov	r7, r0
  401a20:	4616      	mov	r6, r2
  401a22:	3330      	adds	r3, #48	; 0x30
  401a24:	ea56 0207 	orrs.w	r2, r6, r7
  401a28:	f801 3c01 	strb.w	r3, [r1, #-1]
  401a2c:	f101 3bff 	add.w	fp, r1, #4294967295
  401a30:	d1ee      	bne.n	401a10 <_vfiprintf_r+0x974>
  401a32:	9a02      	ldr	r2, [sp, #8]
  401a34:	07d6      	lsls	r6, r2, #31
  401a36:	f57f ad9d 	bpl.w	401574 <_vfiprintf_r+0x4d8>
  401a3a:	2b30      	cmp	r3, #48	; 0x30
  401a3c:	f43f ad9a 	beq.w	401574 <_vfiprintf_r+0x4d8>
  401a40:	3902      	subs	r1, #2
  401a42:	2330      	movs	r3, #48	; 0x30
  401a44:	f80b 3c01 	strb.w	r3, [fp, #-1]
  401a48:	eba9 0301 	sub.w	r3, r9, r1
  401a4c:	9305      	str	r3, [sp, #20]
  401a4e:	468b      	mov	fp, r1
  401a50:	e476      	b.n	401340 <_vfiprintf_r+0x2a4>
  401a52:	9b03      	ldr	r3, [sp, #12]
  401a54:	9a08      	ldr	r2, [sp, #32]
  401a56:	428a      	cmp	r2, r1
  401a58:	bfac      	ite	ge
  401a5a:	189b      	addge	r3, r3, r2
  401a5c:	185b      	addlt	r3, r3, r1
  401a5e:	9303      	str	r3, [sp, #12]
  401a60:	e798      	b.n	401994 <_vfiprintf_r+0x8f8>
  401a62:	2202      	movs	r2, #2
  401a64:	e44d      	b.n	401302 <_vfiprintf_r+0x266>
  401a66:	2f00      	cmp	r7, #0
  401a68:	bf08      	it	eq
  401a6a:	2e0a      	cmpeq	r6, #10
  401a6c:	d352      	bcc.n	401b14 <_vfiprintf_r+0xa78>
  401a6e:	46cb      	mov	fp, r9
  401a70:	4630      	mov	r0, r6
  401a72:	4639      	mov	r1, r7
  401a74:	220a      	movs	r2, #10
  401a76:	2300      	movs	r3, #0
  401a78:	f003 fa78 	bl	404f6c <__aeabi_uldivmod>
  401a7c:	3230      	adds	r2, #48	; 0x30
  401a7e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  401a82:	4630      	mov	r0, r6
  401a84:	4639      	mov	r1, r7
  401a86:	2300      	movs	r3, #0
  401a88:	220a      	movs	r2, #10
  401a8a:	f003 fa6f 	bl	404f6c <__aeabi_uldivmod>
  401a8e:	4606      	mov	r6, r0
  401a90:	460f      	mov	r7, r1
  401a92:	ea56 0307 	orrs.w	r3, r6, r7
  401a96:	d1eb      	bne.n	401a70 <_vfiprintf_r+0x9d4>
  401a98:	e56c      	b.n	401574 <_vfiprintf_r+0x4d8>
  401a9a:	9405      	str	r4, [sp, #20]
  401a9c:	46cb      	mov	fp, r9
  401a9e:	e44f      	b.n	401340 <_vfiprintf_r+0x2a4>
  401aa0:	aa0f      	add	r2, sp, #60	; 0x3c
  401aa2:	9904      	ldr	r1, [sp, #16]
  401aa4:	9806      	ldr	r0, [sp, #24]
  401aa6:	f7ff fab9 	bl	40101c <__sprint_r.part.0>
  401aaa:	2800      	cmp	r0, #0
  401aac:	d1a8      	bne.n	401a00 <_vfiprintf_r+0x964>
  401aae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ab0:	46ca      	mov	sl, r9
  401ab2:	e75e      	b.n	401972 <_vfiprintf_r+0x8d6>
  401ab4:	aa0f      	add	r2, sp, #60	; 0x3c
  401ab6:	9904      	ldr	r1, [sp, #16]
  401ab8:	9806      	ldr	r0, [sp, #24]
  401aba:	f7ff faaf 	bl	40101c <__sprint_r.part.0>
  401abe:	2800      	cmp	r0, #0
  401ac0:	d19e      	bne.n	401a00 <_vfiprintf_r+0x964>
  401ac2:	46ca      	mov	sl, r9
  401ac4:	f7ff bbc0 	b.w	401248 <_vfiprintf_r+0x1ac>
  401ac8:	00405640 	.word	0x00405640
  401acc:	00405630 	.word	0x00405630
  401ad0:	3104      	adds	r1, #4
  401ad2:	6816      	ldr	r6, [r2, #0]
  401ad4:	9107      	str	r1, [sp, #28]
  401ad6:	2201      	movs	r2, #1
  401ad8:	2700      	movs	r7, #0
  401ada:	e412      	b.n	401302 <_vfiprintf_r+0x266>
  401adc:	9807      	ldr	r0, [sp, #28]
  401ade:	4601      	mov	r1, r0
  401ae0:	3104      	adds	r1, #4
  401ae2:	6806      	ldr	r6, [r0, #0]
  401ae4:	9107      	str	r1, [sp, #28]
  401ae6:	2700      	movs	r7, #0
  401ae8:	e40b      	b.n	401302 <_vfiprintf_r+0x266>
  401aea:	680e      	ldr	r6, [r1, #0]
  401aec:	3104      	adds	r1, #4
  401aee:	9107      	str	r1, [sp, #28]
  401af0:	2700      	movs	r7, #0
  401af2:	e591      	b.n	401618 <_vfiprintf_r+0x57c>
  401af4:	9907      	ldr	r1, [sp, #28]
  401af6:	680e      	ldr	r6, [r1, #0]
  401af8:	460a      	mov	r2, r1
  401afa:	17f7      	asrs	r7, r6, #31
  401afc:	3204      	adds	r2, #4
  401afe:	9207      	str	r2, [sp, #28]
  401b00:	4630      	mov	r0, r6
  401b02:	4639      	mov	r1, r7
  401b04:	e50f      	b.n	401526 <_vfiprintf_r+0x48a>
  401b06:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401b0a:	f001 fcc3 	bl	403494 <__retarget_lock_release_recursive>
  401b0e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401b12:	e71a      	b.n	40194a <_vfiprintf_r+0x8ae>
  401b14:	9b02      	ldr	r3, [sp, #8]
  401b16:	9302      	str	r3, [sp, #8]
  401b18:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401b1c:	3630      	adds	r6, #48	; 0x30
  401b1e:	2301      	movs	r3, #1
  401b20:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  401b24:	9305      	str	r3, [sp, #20]
  401b26:	e40b      	b.n	401340 <_vfiprintf_r+0x2a4>
  401b28:	aa0f      	add	r2, sp, #60	; 0x3c
  401b2a:	9904      	ldr	r1, [sp, #16]
  401b2c:	9806      	ldr	r0, [sp, #24]
  401b2e:	f7ff fa75 	bl	40101c <__sprint_r.part.0>
  401b32:	2800      	cmp	r0, #0
  401b34:	f47f af64 	bne.w	401a00 <_vfiprintf_r+0x964>
  401b38:	9910      	ldr	r1, [sp, #64]	; 0x40
  401b3a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401b3c:	1c48      	adds	r0, r1, #1
  401b3e:	46ca      	mov	sl, r9
  401b40:	e651      	b.n	4017e6 <_vfiprintf_r+0x74a>
  401b42:	aa0f      	add	r2, sp, #60	; 0x3c
  401b44:	9904      	ldr	r1, [sp, #16]
  401b46:	9806      	ldr	r0, [sp, #24]
  401b48:	f7ff fa68 	bl	40101c <__sprint_r.part.0>
  401b4c:	2800      	cmp	r0, #0
  401b4e:	f47f af57 	bne.w	401a00 <_vfiprintf_r+0x964>
  401b52:	9910      	ldr	r1, [sp, #64]	; 0x40
  401b54:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401b56:	1c48      	adds	r0, r1, #1
  401b58:	46ca      	mov	sl, r9
  401b5a:	e448      	b.n	4013ee <_vfiprintf_r+0x352>
  401b5c:	2a00      	cmp	r2, #0
  401b5e:	f040 8091 	bne.w	401c84 <_vfiprintf_r+0xbe8>
  401b62:	2001      	movs	r0, #1
  401b64:	4611      	mov	r1, r2
  401b66:	46ca      	mov	sl, r9
  401b68:	e641      	b.n	4017ee <_vfiprintf_r+0x752>
  401b6a:	aa0f      	add	r2, sp, #60	; 0x3c
  401b6c:	9904      	ldr	r1, [sp, #16]
  401b6e:	9806      	ldr	r0, [sp, #24]
  401b70:	f7ff fa54 	bl	40101c <__sprint_r.part.0>
  401b74:	2800      	cmp	r0, #0
  401b76:	f47f af43 	bne.w	401a00 <_vfiprintf_r+0x964>
  401b7a:	9810      	ldr	r0, [sp, #64]	; 0x40
  401b7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401b7e:	3001      	adds	r0, #1
  401b80:	46ca      	mov	sl, r9
  401b82:	e667      	b.n	401854 <_vfiprintf_r+0x7b8>
  401b84:	46d3      	mov	fp, sl
  401b86:	e6d6      	b.n	401936 <_vfiprintf_r+0x89a>
  401b88:	9e07      	ldr	r6, [sp, #28]
  401b8a:	3607      	adds	r6, #7
  401b8c:	f026 0207 	bic.w	r2, r6, #7
  401b90:	f102 0108 	add.w	r1, r2, #8
  401b94:	e9d2 6700 	ldrd	r6, r7, [r2]
  401b98:	9107      	str	r1, [sp, #28]
  401b9a:	2201      	movs	r2, #1
  401b9c:	f7ff bbb1 	b.w	401302 <_vfiprintf_r+0x266>
  401ba0:	9e07      	ldr	r6, [sp, #28]
  401ba2:	3607      	adds	r6, #7
  401ba4:	f026 0607 	bic.w	r6, r6, #7
  401ba8:	e9d6 0100 	ldrd	r0, r1, [r6]
  401bac:	f106 0208 	add.w	r2, r6, #8
  401bb0:	9207      	str	r2, [sp, #28]
  401bb2:	4606      	mov	r6, r0
  401bb4:	460f      	mov	r7, r1
  401bb6:	e4b6      	b.n	401526 <_vfiprintf_r+0x48a>
  401bb8:	9e07      	ldr	r6, [sp, #28]
  401bba:	3607      	adds	r6, #7
  401bbc:	f026 0207 	bic.w	r2, r6, #7
  401bc0:	f102 0108 	add.w	r1, r2, #8
  401bc4:	e9d2 6700 	ldrd	r6, r7, [r2]
  401bc8:	9107      	str	r1, [sp, #28]
  401bca:	2200      	movs	r2, #0
  401bcc:	f7ff bb99 	b.w	401302 <_vfiprintf_r+0x266>
  401bd0:	9e07      	ldr	r6, [sp, #28]
  401bd2:	3607      	adds	r6, #7
  401bd4:	f026 0107 	bic.w	r1, r6, #7
  401bd8:	f101 0008 	add.w	r0, r1, #8
  401bdc:	9007      	str	r0, [sp, #28]
  401bde:	e9d1 6700 	ldrd	r6, r7, [r1]
  401be2:	e519      	b.n	401618 <_vfiprintf_r+0x57c>
  401be4:	46cb      	mov	fp, r9
  401be6:	f7ff bbab 	b.w	401340 <_vfiprintf_r+0x2a4>
  401bea:	252d      	movs	r5, #45	; 0x2d
  401bec:	4276      	negs	r6, r6
  401bee:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  401bf2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401bf6:	2201      	movs	r2, #1
  401bf8:	f7ff bb88 	b.w	40130c <_vfiprintf_r+0x270>
  401bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401bfe:	b9b3      	cbnz	r3, 401c2e <_vfiprintf_r+0xb92>
  401c00:	4611      	mov	r1, r2
  401c02:	2001      	movs	r0, #1
  401c04:	46ca      	mov	sl, r9
  401c06:	e5f2      	b.n	4017ee <_vfiprintf_r+0x752>
  401c08:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401c0c:	f001 fc42 	bl	403494 <__retarget_lock_release_recursive>
  401c10:	f04f 33ff 	mov.w	r3, #4294967295
  401c14:	9303      	str	r3, [sp, #12]
  401c16:	f7ff bb50 	b.w	4012ba <_vfiprintf_r+0x21e>
  401c1a:	aa0f      	add	r2, sp, #60	; 0x3c
  401c1c:	9904      	ldr	r1, [sp, #16]
  401c1e:	9806      	ldr	r0, [sp, #24]
  401c20:	f7ff f9fc 	bl	40101c <__sprint_r.part.0>
  401c24:	2800      	cmp	r0, #0
  401c26:	f47f aeeb 	bne.w	401a00 <_vfiprintf_r+0x964>
  401c2a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c2c:	e6a9      	b.n	401982 <_vfiprintf_r+0x8e6>
  401c2e:	ab0e      	add	r3, sp, #56	; 0x38
  401c30:	2202      	movs	r2, #2
  401c32:	931c      	str	r3, [sp, #112]	; 0x70
  401c34:	921d      	str	r2, [sp, #116]	; 0x74
  401c36:	2001      	movs	r0, #1
  401c38:	46ca      	mov	sl, r9
  401c3a:	e5d0      	b.n	4017de <_vfiprintf_r+0x742>
  401c3c:	aa0f      	add	r2, sp, #60	; 0x3c
  401c3e:	9904      	ldr	r1, [sp, #16]
  401c40:	9806      	ldr	r0, [sp, #24]
  401c42:	f7ff f9eb 	bl	40101c <__sprint_r.part.0>
  401c46:	2800      	cmp	r0, #0
  401c48:	f47f aeda 	bne.w	401a00 <_vfiprintf_r+0x964>
  401c4c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401c4e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c50:	1c48      	adds	r0, r1, #1
  401c52:	46ca      	mov	sl, r9
  401c54:	e5a4      	b.n	4017a0 <_vfiprintf_r+0x704>
  401c56:	9a07      	ldr	r2, [sp, #28]
  401c58:	9903      	ldr	r1, [sp, #12]
  401c5a:	6813      	ldr	r3, [r2, #0]
  401c5c:	17cd      	asrs	r5, r1, #31
  401c5e:	4608      	mov	r0, r1
  401c60:	3204      	adds	r2, #4
  401c62:	4629      	mov	r1, r5
  401c64:	9207      	str	r2, [sp, #28]
  401c66:	e9c3 0100 	strd	r0, r1, [r3]
  401c6a:	f7ff ba54 	b.w	401116 <_vfiprintf_r+0x7a>
  401c6e:	4658      	mov	r0, fp
  401c70:	9607      	str	r6, [sp, #28]
  401c72:	9302      	str	r3, [sp, #8]
  401c74:	f7ff f964 	bl	400f40 <strlen>
  401c78:	2400      	movs	r4, #0
  401c7a:	9005      	str	r0, [sp, #20]
  401c7c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401c80:	f7ff bb5e 	b.w	401340 <_vfiprintf_r+0x2a4>
  401c84:	aa0f      	add	r2, sp, #60	; 0x3c
  401c86:	9904      	ldr	r1, [sp, #16]
  401c88:	9806      	ldr	r0, [sp, #24]
  401c8a:	f7ff f9c7 	bl	40101c <__sprint_r.part.0>
  401c8e:	2800      	cmp	r0, #0
  401c90:	f47f aeb6 	bne.w	401a00 <_vfiprintf_r+0x964>
  401c94:	9910      	ldr	r1, [sp, #64]	; 0x40
  401c96:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c98:	1c48      	adds	r0, r1, #1
  401c9a:	46ca      	mov	sl, r9
  401c9c:	e5a7      	b.n	4017ee <_vfiprintf_r+0x752>
  401c9e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401ca0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ca2:	4e20      	ldr	r6, [pc, #128]	; (401d24 <_vfiprintf_r+0xc88>)
  401ca4:	3101      	adds	r1, #1
  401ca6:	f7ff bb90 	b.w	4013ca <_vfiprintf_r+0x32e>
  401caa:	2c06      	cmp	r4, #6
  401cac:	bf28      	it	cs
  401cae:	2406      	movcs	r4, #6
  401cb0:	9405      	str	r4, [sp, #20]
  401cb2:	9607      	str	r6, [sp, #28]
  401cb4:	9401      	str	r4, [sp, #4]
  401cb6:	f8df b070 	ldr.w	fp, [pc, #112]	; 401d28 <_vfiprintf_r+0xc8c>
  401cba:	e4d5      	b.n	401668 <_vfiprintf_r+0x5cc>
  401cbc:	9810      	ldr	r0, [sp, #64]	; 0x40
  401cbe:	4e19      	ldr	r6, [pc, #100]	; (401d24 <_vfiprintf_r+0xc88>)
  401cc0:	3001      	adds	r0, #1
  401cc2:	e603      	b.n	4018cc <_vfiprintf_r+0x830>
  401cc4:	9405      	str	r4, [sp, #20]
  401cc6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401cca:	9607      	str	r6, [sp, #28]
  401ccc:	9302      	str	r3, [sp, #8]
  401cce:	4604      	mov	r4, r0
  401cd0:	f7ff bb36 	b.w	401340 <_vfiprintf_r+0x2a4>
  401cd4:	4686      	mov	lr, r0
  401cd6:	f7ff bbce 	b.w	401476 <_vfiprintf_r+0x3da>
  401cda:	9806      	ldr	r0, [sp, #24]
  401cdc:	aa0f      	add	r2, sp, #60	; 0x3c
  401cde:	4659      	mov	r1, fp
  401ce0:	f7ff f99c 	bl	40101c <__sprint_r.part.0>
  401ce4:	2800      	cmp	r0, #0
  401ce6:	f43f ae24 	beq.w	401932 <_vfiprintf_r+0x896>
  401cea:	e624      	b.n	401936 <_vfiprintf_r+0x89a>
  401cec:	9907      	ldr	r1, [sp, #28]
  401cee:	f898 2001 	ldrb.w	r2, [r8, #1]
  401cf2:	680c      	ldr	r4, [r1, #0]
  401cf4:	3104      	adds	r1, #4
  401cf6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  401cfa:	46b8      	mov	r8, r7
  401cfc:	9107      	str	r1, [sp, #28]
  401cfe:	f7ff ba3f 	b.w	401180 <_vfiprintf_r+0xe4>
  401d02:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401d06:	e43c      	b.n	401582 <_vfiprintf_r+0x4e6>
  401d08:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401d0c:	e521      	b.n	401752 <_vfiprintf_r+0x6b6>
  401d0e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401d12:	f7ff bbf4 	b.w	4014fe <_vfiprintf_r+0x462>
  401d16:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401d1a:	e491      	b.n	401640 <_vfiprintf_r+0x5a4>
  401d1c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401d20:	e469      	b.n	4015f6 <_vfiprintf_r+0x55a>
  401d22:	bf00      	nop
  401d24:	00405630 	.word	0x00405630
  401d28:	00405628 	.word	0x00405628

00401d2c <__sbprintf>:
  401d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401d30:	460c      	mov	r4, r1
  401d32:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  401d36:	8989      	ldrh	r1, [r1, #12]
  401d38:	6e66      	ldr	r6, [r4, #100]	; 0x64
  401d3a:	89e5      	ldrh	r5, [r4, #14]
  401d3c:	9619      	str	r6, [sp, #100]	; 0x64
  401d3e:	f021 0102 	bic.w	r1, r1, #2
  401d42:	4606      	mov	r6, r0
  401d44:	69e0      	ldr	r0, [r4, #28]
  401d46:	f8ad 100c 	strh.w	r1, [sp, #12]
  401d4a:	4617      	mov	r7, r2
  401d4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401d50:	6a62      	ldr	r2, [r4, #36]	; 0x24
  401d52:	f8ad 500e 	strh.w	r5, [sp, #14]
  401d56:	4698      	mov	r8, r3
  401d58:	ad1a      	add	r5, sp, #104	; 0x68
  401d5a:	2300      	movs	r3, #0
  401d5c:	9007      	str	r0, [sp, #28]
  401d5e:	a816      	add	r0, sp, #88	; 0x58
  401d60:	9209      	str	r2, [sp, #36]	; 0x24
  401d62:	9306      	str	r3, [sp, #24]
  401d64:	9500      	str	r5, [sp, #0]
  401d66:	9504      	str	r5, [sp, #16]
  401d68:	9102      	str	r1, [sp, #8]
  401d6a:	9105      	str	r1, [sp, #20]
  401d6c:	f001 fb8c 	bl	403488 <__retarget_lock_init_recursive>
  401d70:	4643      	mov	r3, r8
  401d72:	463a      	mov	r2, r7
  401d74:	4669      	mov	r1, sp
  401d76:	4630      	mov	r0, r6
  401d78:	f7ff f990 	bl	40109c <_vfiprintf_r>
  401d7c:	1e05      	subs	r5, r0, #0
  401d7e:	db07      	blt.n	401d90 <__sbprintf+0x64>
  401d80:	4630      	mov	r0, r6
  401d82:	4669      	mov	r1, sp
  401d84:	f000 fe32 	bl	4029ec <_fflush_r>
  401d88:	2800      	cmp	r0, #0
  401d8a:	bf18      	it	ne
  401d8c:	f04f 35ff 	movne.w	r5, #4294967295
  401d90:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  401d94:	065b      	lsls	r3, r3, #25
  401d96:	d503      	bpl.n	401da0 <__sbprintf+0x74>
  401d98:	89a3      	ldrh	r3, [r4, #12]
  401d9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401d9e:	81a3      	strh	r3, [r4, #12]
  401da0:	9816      	ldr	r0, [sp, #88]	; 0x58
  401da2:	f001 fb73 	bl	40348c <__retarget_lock_close_recursive>
  401da6:	4628      	mov	r0, r5
  401da8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  401dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00401db0 <__svfiscanf_r>:
  401db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401db4:	468b      	mov	fp, r1
  401db6:	b0d9      	sub	sp, #356	; 0x164
  401db8:	6e49      	ldr	r1, [r1, #100]	; 0x64
  401dba:	9306      	str	r3, [sp, #24]
  401dbc:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
  401dc0:	f011 0f01 	tst.w	r1, #1
  401dc4:	4607      	mov	r7, r0
  401dc6:	b299      	uxth	r1, r3
  401dc8:	d102      	bne.n	401dd0 <__svfiscanf_r+0x20>
  401dca:	058c      	lsls	r4, r1, #22
  401dcc:	f140 83e5 	bpl.w	40259a <__svfiscanf_r+0x7ea>
  401dd0:	0488      	lsls	r0, r1, #18
  401dd2:	d409      	bmi.n	401de8 <__svfiscanf_r+0x38>
  401dd4:	f8db 1064 	ldr.w	r1, [fp, #100]	; 0x64
  401dd8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401ddc:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  401de0:	f8ab 300c 	strh.w	r3, [fp, #12]
  401de4:	f8cb 1064 	str.w	r1, [fp, #100]	; 0x64
  401de8:	4614      	mov	r4, r2
  401dea:	4626      	mov	r6, r4
  401dec:	2300      	movs	r3, #0
  401dee:	9307      	str	r3, [sp, #28]
  401df0:	9304      	str	r3, [sp, #16]
  401df2:	469a      	mov	sl, r3
  401df4:	9305      	str	r3, [sp, #20]
  401df6:	f816 3b01 	ldrb.w	r3, [r6], #1
  401dfa:	930b      	str	r3, [sp, #44]	; 0x2c
  401dfc:	b363      	cbz	r3, 401e58 <__svfiscanf_r+0xa8>
  401dfe:	f001 fb35 	bl	40346c <__locale_ctype_ptr>
  401e02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401e04:	4418      	add	r0, r3
  401e06:	7845      	ldrb	r5, [r0, #1]
  401e08:	f015 0508 	ands.w	r5, r5, #8
  401e0c:	d033      	beq.n	401e76 <__svfiscanf_r+0xc6>
  401e0e:	f8db 2004 	ldr.w	r2, [fp, #4]
  401e12:	e012      	b.n	401e3a <__svfiscanf_r+0x8a>
  401e14:	f001 fb2a 	bl	40346c <__locale_ctype_ptr>
  401e18:	f8db 3000 	ldr.w	r3, [fp]
  401e1c:	781a      	ldrb	r2, [r3, #0]
  401e1e:	4410      	add	r0, r2
  401e20:	3301      	adds	r3, #1
  401e22:	7842      	ldrb	r2, [r0, #1]
  401e24:	0711      	lsls	r1, r2, #28
  401e26:	d510      	bpl.n	401e4a <__svfiscanf_r+0x9a>
  401e28:	f8db 2004 	ldr.w	r2, [fp, #4]
  401e2c:	f8cb 3000 	str.w	r3, [fp]
  401e30:	3a01      	subs	r2, #1
  401e32:	f10a 0a01 	add.w	sl, sl, #1
  401e36:	f8cb 2004 	str.w	r2, [fp, #4]
  401e3a:	2a00      	cmp	r2, #0
  401e3c:	dcea      	bgt.n	401e14 <__svfiscanf_r+0x64>
  401e3e:	4659      	mov	r1, fp
  401e40:	4638      	mov	r0, r7
  401e42:	f002 f9a7 	bl	404194 <__srefill_r>
  401e46:	2800      	cmp	r0, #0
  401e48:	d0e4      	beq.n	401e14 <__svfiscanf_r+0x64>
  401e4a:	4634      	mov	r4, r6
  401e4c:	4626      	mov	r6, r4
  401e4e:	f816 3b01 	ldrb.w	r3, [r6], #1
  401e52:	930b      	str	r3, [sp, #44]	; 0x2c
  401e54:	2b00      	cmp	r3, #0
  401e56:	d1d2      	bne.n	401dfe <__svfiscanf_r+0x4e>
  401e58:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401e5c:	07da      	lsls	r2, r3, #31
  401e5e:	f100 81a7 	bmi.w	4021b0 <__svfiscanf_r+0x400>
  401e62:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401e66:	059b      	lsls	r3, r3, #22
  401e68:	f100 81a2 	bmi.w	4021b0 <__svfiscanf_r+0x400>
  401e6c:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401e70:	f001 fb10 	bl	403494 <__retarget_lock_release_recursive>
  401e74:	e19c      	b.n	4021b0 <__svfiscanf_r+0x400>
  401e76:	2b25      	cmp	r3, #37	; 0x25
  401e78:	f040 8084 	bne.w	401f84 <__svfiscanf_r+0x1d4>
  401e7c:	f894 8001 	ldrb.w	r8, [r4, #1]
  401e80:	462c      	mov	r4, r5
  401e82:	1c73      	adds	r3, r6, #1
  401e84:	f1b8 0f78 	cmp.w	r8, #120	; 0x78
  401e88:	f200 8196 	bhi.w	4021b8 <__svfiscanf_r+0x408>
  401e8c:	e8df f018 	tbh	[pc, r8, lsl #1]
  401e90:	01940184 	.word	0x01940184
  401e94:	01940194 	.word	0x01940194
  401e98:	01940194 	.word	0x01940194
  401e9c:	01940194 	.word	0x01940194
  401ea0:	01940194 	.word	0x01940194
  401ea4:	01940194 	.word	0x01940194
  401ea8:	01940194 	.word	0x01940194
  401eac:	01940194 	.word	0x01940194
  401eb0:	01940194 	.word	0x01940194
  401eb4:	01940194 	.word	0x01940194
  401eb8:	01940194 	.word	0x01940194
  401ebc:	01940194 	.word	0x01940194
  401ec0:	01940194 	.word	0x01940194
  401ec4:	01940194 	.word	0x01940194
  401ec8:	01940194 	.word	0x01940194
  401ecc:	01940194 	.word	0x01940194
  401ed0:	01940194 	.word	0x01940194
  401ed4:	01940194 	.word	0x01940194
  401ed8:	00790194 	.word	0x00790194
  401edc:	01940194 	.word	0x01940194
  401ee0:	01940194 	.word	0x01940194
  401ee4:	0194017e 	.word	0x0194017e
  401ee8:	01940194 	.word	0x01940194
  401eec:	01940194 	.word	0x01940194
  401ef0:	01750175 	.word	0x01750175
  401ef4:	01750175 	.word	0x01750175
  401ef8:	01750175 	.word	0x01750175
  401efc:	01750175 	.word	0x01750175
  401f00:	01750175 	.word	0x01750175
  401f04:	01940194 	.word	0x01940194
  401f08:	01940194 	.word	0x01940194
  401f0c:	01940194 	.word	0x01940194
  401f10:	01940194 	.word	0x01940194
  401f14:	01940194 	.word	0x01940194
  401f18:	01940171 	.word	0x01940171
  401f1c:	01940194 	.word	0x01940194
  401f20:	01940194 	.word	0x01940194
  401f24:	01940194 	.word	0x01940194
  401f28:	0194016b 	.word	0x0194016b
  401f2c:	01310194 	.word	0x01310194
  401f30:	01940194 	.word	0x01940194
  401f34:	01940194 	.word	0x01940194
  401f38:	01940194 	.word	0x01940194
  401f3c:	01940194 	.word	0x01940194
  401f40:	01940128 	.word	0x01940128
  401f44:	011f0194 	.word	0x011f0194
  401f48:	01940194 	.word	0x01940194
  401f4c:	01940194 	.word	0x01940194
  401f50:	01940194 	.word	0x01940194
  401f54:	011a0194 	.word	0x011a0194
  401f58:	01940108 	.word	0x01940108
  401f5c:	01940194 	.word	0x01940194
  401f60:	00930102 	.word	0x00930102
  401f64:	01940194 	.word	0x01940194
  401f68:	01940161 	.word	0x01940161
  401f6c:	0148014a 	.word	0x0148014a
  401f70:	01940144 	.word	0x01940144
  401f74:	01410194 	.word	0x01410194
  401f78:	013a0194 	.word	0x013a0194
  401f7c:	01940194 	.word	0x01940194
  401f80:	0128      	.short	0x0128
  401f82:	461e      	mov	r6, r3
  401f84:	f8db 3004 	ldr.w	r3, [fp, #4]
  401f88:	2b00      	cmp	r3, #0
  401f8a:	f340 8392 	ble.w	4026b2 <__svfiscanf_r+0x902>
  401f8e:	f8db 3000 	ldr.w	r3, [fp]
  401f92:	f816 2c01 	ldrb.w	r2, [r6, #-1]
  401f96:	7819      	ldrb	r1, [r3, #0]
  401f98:	4291      	cmp	r1, r2
  401f9a:	f47f af5d 	bne.w	401e58 <__svfiscanf_r+0xa8>
  401f9e:	f8db 2004 	ldr.w	r2, [fp, #4]
  401fa2:	3301      	adds	r3, #1
  401fa4:	3a01      	subs	r2, #1
  401fa6:	f8cb 3000 	str.w	r3, [fp]
  401faa:	f10a 0a01 	add.w	sl, sl, #1
  401fae:	f8cb 2004 	str.w	r2, [fp, #4]
  401fb2:	4634      	mov	r4, r6
  401fb4:	e74a      	b.n	401e4c <__svfiscanf_r+0x9c>
  401fb6:	9303      	str	r3, [sp, #12]
  401fb8:	4bb2      	ldr	r3, [pc, #712]	; (402284 <__svfiscanf_r+0x4d4>)
  401fba:	9307      	str	r3, [sp, #28]
  401fbc:	2300      	movs	r3, #0
  401fbe:	9304      	str	r3, [sp, #16]
  401fc0:	2603      	movs	r6, #3
  401fc2:	f8db 3004 	ldr.w	r3, [fp, #4]
  401fc6:	2b00      	cmp	r3, #0
  401fc8:	dd75      	ble.n	4020b6 <__svfiscanf_r+0x306>
  401fca:	0669      	lsls	r1, r5, #25
  401fcc:	d533      	bpl.n	402036 <__svfiscanf_r+0x286>
  401fce:	2e02      	cmp	r6, #2
  401fd0:	f000 820d 	beq.w	4023ee <__svfiscanf_r+0x63e>
  401fd4:	2e03      	cmp	r6, #3
  401fd6:	f000 8159 	beq.w	40228c <__svfiscanf_r+0x4dc>
  401fda:	2e01      	cmp	r6, #1
  401fdc:	f000 8120 	beq.w	402220 <__svfiscanf_r+0x470>
  401fe0:	2c00      	cmp	r4, #0
  401fe2:	bf08      	it	eq
  401fe4:	2401      	moveq	r4, #1
  401fe6:	f015 0301 	ands.w	r3, r5, #1
  401fea:	f040 825d 	bne.w	4024a8 <__svfiscanf_r+0x6f8>
  401fee:	06ed      	lsls	r5, r5, #27
  401ff0:	f140 830b 	bpl.w	40260a <__svfiscanf_r+0x85a>
  401ff4:	461d      	mov	r5, r3
  401ff6:	e009      	b.n	40200c <__svfiscanf_r+0x25c>
  401ff8:	4413      	add	r3, r2
  401ffa:	f8cb 3000 	str.w	r3, [fp]
  401ffe:	4415      	add	r5, r2
  402000:	1aa4      	subs	r4, r4, r2
  402002:	f002 f8c7 	bl	404194 <__srefill_r>
  402006:	2800      	cmp	r0, #0
  402008:	f040 82fb 	bne.w	402602 <__svfiscanf_r+0x852>
  40200c:	f8db 2004 	ldr.w	r2, [fp, #4]
  402010:	f8db 3000 	ldr.w	r3, [fp]
  402014:	42a2      	cmp	r2, r4
  402016:	4659      	mov	r1, fp
  402018:	4638      	mov	r0, r7
  40201a:	dbed      	blt.n	401ff8 <__svfiscanf_r+0x248>
  40201c:	1b12      	subs	r2, r2, r4
  40201e:	4423      	add	r3, r4
  402020:	f8cb 2004 	str.w	r2, [fp, #4]
  402024:	4425      	add	r5, r4
  402026:	f8cb 3000 	str.w	r3, [fp]
  40202a:	9e03      	ldr	r6, [sp, #12]
  40202c:	44aa      	add	sl, r5
  40202e:	4634      	mov	r4, r6
  402030:	e70c      	b.n	401e4c <__svfiscanf_r+0x9c>
  402032:	f8cb 3000 	str.w	r3, [fp]
  402036:	f001 fa19 	bl	40346c <__locale_ctype_ptr>
  40203a:	f8db 3000 	ldr.w	r3, [fp]
  40203e:	781a      	ldrb	r2, [r3, #0]
  402040:	4410      	add	r0, r2
  402042:	3301      	adds	r3, #1
  402044:	7842      	ldrb	r2, [r0, #1]
  402046:	0712      	lsls	r2, r2, #28
  402048:	d5c1      	bpl.n	401fce <__svfiscanf_r+0x21e>
  40204a:	f8db 2004 	ldr.w	r2, [fp, #4]
  40204e:	3a01      	subs	r2, #1
  402050:	2a00      	cmp	r2, #0
  402052:	f10a 0a01 	add.w	sl, sl, #1
  402056:	f8cb 2004 	str.w	r2, [fp, #4]
  40205a:	dcea      	bgt.n	402032 <__svfiscanf_r+0x282>
  40205c:	4659      	mov	r1, fp
  40205e:	4638      	mov	r0, r7
  402060:	f002 f898 	bl	404194 <__srefill_r>
  402064:	2800      	cmp	r0, #0
  402066:	d0e6      	beq.n	402036 <__svfiscanf_r+0x286>
  402068:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40206c:	07dc      	lsls	r4, r3, #31
  40206e:	d404      	bmi.n	40207a <__svfiscanf_r+0x2ca>
  402070:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402074:	0598      	lsls	r0, r3, #22
  402076:	f140 82b0 	bpl.w	4025da <__svfiscanf_r+0x82a>
  40207a:	9b05      	ldr	r3, [sp, #20]
  40207c:	2b00      	cmp	r3, #0
  40207e:	f000 8094 	beq.w	4021aa <__svfiscanf_r+0x3fa>
  402082:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402086:	0659      	lsls	r1, r3, #25
  402088:	f100 808f 	bmi.w	4021aa <__svfiscanf_r+0x3fa>
  40208c:	9805      	ldr	r0, [sp, #20]
  40208e:	b059      	add	sp, #356	; 0x164
  402090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402094:	f896 8001 	ldrb.w	r8, [r6, #1]
  402098:	f045 0504 	orr.w	r5, r5, #4
  40209c:	461e      	mov	r6, r3
  40209e:	e6f0      	b.n	401e82 <__svfiscanf_r+0xd2>
  4020a0:	9303      	str	r3, [sp, #12]
  4020a2:	4b78      	ldr	r3, [pc, #480]	; (402284 <__svfiscanf_r+0x4d4>)
  4020a4:	9307      	str	r3, [sp, #28]
  4020a6:	230a      	movs	r3, #10
  4020a8:	9304      	str	r3, [sp, #16]
  4020aa:	f8db 3004 	ldr.w	r3, [fp, #4]
  4020ae:	2b00      	cmp	r3, #0
  4020b0:	f04f 0603 	mov.w	r6, #3
  4020b4:	dc89      	bgt.n	401fca <__svfiscanf_r+0x21a>
  4020b6:	4659      	mov	r1, fp
  4020b8:	4638      	mov	r0, r7
  4020ba:	f002 f86b 	bl	404194 <__srefill_r>
  4020be:	2800      	cmp	r0, #0
  4020c0:	d083      	beq.n	401fca <__svfiscanf_r+0x21a>
  4020c2:	e7d1      	b.n	402068 <__svfiscanf_r+0x2b8>
  4020c4:	9303      	str	r3, [sp, #12]
  4020c6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  4020ca:	2600      	movs	r6, #0
  4020cc:	e779      	b.n	401fc2 <__svfiscanf_r+0x212>
  4020ce:	4619      	mov	r1, r3
  4020d0:	a818      	add	r0, sp, #96	; 0x60
  4020d2:	f002 f8fb 	bl	4042cc <__sccl>
  4020d6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  4020da:	9003      	str	r0, [sp, #12]
  4020dc:	2601      	movs	r6, #1
  4020de:	e770      	b.n	401fc2 <__svfiscanf_r+0x212>
  4020e0:	9303      	str	r3, [sp, #12]
  4020e2:	f445 7500 	orr.w	r5, r5, #512	; 0x200
  4020e6:	4b68      	ldr	r3, [pc, #416]	; (402288 <__svfiscanf_r+0x4d8>)
  4020e8:	9307      	str	r3, [sp, #28]
  4020ea:	2310      	movs	r3, #16
  4020ec:	9304      	str	r3, [sp, #16]
  4020ee:	2603      	movs	r6, #3
  4020f0:	e767      	b.n	401fc2 <__svfiscanf_r+0x212>
  4020f2:	9303      	str	r3, [sp, #12]
  4020f4:	f045 0501 	orr.w	r5, r5, #1
  4020f8:	4b63      	ldr	r3, [pc, #396]	; (402288 <__svfiscanf_r+0x4d8>)
  4020fa:	9307      	str	r3, [sp, #28]
  4020fc:	2308      	movs	r3, #8
  4020fe:	9304      	str	r3, [sp, #16]
  402100:	2603      	movs	r6, #3
  402102:	e75e      	b.n	401fc2 <__svfiscanf_r+0x212>
  402104:	9303      	str	r3, [sp, #12]
  402106:	4b60      	ldr	r3, [pc, #384]	; (402288 <__svfiscanf_r+0x4d8>)
  402108:	9307      	str	r3, [sp, #28]
  40210a:	230a      	movs	r3, #10
  40210c:	9304      	str	r3, [sp, #16]
  40210e:	2603      	movs	r6, #3
  402110:	e757      	b.n	401fc2 <__svfiscanf_r+0x212>
  402112:	9303      	str	r3, [sp, #12]
  402114:	2602      	movs	r6, #2
  402116:	e754      	b.n	401fc2 <__svfiscanf_r+0x212>
  402118:	9303      	str	r3, [sp, #12]
  40211a:	f445 7508 	orr.w	r5, r5, #544	; 0x220
  40211e:	e7e2      	b.n	4020e6 <__svfiscanf_r+0x336>
  402120:	9303      	str	r3, [sp, #12]
  402122:	e7e9      	b.n	4020f8 <__svfiscanf_r+0x348>
  402124:	06ea      	lsls	r2, r5, #27
  402126:	9303      	str	r3, [sp, #12]
  402128:	d477      	bmi.n	40221a <__svfiscanf_r+0x46a>
  40212a:	076b      	lsls	r3, r5, #29
  40212c:	f100 82ec 	bmi.w	402708 <__svfiscanf_r+0x958>
  402130:	07ee      	lsls	r6, r5, #31
  402132:	f100 82d8 	bmi.w	4026e6 <__svfiscanf_r+0x936>
  402136:	07ad      	lsls	r5, r5, #30
  402138:	f140 82d5 	bpl.w	4026e6 <__svfiscanf_r+0x936>
  40213c:	9a06      	ldr	r2, [sp, #24]
  40213e:	9e03      	ldr	r6, [sp, #12]
  402140:	6813      	ldr	r3, [r2, #0]
  402142:	4650      	mov	r0, sl
  402144:	17c1      	asrs	r1, r0, #31
  402146:	3204      	adds	r2, #4
  402148:	9206      	str	r2, [sp, #24]
  40214a:	e9c3 0100 	strd	r0, r1, [r3]
  40214e:	4634      	mov	r4, r6
  402150:	e67c      	b.n	401e4c <__svfiscanf_r+0x9c>
  402152:	f896 8001 	ldrb.w	r8, [r6, #1]
  402156:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  40215a:	f000 82b2 	beq.w	4026c2 <__svfiscanf_r+0x912>
  40215e:	f045 0501 	orr.w	r5, r5, #1
  402162:	461e      	mov	r6, r3
  402164:	e68d      	b.n	401e82 <__svfiscanf_r+0xd2>
  402166:	f896 8001 	ldrb.w	r8, [r6, #1]
  40216a:	f045 0502 	orr.w	r5, r5, #2
  40216e:	461e      	mov	r6, r3
  402170:	e687      	b.n	401e82 <__svfiscanf_r+0xd2>
  402172:	9303      	str	r3, [sp, #12]
  402174:	f045 0501 	orr.w	r5, r5, #1
  402178:	e793      	b.n	4020a2 <__svfiscanf_r+0x2f2>
  40217a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40217e:	eb08 0444 	add.w	r4, r8, r4, lsl #1
  402182:	3c30      	subs	r4, #48	; 0x30
  402184:	f896 8001 	ldrb.w	r8, [r6, #1]
  402188:	461e      	mov	r6, r3
  40218a:	e67a      	b.n	401e82 <__svfiscanf_r+0xd2>
  40218c:	f896 8001 	ldrb.w	r8, [r6, #1]
  402190:	f045 0510 	orr.w	r5, r5, #16
  402194:	461e      	mov	r6, r3
  402196:	e674      	b.n	401e82 <__svfiscanf_r+0xd2>
  402198:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40219c:	07dc      	lsls	r4, r3, #31
  40219e:	d404      	bmi.n	4021aa <__svfiscanf_r+0x3fa>
  4021a0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4021a4:	0598      	lsls	r0, r3, #22
  4021a6:	f140 8293 	bpl.w	4026d0 <__svfiscanf_r+0x920>
  4021aa:	f04f 33ff 	mov.w	r3, #4294967295
  4021ae:	9305      	str	r3, [sp, #20]
  4021b0:	9805      	ldr	r0, [sp, #20]
  4021b2:	b059      	add	sp, #356	; 0x164
  4021b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4021b8:	9303      	str	r3, [sp, #12]
  4021ba:	f001 f957 	bl	40346c <__locale_ctype_ptr>
  4021be:	4440      	add	r0, r8
  4021c0:	7843      	ldrb	r3, [r0, #1]
  4021c2:	f003 0303 	and.w	r3, r3, #3
  4021c6:	2b01      	cmp	r3, #1
  4021c8:	f47f af6b 	bne.w	4020a2 <__svfiscanf_r+0x2f2>
  4021cc:	f045 0501 	orr.w	r5, r5, #1
  4021d0:	e767      	b.n	4020a2 <__svfiscanf_r+0x2f2>
  4021d2:	ab0c      	add	r3, sp, #48	; 0x30
  4021d4:	4618      	mov	r0, r3
  4021d6:	2208      	movs	r2, #8
  4021d8:	2100      	movs	r1, #0
  4021da:	9308      	str	r3, [sp, #32]
  4021dc:	f7fe fd32 	bl	400c44 <memset>
  4021e0:	f015 0310 	ands.w	r3, r5, #16
  4021e4:	9309      	str	r3, [sp, #36]	; 0x24
  4021e6:	f000 81eb 	beq.w	4025c0 <__svfiscanf_r+0x810>
  4021ea:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
  4021ee:	2600      	movs	r6, #0
  4021f0:	f10d 0838 	add.w	r8, sp, #56	; 0x38
  4021f4:	f001 f93a 	bl	40346c <__locale_ctype_ptr>
  4021f8:	f8db 3000 	ldr.w	r3, [fp]
  4021fc:	781b      	ldrb	r3, [r3, #0]
  4021fe:	4403      	add	r3, r0
  402200:	785b      	ldrb	r3, [r3, #1]
  402202:	071a      	lsls	r2, r3, #28
  402204:	d402      	bmi.n	40220c <__svfiscanf_r+0x45c>
  402206:	2c00      	cmp	r4, #0
  402208:	f040 8289 	bne.w	40271e <__svfiscanf_r+0x96e>
  40220c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40220e:	b923      	cbnz	r3, 40221a <__svfiscanf_r+0x46a>
  402210:	f8c9 3000 	str.w	r3, [r9]
  402214:	9b05      	ldr	r3, [sp, #20]
  402216:	3301      	adds	r3, #1
  402218:	9305      	str	r3, [sp, #20]
  40221a:	9e03      	ldr	r6, [sp, #12]
  40221c:	4634      	mov	r4, r6
  40221e:	e615      	b.n	401e4c <__svfiscanf_r+0x9c>
  402220:	2c00      	cmp	r4, #0
  402222:	bf08      	it	eq
  402224:	f04f 34ff 	moveq.w	r4, #4294967295
  402228:	06e8      	lsls	r0, r5, #27
  40222a:	f140 810b 	bpl.w	402444 <__svfiscanf_r+0x694>
  40222e:	f8db 2000 	ldr.w	r2, [fp]
  402232:	2500      	movs	r5, #0
  402234:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  402238:	7813      	ldrb	r3, [r2, #0]
  40223a:	f818 3003 	ldrb.w	r3, [r8, r3]
  40223e:	3201      	adds	r2, #1
  402240:	b1db      	cbz	r3, 40227a <__svfiscanf_r+0x4ca>
  402242:	f8db 3004 	ldr.w	r3, [fp, #4]
  402246:	f8cb 2000 	str.w	r2, [fp]
  40224a:	3501      	adds	r5, #1
  40224c:	3b01      	subs	r3, #1
  40224e:	42ac      	cmp	r4, r5
  402250:	f8cb 3004 	str.w	r3, [fp, #4]
  402254:	f43f aee9 	beq.w	40202a <__svfiscanf_r+0x27a>
  402258:	2b00      	cmp	r3, #0
  40225a:	dced      	bgt.n	402238 <__svfiscanf_r+0x488>
  40225c:	4659      	mov	r1, fp
  40225e:	4638      	mov	r0, r7
  402260:	f001 ff98 	bl	404194 <__srefill_r>
  402264:	2800      	cmp	r0, #0
  402266:	f47f aee0 	bne.w	40202a <__svfiscanf_r+0x27a>
  40226a:	f8db 2000 	ldr.w	r2, [fp]
  40226e:	7813      	ldrb	r3, [r2, #0]
  402270:	f818 3003 	ldrb.w	r3, [r8, r3]
  402274:	3201      	adds	r2, #1
  402276:	2b00      	cmp	r3, #0
  402278:	d1e3      	bne.n	402242 <__svfiscanf_r+0x492>
  40227a:	2d00      	cmp	r5, #0
  40227c:	f47f aed5 	bne.w	40202a <__svfiscanf_r+0x27a>
  402280:	e5ea      	b.n	401e58 <__svfiscanf_r+0xa8>
  402282:	bf00      	nop
  402284:	004044f1 	.word	0x004044f1
  402288:	0040481d 	.word	0x0040481d
  40228c:	1e63      	subs	r3, r4, #1
  40228e:	2b26      	cmp	r3, #38	; 0x26
  402290:	bf8c      	ite	hi
  402292:	f1a4 0227 	subhi.w	r2, r4, #39	; 0x27
  402296:	2200      	movls	r2, #0
  402298:	f04f 0900 	mov.w	r9, #0
  40229c:	4611      	mov	r1, r2
  40229e:	ae0e      	add	r6, sp, #56	; 0x38
  4022a0:	464b      	mov	r3, r9
  4022a2:	46b9      	mov	r9, r7
  4022a4:	9f04      	ldr	r7, [sp, #16]
  4022a6:	4652      	mov	r2, sl
  4022a8:	bf88      	it	hi
  4022aa:	2427      	movhi	r4, #39	; 0x27
  4022ac:	f445 6558 	orr.w	r5, r5, #3456	; 0xd80
  4022b0:	46b0      	mov	r8, r6
  4022b2:	468a      	mov	sl, r1
  4022b4:	f8db 0000 	ldr.w	r0, [fp]
  4022b8:	f890 e000 	ldrb.w	lr, [r0]
  4022bc:	f1ae 012b 	sub.w	r1, lr, #43	; 0x2b
  4022c0:	294d      	cmp	r1, #77	; 0x4d
  4022c2:	d842      	bhi.n	40234a <__svfiscanf_r+0x59a>
  4022c4:	e8df f001 	tbb	[pc, r1]
  4022c8:	418e418e 	.word	0x418e418e
  4022cc:	63636941 	.word	0x63636941
  4022d0:	63636363 	.word	0x63636363
  4022d4:	415d5d63 	.word	0x415d5d63
  4022d8:	41414141 	.word	0x41414141
  4022dc:	58584141 	.word	0x58584141
  4022e0:	58585858 	.word	0x58585858
  4022e4:	41414141 	.word	0x41414141
  4022e8:	41414141 	.word	0x41414141
  4022ec:	41414141 	.word	0x41414141
  4022f0:	41414141 	.word	0x41414141
  4022f4:	41412741 	.word	0x41412741
  4022f8:	41414141 	.word	0x41414141
  4022fc:	58584141 	.word	0x58584141
  402300:	58585858 	.word	0x58585858
  402304:	41414141 	.word	0x41414141
  402308:	41414141 	.word	0x41414141
  40230c:	41414141 	.word	0x41414141
  402310:	41414141 	.word	0x41414141
  402314:	2741      	.short	0x2741
  402316:	f405 61c0 	and.w	r1, r5, #1536	; 0x600
  40231a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40231e:	d114      	bne.n	40234a <__svfiscanf_r+0x59a>
  402320:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  402324:	f445 65a0 	orr.w	r5, r5, #1280	; 0x500
  402328:	2710      	movs	r7, #16
  40232a:	f8db 1004 	ldr.w	r1, [fp, #4]
  40232e:	f888 e000 	strb.w	lr, [r8]
  402332:	3901      	subs	r1, #1
  402334:	2900      	cmp	r1, #0
  402336:	f108 0801 	add.w	r8, r8, #1
  40233a:	f8cb 1004 	str.w	r1, [fp, #4]
  40233e:	dd46      	ble.n	4023ce <__svfiscanf_r+0x61e>
  402340:	3001      	adds	r0, #1
  402342:	f8cb 0000 	str.w	r0, [fp]
  402346:	3c01      	subs	r4, #1
  402348:	d1b4      	bne.n	4022b4 <__svfiscanf_r+0x504>
  40234a:	05e9      	lsls	r1, r5, #23
  40234c:	9704      	str	r7, [sp, #16]
  40234e:	4692      	mov	sl, r2
  402350:	464f      	mov	r7, r9
  402352:	4699      	mov	r9, r3
  402354:	d505      	bpl.n	402362 <__svfiscanf_r+0x5b2>
  402356:	45b0      	cmp	r8, r6
  402358:	f200 81a2 	bhi.w	4026a0 <__svfiscanf_r+0x8f0>
  40235c:	45b0      	cmp	r8, r6
  40235e:	f43f ad7b 	beq.w	401e58 <__svfiscanf_r+0xa8>
  402362:	f015 0410 	ands.w	r4, r5, #16
  402366:	f000 80e5 	beq.w	402534 <__svfiscanf_r+0x784>
  40236a:	eba8 0606 	sub.w	r6, r8, r6
  40236e:	44b1      	add	r9, r6
  402370:	9e03      	ldr	r6, [sp, #12]
  402372:	44ca      	add	sl, r9
  402374:	4634      	mov	r4, r6
  402376:	e569      	b.n	401e4c <__svfiscanf_r+0x9c>
  402378:	2f0a      	cmp	r7, #10
  40237a:	dde6      	ble.n	40234a <__svfiscanf_r+0x59a>
  40237c:	f425 6538 	bic.w	r5, r5, #2944	; 0xb80
  402380:	e7d3      	b.n	40232a <__svfiscanf_r+0x57a>
  402382:	49ac      	ldr	r1, [pc, #688]	; (402634 <__svfiscanf_r+0x884>)
  402384:	f931 7017 	ldrsh.w	r7, [r1, r7, lsl #1]
  402388:	2f08      	cmp	r7, #8
  40238a:	dcf7      	bgt.n	40237c <__svfiscanf_r+0x5cc>
  40238c:	e7dd      	b.n	40234a <__svfiscanf_r+0x59a>
  40238e:	49a9      	ldr	r1, [pc, #676]	; (402634 <__svfiscanf_r+0x884>)
  402390:	f425 6538 	bic.w	r5, r5, #2944	; 0xb80
  402394:	f931 7017 	ldrsh.w	r7, [r1, r7, lsl #1]
  402398:	e7c7      	b.n	40232a <__svfiscanf_r+0x57a>
  40239a:	0529      	lsls	r1, r5, #20
  40239c:	d5c5      	bpl.n	40232a <__svfiscanf_r+0x57a>
  40239e:	b917      	cbnz	r7, 4023a6 <__svfiscanf_r+0x5f6>
  4023a0:	f445 7500 	orr.w	r5, r5, #512	; 0x200
  4023a4:	2708      	movs	r7, #8
  4023a6:	0569      	lsls	r1, r5, #21
  4023a8:	f100 80eb 	bmi.w	402582 <__svfiscanf_r+0x7d2>
  4023ac:	f425 7560 	bic.w	r5, r5, #896	; 0x380
  4023b0:	f1ba 0f00 	cmp.w	sl, #0
  4023b4:	d002      	beq.n	4023bc <__svfiscanf_r+0x60c>
  4023b6:	f10a 3aff 	add.w	sl, sl, #4294967295
  4023ba:	3401      	adds	r4, #1
  4023bc:	f8db 1004 	ldr.w	r1, [fp, #4]
  4023c0:	3901      	subs	r1, #1
  4023c2:	2900      	cmp	r1, #0
  4023c4:	f103 0301 	add.w	r3, r3, #1
  4023c8:	f8cb 1004 	str.w	r1, [fp, #4]
  4023cc:	dcb8      	bgt.n	402340 <__svfiscanf_r+0x590>
  4023ce:	4659      	mov	r1, fp
  4023d0:	4648      	mov	r0, r9
  4023d2:	9308      	str	r3, [sp, #32]
  4023d4:	9204      	str	r2, [sp, #16]
  4023d6:	f001 fedd 	bl	404194 <__srefill_r>
  4023da:	9a04      	ldr	r2, [sp, #16]
  4023dc:	9b08      	ldr	r3, [sp, #32]
  4023de:	2800      	cmp	r0, #0
  4023e0:	d0b1      	beq.n	402346 <__svfiscanf_r+0x596>
  4023e2:	e7b2      	b.n	40234a <__svfiscanf_r+0x59a>
  4023e4:	0629      	lsls	r1, r5, #24
  4023e6:	d5b0      	bpl.n	40234a <__svfiscanf_r+0x59a>
  4023e8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  4023ec:	e79d      	b.n	40232a <__svfiscanf_r+0x57a>
  4023ee:	2c00      	cmp	r4, #0
  4023f0:	bf08      	it	eq
  4023f2:	f04f 34ff 	moveq.w	r4, #4294967295
  4023f6:	f015 0601 	ands.w	r6, r5, #1
  4023fa:	f47f aeea 	bne.w	4021d2 <__svfiscanf_r+0x422>
  4023fe:	06eb      	lsls	r3, r5, #27
  402400:	f140 811c 	bpl.w	40263c <__svfiscanf_r+0x88c>
  402404:	f001 f832 	bl	40346c <__locale_ctype_ptr>
  402408:	f8db 3000 	ldr.w	r3, [fp]
  40240c:	781a      	ldrb	r2, [r3, #0]
  40240e:	4410      	add	r0, r2
  402410:	3301      	adds	r3, #1
  402412:	7842      	ldrb	r2, [r0, #1]
  402414:	0715      	lsls	r5, r2, #28
  402416:	d411      	bmi.n	40243c <__svfiscanf_r+0x68c>
  402418:	f8db 2004 	ldr.w	r2, [fp, #4]
  40241c:	f8cb 3000 	str.w	r3, [fp]
  402420:	3601      	adds	r6, #1
  402422:	3a01      	subs	r2, #1
  402424:	42b4      	cmp	r4, r6
  402426:	f8cb 2004 	str.w	r2, [fp, #4]
  40242a:	d007      	beq.n	40243c <__svfiscanf_r+0x68c>
  40242c:	2a00      	cmp	r2, #0
  40242e:	dce9      	bgt.n	402404 <__svfiscanf_r+0x654>
  402430:	4659      	mov	r1, fp
  402432:	4638      	mov	r0, r7
  402434:	f001 feae 	bl	404194 <__srefill_r>
  402438:	2800      	cmp	r0, #0
  40243a:	d0e3      	beq.n	402404 <__svfiscanf_r+0x654>
  40243c:	44b2      	add	sl, r6
  40243e:	9e03      	ldr	r6, [sp, #12]
  402440:	4634      	mov	r4, r6
  402442:	e503      	b.n	401e4c <__svfiscanf_r+0x9c>
  402444:	9a06      	ldr	r2, [sp, #24]
  402446:	6815      	ldr	r5, [r2, #0]
  402448:	1d16      	adds	r6, r2, #4
  40244a:	46a9      	mov	r9, r5
  40244c:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  402450:	f8db 3000 	ldr.w	r3, [fp]
  402454:	781a      	ldrb	r2, [r3, #0]
  402456:	f818 2002 	ldrb.w	r2, [r8, r2]
  40245a:	1c59      	adds	r1, r3, #1
  40245c:	b1c2      	cbz	r2, 402490 <__svfiscanf_r+0x6e0>
  40245e:	f8db 2004 	ldr.w	r2, [fp, #4]
  402462:	f8cb 1000 	str.w	r1, [fp]
  402466:	3a01      	subs	r2, #1
  402468:	f8cb 2004 	str.w	r2, [fp, #4]
  40246c:	781b      	ldrb	r3, [r3, #0]
  40246e:	f809 3b01 	strb.w	r3, [r9], #1
  402472:	3c01      	subs	r4, #1
  402474:	d00c      	beq.n	402490 <__svfiscanf_r+0x6e0>
  402476:	f8db 3004 	ldr.w	r3, [fp, #4]
  40247a:	2b00      	cmp	r3, #0
  40247c:	dce8      	bgt.n	402450 <__svfiscanf_r+0x6a0>
  40247e:	4659      	mov	r1, fp
  402480:	4638      	mov	r0, r7
  402482:	f001 fe87 	bl	404194 <__srefill_r>
  402486:	2800      	cmp	r0, #0
  402488:	d0e2      	beq.n	402450 <__svfiscanf_r+0x6a0>
  40248a:	454d      	cmp	r5, r9
  40248c:	f43f adec 	beq.w	402068 <__svfiscanf_r+0x2b8>
  402490:	ebb9 0505 	subs.w	r5, r9, r5
  402494:	f43f ace0 	beq.w	401e58 <__svfiscanf_r+0xa8>
  402498:	9a05      	ldr	r2, [sp, #20]
  40249a:	9606      	str	r6, [sp, #24]
  40249c:	2300      	movs	r3, #0
  40249e:	3201      	adds	r2, #1
  4024a0:	9205      	str	r2, [sp, #20]
  4024a2:	f889 3000 	strb.w	r3, [r9]
  4024a6:	e5c0      	b.n	40202a <__svfiscanf_r+0x27a>
  4024a8:	ab0c      	add	r3, sp, #48	; 0x30
  4024aa:	4618      	mov	r0, r3
  4024ac:	2208      	movs	r2, #8
  4024ae:	2100      	movs	r1, #0
  4024b0:	9308      	str	r3, [sp, #32]
  4024b2:	f7fe fbc7 	bl	400c44 <memset>
  4024b6:	f015 0310 	ands.w	r3, r5, #16
  4024ba:	9309      	str	r3, [sp, #36]	; 0x24
  4024bc:	d077      	beq.n	4025ae <__svfiscanf_r+0x7fe>
  4024be:	f04f 0900 	mov.w	r9, #0
  4024c2:	2c00      	cmp	r4, #0
  4024c4:	f43f aea9 	beq.w	40221a <__svfiscanf_r+0x46a>
  4024c8:	2500      	movs	r5, #0
  4024ca:	f10d 0838 	add.w	r8, sp, #56	; 0x38
  4024ce:	f000 ffbb 	bl	403448 <__locale_mb_cur_max>
  4024d2:	42a8      	cmp	r0, r5
  4024d4:	f43f adc8 	beq.w	402068 <__svfiscanf_r+0x2b8>
  4024d8:	e89b 000c 	ldmia.w	fp, {r2, r3}
  4024dc:	f812 0b01 	ldrb.w	r0, [r2], #1
  4024e0:	f8cb 2000 	str.w	r2, [fp]
  4024e4:	3b01      	subs	r3, #1
  4024e6:	9a08      	ldr	r2, [sp, #32]
  4024e8:	9200      	str	r2, [sp, #0]
  4024ea:	1c6e      	adds	r6, r5, #1
  4024ec:	f8cb 3004 	str.w	r3, [fp, #4]
  4024f0:	f808 0005 	strb.w	r0, [r8, r5]
  4024f4:	4633      	mov	r3, r6
  4024f6:	4642      	mov	r2, r8
  4024f8:	4649      	mov	r1, r9
  4024fa:	4638      	mov	r0, r7
  4024fc:	f001 fafc 	bl	403af8 <_mbrtowc_r>
  402500:	1c43      	adds	r3, r0, #1
  402502:	f43f adb1 	beq.w	402068 <__svfiscanf_r+0x2b8>
  402506:	2800      	cmp	r0, #0
  402508:	d16c      	bne.n	4025e4 <__svfiscanf_r+0x834>
  40250a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40250c:	2b00      	cmp	r3, #0
  40250e:	d16d      	bne.n	4025ec <__svfiscanf_r+0x83c>
  402510:	f8c9 3000 	str.w	r3, [r9]
  402514:	44b2      	add	sl, r6
  402516:	3c01      	subs	r4, #1
  402518:	f109 0904 	add.w	r9, r9, #4
  40251c:	2500      	movs	r5, #0
  40251e:	f8db 3004 	ldr.w	r3, [fp, #4]
  402522:	2b00      	cmp	r3, #0
  402524:	dd30      	ble.n	402588 <__svfiscanf_r+0x7d8>
  402526:	2c00      	cmp	r4, #0
  402528:	d1d1      	bne.n	4024ce <__svfiscanf_r+0x71e>
  40252a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40252c:	2b00      	cmp	r3, #0
  40252e:	f47f ae74 	bne.w	40221a <__svfiscanf_r+0x46a>
  402532:	e66f      	b.n	402214 <__svfiscanf_r+0x464>
  402534:	4622      	mov	r2, r4
  402536:	f888 4000 	strb.w	r4, [r8]
  40253a:	9b04      	ldr	r3, [sp, #16]
  40253c:	9c07      	ldr	r4, [sp, #28]
  40253e:	4631      	mov	r1, r6
  402540:	4638      	mov	r0, r7
  402542:	47a0      	blx	r4
  402544:	06aa      	lsls	r2, r5, #26
  402546:	d442      	bmi.n	4025ce <__svfiscanf_r+0x81e>
  402548:	076b      	lsls	r3, r5, #29
  40254a:	f100 80d7 	bmi.w	4026fc <__svfiscanf_r+0x94c>
  40254e:	f015 0201 	ands.w	r2, r5, #1
  402552:	d13c      	bne.n	4025ce <__svfiscanf_r+0x81e>
  402554:	07ad      	lsls	r5, r5, #30
  402556:	d53a      	bpl.n	4025ce <__svfiscanf_r+0x81e>
  402558:	9b07      	ldr	r3, [sp, #28]
  40255a:	4619      	mov	r1, r3
  40255c:	4b36      	ldr	r3, [pc, #216]	; (402638 <__svfiscanf_r+0x888>)
  40255e:	4299      	cmp	r1, r3
  402560:	4638      	mov	r0, r7
  402562:	9b04      	ldr	r3, [sp, #16]
  402564:	4631      	mov	r1, r6
  402566:	f000 811e 	beq.w	4027a6 <__svfiscanf_r+0x9f6>
  40256a:	f002 f8a1 	bl	4046b0 <_strtoll_r>
  40256e:	9a06      	ldr	r2, [sp, #24]
  402570:	6813      	ldr	r3, [r2, #0]
  402572:	e9c3 0100 	strd	r0, r1, [r3]
  402576:	3204      	adds	r2, #4
  402578:	9206      	str	r2, [sp, #24]
  40257a:	9b05      	ldr	r3, [sp, #20]
  40257c:	3301      	adds	r3, #1
  40257e:	9305      	str	r3, [sp, #20]
  402580:	e6f3      	b.n	40236a <__svfiscanf_r+0x5ba>
  402582:	f425 65b0 	bic.w	r5, r5, #1408	; 0x580
  402586:	e6d0      	b.n	40232a <__svfiscanf_r+0x57a>
  402588:	4659      	mov	r1, fp
  40258a:	4638      	mov	r0, r7
  40258c:	f001 fe02 	bl	404194 <__srefill_r>
  402590:	2800      	cmp	r0, #0
  402592:	d0c8      	beq.n	402526 <__svfiscanf_r+0x776>
  402594:	2d00      	cmp	r5, #0
  402596:	d0c8      	beq.n	40252a <__svfiscanf_r+0x77a>
  402598:	e566      	b.n	402068 <__svfiscanf_r+0x2b8>
  40259a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40259e:	9203      	str	r2, [sp, #12]
  4025a0:	f000 ff76 	bl	403490 <__retarget_lock_acquire_recursive>
  4025a4:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
  4025a8:	9a03      	ldr	r2, [sp, #12]
  4025aa:	b299      	uxth	r1, r3
  4025ac:	e410      	b.n	401dd0 <__svfiscanf_r+0x20>
  4025ae:	9a06      	ldr	r2, [sp, #24]
  4025b0:	4613      	mov	r3, r2
  4025b2:	3304      	adds	r3, #4
  4025b4:	f8d2 9000 	ldr.w	r9, [r2]
  4025b8:	9306      	str	r3, [sp, #24]
  4025ba:	2c00      	cmp	r4, #0
  4025bc:	d184      	bne.n	4024c8 <__svfiscanf_r+0x718>
  4025be:	e629      	b.n	402214 <__svfiscanf_r+0x464>
  4025c0:	9a06      	ldr	r2, [sp, #24]
  4025c2:	4613      	mov	r3, r2
  4025c4:	3304      	adds	r3, #4
  4025c6:	f8d2 9000 	ldr.w	r9, [r2]
  4025ca:	9306      	str	r3, [sp, #24]
  4025cc:	e60f      	b.n	4021ee <__svfiscanf_r+0x43e>
  4025ce:	9a06      	ldr	r2, [sp, #24]
  4025d0:	6813      	ldr	r3, [r2, #0]
  4025d2:	3204      	adds	r2, #4
  4025d4:	9206      	str	r2, [sp, #24]
  4025d6:	6018      	str	r0, [r3, #0]
  4025d8:	e7cf      	b.n	40257a <__svfiscanf_r+0x7ca>
  4025da:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4025de:	f000 ff59 	bl	403494 <__retarget_lock_release_recursive>
  4025e2:	e54a      	b.n	40207a <__svfiscanf_r+0x2ca>
  4025e4:	3002      	adds	r0, #2
  4025e6:	d105      	bne.n	4025f4 <__svfiscanf_r+0x844>
  4025e8:	4635      	mov	r5, r6
  4025ea:	e798      	b.n	40251e <__svfiscanf_r+0x76e>
  4025ec:	44b2      	add	sl, r6
  4025ee:	3c01      	subs	r4, #1
  4025f0:	4605      	mov	r5, r0
  4025f2:	e794      	b.n	40251e <__svfiscanf_r+0x76e>
  4025f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4025f6:	44b2      	add	sl, r6
  4025f8:	3c01      	subs	r4, #1
  4025fa:	2b00      	cmp	r3, #0
  4025fc:	d08c      	beq.n	402518 <__svfiscanf_r+0x768>
  4025fe:	2500      	movs	r5, #0
  402600:	e78d      	b.n	40251e <__svfiscanf_r+0x76e>
  402602:	2d00      	cmp	r5, #0
  402604:	f47f ad11 	bne.w	40202a <__svfiscanf_r+0x27a>
  402608:	e52e      	b.n	402068 <__svfiscanf_r+0x2b8>
  40260a:	9d06      	ldr	r5, [sp, #24]
  40260c:	4623      	mov	r3, r4
  40260e:	6829      	ldr	r1, [r5, #0]
  402610:	f8cd b000 	str.w	fp, [sp]
  402614:	2201      	movs	r2, #1
  402616:	4638      	mov	r0, r7
  402618:	f000 fb28 	bl	402c6c <_fread_r>
  40261c:	1d2e      	adds	r6, r5, #4
  40261e:	2800      	cmp	r0, #0
  402620:	f43f ad22 	beq.w	402068 <__svfiscanf_r+0x2b8>
  402624:	9b05      	ldr	r3, [sp, #20]
  402626:	9606      	str	r6, [sp, #24]
  402628:	9e03      	ldr	r6, [sp, #12]
  40262a:	3301      	adds	r3, #1
  40262c:	4482      	add	sl, r0
  40262e:	9305      	str	r3, [sp, #20]
  402630:	4634      	mov	r4, r6
  402632:	e40b      	b.n	401e4c <__svfiscanf_r+0x9c>
  402634:	00405650 	.word	0x00405650
  402638:	0040481d 	.word	0x0040481d
  40263c:	9a06      	ldr	r2, [sp, #24]
  40263e:	6816      	ldr	r6, [r2, #0]
  402640:	f102 0804 	add.w	r8, r2, #4
  402644:	4635      	mov	r5, r6
  402646:	f000 ff11 	bl	40346c <__locale_ctype_ptr>
  40264a:	f8db 2000 	ldr.w	r2, [fp]
  40264e:	7813      	ldrb	r3, [r2, #0]
  402650:	4418      	add	r0, r3
  402652:	1c51      	adds	r1, r2, #1
  402654:	7843      	ldrb	r3, [r0, #1]
  402656:	0718      	lsls	r0, r3, #28
  402658:	d415      	bmi.n	402686 <__svfiscanf_r+0x8d6>
  40265a:	f8db 3004 	ldr.w	r3, [fp, #4]
  40265e:	f8cb 1000 	str.w	r1, [fp]
  402662:	3b01      	subs	r3, #1
  402664:	f8cb 3004 	str.w	r3, [fp, #4]
  402668:	7813      	ldrb	r3, [r2, #0]
  40266a:	f805 3b01 	strb.w	r3, [r5], #1
  40266e:	3c01      	subs	r4, #1
  402670:	d009      	beq.n	402686 <__svfiscanf_r+0x8d6>
  402672:	f8db 3004 	ldr.w	r3, [fp, #4]
  402676:	2b00      	cmp	r3, #0
  402678:	dce5      	bgt.n	402646 <__svfiscanf_r+0x896>
  40267a:	4659      	mov	r1, fp
  40267c:	4638      	mov	r0, r7
  40267e:	f001 fd89 	bl	404194 <__srefill_r>
  402682:	2800      	cmp	r0, #0
  402684:	d0df      	beq.n	402646 <__svfiscanf_r+0x896>
  402686:	1bae      	subs	r6, r5, r6
  402688:	9a05      	ldr	r2, [sp, #20]
  40268a:	f8cd 8018 	str.w	r8, [sp, #24]
  40268e:	44b2      	add	sl, r6
  402690:	9e03      	ldr	r6, [sp, #12]
  402692:	2300      	movs	r3, #0
  402694:	3201      	adds	r2, #1
  402696:	9205      	str	r2, [sp, #20]
  402698:	702b      	strb	r3, [r5, #0]
  40269a:	4634      	mov	r4, r6
  40269c:	f7ff bbd6 	b.w	401e4c <__svfiscanf_r+0x9c>
  4026a0:	f818 1c01 	ldrb.w	r1, [r8, #-1]
  4026a4:	465a      	mov	r2, fp
  4026a6:	4638      	mov	r0, r7
  4026a8:	f002 f9f6 	bl	404a98 <_ungetc_r>
  4026ac:	f108 38ff 	add.w	r8, r8, #4294967295
  4026b0:	e654      	b.n	40235c <__svfiscanf_r+0x5ac>
  4026b2:	4659      	mov	r1, fp
  4026b4:	4638      	mov	r0, r7
  4026b6:	f001 fd6d 	bl	404194 <__srefill_r>
  4026ba:	2800      	cmp	r0, #0
  4026bc:	f43f ac67 	beq.w	401f8e <__svfiscanf_r+0x1de>
  4026c0:	e4d2      	b.n	402068 <__svfiscanf_r+0x2b8>
  4026c2:	f896 8002 	ldrb.w	r8, [r6, #2]
  4026c6:	f045 0502 	orr.w	r5, r5, #2
  4026ca:	3602      	adds	r6, #2
  4026cc:	f7ff bbd9 	b.w	401e82 <__svfiscanf_r+0xd2>
  4026d0:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4026d4:	f000 fede 	bl	403494 <__retarget_lock_release_recursive>
  4026d8:	f04f 33ff 	mov.w	r3, #4294967295
  4026dc:	9305      	str	r3, [sp, #20]
  4026de:	9805      	ldr	r0, [sp, #20]
  4026e0:	b059      	add	sp, #356	; 0x164
  4026e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4026e6:	9a06      	ldr	r2, [sp, #24]
  4026e8:	9e03      	ldr	r6, [sp, #12]
  4026ea:	6813      	ldr	r3, [r2, #0]
  4026ec:	f8c3 a000 	str.w	sl, [r3]
  4026f0:	4613      	mov	r3, r2
  4026f2:	3304      	adds	r3, #4
  4026f4:	9306      	str	r3, [sp, #24]
  4026f6:	4634      	mov	r4, r6
  4026f8:	f7ff bba8 	b.w	401e4c <__svfiscanf_r+0x9c>
  4026fc:	9a06      	ldr	r2, [sp, #24]
  4026fe:	6813      	ldr	r3, [r2, #0]
  402700:	3204      	adds	r2, #4
  402702:	9206      	str	r2, [sp, #24]
  402704:	8018      	strh	r0, [r3, #0]
  402706:	e738      	b.n	40257a <__svfiscanf_r+0x7ca>
  402708:	9a06      	ldr	r2, [sp, #24]
  40270a:	9e03      	ldr	r6, [sp, #12]
  40270c:	6813      	ldr	r3, [r2, #0]
  40270e:	f8a3 a000 	strh.w	sl, [r3]
  402712:	4613      	mov	r3, r2
  402714:	3304      	adds	r3, #4
  402716:	9306      	str	r3, [sp, #24]
  402718:	4634      	mov	r4, r6
  40271a:	f7ff bb97 	b.w	401e4c <__svfiscanf_r+0x9c>
  40271e:	f000 fe93 	bl	403448 <__locale_mb_cur_max>
  402722:	4286      	cmp	r6, r0
  402724:	f43f aca0 	beq.w	402068 <__svfiscanf_r+0x2b8>
  402728:	e89b 000c 	ldmia.w	fp, {r2, r3}
  40272c:	f812 0b01 	ldrb.w	r0, [r2], #1
  402730:	f8cb 2000 	str.w	r2, [fp]
  402734:	3b01      	subs	r3, #1
  402736:	9a08      	ldr	r2, [sp, #32]
  402738:	9200      	str	r2, [sp, #0]
  40273a:	1c75      	adds	r5, r6, #1
  40273c:	f8cb 3004 	str.w	r3, [fp, #4]
  402740:	4649      	mov	r1, r9
  402742:	f808 0006 	strb.w	r0, [r8, r6]
  402746:	462b      	mov	r3, r5
  402748:	4642      	mov	r2, r8
  40274a:	4638      	mov	r0, r7
  40274c:	f001 f9d4 	bl	403af8 <_mbrtowc_r>
  402750:	1c41      	adds	r1, r0, #1
  402752:	f43f ac89 	beq.w	402068 <__svfiscanf_r+0x2b8>
  402756:	b198      	cbz	r0, 402780 <__svfiscanf_r+0x9d0>
  402758:	3002      	adds	r0, #2
  40275a:	bf08      	it	eq
  40275c:	462e      	moveq	r6, r5
  40275e:	d12e      	bne.n	4027be <__svfiscanf_r+0xa0e>
  402760:	f8db 3004 	ldr.w	r3, [fp, #4]
  402764:	2b00      	cmp	r3, #0
  402766:	f73f ad45 	bgt.w	4021f4 <__svfiscanf_r+0x444>
  40276a:	4659      	mov	r1, fp
  40276c:	4638      	mov	r0, r7
  40276e:	f001 fd11 	bl	404194 <__srefill_r>
  402772:	2800      	cmp	r0, #0
  402774:	f43f ad3e 	beq.w	4021f4 <__svfiscanf_r+0x444>
  402778:	2e00      	cmp	r6, #0
  40277a:	f47f ac75 	bne.w	402068 <__svfiscanf_r+0x2b8>
  40277e:	e545      	b.n	40220c <__svfiscanf_r+0x45c>
  402780:	f8c9 0000 	str.w	r0, [r9]
  402784:	f000 fe52 	bl	40342c <iswspace>
  402788:	4606      	mov	r6, r0
  40278a:	b178      	cbz	r0, 4027ac <__svfiscanf_r+0x9fc>
  40278c:	2d00      	cmp	r5, #0
  40278e:	f43f ad3d 	beq.w	40220c <__svfiscanf_r+0x45c>
  402792:	4445      	add	r5, r8
  402794:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
  402798:	465a      	mov	r2, fp
  40279a:	4638      	mov	r0, r7
  40279c:	f002 f97c 	bl	404a98 <_ungetc_r>
  4027a0:	4545      	cmp	r5, r8
  4027a2:	d1f7      	bne.n	402794 <__svfiscanf_r+0x9e4>
  4027a4:	e532      	b.n	40220c <__svfiscanf_r+0x45c>
  4027a6:	f002 f929 	bl	4049fc <_strtoull_r>
  4027aa:	e6e0      	b.n	40256e <__svfiscanf_r+0x7be>
  4027ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4027ae:	44aa      	add	sl, r5
  4027b0:	3c01      	subs	r4, #1
  4027b2:	2b00      	cmp	r3, #0
  4027b4:	d1d4      	bne.n	402760 <__svfiscanf_r+0x9b0>
  4027b6:	f109 0904 	add.w	r9, r9, #4
  4027ba:	461e      	mov	r6, r3
  4027bc:	e7d0      	b.n	402760 <__svfiscanf_r+0x9b0>
  4027be:	f8d9 0000 	ldr.w	r0, [r9]
  4027c2:	e7df      	b.n	402784 <__svfiscanf_r+0x9d4>

004027c4 <__swsetup_r>:
  4027c4:	b538      	push	{r3, r4, r5, lr}
  4027c6:	4b30      	ldr	r3, [pc, #192]	; (402888 <__swsetup_r+0xc4>)
  4027c8:	681b      	ldr	r3, [r3, #0]
  4027ca:	4605      	mov	r5, r0
  4027cc:	460c      	mov	r4, r1
  4027ce:	b113      	cbz	r3, 4027d6 <__swsetup_r+0x12>
  4027d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4027d2:	2a00      	cmp	r2, #0
  4027d4:	d038      	beq.n	402848 <__swsetup_r+0x84>
  4027d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4027da:	b293      	uxth	r3, r2
  4027dc:	0718      	lsls	r0, r3, #28
  4027de:	d50c      	bpl.n	4027fa <__swsetup_r+0x36>
  4027e0:	6920      	ldr	r0, [r4, #16]
  4027e2:	b1a8      	cbz	r0, 402810 <__swsetup_r+0x4c>
  4027e4:	f013 0201 	ands.w	r2, r3, #1
  4027e8:	d01e      	beq.n	402828 <__swsetup_r+0x64>
  4027ea:	6963      	ldr	r3, [r4, #20]
  4027ec:	2200      	movs	r2, #0
  4027ee:	425b      	negs	r3, r3
  4027f0:	61a3      	str	r3, [r4, #24]
  4027f2:	60a2      	str	r2, [r4, #8]
  4027f4:	b1f0      	cbz	r0, 402834 <__swsetup_r+0x70>
  4027f6:	2000      	movs	r0, #0
  4027f8:	bd38      	pop	{r3, r4, r5, pc}
  4027fa:	06d9      	lsls	r1, r3, #27
  4027fc:	d53c      	bpl.n	402878 <__swsetup_r+0xb4>
  4027fe:	0758      	lsls	r0, r3, #29
  402800:	d426      	bmi.n	402850 <__swsetup_r+0x8c>
  402802:	6920      	ldr	r0, [r4, #16]
  402804:	f042 0308 	orr.w	r3, r2, #8
  402808:	81a3      	strh	r3, [r4, #12]
  40280a:	b29b      	uxth	r3, r3
  40280c:	2800      	cmp	r0, #0
  40280e:	d1e9      	bne.n	4027e4 <__swsetup_r+0x20>
  402810:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402814:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402818:	d0e4      	beq.n	4027e4 <__swsetup_r+0x20>
  40281a:	4628      	mov	r0, r5
  40281c:	4621      	mov	r1, r4
  40281e:	f000 fe69 	bl	4034f4 <__smakebuf_r>
  402822:	89a3      	ldrh	r3, [r4, #12]
  402824:	6920      	ldr	r0, [r4, #16]
  402826:	e7dd      	b.n	4027e4 <__swsetup_r+0x20>
  402828:	0799      	lsls	r1, r3, #30
  40282a:	bf58      	it	pl
  40282c:	6962      	ldrpl	r2, [r4, #20]
  40282e:	60a2      	str	r2, [r4, #8]
  402830:	2800      	cmp	r0, #0
  402832:	d1e0      	bne.n	4027f6 <__swsetup_r+0x32>
  402834:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402838:	061a      	lsls	r2, r3, #24
  40283a:	d5dd      	bpl.n	4027f8 <__swsetup_r+0x34>
  40283c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402840:	81a3      	strh	r3, [r4, #12]
  402842:	f04f 30ff 	mov.w	r0, #4294967295
  402846:	bd38      	pop	{r3, r4, r5, pc}
  402848:	4618      	mov	r0, r3
  40284a:	f000 f939 	bl	402ac0 <__sinit>
  40284e:	e7c2      	b.n	4027d6 <__swsetup_r+0x12>
  402850:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402852:	b151      	cbz	r1, 40286a <__swsetup_r+0xa6>
  402854:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402858:	4299      	cmp	r1, r3
  40285a:	d004      	beq.n	402866 <__swsetup_r+0xa2>
  40285c:	4628      	mov	r0, r5
  40285e:	f000 fb37 	bl	402ed0 <_free_r>
  402862:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402866:	2300      	movs	r3, #0
  402868:	6323      	str	r3, [r4, #48]	; 0x30
  40286a:	2300      	movs	r3, #0
  40286c:	6920      	ldr	r0, [r4, #16]
  40286e:	6063      	str	r3, [r4, #4]
  402870:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402874:	6020      	str	r0, [r4, #0]
  402876:	e7c5      	b.n	402804 <__swsetup_r+0x40>
  402878:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40287c:	2309      	movs	r3, #9
  40287e:	602b      	str	r3, [r5, #0]
  402880:	f04f 30ff 	mov.w	r0, #4294967295
  402884:	81a2      	strh	r2, [r4, #12]
  402886:	bd38      	pop	{r3, r4, r5, pc}
  402888:	20000008 	.word	0x20000008

0040288c <register_fini>:
  40288c:	4b02      	ldr	r3, [pc, #8]	; (402898 <register_fini+0xc>)
  40288e:	b113      	cbz	r3, 402896 <register_fini+0xa>
  402890:	4802      	ldr	r0, [pc, #8]	; (40289c <register_fini+0x10>)
  402892:	f000 b805 	b.w	4028a0 <atexit>
  402896:	4770      	bx	lr
  402898:	00000000 	.word	0x00000000
  40289c:	00402b31 	.word	0x00402b31

004028a0 <atexit>:
  4028a0:	2300      	movs	r3, #0
  4028a2:	4601      	mov	r1, r0
  4028a4:	461a      	mov	r2, r3
  4028a6:	4618      	mov	r0, r3
  4028a8:	f002 ba38 	b.w	404d1c <__register_exitproc>

004028ac <__sflush_r>:
  4028ac:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4028b0:	b29a      	uxth	r2, r3
  4028b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4028b6:	460d      	mov	r5, r1
  4028b8:	0711      	lsls	r1, r2, #28
  4028ba:	4680      	mov	r8, r0
  4028bc:	d43a      	bmi.n	402934 <__sflush_r+0x88>
  4028be:	686a      	ldr	r2, [r5, #4]
  4028c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4028c4:	2a00      	cmp	r2, #0
  4028c6:	81ab      	strh	r3, [r5, #12]
  4028c8:	dd6f      	ble.n	4029aa <__sflush_r+0xfe>
  4028ca:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4028cc:	2c00      	cmp	r4, #0
  4028ce:	d049      	beq.n	402964 <__sflush_r+0xb8>
  4028d0:	2200      	movs	r2, #0
  4028d2:	b29b      	uxth	r3, r3
  4028d4:	f8d8 6000 	ldr.w	r6, [r8]
  4028d8:	f8c8 2000 	str.w	r2, [r8]
  4028dc:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4028e0:	d067      	beq.n	4029b2 <__sflush_r+0x106>
  4028e2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4028e4:	075f      	lsls	r7, r3, #29
  4028e6:	d505      	bpl.n	4028f4 <__sflush_r+0x48>
  4028e8:	6869      	ldr	r1, [r5, #4]
  4028ea:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4028ec:	1a52      	subs	r2, r2, r1
  4028ee:	b10b      	cbz	r3, 4028f4 <__sflush_r+0x48>
  4028f0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4028f2:	1ad2      	subs	r2, r2, r3
  4028f4:	2300      	movs	r3, #0
  4028f6:	69e9      	ldr	r1, [r5, #28]
  4028f8:	4640      	mov	r0, r8
  4028fa:	47a0      	blx	r4
  4028fc:	1c44      	adds	r4, r0, #1
  4028fe:	d03c      	beq.n	40297a <__sflush_r+0xce>
  402900:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402904:	692a      	ldr	r2, [r5, #16]
  402906:	602a      	str	r2, [r5, #0]
  402908:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40290c:	2200      	movs	r2, #0
  40290e:	81ab      	strh	r3, [r5, #12]
  402910:	04db      	lsls	r3, r3, #19
  402912:	606a      	str	r2, [r5, #4]
  402914:	d447      	bmi.n	4029a6 <__sflush_r+0xfa>
  402916:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402918:	f8c8 6000 	str.w	r6, [r8]
  40291c:	b311      	cbz	r1, 402964 <__sflush_r+0xb8>
  40291e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402922:	4299      	cmp	r1, r3
  402924:	d002      	beq.n	40292c <__sflush_r+0x80>
  402926:	4640      	mov	r0, r8
  402928:	f000 fad2 	bl	402ed0 <_free_r>
  40292c:	2000      	movs	r0, #0
  40292e:	6328      	str	r0, [r5, #48]	; 0x30
  402930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402934:	692e      	ldr	r6, [r5, #16]
  402936:	b1ae      	cbz	r6, 402964 <__sflush_r+0xb8>
  402938:	682c      	ldr	r4, [r5, #0]
  40293a:	602e      	str	r6, [r5, #0]
  40293c:	0791      	lsls	r1, r2, #30
  40293e:	bf0c      	ite	eq
  402940:	696b      	ldreq	r3, [r5, #20]
  402942:	2300      	movne	r3, #0
  402944:	1ba4      	subs	r4, r4, r6
  402946:	60ab      	str	r3, [r5, #8]
  402948:	e00a      	b.n	402960 <__sflush_r+0xb4>
  40294a:	4623      	mov	r3, r4
  40294c:	4632      	mov	r2, r6
  40294e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402950:	69e9      	ldr	r1, [r5, #28]
  402952:	4640      	mov	r0, r8
  402954:	47b8      	blx	r7
  402956:	2800      	cmp	r0, #0
  402958:	eba4 0400 	sub.w	r4, r4, r0
  40295c:	4406      	add	r6, r0
  40295e:	dd04      	ble.n	40296a <__sflush_r+0xbe>
  402960:	2c00      	cmp	r4, #0
  402962:	dcf2      	bgt.n	40294a <__sflush_r+0x9e>
  402964:	2000      	movs	r0, #0
  402966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40296a:	89ab      	ldrh	r3, [r5, #12]
  40296c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402970:	81ab      	strh	r3, [r5, #12]
  402972:	f04f 30ff 	mov.w	r0, #4294967295
  402976:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40297a:	f8d8 4000 	ldr.w	r4, [r8]
  40297e:	2c1d      	cmp	r4, #29
  402980:	d8f3      	bhi.n	40296a <__sflush_r+0xbe>
  402982:	4b19      	ldr	r3, [pc, #100]	; (4029e8 <__sflush_r+0x13c>)
  402984:	40e3      	lsrs	r3, r4
  402986:	43db      	mvns	r3, r3
  402988:	f013 0301 	ands.w	r3, r3, #1
  40298c:	d1ed      	bne.n	40296a <__sflush_r+0xbe>
  40298e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  402992:	606b      	str	r3, [r5, #4]
  402994:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402998:	6929      	ldr	r1, [r5, #16]
  40299a:	81ab      	strh	r3, [r5, #12]
  40299c:	04da      	lsls	r2, r3, #19
  40299e:	6029      	str	r1, [r5, #0]
  4029a0:	d5b9      	bpl.n	402916 <__sflush_r+0x6a>
  4029a2:	2c00      	cmp	r4, #0
  4029a4:	d1b7      	bne.n	402916 <__sflush_r+0x6a>
  4029a6:	6528      	str	r0, [r5, #80]	; 0x50
  4029a8:	e7b5      	b.n	402916 <__sflush_r+0x6a>
  4029aa:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4029ac:	2a00      	cmp	r2, #0
  4029ae:	dc8c      	bgt.n	4028ca <__sflush_r+0x1e>
  4029b0:	e7d8      	b.n	402964 <__sflush_r+0xb8>
  4029b2:	2301      	movs	r3, #1
  4029b4:	69e9      	ldr	r1, [r5, #28]
  4029b6:	4640      	mov	r0, r8
  4029b8:	47a0      	blx	r4
  4029ba:	1c43      	adds	r3, r0, #1
  4029bc:	4602      	mov	r2, r0
  4029be:	d002      	beq.n	4029c6 <__sflush_r+0x11a>
  4029c0:	89ab      	ldrh	r3, [r5, #12]
  4029c2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4029c4:	e78e      	b.n	4028e4 <__sflush_r+0x38>
  4029c6:	f8d8 3000 	ldr.w	r3, [r8]
  4029ca:	2b00      	cmp	r3, #0
  4029cc:	d0f8      	beq.n	4029c0 <__sflush_r+0x114>
  4029ce:	2b1d      	cmp	r3, #29
  4029d0:	d001      	beq.n	4029d6 <__sflush_r+0x12a>
  4029d2:	2b16      	cmp	r3, #22
  4029d4:	d102      	bne.n	4029dc <__sflush_r+0x130>
  4029d6:	f8c8 6000 	str.w	r6, [r8]
  4029da:	e7c3      	b.n	402964 <__sflush_r+0xb8>
  4029dc:	89ab      	ldrh	r3, [r5, #12]
  4029de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4029e2:	81ab      	strh	r3, [r5, #12]
  4029e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4029e8:	20400001 	.word	0x20400001

004029ec <_fflush_r>:
  4029ec:	b538      	push	{r3, r4, r5, lr}
  4029ee:	460d      	mov	r5, r1
  4029f0:	4604      	mov	r4, r0
  4029f2:	b108      	cbz	r0, 4029f8 <_fflush_r+0xc>
  4029f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4029f6:	b1bb      	cbz	r3, 402a28 <_fflush_r+0x3c>
  4029f8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4029fc:	b188      	cbz	r0, 402a22 <_fflush_r+0x36>
  4029fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  402a00:	07db      	lsls	r3, r3, #31
  402a02:	d401      	bmi.n	402a08 <_fflush_r+0x1c>
  402a04:	0581      	lsls	r1, r0, #22
  402a06:	d517      	bpl.n	402a38 <_fflush_r+0x4c>
  402a08:	4620      	mov	r0, r4
  402a0a:	4629      	mov	r1, r5
  402a0c:	f7ff ff4e 	bl	4028ac <__sflush_r>
  402a10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  402a12:	07da      	lsls	r2, r3, #31
  402a14:	4604      	mov	r4, r0
  402a16:	d402      	bmi.n	402a1e <_fflush_r+0x32>
  402a18:	89ab      	ldrh	r3, [r5, #12]
  402a1a:	059b      	lsls	r3, r3, #22
  402a1c:	d507      	bpl.n	402a2e <_fflush_r+0x42>
  402a1e:	4620      	mov	r0, r4
  402a20:	bd38      	pop	{r3, r4, r5, pc}
  402a22:	4604      	mov	r4, r0
  402a24:	4620      	mov	r0, r4
  402a26:	bd38      	pop	{r3, r4, r5, pc}
  402a28:	f000 f84a 	bl	402ac0 <__sinit>
  402a2c:	e7e4      	b.n	4029f8 <_fflush_r+0xc>
  402a2e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402a30:	f000 fd30 	bl	403494 <__retarget_lock_release_recursive>
  402a34:	4620      	mov	r0, r4
  402a36:	bd38      	pop	{r3, r4, r5, pc}
  402a38:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402a3a:	f000 fd29 	bl	403490 <__retarget_lock_acquire_recursive>
  402a3e:	e7e3      	b.n	402a08 <_fflush_r+0x1c>

00402a40 <fflush>:
  402a40:	b120      	cbz	r0, 402a4c <fflush+0xc>
  402a42:	4b05      	ldr	r3, [pc, #20]	; (402a58 <fflush+0x18>)
  402a44:	4601      	mov	r1, r0
  402a46:	6818      	ldr	r0, [r3, #0]
  402a48:	f7ff bfd0 	b.w	4029ec <_fflush_r>
  402a4c:	4b03      	ldr	r3, [pc, #12]	; (402a5c <fflush+0x1c>)
  402a4e:	4904      	ldr	r1, [pc, #16]	; (402a60 <fflush+0x20>)
  402a50:	6818      	ldr	r0, [r3, #0]
  402a52:	f000 bcc1 	b.w	4033d8 <_fwalk_reent>
  402a56:	bf00      	nop
  402a58:	20000008 	.word	0x20000008
  402a5c:	004055f8 	.word	0x004055f8
  402a60:	004029ed 	.word	0x004029ed

00402a64 <_cleanup_r>:
  402a64:	4901      	ldr	r1, [pc, #4]	; (402a6c <_cleanup_r+0x8>)
  402a66:	f000 bcb7 	b.w	4033d8 <_fwalk_reent>
  402a6a:	bf00      	nop
  402a6c:	00404e05 	.word	0x00404e05

00402a70 <std.isra.0>:
  402a70:	b510      	push	{r4, lr}
  402a72:	2300      	movs	r3, #0
  402a74:	4604      	mov	r4, r0
  402a76:	8181      	strh	r1, [r0, #12]
  402a78:	81c2      	strh	r2, [r0, #14]
  402a7a:	6003      	str	r3, [r0, #0]
  402a7c:	6043      	str	r3, [r0, #4]
  402a7e:	6083      	str	r3, [r0, #8]
  402a80:	6643      	str	r3, [r0, #100]	; 0x64
  402a82:	6103      	str	r3, [r0, #16]
  402a84:	6143      	str	r3, [r0, #20]
  402a86:	6183      	str	r3, [r0, #24]
  402a88:	4619      	mov	r1, r3
  402a8a:	2208      	movs	r2, #8
  402a8c:	305c      	adds	r0, #92	; 0x5c
  402a8e:	f7fe f8d9 	bl	400c44 <memset>
  402a92:	4807      	ldr	r0, [pc, #28]	; (402ab0 <std.isra.0+0x40>)
  402a94:	4907      	ldr	r1, [pc, #28]	; (402ab4 <std.isra.0+0x44>)
  402a96:	4a08      	ldr	r2, [pc, #32]	; (402ab8 <std.isra.0+0x48>)
  402a98:	4b08      	ldr	r3, [pc, #32]	; (402abc <std.isra.0+0x4c>)
  402a9a:	6220      	str	r0, [r4, #32]
  402a9c:	61e4      	str	r4, [r4, #28]
  402a9e:	6261      	str	r1, [r4, #36]	; 0x24
  402aa0:	62a2      	str	r2, [r4, #40]	; 0x28
  402aa2:	62e3      	str	r3, [r4, #44]	; 0x2c
  402aa4:	f104 0058 	add.w	r0, r4, #88	; 0x58
  402aa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402aac:	f000 bcec 	b.w	403488 <__retarget_lock_init_recursive>
  402ab0:	00404341 	.word	0x00404341
  402ab4:	00404365 	.word	0x00404365
  402ab8:	004043a1 	.word	0x004043a1
  402abc:	004043c1 	.word	0x004043c1

00402ac0 <__sinit>:
  402ac0:	b510      	push	{r4, lr}
  402ac2:	4604      	mov	r4, r0
  402ac4:	4812      	ldr	r0, [pc, #72]	; (402b10 <__sinit+0x50>)
  402ac6:	f000 fce3 	bl	403490 <__retarget_lock_acquire_recursive>
  402aca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402acc:	b9d2      	cbnz	r2, 402b04 <__sinit+0x44>
  402ace:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  402ad2:	4810      	ldr	r0, [pc, #64]	; (402b14 <__sinit+0x54>)
  402ad4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  402ad8:	2103      	movs	r1, #3
  402ada:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  402ade:	63e0      	str	r0, [r4, #60]	; 0x3c
  402ae0:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  402ae4:	6860      	ldr	r0, [r4, #4]
  402ae6:	2104      	movs	r1, #4
  402ae8:	f7ff ffc2 	bl	402a70 <std.isra.0>
  402aec:	2201      	movs	r2, #1
  402aee:	2109      	movs	r1, #9
  402af0:	68a0      	ldr	r0, [r4, #8]
  402af2:	f7ff ffbd 	bl	402a70 <std.isra.0>
  402af6:	2202      	movs	r2, #2
  402af8:	2112      	movs	r1, #18
  402afa:	68e0      	ldr	r0, [r4, #12]
  402afc:	f7ff ffb8 	bl	402a70 <std.isra.0>
  402b00:	2301      	movs	r3, #1
  402b02:	63a3      	str	r3, [r4, #56]	; 0x38
  402b04:	4802      	ldr	r0, [pc, #8]	; (402b10 <__sinit+0x50>)
  402b06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402b0a:	f000 bcc3 	b.w	403494 <__retarget_lock_release_recursive>
  402b0e:	bf00      	nop
  402b10:	20000a34 	.word	0x20000a34
  402b14:	00402a65 	.word	0x00402a65

00402b18 <__sfp_lock_acquire>:
  402b18:	4801      	ldr	r0, [pc, #4]	; (402b20 <__sfp_lock_acquire+0x8>)
  402b1a:	f000 bcb9 	b.w	403490 <__retarget_lock_acquire_recursive>
  402b1e:	bf00      	nop
  402b20:	20000a48 	.word	0x20000a48

00402b24 <__sfp_lock_release>:
  402b24:	4801      	ldr	r0, [pc, #4]	; (402b2c <__sfp_lock_release+0x8>)
  402b26:	f000 bcb5 	b.w	403494 <__retarget_lock_release_recursive>
  402b2a:	bf00      	nop
  402b2c:	20000a48 	.word	0x20000a48

00402b30 <__libc_fini_array>:
  402b30:	b538      	push	{r3, r4, r5, lr}
  402b32:	4c0a      	ldr	r4, [pc, #40]	; (402b5c <__libc_fini_array+0x2c>)
  402b34:	4d0a      	ldr	r5, [pc, #40]	; (402b60 <__libc_fini_array+0x30>)
  402b36:	1b64      	subs	r4, r4, r5
  402b38:	10a4      	asrs	r4, r4, #2
  402b3a:	d00a      	beq.n	402b52 <__libc_fini_array+0x22>
  402b3c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402b40:	3b01      	subs	r3, #1
  402b42:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402b46:	3c01      	subs	r4, #1
  402b48:	f855 3904 	ldr.w	r3, [r5], #-4
  402b4c:	4798      	blx	r3
  402b4e:	2c00      	cmp	r4, #0
  402b50:	d1f9      	bne.n	402b46 <__libc_fini_array+0x16>
  402b52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402b56:	f002 be21 	b.w	40579c <_fini>
  402b5a:	bf00      	nop
  402b5c:	004057ac 	.word	0x004057ac
  402b60:	004057a8 	.word	0x004057a8

00402b64 <__fputwc>:
  402b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b68:	b082      	sub	sp, #8
  402b6a:	4680      	mov	r8, r0
  402b6c:	4689      	mov	r9, r1
  402b6e:	4614      	mov	r4, r2
  402b70:	f000 fc6a 	bl	403448 <__locale_mb_cur_max>
  402b74:	2801      	cmp	r0, #1
  402b76:	d036      	beq.n	402be6 <__fputwc+0x82>
  402b78:	464a      	mov	r2, r9
  402b7a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402b7e:	a901      	add	r1, sp, #4
  402b80:	4640      	mov	r0, r8
  402b82:	f002 f87d 	bl	404c80 <_wcrtomb_r>
  402b86:	1c42      	adds	r2, r0, #1
  402b88:	4606      	mov	r6, r0
  402b8a:	d025      	beq.n	402bd8 <__fputwc+0x74>
  402b8c:	b3a8      	cbz	r0, 402bfa <__fputwc+0x96>
  402b8e:	f89d e004 	ldrb.w	lr, [sp, #4]
  402b92:	2500      	movs	r5, #0
  402b94:	f10d 0a04 	add.w	sl, sp, #4
  402b98:	e009      	b.n	402bae <__fputwc+0x4a>
  402b9a:	6823      	ldr	r3, [r4, #0]
  402b9c:	1c5a      	adds	r2, r3, #1
  402b9e:	6022      	str	r2, [r4, #0]
  402ba0:	f883 e000 	strb.w	lr, [r3]
  402ba4:	3501      	adds	r5, #1
  402ba6:	42b5      	cmp	r5, r6
  402ba8:	d227      	bcs.n	402bfa <__fputwc+0x96>
  402baa:	f815 e00a 	ldrb.w	lr, [r5, sl]
  402bae:	68a3      	ldr	r3, [r4, #8]
  402bb0:	3b01      	subs	r3, #1
  402bb2:	2b00      	cmp	r3, #0
  402bb4:	60a3      	str	r3, [r4, #8]
  402bb6:	daf0      	bge.n	402b9a <__fputwc+0x36>
  402bb8:	69a7      	ldr	r7, [r4, #24]
  402bba:	42bb      	cmp	r3, r7
  402bbc:	4671      	mov	r1, lr
  402bbe:	4622      	mov	r2, r4
  402bc0:	4640      	mov	r0, r8
  402bc2:	db02      	blt.n	402bca <__fputwc+0x66>
  402bc4:	f1be 0f0a 	cmp.w	lr, #10
  402bc8:	d1e7      	bne.n	402b9a <__fputwc+0x36>
  402bca:	f002 f801 	bl	404bd0 <__swbuf_r>
  402bce:	1c43      	adds	r3, r0, #1
  402bd0:	d1e8      	bne.n	402ba4 <__fputwc+0x40>
  402bd2:	b002      	add	sp, #8
  402bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bd8:	89a3      	ldrh	r3, [r4, #12]
  402bda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402bde:	81a3      	strh	r3, [r4, #12]
  402be0:	b002      	add	sp, #8
  402be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402be6:	f109 33ff 	add.w	r3, r9, #4294967295
  402bea:	2bfe      	cmp	r3, #254	; 0xfe
  402bec:	d8c4      	bhi.n	402b78 <__fputwc+0x14>
  402bee:	fa5f fe89 	uxtb.w	lr, r9
  402bf2:	4606      	mov	r6, r0
  402bf4:	f88d e004 	strb.w	lr, [sp, #4]
  402bf8:	e7cb      	b.n	402b92 <__fputwc+0x2e>
  402bfa:	4648      	mov	r0, r9
  402bfc:	b002      	add	sp, #8
  402bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c02:	bf00      	nop

00402c04 <_fputwc_r>:
  402c04:	b530      	push	{r4, r5, lr}
  402c06:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402c08:	f013 0f01 	tst.w	r3, #1
  402c0c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402c10:	4614      	mov	r4, r2
  402c12:	b083      	sub	sp, #12
  402c14:	4605      	mov	r5, r0
  402c16:	b29a      	uxth	r2, r3
  402c18:	d101      	bne.n	402c1e <_fputwc_r+0x1a>
  402c1a:	0590      	lsls	r0, r2, #22
  402c1c:	d51c      	bpl.n	402c58 <_fputwc_r+0x54>
  402c1e:	0490      	lsls	r0, r2, #18
  402c20:	d406      	bmi.n	402c30 <_fputwc_r+0x2c>
  402c22:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402c24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402c28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402c2c:	81a3      	strh	r3, [r4, #12]
  402c2e:	6662      	str	r2, [r4, #100]	; 0x64
  402c30:	4628      	mov	r0, r5
  402c32:	4622      	mov	r2, r4
  402c34:	f7ff ff96 	bl	402b64 <__fputwc>
  402c38:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402c3a:	07da      	lsls	r2, r3, #31
  402c3c:	4605      	mov	r5, r0
  402c3e:	d402      	bmi.n	402c46 <_fputwc_r+0x42>
  402c40:	89a3      	ldrh	r3, [r4, #12]
  402c42:	059b      	lsls	r3, r3, #22
  402c44:	d502      	bpl.n	402c4c <_fputwc_r+0x48>
  402c46:	4628      	mov	r0, r5
  402c48:	b003      	add	sp, #12
  402c4a:	bd30      	pop	{r4, r5, pc}
  402c4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402c4e:	f000 fc21 	bl	403494 <__retarget_lock_release_recursive>
  402c52:	4628      	mov	r0, r5
  402c54:	b003      	add	sp, #12
  402c56:	bd30      	pop	{r4, r5, pc}
  402c58:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402c5a:	9101      	str	r1, [sp, #4]
  402c5c:	f000 fc18 	bl	403490 <__retarget_lock_acquire_recursive>
  402c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c64:	9901      	ldr	r1, [sp, #4]
  402c66:	b29a      	uxth	r2, r3
  402c68:	e7d9      	b.n	402c1e <_fputwc_r+0x1a>
  402c6a:	bf00      	nop

00402c6c <_fread_r>:
  402c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c70:	b085      	sub	sp, #20
  402c72:	fb02 f703 	mul.w	r7, r2, r3
  402c76:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402c78:	2f00      	cmp	r7, #0
  402c7a:	d050      	beq.n	402d1e <_fread_r+0xb2>
  402c7c:	4606      	mov	r6, r0
  402c7e:	460d      	mov	r5, r1
  402c80:	9301      	str	r3, [sp, #4]
  402c82:	9202      	str	r2, [sp, #8]
  402c84:	b118      	cbz	r0, 402c8e <_fread_r+0x22>
  402c86:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402c88:	2b00      	cmp	r3, #0
  402c8a:	f000 80be 	beq.w	402e0a <_fread_r+0x19e>
  402c8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402c90:	f013 0f01 	tst.w	r3, #1
  402c94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c98:	b29a      	uxth	r2, r3
  402c9a:	d102      	bne.n	402ca2 <_fread_r+0x36>
  402c9c:	0590      	lsls	r0, r2, #22
  402c9e:	f140 80b7 	bpl.w	402e10 <_fread_r+0x1a4>
  402ca2:	0491      	lsls	r1, r2, #18
  402ca4:	d407      	bmi.n	402cb6 <_fread_r+0x4a>
  402ca6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402ca8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402cac:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  402cb0:	81a3      	strh	r3, [r4, #12]
  402cb2:	b29a      	uxth	r2, r3
  402cb4:	6661      	str	r1, [r4, #100]	; 0x64
  402cb6:	f8d4 9004 	ldr.w	r9, [r4, #4]
  402cba:	f1b9 0f00 	cmp.w	r9, #0
  402cbe:	db49      	blt.n	402d54 <_fread_r+0xe8>
  402cc0:	0792      	lsls	r2, r2, #30
  402cc2:	464b      	mov	r3, r9
  402cc4:	d44c      	bmi.n	402d60 <_fread_r+0xf4>
  402cc6:	46b0      	mov	r8, r6
  402cc8:	46ba      	mov	sl, r7
  402cca:	464e      	mov	r6, r9
  402ccc:	e00e      	b.n	402cec <_fread_r+0x80>
  402cce:	6821      	ldr	r1, [r4, #0]
  402cd0:	f000 ffa6 	bl	403c20 <memcpy>
  402cd4:	6823      	ldr	r3, [r4, #0]
  402cd6:	4433      	add	r3, r6
  402cd8:	6023      	str	r3, [r4, #0]
  402cda:	4621      	mov	r1, r4
  402cdc:	4640      	mov	r0, r8
  402cde:	4435      	add	r5, r6
  402ce0:	ebaa 0a06 	sub.w	sl, sl, r6
  402ce4:	f001 fa56 	bl	404194 <__srefill_r>
  402ce8:	bb10      	cbnz	r0, 402d30 <_fread_r+0xc4>
  402cea:	6866      	ldr	r6, [r4, #4]
  402cec:	45b2      	cmp	sl, r6
  402cee:	4632      	mov	r2, r6
  402cf0:	4628      	mov	r0, r5
  402cf2:	d8ec      	bhi.n	402cce <_fread_r+0x62>
  402cf4:	4652      	mov	r2, sl
  402cf6:	6821      	ldr	r1, [r4, #0]
  402cf8:	f000 ff92 	bl	403c20 <memcpy>
  402cfc:	6862      	ldr	r2, [r4, #4]
  402cfe:	6823      	ldr	r3, [r4, #0]
  402d00:	eba2 020a 	sub.w	r2, r2, sl
  402d04:	4453      	add	r3, sl
  402d06:	6062      	str	r2, [r4, #4]
  402d08:	6023      	str	r3, [r4, #0]
  402d0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402d0c:	07da      	lsls	r2, r3, #31
  402d0e:	d40a      	bmi.n	402d26 <_fread_r+0xba>
  402d10:	89a3      	ldrh	r3, [r4, #12]
  402d12:	059b      	lsls	r3, r3, #22
  402d14:	d407      	bmi.n	402d26 <_fread_r+0xba>
  402d16:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402d18:	f000 fbbc 	bl	403494 <__retarget_lock_release_recursive>
  402d1c:	9f01      	ldr	r7, [sp, #4]
  402d1e:	4638      	mov	r0, r7
  402d20:	b005      	add	sp, #20
  402d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d26:	9f01      	ldr	r7, [sp, #4]
  402d28:	4638      	mov	r0, r7
  402d2a:	b005      	add	sp, #20
  402d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d30:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402d32:	07d8      	lsls	r0, r3, #31
  402d34:	d405      	bmi.n	402d42 <_fread_r+0xd6>
  402d36:	89a3      	ldrh	r3, [r4, #12]
  402d38:	0599      	lsls	r1, r3, #22
  402d3a:	d402      	bmi.n	402d42 <_fread_r+0xd6>
  402d3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402d3e:	f000 fba9 	bl	403494 <__retarget_lock_release_recursive>
  402d42:	9b02      	ldr	r3, [sp, #8]
  402d44:	eba7 070a 	sub.w	r7, r7, sl
  402d48:	fbb7 f7f3 	udiv	r7, r7, r3
  402d4c:	4638      	mov	r0, r7
  402d4e:	b005      	add	sp, #20
  402d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d54:	2100      	movs	r1, #0
  402d56:	0792      	lsls	r2, r2, #30
  402d58:	460b      	mov	r3, r1
  402d5a:	6061      	str	r1, [r4, #4]
  402d5c:	4689      	mov	r9, r1
  402d5e:	d5b2      	bpl.n	402cc6 <_fread_r+0x5a>
  402d60:	42bb      	cmp	r3, r7
  402d62:	bf28      	it	cs
  402d64:	463b      	movcs	r3, r7
  402d66:	461a      	mov	r2, r3
  402d68:	6821      	ldr	r1, [r4, #0]
  402d6a:	9303      	str	r3, [sp, #12]
  402d6c:	4628      	mov	r0, r5
  402d6e:	f000 ff57 	bl	403c20 <memcpy>
  402d72:	e894 0005 	ldmia.w	r4, {r0, r2}
  402d76:	9b03      	ldr	r3, [sp, #12]
  402d78:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402d7a:	eb00 0903 	add.w	r9, r0, r3
  402d7e:	1ad2      	subs	r2, r2, r3
  402d80:	f8c4 9000 	str.w	r9, [r4]
  402d84:	6062      	str	r2, [r4, #4]
  402d86:	eba7 0803 	sub.w	r8, r7, r3
  402d8a:	2900      	cmp	r1, #0
  402d8c:	d04b      	beq.n	402e26 <_fread_r+0x1ba>
  402d8e:	f1b8 0f00 	cmp.w	r8, #0
  402d92:	d0ba      	beq.n	402d0a <_fread_r+0x9e>
  402d94:	f104 0040 	add.w	r0, r4, #64	; 0x40
  402d98:	4281      	cmp	r1, r0
  402d9a:	d005      	beq.n	402da8 <_fread_r+0x13c>
  402d9c:	4630      	mov	r0, r6
  402d9e:	f000 f897 	bl	402ed0 <_free_r>
  402da2:	f8d4 9000 	ldr.w	r9, [r4]
  402da6:	9b03      	ldr	r3, [sp, #12]
  402da8:	2100      	movs	r1, #0
  402daa:	6321      	str	r1, [r4, #48]	; 0x30
  402dac:	463a      	mov	r2, r7
  402dae:	441d      	add	r5, r3
  402db0:	4633      	mov	r3, r6
  402db2:	464f      	mov	r7, r9
  402db4:	4646      	mov	r6, r8
  402db6:	f8d4 b010 	ldr.w	fp, [r4, #16]
  402dba:	f8d4 a014 	ldr.w	sl, [r4, #20]
  402dbe:	4698      	mov	r8, r3
  402dc0:	4691      	mov	r9, r2
  402dc2:	e001      	b.n	402dc8 <_fread_r+0x15c>
  402dc4:	2e00      	cmp	r6, #0
  402dc6:	d0a0      	beq.n	402d0a <_fread_r+0x9e>
  402dc8:	6125      	str	r5, [r4, #16]
  402dca:	6166      	str	r6, [r4, #20]
  402dcc:	6025      	str	r5, [r4, #0]
  402dce:	4621      	mov	r1, r4
  402dd0:	4640      	mov	r0, r8
  402dd2:	f001 f9df 	bl	404194 <__srefill_r>
  402dd6:	6863      	ldr	r3, [r4, #4]
  402dd8:	f8c4 b010 	str.w	fp, [r4, #16]
  402ddc:	1af6      	subs	r6, r6, r3
  402dde:	441d      	add	r5, r3
  402de0:	2300      	movs	r3, #0
  402de2:	f8c4 a014 	str.w	sl, [r4, #20]
  402de6:	6027      	str	r7, [r4, #0]
  402de8:	6063      	str	r3, [r4, #4]
  402dea:	2800      	cmp	r0, #0
  402dec:	d0ea      	beq.n	402dc4 <_fread_r+0x158>
  402dee:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402df0:	46b0      	mov	r8, r6
  402df2:	07de      	lsls	r6, r3, #31
  402df4:	464f      	mov	r7, r9
  402df6:	d402      	bmi.n	402dfe <_fread_r+0x192>
  402df8:	89a3      	ldrh	r3, [r4, #12]
  402dfa:	059d      	lsls	r5, r3, #22
  402dfc:	d50f      	bpl.n	402e1e <_fread_r+0x1b2>
  402dfe:	eba7 0708 	sub.w	r7, r7, r8
  402e02:	9b02      	ldr	r3, [sp, #8]
  402e04:	fbb7 f7f3 	udiv	r7, r7, r3
  402e08:	e789      	b.n	402d1e <_fread_r+0xb2>
  402e0a:	f7ff fe59 	bl	402ac0 <__sinit>
  402e0e:	e73e      	b.n	402c8e <_fread_r+0x22>
  402e10:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402e12:	f000 fb3d 	bl	403490 <__retarget_lock_acquire_recursive>
  402e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e1a:	b29a      	uxth	r2, r3
  402e1c:	e741      	b.n	402ca2 <_fread_r+0x36>
  402e1e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402e20:	f000 fb38 	bl	403494 <__retarget_lock_release_recursive>
  402e24:	e7eb      	b.n	402dfe <_fread_r+0x192>
  402e26:	f1b8 0f00 	cmp.w	r8, #0
  402e2a:	d1bf      	bne.n	402dac <_fread_r+0x140>
  402e2c:	e76d      	b.n	402d0a <_fread_r+0x9e>
  402e2e:	bf00      	nop

00402e30 <_malloc_trim_r>:
  402e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402e32:	4f24      	ldr	r7, [pc, #144]	; (402ec4 <_malloc_trim_r+0x94>)
  402e34:	460c      	mov	r4, r1
  402e36:	4606      	mov	r6, r0
  402e38:	f000 fff0 	bl	403e1c <__malloc_lock>
  402e3c:	68bb      	ldr	r3, [r7, #8]
  402e3e:	685d      	ldr	r5, [r3, #4]
  402e40:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402e44:	310f      	adds	r1, #15
  402e46:	f025 0503 	bic.w	r5, r5, #3
  402e4a:	4429      	add	r1, r5
  402e4c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402e50:	f021 010f 	bic.w	r1, r1, #15
  402e54:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402e58:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402e5c:	db07      	blt.n	402e6e <_malloc_trim_r+0x3e>
  402e5e:	2100      	movs	r1, #0
  402e60:	4630      	mov	r0, r6
  402e62:	f001 fa21 	bl	4042a8 <_sbrk_r>
  402e66:	68bb      	ldr	r3, [r7, #8]
  402e68:	442b      	add	r3, r5
  402e6a:	4298      	cmp	r0, r3
  402e6c:	d004      	beq.n	402e78 <_malloc_trim_r+0x48>
  402e6e:	4630      	mov	r0, r6
  402e70:	f000 ffda 	bl	403e28 <__malloc_unlock>
  402e74:	2000      	movs	r0, #0
  402e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402e78:	4261      	negs	r1, r4
  402e7a:	4630      	mov	r0, r6
  402e7c:	f001 fa14 	bl	4042a8 <_sbrk_r>
  402e80:	3001      	adds	r0, #1
  402e82:	d00d      	beq.n	402ea0 <_malloc_trim_r+0x70>
  402e84:	4b10      	ldr	r3, [pc, #64]	; (402ec8 <_malloc_trim_r+0x98>)
  402e86:	68ba      	ldr	r2, [r7, #8]
  402e88:	6819      	ldr	r1, [r3, #0]
  402e8a:	1b2d      	subs	r5, r5, r4
  402e8c:	f045 0501 	orr.w	r5, r5, #1
  402e90:	4630      	mov	r0, r6
  402e92:	1b09      	subs	r1, r1, r4
  402e94:	6055      	str	r5, [r2, #4]
  402e96:	6019      	str	r1, [r3, #0]
  402e98:	f000 ffc6 	bl	403e28 <__malloc_unlock>
  402e9c:	2001      	movs	r0, #1
  402e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402ea0:	2100      	movs	r1, #0
  402ea2:	4630      	mov	r0, r6
  402ea4:	f001 fa00 	bl	4042a8 <_sbrk_r>
  402ea8:	68ba      	ldr	r2, [r7, #8]
  402eaa:	1a83      	subs	r3, r0, r2
  402eac:	2b0f      	cmp	r3, #15
  402eae:	ddde      	ble.n	402e6e <_malloc_trim_r+0x3e>
  402eb0:	4c06      	ldr	r4, [pc, #24]	; (402ecc <_malloc_trim_r+0x9c>)
  402eb2:	4905      	ldr	r1, [pc, #20]	; (402ec8 <_malloc_trim_r+0x98>)
  402eb4:	6824      	ldr	r4, [r4, #0]
  402eb6:	f043 0301 	orr.w	r3, r3, #1
  402eba:	1b00      	subs	r0, r0, r4
  402ebc:	6053      	str	r3, [r2, #4]
  402ebe:	6008      	str	r0, [r1, #0]
  402ec0:	e7d5      	b.n	402e6e <_malloc_trim_r+0x3e>
  402ec2:	bf00      	nop
  402ec4:	200005a8 	.word	0x200005a8
  402ec8:	200009e8 	.word	0x200009e8
  402ecc:	200009b0 	.word	0x200009b0

00402ed0 <_free_r>:
  402ed0:	2900      	cmp	r1, #0
  402ed2:	d044      	beq.n	402f5e <_free_r+0x8e>
  402ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402ed8:	460d      	mov	r5, r1
  402eda:	4680      	mov	r8, r0
  402edc:	f000 ff9e 	bl	403e1c <__malloc_lock>
  402ee0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402ee4:	4969      	ldr	r1, [pc, #420]	; (40308c <_free_r+0x1bc>)
  402ee6:	f027 0301 	bic.w	r3, r7, #1
  402eea:	f1a5 0408 	sub.w	r4, r5, #8
  402eee:	18e2      	adds	r2, r4, r3
  402ef0:	688e      	ldr	r6, [r1, #8]
  402ef2:	6850      	ldr	r0, [r2, #4]
  402ef4:	42b2      	cmp	r2, r6
  402ef6:	f020 0003 	bic.w	r0, r0, #3
  402efa:	d05e      	beq.n	402fba <_free_r+0xea>
  402efc:	07fe      	lsls	r6, r7, #31
  402efe:	6050      	str	r0, [r2, #4]
  402f00:	d40b      	bmi.n	402f1a <_free_r+0x4a>
  402f02:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402f06:	1be4      	subs	r4, r4, r7
  402f08:	f101 0e08 	add.w	lr, r1, #8
  402f0c:	68a5      	ldr	r5, [r4, #8]
  402f0e:	4575      	cmp	r5, lr
  402f10:	443b      	add	r3, r7
  402f12:	d06d      	beq.n	402ff0 <_free_r+0x120>
  402f14:	68e7      	ldr	r7, [r4, #12]
  402f16:	60ef      	str	r7, [r5, #12]
  402f18:	60bd      	str	r5, [r7, #8]
  402f1a:	1815      	adds	r5, r2, r0
  402f1c:	686d      	ldr	r5, [r5, #4]
  402f1e:	07ed      	lsls	r5, r5, #31
  402f20:	d53e      	bpl.n	402fa0 <_free_r+0xd0>
  402f22:	f043 0201 	orr.w	r2, r3, #1
  402f26:	6062      	str	r2, [r4, #4]
  402f28:	50e3      	str	r3, [r4, r3]
  402f2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402f2e:	d217      	bcs.n	402f60 <_free_r+0x90>
  402f30:	08db      	lsrs	r3, r3, #3
  402f32:	1c58      	adds	r0, r3, #1
  402f34:	109a      	asrs	r2, r3, #2
  402f36:	684d      	ldr	r5, [r1, #4]
  402f38:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402f3c:	60a7      	str	r7, [r4, #8]
  402f3e:	2301      	movs	r3, #1
  402f40:	4093      	lsls	r3, r2
  402f42:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402f46:	432b      	orrs	r3, r5
  402f48:	3a08      	subs	r2, #8
  402f4a:	60e2      	str	r2, [r4, #12]
  402f4c:	604b      	str	r3, [r1, #4]
  402f4e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402f52:	60fc      	str	r4, [r7, #12]
  402f54:	4640      	mov	r0, r8
  402f56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402f5a:	f000 bf65 	b.w	403e28 <__malloc_unlock>
  402f5e:	4770      	bx	lr
  402f60:	0a5a      	lsrs	r2, r3, #9
  402f62:	2a04      	cmp	r2, #4
  402f64:	d852      	bhi.n	40300c <_free_r+0x13c>
  402f66:	099a      	lsrs	r2, r3, #6
  402f68:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402f6c:	00ff      	lsls	r7, r7, #3
  402f6e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402f72:	19c8      	adds	r0, r1, r7
  402f74:	59ca      	ldr	r2, [r1, r7]
  402f76:	3808      	subs	r0, #8
  402f78:	4290      	cmp	r0, r2
  402f7a:	d04f      	beq.n	40301c <_free_r+0x14c>
  402f7c:	6851      	ldr	r1, [r2, #4]
  402f7e:	f021 0103 	bic.w	r1, r1, #3
  402f82:	428b      	cmp	r3, r1
  402f84:	d232      	bcs.n	402fec <_free_r+0x11c>
  402f86:	6892      	ldr	r2, [r2, #8]
  402f88:	4290      	cmp	r0, r2
  402f8a:	d1f7      	bne.n	402f7c <_free_r+0xac>
  402f8c:	68c3      	ldr	r3, [r0, #12]
  402f8e:	60a0      	str	r0, [r4, #8]
  402f90:	60e3      	str	r3, [r4, #12]
  402f92:	609c      	str	r4, [r3, #8]
  402f94:	60c4      	str	r4, [r0, #12]
  402f96:	4640      	mov	r0, r8
  402f98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402f9c:	f000 bf44 	b.w	403e28 <__malloc_unlock>
  402fa0:	6895      	ldr	r5, [r2, #8]
  402fa2:	4f3b      	ldr	r7, [pc, #236]	; (403090 <_free_r+0x1c0>)
  402fa4:	42bd      	cmp	r5, r7
  402fa6:	4403      	add	r3, r0
  402fa8:	d040      	beq.n	40302c <_free_r+0x15c>
  402faa:	68d0      	ldr	r0, [r2, #12]
  402fac:	60e8      	str	r0, [r5, #12]
  402fae:	f043 0201 	orr.w	r2, r3, #1
  402fb2:	6085      	str	r5, [r0, #8]
  402fb4:	6062      	str	r2, [r4, #4]
  402fb6:	50e3      	str	r3, [r4, r3]
  402fb8:	e7b7      	b.n	402f2a <_free_r+0x5a>
  402fba:	07ff      	lsls	r7, r7, #31
  402fbc:	4403      	add	r3, r0
  402fbe:	d407      	bmi.n	402fd0 <_free_r+0x100>
  402fc0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402fc4:	1aa4      	subs	r4, r4, r2
  402fc6:	4413      	add	r3, r2
  402fc8:	68a0      	ldr	r0, [r4, #8]
  402fca:	68e2      	ldr	r2, [r4, #12]
  402fcc:	60c2      	str	r2, [r0, #12]
  402fce:	6090      	str	r0, [r2, #8]
  402fd0:	4a30      	ldr	r2, [pc, #192]	; (403094 <_free_r+0x1c4>)
  402fd2:	6812      	ldr	r2, [r2, #0]
  402fd4:	f043 0001 	orr.w	r0, r3, #1
  402fd8:	4293      	cmp	r3, r2
  402fda:	6060      	str	r0, [r4, #4]
  402fdc:	608c      	str	r4, [r1, #8]
  402fde:	d3b9      	bcc.n	402f54 <_free_r+0x84>
  402fe0:	4b2d      	ldr	r3, [pc, #180]	; (403098 <_free_r+0x1c8>)
  402fe2:	4640      	mov	r0, r8
  402fe4:	6819      	ldr	r1, [r3, #0]
  402fe6:	f7ff ff23 	bl	402e30 <_malloc_trim_r>
  402fea:	e7b3      	b.n	402f54 <_free_r+0x84>
  402fec:	4610      	mov	r0, r2
  402fee:	e7cd      	b.n	402f8c <_free_r+0xbc>
  402ff0:	1811      	adds	r1, r2, r0
  402ff2:	6849      	ldr	r1, [r1, #4]
  402ff4:	07c9      	lsls	r1, r1, #31
  402ff6:	d444      	bmi.n	403082 <_free_r+0x1b2>
  402ff8:	6891      	ldr	r1, [r2, #8]
  402ffa:	68d2      	ldr	r2, [r2, #12]
  402ffc:	60ca      	str	r2, [r1, #12]
  402ffe:	4403      	add	r3, r0
  403000:	f043 0001 	orr.w	r0, r3, #1
  403004:	6091      	str	r1, [r2, #8]
  403006:	6060      	str	r0, [r4, #4]
  403008:	50e3      	str	r3, [r4, r3]
  40300a:	e7a3      	b.n	402f54 <_free_r+0x84>
  40300c:	2a14      	cmp	r2, #20
  40300e:	d816      	bhi.n	40303e <_free_r+0x16e>
  403010:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403014:	00ff      	lsls	r7, r7, #3
  403016:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40301a:	e7aa      	b.n	402f72 <_free_r+0xa2>
  40301c:	10aa      	asrs	r2, r5, #2
  40301e:	2301      	movs	r3, #1
  403020:	684d      	ldr	r5, [r1, #4]
  403022:	4093      	lsls	r3, r2
  403024:	432b      	orrs	r3, r5
  403026:	604b      	str	r3, [r1, #4]
  403028:	4603      	mov	r3, r0
  40302a:	e7b0      	b.n	402f8e <_free_r+0xbe>
  40302c:	f043 0201 	orr.w	r2, r3, #1
  403030:	614c      	str	r4, [r1, #20]
  403032:	610c      	str	r4, [r1, #16]
  403034:	60e5      	str	r5, [r4, #12]
  403036:	60a5      	str	r5, [r4, #8]
  403038:	6062      	str	r2, [r4, #4]
  40303a:	50e3      	str	r3, [r4, r3]
  40303c:	e78a      	b.n	402f54 <_free_r+0x84>
  40303e:	2a54      	cmp	r2, #84	; 0x54
  403040:	d806      	bhi.n	403050 <_free_r+0x180>
  403042:	0b1a      	lsrs	r2, r3, #12
  403044:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403048:	00ff      	lsls	r7, r7, #3
  40304a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40304e:	e790      	b.n	402f72 <_free_r+0xa2>
  403050:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403054:	d806      	bhi.n	403064 <_free_r+0x194>
  403056:	0bda      	lsrs	r2, r3, #15
  403058:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40305c:	00ff      	lsls	r7, r7, #3
  40305e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403062:	e786      	b.n	402f72 <_free_r+0xa2>
  403064:	f240 5054 	movw	r0, #1364	; 0x554
  403068:	4282      	cmp	r2, r0
  40306a:	d806      	bhi.n	40307a <_free_r+0x1aa>
  40306c:	0c9a      	lsrs	r2, r3, #18
  40306e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403072:	00ff      	lsls	r7, r7, #3
  403074:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403078:	e77b      	b.n	402f72 <_free_r+0xa2>
  40307a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40307e:	257e      	movs	r5, #126	; 0x7e
  403080:	e777      	b.n	402f72 <_free_r+0xa2>
  403082:	f043 0101 	orr.w	r1, r3, #1
  403086:	6061      	str	r1, [r4, #4]
  403088:	6013      	str	r3, [r2, #0]
  40308a:	e763      	b.n	402f54 <_free_r+0x84>
  40308c:	200005a8 	.word	0x200005a8
  403090:	200005b0 	.word	0x200005b0
  403094:	200009b4 	.word	0x200009b4
  403098:	20000a18 	.word	0x20000a18

0040309c <__sfvwrite_r>:
  40309c:	6893      	ldr	r3, [r2, #8]
  40309e:	2b00      	cmp	r3, #0
  4030a0:	d073      	beq.n	40318a <__sfvwrite_r+0xee>
  4030a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030a6:	898b      	ldrh	r3, [r1, #12]
  4030a8:	b083      	sub	sp, #12
  4030aa:	460c      	mov	r4, r1
  4030ac:	0719      	lsls	r1, r3, #28
  4030ae:	9000      	str	r0, [sp, #0]
  4030b0:	4616      	mov	r6, r2
  4030b2:	d526      	bpl.n	403102 <__sfvwrite_r+0x66>
  4030b4:	6922      	ldr	r2, [r4, #16]
  4030b6:	b322      	cbz	r2, 403102 <__sfvwrite_r+0x66>
  4030b8:	f013 0002 	ands.w	r0, r3, #2
  4030bc:	6835      	ldr	r5, [r6, #0]
  4030be:	d02c      	beq.n	40311a <__sfvwrite_r+0x7e>
  4030c0:	f04f 0900 	mov.w	r9, #0
  4030c4:	4fb0      	ldr	r7, [pc, #704]	; (403388 <__sfvwrite_r+0x2ec>)
  4030c6:	46c8      	mov	r8, r9
  4030c8:	46b2      	mov	sl, r6
  4030ca:	45b8      	cmp	r8, r7
  4030cc:	4643      	mov	r3, r8
  4030ce:	464a      	mov	r2, r9
  4030d0:	bf28      	it	cs
  4030d2:	463b      	movcs	r3, r7
  4030d4:	9800      	ldr	r0, [sp, #0]
  4030d6:	f1b8 0f00 	cmp.w	r8, #0
  4030da:	d050      	beq.n	40317e <__sfvwrite_r+0xe2>
  4030dc:	69e1      	ldr	r1, [r4, #28]
  4030de:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4030e0:	47b0      	blx	r6
  4030e2:	2800      	cmp	r0, #0
  4030e4:	dd58      	ble.n	403198 <__sfvwrite_r+0xfc>
  4030e6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4030ea:	1a1b      	subs	r3, r3, r0
  4030ec:	4481      	add	r9, r0
  4030ee:	eba8 0800 	sub.w	r8, r8, r0
  4030f2:	f8ca 3008 	str.w	r3, [sl, #8]
  4030f6:	2b00      	cmp	r3, #0
  4030f8:	d1e7      	bne.n	4030ca <__sfvwrite_r+0x2e>
  4030fa:	2000      	movs	r0, #0
  4030fc:	b003      	add	sp, #12
  4030fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403102:	4621      	mov	r1, r4
  403104:	9800      	ldr	r0, [sp, #0]
  403106:	f7ff fb5d 	bl	4027c4 <__swsetup_r>
  40310a:	2800      	cmp	r0, #0
  40310c:	f040 8133 	bne.w	403376 <__sfvwrite_r+0x2da>
  403110:	89a3      	ldrh	r3, [r4, #12]
  403112:	6835      	ldr	r5, [r6, #0]
  403114:	f013 0002 	ands.w	r0, r3, #2
  403118:	d1d2      	bne.n	4030c0 <__sfvwrite_r+0x24>
  40311a:	f013 0901 	ands.w	r9, r3, #1
  40311e:	d145      	bne.n	4031ac <__sfvwrite_r+0x110>
  403120:	464f      	mov	r7, r9
  403122:	9601      	str	r6, [sp, #4]
  403124:	b337      	cbz	r7, 403174 <__sfvwrite_r+0xd8>
  403126:	059a      	lsls	r2, r3, #22
  403128:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40312c:	f140 8083 	bpl.w	403236 <__sfvwrite_r+0x19a>
  403130:	4547      	cmp	r7, r8
  403132:	46c3      	mov	fp, r8
  403134:	f0c0 80ab 	bcc.w	40328e <__sfvwrite_r+0x1f2>
  403138:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40313c:	f040 80ac 	bne.w	403298 <__sfvwrite_r+0x1fc>
  403140:	6820      	ldr	r0, [r4, #0]
  403142:	46ba      	mov	sl, r7
  403144:	465a      	mov	r2, fp
  403146:	4649      	mov	r1, r9
  403148:	f000 fe04 	bl	403d54 <memmove>
  40314c:	68a2      	ldr	r2, [r4, #8]
  40314e:	6823      	ldr	r3, [r4, #0]
  403150:	eba2 0208 	sub.w	r2, r2, r8
  403154:	445b      	add	r3, fp
  403156:	60a2      	str	r2, [r4, #8]
  403158:	6023      	str	r3, [r4, #0]
  40315a:	9a01      	ldr	r2, [sp, #4]
  40315c:	6893      	ldr	r3, [r2, #8]
  40315e:	eba3 030a 	sub.w	r3, r3, sl
  403162:	44d1      	add	r9, sl
  403164:	eba7 070a 	sub.w	r7, r7, sl
  403168:	6093      	str	r3, [r2, #8]
  40316a:	2b00      	cmp	r3, #0
  40316c:	d0c5      	beq.n	4030fa <__sfvwrite_r+0x5e>
  40316e:	89a3      	ldrh	r3, [r4, #12]
  403170:	2f00      	cmp	r7, #0
  403172:	d1d8      	bne.n	403126 <__sfvwrite_r+0x8a>
  403174:	f8d5 9000 	ldr.w	r9, [r5]
  403178:	686f      	ldr	r7, [r5, #4]
  40317a:	3508      	adds	r5, #8
  40317c:	e7d2      	b.n	403124 <__sfvwrite_r+0x88>
  40317e:	f8d5 9000 	ldr.w	r9, [r5]
  403182:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403186:	3508      	adds	r5, #8
  403188:	e79f      	b.n	4030ca <__sfvwrite_r+0x2e>
  40318a:	2000      	movs	r0, #0
  40318c:	4770      	bx	lr
  40318e:	4621      	mov	r1, r4
  403190:	9800      	ldr	r0, [sp, #0]
  403192:	f7ff fc2b 	bl	4029ec <_fflush_r>
  403196:	b370      	cbz	r0, 4031f6 <__sfvwrite_r+0x15a>
  403198:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40319c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4031a0:	f04f 30ff 	mov.w	r0, #4294967295
  4031a4:	81a3      	strh	r3, [r4, #12]
  4031a6:	b003      	add	sp, #12
  4031a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031ac:	4681      	mov	r9, r0
  4031ae:	4633      	mov	r3, r6
  4031b0:	464e      	mov	r6, r9
  4031b2:	46a8      	mov	r8, r5
  4031b4:	469a      	mov	sl, r3
  4031b6:	464d      	mov	r5, r9
  4031b8:	b34e      	cbz	r6, 40320e <__sfvwrite_r+0x172>
  4031ba:	b380      	cbz	r0, 40321e <__sfvwrite_r+0x182>
  4031bc:	6820      	ldr	r0, [r4, #0]
  4031be:	6923      	ldr	r3, [r4, #16]
  4031c0:	6962      	ldr	r2, [r4, #20]
  4031c2:	45b1      	cmp	r9, r6
  4031c4:	46cb      	mov	fp, r9
  4031c6:	bf28      	it	cs
  4031c8:	46b3      	movcs	fp, r6
  4031ca:	4298      	cmp	r0, r3
  4031cc:	465f      	mov	r7, fp
  4031ce:	d904      	bls.n	4031da <__sfvwrite_r+0x13e>
  4031d0:	68a3      	ldr	r3, [r4, #8]
  4031d2:	4413      	add	r3, r2
  4031d4:	459b      	cmp	fp, r3
  4031d6:	f300 80a6 	bgt.w	403326 <__sfvwrite_r+0x28a>
  4031da:	4593      	cmp	fp, r2
  4031dc:	db4b      	blt.n	403276 <__sfvwrite_r+0x1da>
  4031de:	4613      	mov	r3, r2
  4031e0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4031e2:	69e1      	ldr	r1, [r4, #28]
  4031e4:	9800      	ldr	r0, [sp, #0]
  4031e6:	462a      	mov	r2, r5
  4031e8:	47b8      	blx	r7
  4031ea:	1e07      	subs	r7, r0, #0
  4031ec:	ddd4      	ble.n	403198 <__sfvwrite_r+0xfc>
  4031ee:	ebb9 0907 	subs.w	r9, r9, r7
  4031f2:	d0cc      	beq.n	40318e <__sfvwrite_r+0xf2>
  4031f4:	2001      	movs	r0, #1
  4031f6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4031fa:	1bdb      	subs	r3, r3, r7
  4031fc:	443d      	add	r5, r7
  4031fe:	1bf6      	subs	r6, r6, r7
  403200:	f8ca 3008 	str.w	r3, [sl, #8]
  403204:	2b00      	cmp	r3, #0
  403206:	f43f af78 	beq.w	4030fa <__sfvwrite_r+0x5e>
  40320a:	2e00      	cmp	r6, #0
  40320c:	d1d5      	bne.n	4031ba <__sfvwrite_r+0x11e>
  40320e:	f108 0308 	add.w	r3, r8, #8
  403212:	e913 0060 	ldmdb	r3, {r5, r6}
  403216:	4698      	mov	r8, r3
  403218:	3308      	adds	r3, #8
  40321a:	2e00      	cmp	r6, #0
  40321c:	d0f9      	beq.n	403212 <__sfvwrite_r+0x176>
  40321e:	4632      	mov	r2, r6
  403220:	210a      	movs	r1, #10
  403222:	4628      	mov	r0, r5
  403224:	f000 fcac 	bl	403b80 <memchr>
  403228:	2800      	cmp	r0, #0
  40322a:	f000 80a1 	beq.w	403370 <__sfvwrite_r+0x2d4>
  40322e:	3001      	adds	r0, #1
  403230:	eba0 0905 	sub.w	r9, r0, r5
  403234:	e7c2      	b.n	4031bc <__sfvwrite_r+0x120>
  403236:	6820      	ldr	r0, [r4, #0]
  403238:	6923      	ldr	r3, [r4, #16]
  40323a:	4298      	cmp	r0, r3
  40323c:	d802      	bhi.n	403244 <__sfvwrite_r+0x1a8>
  40323e:	6963      	ldr	r3, [r4, #20]
  403240:	429f      	cmp	r7, r3
  403242:	d25d      	bcs.n	403300 <__sfvwrite_r+0x264>
  403244:	45b8      	cmp	r8, r7
  403246:	bf28      	it	cs
  403248:	46b8      	movcs	r8, r7
  40324a:	4642      	mov	r2, r8
  40324c:	4649      	mov	r1, r9
  40324e:	f000 fd81 	bl	403d54 <memmove>
  403252:	68a3      	ldr	r3, [r4, #8]
  403254:	6822      	ldr	r2, [r4, #0]
  403256:	eba3 0308 	sub.w	r3, r3, r8
  40325a:	4442      	add	r2, r8
  40325c:	60a3      	str	r3, [r4, #8]
  40325e:	6022      	str	r2, [r4, #0]
  403260:	b10b      	cbz	r3, 403266 <__sfvwrite_r+0x1ca>
  403262:	46c2      	mov	sl, r8
  403264:	e779      	b.n	40315a <__sfvwrite_r+0xbe>
  403266:	4621      	mov	r1, r4
  403268:	9800      	ldr	r0, [sp, #0]
  40326a:	f7ff fbbf 	bl	4029ec <_fflush_r>
  40326e:	2800      	cmp	r0, #0
  403270:	d192      	bne.n	403198 <__sfvwrite_r+0xfc>
  403272:	46c2      	mov	sl, r8
  403274:	e771      	b.n	40315a <__sfvwrite_r+0xbe>
  403276:	465a      	mov	r2, fp
  403278:	4629      	mov	r1, r5
  40327a:	f000 fd6b 	bl	403d54 <memmove>
  40327e:	68a2      	ldr	r2, [r4, #8]
  403280:	6823      	ldr	r3, [r4, #0]
  403282:	eba2 020b 	sub.w	r2, r2, fp
  403286:	445b      	add	r3, fp
  403288:	60a2      	str	r2, [r4, #8]
  40328a:	6023      	str	r3, [r4, #0]
  40328c:	e7af      	b.n	4031ee <__sfvwrite_r+0x152>
  40328e:	6820      	ldr	r0, [r4, #0]
  403290:	46b8      	mov	r8, r7
  403292:	46ba      	mov	sl, r7
  403294:	46bb      	mov	fp, r7
  403296:	e755      	b.n	403144 <__sfvwrite_r+0xa8>
  403298:	6962      	ldr	r2, [r4, #20]
  40329a:	6820      	ldr	r0, [r4, #0]
  40329c:	6921      	ldr	r1, [r4, #16]
  40329e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4032a2:	eba0 0a01 	sub.w	sl, r0, r1
  4032a6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4032aa:	f10a 0001 	add.w	r0, sl, #1
  4032ae:	ea4f 0868 	mov.w	r8, r8, asr #1
  4032b2:	4438      	add	r0, r7
  4032b4:	4540      	cmp	r0, r8
  4032b6:	4642      	mov	r2, r8
  4032b8:	bf84      	itt	hi
  4032ba:	4680      	movhi	r8, r0
  4032bc:	4642      	movhi	r2, r8
  4032be:	055b      	lsls	r3, r3, #21
  4032c0:	d544      	bpl.n	40334c <__sfvwrite_r+0x2b0>
  4032c2:	4611      	mov	r1, r2
  4032c4:	9800      	ldr	r0, [sp, #0]
  4032c6:	f000 f967 	bl	403598 <_malloc_r>
  4032ca:	4683      	mov	fp, r0
  4032cc:	2800      	cmp	r0, #0
  4032ce:	d055      	beq.n	40337c <__sfvwrite_r+0x2e0>
  4032d0:	4652      	mov	r2, sl
  4032d2:	6921      	ldr	r1, [r4, #16]
  4032d4:	f000 fca4 	bl	403c20 <memcpy>
  4032d8:	89a3      	ldrh	r3, [r4, #12]
  4032da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4032de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4032e2:	81a3      	strh	r3, [r4, #12]
  4032e4:	eb0b 000a 	add.w	r0, fp, sl
  4032e8:	eba8 030a 	sub.w	r3, r8, sl
  4032ec:	f8c4 b010 	str.w	fp, [r4, #16]
  4032f0:	f8c4 8014 	str.w	r8, [r4, #20]
  4032f4:	6020      	str	r0, [r4, #0]
  4032f6:	60a3      	str	r3, [r4, #8]
  4032f8:	46b8      	mov	r8, r7
  4032fa:	46ba      	mov	sl, r7
  4032fc:	46bb      	mov	fp, r7
  4032fe:	e721      	b.n	403144 <__sfvwrite_r+0xa8>
  403300:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  403304:	42b9      	cmp	r1, r7
  403306:	bf28      	it	cs
  403308:	4639      	movcs	r1, r7
  40330a:	464a      	mov	r2, r9
  40330c:	fb91 f1f3 	sdiv	r1, r1, r3
  403310:	9800      	ldr	r0, [sp, #0]
  403312:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403314:	fb03 f301 	mul.w	r3, r3, r1
  403318:	69e1      	ldr	r1, [r4, #28]
  40331a:	47b0      	blx	r6
  40331c:	f1b0 0a00 	subs.w	sl, r0, #0
  403320:	f73f af1b 	bgt.w	40315a <__sfvwrite_r+0xbe>
  403324:	e738      	b.n	403198 <__sfvwrite_r+0xfc>
  403326:	461a      	mov	r2, r3
  403328:	4629      	mov	r1, r5
  40332a:	9301      	str	r3, [sp, #4]
  40332c:	f000 fd12 	bl	403d54 <memmove>
  403330:	6822      	ldr	r2, [r4, #0]
  403332:	9b01      	ldr	r3, [sp, #4]
  403334:	9800      	ldr	r0, [sp, #0]
  403336:	441a      	add	r2, r3
  403338:	6022      	str	r2, [r4, #0]
  40333a:	4621      	mov	r1, r4
  40333c:	f7ff fb56 	bl	4029ec <_fflush_r>
  403340:	9b01      	ldr	r3, [sp, #4]
  403342:	2800      	cmp	r0, #0
  403344:	f47f af28 	bne.w	403198 <__sfvwrite_r+0xfc>
  403348:	461f      	mov	r7, r3
  40334a:	e750      	b.n	4031ee <__sfvwrite_r+0x152>
  40334c:	9800      	ldr	r0, [sp, #0]
  40334e:	f000 fd71 	bl	403e34 <_realloc_r>
  403352:	4683      	mov	fp, r0
  403354:	2800      	cmp	r0, #0
  403356:	d1c5      	bne.n	4032e4 <__sfvwrite_r+0x248>
  403358:	9d00      	ldr	r5, [sp, #0]
  40335a:	6921      	ldr	r1, [r4, #16]
  40335c:	4628      	mov	r0, r5
  40335e:	f7ff fdb7 	bl	402ed0 <_free_r>
  403362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403366:	220c      	movs	r2, #12
  403368:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40336c:	602a      	str	r2, [r5, #0]
  40336e:	e715      	b.n	40319c <__sfvwrite_r+0x100>
  403370:	f106 0901 	add.w	r9, r6, #1
  403374:	e722      	b.n	4031bc <__sfvwrite_r+0x120>
  403376:	f04f 30ff 	mov.w	r0, #4294967295
  40337a:	e6bf      	b.n	4030fc <__sfvwrite_r+0x60>
  40337c:	9a00      	ldr	r2, [sp, #0]
  40337e:	230c      	movs	r3, #12
  403380:	6013      	str	r3, [r2, #0]
  403382:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403386:	e709      	b.n	40319c <__sfvwrite_r+0x100>
  403388:	7ffffc00 	.word	0x7ffffc00

0040338c <_fwalk>:
  40338c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403390:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403394:	d01b      	beq.n	4033ce <_fwalk+0x42>
  403396:	4688      	mov	r8, r1
  403398:	2600      	movs	r6, #0
  40339a:	687d      	ldr	r5, [r7, #4]
  40339c:	68bc      	ldr	r4, [r7, #8]
  40339e:	3d01      	subs	r5, #1
  4033a0:	d40f      	bmi.n	4033c2 <_fwalk+0x36>
  4033a2:	89a3      	ldrh	r3, [r4, #12]
  4033a4:	2b01      	cmp	r3, #1
  4033a6:	f105 35ff 	add.w	r5, r5, #4294967295
  4033aa:	d906      	bls.n	4033ba <_fwalk+0x2e>
  4033ac:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4033b0:	3301      	adds	r3, #1
  4033b2:	4620      	mov	r0, r4
  4033b4:	d001      	beq.n	4033ba <_fwalk+0x2e>
  4033b6:	47c0      	blx	r8
  4033b8:	4306      	orrs	r6, r0
  4033ba:	1c6b      	adds	r3, r5, #1
  4033bc:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4033c0:	d1ef      	bne.n	4033a2 <_fwalk+0x16>
  4033c2:	683f      	ldr	r7, [r7, #0]
  4033c4:	2f00      	cmp	r7, #0
  4033c6:	d1e8      	bne.n	40339a <_fwalk+0xe>
  4033c8:	4630      	mov	r0, r6
  4033ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4033ce:	463e      	mov	r6, r7
  4033d0:	4630      	mov	r0, r6
  4033d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4033d6:	bf00      	nop

004033d8 <_fwalk_reent>:
  4033d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4033dc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4033e0:	d01f      	beq.n	403422 <_fwalk_reent+0x4a>
  4033e2:	4688      	mov	r8, r1
  4033e4:	4606      	mov	r6, r0
  4033e6:	f04f 0900 	mov.w	r9, #0
  4033ea:	687d      	ldr	r5, [r7, #4]
  4033ec:	68bc      	ldr	r4, [r7, #8]
  4033ee:	3d01      	subs	r5, #1
  4033f0:	d411      	bmi.n	403416 <_fwalk_reent+0x3e>
  4033f2:	89a3      	ldrh	r3, [r4, #12]
  4033f4:	2b01      	cmp	r3, #1
  4033f6:	f105 35ff 	add.w	r5, r5, #4294967295
  4033fa:	d908      	bls.n	40340e <_fwalk_reent+0x36>
  4033fc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403400:	3301      	adds	r3, #1
  403402:	4621      	mov	r1, r4
  403404:	4630      	mov	r0, r6
  403406:	d002      	beq.n	40340e <_fwalk_reent+0x36>
  403408:	47c0      	blx	r8
  40340a:	ea49 0900 	orr.w	r9, r9, r0
  40340e:	1c6b      	adds	r3, r5, #1
  403410:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403414:	d1ed      	bne.n	4033f2 <_fwalk_reent+0x1a>
  403416:	683f      	ldr	r7, [r7, #0]
  403418:	2f00      	cmp	r7, #0
  40341a:	d1e6      	bne.n	4033ea <_fwalk_reent+0x12>
  40341c:	4648      	mov	r0, r9
  40341e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403422:	46b9      	mov	r9, r7
  403424:	4648      	mov	r0, r9
  403426:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40342a:	bf00      	nop

0040342c <iswspace>:
  40342c:	28ff      	cmp	r0, #255	; 0xff
  40342e:	d901      	bls.n	403434 <iswspace+0x8>
  403430:	2000      	movs	r0, #0
  403432:	4770      	bx	lr
  403434:	b510      	push	{r4, lr}
  403436:	4604      	mov	r4, r0
  403438:	f000 f818 	bl	40346c <__locale_ctype_ptr>
  40343c:	4420      	add	r0, r4
  40343e:	7840      	ldrb	r0, [r0, #1]
  403440:	f000 0008 	and.w	r0, r0, #8
  403444:	bd10      	pop	{r4, pc}
  403446:	bf00      	nop

00403448 <__locale_mb_cur_max>:
  403448:	4b04      	ldr	r3, [pc, #16]	; (40345c <__locale_mb_cur_max+0x14>)
  40344a:	4a05      	ldr	r2, [pc, #20]	; (403460 <__locale_mb_cur_max+0x18>)
  40344c:	681b      	ldr	r3, [r3, #0]
  40344e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  403450:	2b00      	cmp	r3, #0
  403452:	bf08      	it	eq
  403454:	4613      	moveq	r3, r2
  403456:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40345a:	4770      	bx	lr
  40345c:	20000008 	.word	0x20000008
  403460:	2000043c 	.word	0x2000043c

00403464 <__locale_ctype_ptr_l>:
  403464:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
  403468:	4770      	bx	lr
  40346a:	bf00      	nop

0040346c <__locale_ctype_ptr>:
  40346c:	4b04      	ldr	r3, [pc, #16]	; (403480 <__locale_ctype_ptr+0x14>)
  40346e:	4a05      	ldr	r2, [pc, #20]	; (403484 <__locale_ctype_ptr+0x18>)
  403470:	681b      	ldr	r3, [r3, #0]
  403472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  403474:	2b00      	cmp	r3, #0
  403476:	bf08      	it	eq
  403478:	4613      	moveq	r3, r2
  40347a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
  40347e:	4770      	bx	lr
  403480:	20000008 	.word	0x20000008
  403484:	2000043c 	.word	0x2000043c

00403488 <__retarget_lock_init_recursive>:
  403488:	4770      	bx	lr
  40348a:	bf00      	nop

0040348c <__retarget_lock_close_recursive>:
  40348c:	4770      	bx	lr
  40348e:	bf00      	nop

00403490 <__retarget_lock_acquire_recursive>:
  403490:	4770      	bx	lr
  403492:	bf00      	nop

00403494 <__retarget_lock_release_recursive>:
  403494:	4770      	bx	lr
  403496:	bf00      	nop

00403498 <__swhatbuf_r>:
  403498:	b570      	push	{r4, r5, r6, lr}
  40349a:	460c      	mov	r4, r1
  40349c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4034a0:	2900      	cmp	r1, #0
  4034a2:	b090      	sub	sp, #64	; 0x40
  4034a4:	4615      	mov	r5, r2
  4034a6:	461e      	mov	r6, r3
  4034a8:	db14      	blt.n	4034d4 <__swhatbuf_r+0x3c>
  4034aa:	aa01      	add	r2, sp, #4
  4034ac:	f001 fd0c 	bl	404ec8 <_fstat_r>
  4034b0:	2800      	cmp	r0, #0
  4034b2:	db0f      	blt.n	4034d4 <__swhatbuf_r+0x3c>
  4034b4:	9a02      	ldr	r2, [sp, #8]
  4034b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4034ba:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4034be:	fab2 f282 	clz	r2, r2
  4034c2:	0952      	lsrs	r2, r2, #5
  4034c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4034c8:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4034cc:	6032      	str	r2, [r6, #0]
  4034ce:	602b      	str	r3, [r5, #0]
  4034d0:	b010      	add	sp, #64	; 0x40
  4034d2:	bd70      	pop	{r4, r5, r6, pc}
  4034d4:	89a2      	ldrh	r2, [r4, #12]
  4034d6:	2300      	movs	r3, #0
  4034d8:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4034dc:	6033      	str	r3, [r6, #0]
  4034de:	d004      	beq.n	4034ea <__swhatbuf_r+0x52>
  4034e0:	2240      	movs	r2, #64	; 0x40
  4034e2:	4618      	mov	r0, r3
  4034e4:	602a      	str	r2, [r5, #0]
  4034e6:	b010      	add	sp, #64	; 0x40
  4034e8:	bd70      	pop	{r4, r5, r6, pc}
  4034ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4034ee:	602b      	str	r3, [r5, #0]
  4034f0:	b010      	add	sp, #64	; 0x40
  4034f2:	bd70      	pop	{r4, r5, r6, pc}

004034f4 <__smakebuf_r>:
  4034f4:	898a      	ldrh	r2, [r1, #12]
  4034f6:	0792      	lsls	r2, r2, #30
  4034f8:	460b      	mov	r3, r1
  4034fa:	d506      	bpl.n	40350a <__smakebuf_r+0x16>
  4034fc:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403500:	2101      	movs	r1, #1
  403502:	601a      	str	r2, [r3, #0]
  403504:	611a      	str	r2, [r3, #16]
  403506:	6159      	str	r1, [r3, #20]
  403508:	4770      	bx	lr
  40350a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40350c:	b083      	sub	sp, #12
  40350e:	ab01      	add	r3, sp, #4
  403510:	466a      	mov	r2, sp
  403512:	460c      	mov	r4, r1
  403514:	4606      	mov	r6, r0
  403516:	f7ff ffbf 	bl	403498 <__swhatbuf_r>
  40351a:	9900      	ldr	r1, [sp, #0]
  40351c:	4605      	mov	r5, r0
  40351e:	4630      	mov	r0, r6
  403520:	f000 f83a 	bl	403598 <_malloc_r>
  403524:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403528:	b1d8      	cbz	r0, 403562 <__smakebuf_r+0x6e>
  40352a:	9a01      	ldr	r2, [sp, #4]
  40352c:	4f15      	ldr	r7, [pc, #84]	; (403584 <__smakebuf_r+0x90>)
  40352e:	9900      	ldr	r1, [sp, #0]
  403530:	63f7      	str	r7, [r6, #60]	; 0x3c
  403532:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403536:	81a3      	strh	r3, [r4, #12]
  403538:	6020      	str	r0, [r4, #0]
  40353a:	6120      	str	r0, [r4, #16]
  40353c:	6161      	str	r1, [r4, #20]
  40353e:	b91a      	cbnz	r2, 403548 <__smakebuf_r+0x54>
  403540:	432b      	orrs	r3, r5
  403542:	81a3      	strh	r3, [r4, #12]
  403544:	b003      	add	sp, #12
  403546:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403548:	4630      	mov	r0, r6
  40354a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40354e:	f001 fccf 	bl	404ef0 <_isatty_r>
  403552:	b1a0      	cbz	r0, 40357e <__smakebuf_r+0x8a>
  403554:	89a3      	ldrh	r3, [r4, #12]
  403556:	f023 0303 	bic.w	r3, r3, #3
  40355a:	f043 0301 	orr.w	r3, r3, #1
  40355e:	b21b      	sxth	r3, r3
  403560:	e7ee      	b.n	403540 <__smakebuf_r+0x4c>
  403562:	059a      	lsls	r2, r3, #22
  403564:	d4ee      	bmi.n	403544 <__smakebuf_r+0x50>
  403566:	f023 0303 	bic.w	r3, r3, #3
  40356a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40356e:	f043 0302 	orr.w	r3, r3, #2
  403572:	2101      	movs	r1, #1
  403574:	81a3      	strh	r3, [r4, #12]
  403576:	6022      	str	r2, [r4, #0]
  403578:	6122      	str	r2, [r4, #16]
  40357a:	6161      	str	r1, [r4, #20]
  40357c:	e7e2      	b.n	403544 <__smakebuf_r+0x50>
  40357e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403582:	e7dd      	b.n	403540 <__smakebuf_r+0x4c>
  403584:	00402a65 	.word	0x00402a65

00403588 <malloc>:
  403588:	4b02      	ldr	r3, [pc, #8]	; (403594 <malloc+0xc>)
  40358a:	4601      	mov	r1, r0
  40358c:	6818      	ldr	r0, [r3, #0]
  40358e:	f000 b803 	b.w	403598 <_malloc_r>
  403592:	bf00      	nop
  403594:	20000008 	.word	0x20000008

00403598 <_malloc_r>:
  403598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40359c:	f101 060b 	add.w	r6, r1, #11
  4035a0:	2e16      	cmp	r6, #22
  4035a2:	b083      	sub	sp, #12
  4035a4:	4605      	mov	r5, r0
  4035a6:	f240 809e 	bls.w	4036e6 <_malloc_r+0x14e>
  4035aa:	f036 0607 	bics.w	r6, r6, #7
  4035ae:	f100 80bd 	bmi.w	40372c <_malloc_r+0x194>
  4035b2:	42b1      	cmp	r1, r6
  4035b4:	f200 80ba 	bhi.w	40372c <_malloc_r+0x194>
  4035b8:	f000 fc30 	bl	403e1c <__malloc_lock>
  4035bc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4035c0:	f0c0 8293 	bcc.w	403aea <_malloc_r+0x552>
  4035c4:	0a73      	lsrs	r3, r6, #9
  4035c6:	f000 80b8 	beq.w	40373a <_malloc_r+0x1a2>
  4035ca:	2b04      	cmp	r3, #4
  4035cc:	f200 8179 	bhi.w	4038c2 <_malloc_r+0x32a>
  4035d0:	09b3      	lsrs	r3, r6, #6
  4035d2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4035d6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4035da:	00c3      	lsls	r3, r0, #3
  4035dc:	4fbf      	ldr	r7, [pc, #764]	; (4038dc <_malloc_r+0x344>)
  4035de:	443b      	add	r3, r7
  4035e0:	f1a3 0108 	sub.w	r1, r3, #8
  4035e4:	685c      	ldr	r4, [r3, #4]
  4035e6:	42a1      	cmp	r1, r4
  4035e8:	d106      	bne.n	4035f8 <_malloc_r+0x60>
  4035ea:	e00c      	b.n	403606 <_malloc_r+0x6e>
  4035ec:	2a00      	cmp	r2, #0
  4035ee:	f280 80aa 	bge.w	403746 <_malloc_r+0x1ae>
  4035f2:	68e4      	ldr	r4, [r4, #12]
  4035f4:	42a1      	cmp	r1, r4
  4035f6:	d006      	beq.n	403606 <_malloc_r+0x6e>
  4035f8:	6863      	ldr	r3, [r4, #4]
  4035fa:	f023 0303 	bic.w	r3, r3, #3
  4035fe:	1b9a      	subs	r2, r3, r6
  403600:	2a0f      	cmp	r2, #15
  403602:	ddf3      	ble.n	4035ec <_malloc_r+0x54>
  403604:	4670      	mov	r0, lr
  403606:	693c      	ldr	r4, [r7, #16]
  403608:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4038f0 <_malloc_r+0x358>
  40360c:	4574      	cmp	r4, lr
  40360e:	f000 81ab 	beq.w	403968 <_malloc_r+0x3d0>
  403612:	6863      	ldr	r3, [r4, #4]
  403614:	f023 0303 	bic.w	r3, r3, #3
  403618:	1b9a      	subs	r2, r3, r6
  40361a:	2a0f      	cmp	r2, #15
  40361c:	f300 8190 	bgt.w	403940 <_malloc_r+0x3a8>
  403620:	2a00      	cmp	r2, #0
  403622:	f8c7 e014 	str.w	lr, [r7, #20]
  403626:	f8c7 e010 	str.w	lr, [r7, #16]
  40362a:	f280 809d 	bge.w	403768 <_malloc_r+0x1d0>
  40362e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403632:	f080 8161 	bcs.w	4038f8 <_malloc_r+0x360>
  403636:	08db      	lsrs	r3, r3, #3
  403638:	f103 0c01 	add.w	ip, r3, #1
  40363c:	1099      	asrs	r1, r3, #2
  40363e:	687a      	ldr	r2, [r7, #4]
  403640:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403644:	f8c4 8008 	str.w	r8, [r4, #8]
  403648:	2301      	movs	r3, #1
  40364a:	408b      	lsls	r3, r1
  40364c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403650:	4313      	orrs	r3, r2
  403652:	3908      	subs	r1, #8
  403654:	60e1      	str	r1, [r4, #12]
  403656:	607b      	str	r3, [r7, #4]
  403658:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40365c:	f8c8 400c 	str.w	r4, [r8, #12]
  403660:	1082      	asrs	r2, r0, #2
  403662:	2401      	movs	r4, #1
  403664:	4094      	lsls	r4, r2
  403666:	429c      	cmp	r4, r3
  403668:	f200 808b 	bhi.w	403782 <_malloc_r+0x1ea>
  40366c:	421c      	tst	r4, r3
  40366e:	d106      	bne.n	40367e <_malloc_r+0xe6>
  403670:	f020 0003 	bic.w	r0, r0, #3
  403674:	0064      	lsls	r4, r4, #1
  403676:	421c      	tst	r4, r3
  403678:	f100 0004 	add.w	r0, r0, #4
  40367c:	d0fa      	beq.n	403674 <_malloc_r+0xdc>
  40367e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403682:	46cc      	mov	ip, r9
  403684:	4680      	mov	r8, r0
  403686:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40368a:	459c      	cmp	ip, r3
  40368c:	d107      	bne.n	40369e <_malloc_r+0x106>
  40368e:	e16d      	b.n	40396c <_malloc_r+0x3d4>
  403690:	2a00      	cmp	r2, #0
  403692:	f280 817b 	bge.w	40398c <_malloc_r+0x3f4>
  403696:	68db      	ldr	r3, [r3, #12]
  403698:	459c      	cmp	ip, r3
  40369a:	f000 8167 	beq.w	40396c <_malloc_r+0x3d4>
  40369e:	6859      	ldr	r1, [r3, #4]
  4036a0:	f021 0103 	bic.w	r1, r1, #3
  4036a4:	1b8a      	subs	r2, r1, r6
  4036a6:	2a0f      	cmp	r2, #15
  4036a8:	ddf2      	ble.n	403690 <_malloc_r+0xf8>
  4036aa:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4036ae:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4036b2:	9300      	str	r3, [sp, #0]
  4036b4:	199c      	adds	r4, r3, r6
  4036b6:	4628      	mov	r0, r5
  4036b8:	f046 0601 	orr.w	r6, r6, #1
  4036bc:	f042 0501 	orr.w	r5, r2, #1
  4036c0:	605e      	str	r6, [r3, #4]
  4036c2:	f8c8 c00c 	str.w	ip, [r8, #12]
  4036c6:	f8cc 8008 	str.w	r8, [ip, #8]
  4036ca:	617c      	str	r4, [r7, #20]
  4036cc:	613c      	str	r4, [r7, #16]
  4036ce:	f8c4 e00c 	str.w	lr, [r4, #12]
  4036d2:	f8c4 e008 	str.w	lr, [r4, #8]
  4036d6:	6065      	str	r5, [r4, #4]
  4036d8:	505a      	str	r2, [r3, r1]
  4036da:	f000 fba5 	bl	403e28 <__malloc_unlock>
  4036de:	9b00      	ldr	r3, [sp, #0]
  4036e0:	f103 0408 	add.w	r4, r3, #8
  4036e4:	e01e      	b.n	403724 <_malloc_r+0x18c>
  4036e6:	2910      	cmp	r1, #16
  4036e8:	d820      	bhi.n	40372c <_malloc_r+0x194>
  4036ea:	f000 fb97 	bl	403e1c <__malloc_lock>
  4036ee:	2610      	movs	r6, #16
  4036f0:	2318      	movs	r3, #24
  4036f2:	2002      	movs	r0, #2
  4036f4:	4f79      	ldr	r7, [pc, #484]	; (4038dc <_malloc_r+0x344>)
  4036f6:	443b      	add	r3, r7
  4036f8:	f1a3 0208 	sub.w	r2, r3, #8
  4036fc:	685c      	ldr	r4, [r3, #4]
  4036fe:	4294      	cmp	r4, r2
  403700:	f000 813d 	beq.w	40397e <_malloc_r+0x3e6>
  403704:	6863      	ldr	r3, [r4, #4]
  403706:	68e1      	ldr	r1, [r4, #12]
  403708:	68a6      	ldr	r6, [r4, #8]
  40370a:	f023 0303 	bic.w	r3, r3, #3
  40370e:	4423      	add	r3, r4
  403710:	4628      	mov	r0, r5
  403712:	685a      	ldr	r2, [r3, #4]
  403714:	60f1      	str	r1, [r6, #12]
  403716:	f042 0201 	orr.w	r2, r2, #1
  40371a:	608e      	str	r6, [r1, #8]
  40371c:	605a      	str	r2, [r3, #4]
  40371e:	f000 fb83 	bl	403e28 <__malloc_unlock>
  403722:	3408      	adds	r4, #8
  403724:	4620      	mov	r0, r4
  403726:	b003      	add	sp, #12
  403728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40372c:	2400      	movs	r4, #0
  40372e:	230c      	movs	r3, #12
  403730:	4620      	mov	r0, r4
  403732:	602b      	str	r3, [r5, #0]
  403734:	b003      	add	sp, #12
  403736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40373a:	2040      	movs	r0, #64	; 0x40
  40373c:	f44f 7300 	mov.w	r3, #512	; 0x200
  403740:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403744:	e74a      	b.n	4035dc <_malloc_r+0x44>
  403746:	4423      	add	r3, r4
  403748:	68e1      	ldr	r1, [r4, #12]
  40374a:	685a      	ldr	r2, [r3, #4]
  40374c:	68a6      	ldr	r6, [r4, #8]
  40374e:	f042 0201 	orr.w	r2, r2, #1
  403752:	60f1      	str	r1, [r6, #12]
  403754:	4628      	mov	r0, r5
  403756:	608e      	str	r6, [r1, #8]
  403758:	605a      	str	r2, [r3, #4]
  40375a:	f000 fb65 	bl	403e28 <__malloc_unlock>
  40375e:	3408      	adds	r4, #8
  403760:	4620      	mov	r0, r4
  403762:	b003      	add	sp, #12
  403764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403768:	4423      	add	r3, r4
  40376a:	4628      	mov	r0, r5
  40376c:	685a      	ldr	r2, [r3, #4]
  40376e:	f042 0201 	orr.w	r2, r2, #1
  403772:	605a      	str	r2, [r3, #4]
  403774:	f000 fb58 	bl	403e28 <__malloc_unlock>
  403778:	3408      	adds	r4, #8
  40377a:	4620      	mov	r0, r4
  40377c:	b003      	add	sp, #12
  40377e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403782:	68bc      	ldr	r4, [r7, #8]
  403784:	6863      	ldr	r3, [r4, #4]
  403786:	f023 0803 	bic.w	r8, r3, #3
  40378a:	45b0      	cmp	r8, r6
  40378c:	d304      	bcc.n	403798 <_malloc_r+0x200>
  40378e:	eba8 0306 	sub.w	r3, r8, r6
  403792:	2b0f      	cmp	r3, #15
  403794:	f300 8085 	bgt.w	4038a2 <_malloc_r+0x30a>
  403798:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4038f4 <_malloc_r+0x35c>
  40379c:	4b50      	ldr	r3, [pc, #320]	; (4038e0 <_malloc_r+0x348>)
  40379e:	f8d9 2000 	ldr.w	r2, [r9]
  4037a2:	681b      	ldr	r3, [r3, #0]
  4037a4:	3201      	adds	r2, #1
  4037a6:	4433      	add	r3, r6
  4037a8:	eb04 0a08 	add.w	sl, r4, r8
  4037ac:	f000 8155 	beq.w	403a5a <_malloc_r+0x4c2>
  4037b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4037b4:	330f      	adds	r3, #15
  4037b6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4037ba:	f02b 0b0f 	bic.w	fp, fp, #15
  4037be:	4659      	mov	r1, fp
  4037c0:	4628      	mov	r0, r5
  4037c2:	f000 fd71 	bl	4042a8 <_sbrk_r>
  4037c6:	1c41      	adds	r1, r0, #1
  4037c8:	4602      	mov	r2, r0
  4037ca:	f000 80fc 	beq.w	4039c6 <_malloc_r+0x42e>
  4037ce:	4582      	cmp	sl, r0
  4037d0:	f200 80f7 	bhi.w	4039c2 <_malloc_r+0x42a>
  4037d4:	4b43      	ldr	r3, [pc, #268]	; (4038e4 <_malloc_r+0x34c>)
  4037d6:	6819      	ldr	r1, [r3, #0]
  4037d8:	4459      	add	r1, fp
  4037da:	6019      	str	r1, [r3, #0]
  4037dc:	f000 814d 	beq.w	403a7a <_malloc_r+0x4e2>
  4037e0:	f8d9 0000 	ldr.w	r0, [r9]
  4037e4:	3001      	adds	r0, #1
  4037e6:	bf1b      	ittet	ne
  4037e8:	eba2 0a0a 	subne.w	sl, r2, sl
  4037ec:	4451      	addne	r1, sl
  4037ee:	f8c9 2000 	streq.w	r2, [r9]
  4037f2:	6019      	strne	r1, [r3, #0]
  4037f4:	f012 0107 	ands.w	r1, r2, #7
  4037f8:	f000 8115 	beq.w	403a26 <_malloc_r+0x48e>
  4037fc:	f1c1 0008 	rsb	r0, r1, #8
  403800:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403804:	4402      	add	r2, r0
  403806:	3108      	adds	r1, #8
  403808:	eb02 090b 	add.w	r9, r2, fp
  40380c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403810:	eba1 0909 	sub.w	r9, r1, r9
  403814:	4649      	mov	r1, r9
  403816:	4628      	mov	r0, r5
  403818:	9301      	str	r3, [sp, #4]
  40381a:	9200      	str	r2, [sp, #0]
  40381c:	f000 fd44 	bl	4042a8 <_sbrk_r>
  403820:	1c43      	adds	r3, r0, #1
  403822:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403826:	f000 8143 	beq.w	403ab0 <_malloc_r+0x518>
  40382a:	1a80      	subs	r0, r0, r2
  40382c:	4448      	add	r0, r9
  40382e:	f040 0001 	orr.w	r0, r0, #1
  403832:	6819      	ldr	r1, [r3, #0]
  403834:	60ba      	str	r2, [r7, #8]
  403836:	4449      	add	r1, r9
  403838:	42bc      	cmp	r4, r7
  40383a:	6050      	str	r0, [r2, #4]
  40383c:	6019      	str	r1, [r3, #0]
  40383e:	d017      	beq.n	403870 <_malloc_r+0x2d8>
  403840:	f1b8 0f0f 	cmp.w	r8, #15
  403844:	f240 80fb 	bls.w	403a3e <_malloc_r+0x4a6>
  403848:	6860      	ldr	r0, [r4, #4]
  40384a:	f1a8 020c 	sub.w	r2, r8, #12
  40384e:	f022 0207 	bic.w	r2, r2, #7
  403852:	eb04 0e02 	add.w	lr, r4, r2
  403856:	f000 0001 	and.w	r0, r0, #1
  40385a:	f04f 0c05 	mov.w	ip, #5
  40385e:	4310      	orrs	r0, r2
  403860:	2a0f      	cmp	r2, #15
  403862:	6060      	str	r0, [r4, #4]
  403864:	f8ce c004 	str.w	ip, [lr, #4]
  403868:	f8ce c008 	str.w	ip, [lr, #8]
  40386c:	f200 8117 	bhi.w	403a9e <_malloc_r+0x506>
  403870:	4b1d      	ldr	r3, [pc, #116]	; (4038e8 <_malloc_r+0x350>)
  403872:	68bc      	ldr	r4, [r7, #8]
  403874:	681a      	ldr	r2, [r3, #0]
  403876:	4291      	cmp	r1, r2
  403878:	bf88      	it	hi
  40387a:	6019      	strhi	r1, [r3, #0]
  40387c:	4b1b      	ldr	r3, [pc, #108]	; (4038ec <_malloc_r+0x354>)
  40387e:	681a      	ldr	r2, [r3, #0]
  403880:	4291      	cmp	r1, r2
  403882:	6862      	ldr	r2, [r4, #4]
  403884:	bf88      	it	hi
  403886:	6019      	strhi	r1, [r3, #0]
  403888:	f022 0203 	bic.w	r2, r2, #3
  40388c:	4296      	cmp	r6, r2
  40388e:	eba2 0306 	sub.w	r3, r2, r6
  403892:	d801      	bhi.n	403898 <_malloc_r+0x300>
  403894:	2b0f      	cmp	r3, #15
  403896:	dc04      	bgt.n	4038a2 <_malloc_r+0x30a>
  403898:	4628      	mov	r0, r5
  40389a:	f000 fac5 	bl	403e28 <__malloc_unlock>
  40389e:	2400      	movs	r4, #0
  4038a0:	e740      	b.n	403724 <_malloc_r+0x18c>
  4038a2:	19a2      	adds	r2, r4, r6
  4038a4:	f043 0301 	orr.w	r3, r3, #1
  4038a8:	f046 0601 	orr.w	r6, r6, #1
  4038ac:	6066      	str	r6, [r4, #4]
  4038ae:	4628      	mov	r0, r5
  4038b0:	60ba      	str	r2, [r7, #8]
  4038b2:	6053      	str	r3, [r2, #4]
  4038b4:	f000 fab8 	bl	403e28 <__malloc_unlock>
  4038b8:	3408      	adds	r4, #8
  4038ba:	4620      	mov	r0, r4
  4038bc:	b003      	add	sp, #12
  4038be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038c2:	2b14      	cmp	r3, #20
  4038c4:	d971      	bls.n	4039aa <_malloc_r+0x412>
  4038c6:	2b54      	cmp	r3, #84	; 0x54
  4038c8:	f200 80a3 	bhi.w	403a12 <_malloc_r+0x47a>
  4038cc:	0b33      	lsrs	r3, r6, #12
  4038ce:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4038d2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4038d6:	00c3      	lsls	r3, r0, #3
  4038d8:	e680      	b.n	4035dc <_malloc_r+0x44>
  4038da:	bf00      	nop
  4038dc:	200005a8 	.word	0x200005a8
  4038e0:	20000a18 	.word	0x20000a18
  4038e4:	200009e8 	.word	0x200009e8
  4038e8:	20000a10 	.word	0x20000a10
  4038ec:	20000a14 	.word	0x20000a14
  4038f0:	200005b0 	.word	0x200005b0
  4038f4:	200009b0 	.word	0x200009b0
  4038f8:	0a5a      	lsrs	r2, r3, #9
  4038fa:	2a04      	cmp	r2, #4
  4038fc:	d95b      	bls.n	4039b6 <_malloc_r+0x41e>
  4038fe:	2a14      	cmp	r2, #20
  403900:	f200 80ae 	bhi.w	403a60 <_malloc_r+0x4c8>
  403904:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403908:	00c9      	lsls	r1, r1, #3
  40390a:	325b      	adds	r2, #91	; 0x5b
  40390c:	eb07 0c01 	add.w	ip, r7, r1
  403910:	5879      	ldr	r1, [r7, r1]
  403912:	f1ac 0c08 	sub.w	ip, ip, #8
  403916:	458c      	cmp	ip, r1
  403918:	f000 8088 	beq.w	403a2c <_malloc_r+0x494>
  40391c:	684a      	ldr	r2, [r1, #4]
  40391e:	f022 0203 	bic.w	r2, r2, #3
  403922:	4293      	cmp	r3, r2
  403924:	d273      	bcs.n	403a0e <_malloc_r+0x476>
  403926:	6889      	ldr	r1, [r1, #8]
  403928:	458c      	cmp	ip, r1
  40392a:	d1f7      	bne.n	40391c <_malloc_r+0x384>
  40392c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403930:	687b      	ldr	r3, [r7, #4]
  403932:	60e2      	str	r2, [r4, #12]
  403934:	f8c4 c008 	str.w	ip, [r4, #8]
  403938:	6094      	str	r4, [r2, #8]
  40393a:	f8cc 400c 	str.w	r4, [ip, #12]
  40393e:	e68f      	b.n	403660 <_malloc_r+0xc8>
  403940:	19a1      	adds	r1, r4, r6
  403942:	f046 0c01 	orr.w	ip, r6, #1
  403946:	f042 0601 	orr.w	r6, r2, #1
  40394a:	f8c4 c004 	str.w	ip, [r4, #4]
  40394e:	4628      	mov	r0, r5
  403950:	6179      	str	r1, [r7, #20]
  403952:	6139      	str	r1, [r7, #16]
  403954:	f8c1 e00c 	str.w	lr, [r1, #12]
  403958:	f8c1 e008 	str.w	lr, [r1, #8]
  40395c:	604e      	str	r6, [r1, #4]
  40395e:	50e2      	str	r2, [r4, r3]
  403960:	f000 fa62 	bl	403e28 <__malloc_unlock>
  403964:	3408      	adds	r4, #8
  403966:	e6dd      	b.n	403724 <_malloc_r+0x18c>
  403968:	687b      	ldr	r3, [r7, #4]
  40396a:	e679      	b.n	403660 <_malloc_r+0xc8>
  40396c:	f108 0801 	add.w	r8, r8, #1
  403970:	f018 0f03 	tst.w	r8, #3
  403974:	f10c 0c08 	add.w	ip, ip, #8
  403978:	f47f ae85 	bne.w	403686 <_malloc_r+0xee>
  40397c:	e02d      	b.n	4039da <_malloc_r+0x442>
  40397e:	68dc      	ldr	r4, [r3, #12]
  403980:	42a3      	cmp	r3, r4
  403982:	bf08      	it	eq
  403984:	3002      	addeq	r0, #2
  403986:	f43f ae3e 	beq.w	403606 <_malloc_r+0x6e>
  40398a:	e6bb      	b.n	403704 <_malloc_r+0x16c>
  40398c:	4419      	add	r1, r3
  40398e:	461c      	mov	r4, r3
  403990:	684a      	ldr	r2, [r1, #4]
  403992:	68db      	ldr	r3, [r3, #12]
  403994:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403998:	f042 0201 	orr.w	r2, r2, #1
  40399c:	604a      	str	r2, [r1, #4]
  40399e:	4628      	mov	r0, r5
  4039a0:	60f3      	str	r3, [r6, #12]
  4039a2:	609e      	str	r6, [r3, #8]
  4039a4:	f000 fa40 	bl	403e28 <__malloc_unlock>
  4039a8:	e6bc      	b.n	403724 <_malloc_r+0x18c>
  4039aa:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4039ae:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4039b2:	00c3      	lsls	r3, r0, #3
  4039b4:	e612      	b.n	4035dc <_malloc_r+0x44>
  4039b6:	099a      	lsrs	r2, r3, #6
  4039b8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4039bc:	00c9      	lsls	r1, r1, #3
  4039be:	3238      	adds	r2, #56	; 0x38
  4039c0:	e7a4      	b.n	40390c <_malloc_r+0x374>
  4039c2:	42bc      	cmp	r4, r7
  4039c4:	d054      	beq.n	403a70 <_malloc_r+0x4d8>
  4039c6:	68bc      	ldr	r4, [r7, #8]
  4039c8:	6862      	ldr	r2, [r4, #4]
  4039ca:	f022 0203 	bic.w	r2, r2, #3
  4039ce:	e75d      	b.n	40388c <_malloc_r+0x2f4>
  4039d0:	f859 3908 	ldr.w	r3, [r9], #-8
  4039d4:	4599      	cmp	r9, r3
  4039d6:	f040 8086 	bne.w	403ae6 <_malloc_r+0x54e>
  4039da:	f010 0f03 	tst.w	r0, #3
  4039de:	f100 30ff 	add.w	r0, r0, #4294967295
  4039e2:	d1f5      	bne.n	4039d0 <_malloc_r+0x438>
  4039e4:	687b      	ldr	r3, [r7, #4]
  4039e6:	ea23 0304 	bic.w	r3, r3, r4
  4039ea:	607b      	str	r3, [r7, #4]
  4039ec:	0064      	lsls	r4, r4, #1
  4039ee:	429c      	cmp	r4, r3
  4039f0:	f63f aec7 	bhi.w	403782 <_malloc_r+0x1ea>
  4039f4:	2c00      	cmp	r4, #0
  4039f6:	f43f aec4 	beq.w	403782 <_malloc_r+0x1ea>
  4039fa:	421c      	tst	r4, r3
  4039fc:	4640      	mov	r0, r8
  4039fe:	f47f ae3e 	bne.w	40367e <_malloc_r+0xe6>
  403a02:	0064      	lsls	r4, r4, #1
  403a04:	421c      	tst	r4, r3
  403a06:	f100 0004 	add.w	r0, r0, #4
  403a0a:	d0fa      	beq.n	403a02 <_malloc_r+0x46a>
  403a0c:	e637      	b.n	40367e <_malloc_r+0xe6>
  403a0e:	468c      	mov	ip, r1
  403a10:	e78c      	b.n	40392c <_malloc_r+0x394>
  403a12:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403a16:	d815      	bhi.n	403a44 <_malloc_r+0x4ac>
  403a18:	0bf3      	lsrs	r3, r6, #15
  403a1a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403a1e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403a22:	00c3      	lsls	r3, r0, #3
  403a24:	e5da      	b.n	4035dc <_malloc_r+0x44>
  403a26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403a2a:	e6ed      	b.n	403808 <_malloc_r+0x270>
  403a2c:	687b      	ldr	r3, [r7, #4]
  403a2e:	1092      	asrs	r2, r2, #2
  403a30:	2101      	movs	r1, #1
  403a32:	fa01 f202 	lsl.w	r2, r1, r2
  403a36:	4313      	orrs	r3, r2
  403a38:	607b      	str	r3, [r7, #4]
  403a3a:	4662      	mov	r2, ip
  403a3c:	e779      	b.n	403932 <_malloc_r+0x39a>
  403a3e:	2301      	movs	r3, #1
  403a40:	6053      	str	r3, [r2, #4]
  403a42:	e729      	b.n	403898 <_malloc_r+0x300>
  403a44:	f240 5254 	movw	r2, #1364	; 0x554
  403a48:	4293      	cmp	r3, r2
  403a4a:	d822      	bhi.n	403a92 <_malloc_r+0x4fa>
  403a4c:	0cb3      	lsrs	r3, r6, #18
  403a4e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403a52:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  403a56:	00c3      	lsls	r3, r0, #3
  403a58:	e5c0      	b.n	4035dc <_malloc_r+0x44>
  403a5a:	f103 0b10 	add.w	fp, r3, #16
  403a5e:	e6ae      	b.n	4037be <_malloc_r+0x226>
  403a60:	2a54      	cmp	r2, #84	; 0x54
  403a62:	d829      	bhi.n	403ab8 <_malloc_r+0x520>
  403a64:	0b1a      	lsrs	r2, r3, #12
  403a66:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403a6a:	00c9      	lsls	r1, r1, #3
  403a6c:	326e      	adds	r2, #110	; 0x6e
  403a6e:	e74d      	b.n	40390c <_malloc_r+0x374>
  403a70:	4b20      	ldr	r3, [pc, #128]	; (403af4 <_malloc_r+0x55c>)
  403a72:	6819      	ldr	r1, [r3, #0]
  403a74:	4459      	add	r1, fp
  403a76:	6019      	str	r1, [r3, #0]
  403a78:	e6b2      	b.n	4037e0 <_malloc_r+0x248>
  403a7a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403a7e:	2800      	cmp	r0, #0
  403a80:	f47f aeae 	bne.w	4037e0 <_malloc_r+0x248>
  403a84:	eb08 030b 	add.w	r3, r8, fp
  403a88:	68ba      	ldr	r2, [r7, #8]
  403a8a:	f043 0301 	orr.w	r3, r3, #1
  403a8e:	6053      	str	r3, [r2, #4]
  403a90:	e6ee      	b.n	403870 <_malloc_r+0x2d8>
  403a92:	207f      	movs	r0, #127	; 0x7f
  403a94:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403a98:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403a9c:	e59e      	b.n	4035dc <_malloc_r+0x44>
  403a9e:	f104 0108 	add.w	r1, r4, #8
  403aa2:	4628      	mov	r0, r5
  403aa4:	9300      	str	r3, [sp, #0]
  403aa6:	f7ff fa13 	bl	402ed0 <_free_r>
  403aaa:	9b00      	ldr	r3, [sp, #0]
  403aac:	6819      	ldr	r1, [r3, #0]
  403aae:	e6df      	b.n	403870 <_malloc_r+0x2d8>
  403ab0:	2001      	movs	r0, #1
  403ab2:	f04f 0900 	mov.w	r9, #0
  403ab6:	e6bc      	b.n	403832 <_malloc_r+0x29a>
  403ab8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403abc:	d805      	bhi.n	403aca <_malloc_r+0x532>
  403abe:	0bda      	lsrs	r2, r3, #15
  403ac0:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403ac4:	00c9      	lsls	r1, r1, #3
  403ac6:	3277      	adds	r2, #119	; 0x77
  403ac8:	e720      	b.n	40390c <_malloc_r+0x374>
  403aca:	f240 5154 	movw	r1, #1364	; 0x554
  403ace:	428a      	cmp	r2, r1
  403ad0:	d805      	bhi.n	403ade <_malloc_r+0x546>
  403ad2:	0c9a      	lsrs	r2, r3, #18
  403ad4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403ad8:	00c9      	lsls	r1, r1, #3
  403ada:	327c      	adds	r2, #124	; 0x7c
  403adc:	e716      	b.n	40390c <_malloc_r+0x374>
  403ade:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403ae2:	227e      	movs	r2, #126	; 0x7e
  403ae4:	e712      	b.n	40390c <_malloc_r+0x374>
  403ae6:	687b      	ldr	r3, [r7, #4]
  403ae8:	e780      	b.n	4039ec <_malloc_r+0x454>
  403aea:	08f0      	lsrs	r0, r6, #3
  403aec:	f106 0308 	add.w	r3, r6, #8
  403af0:	e600      	b.n	4036f4 <_malloc_r+0x15c>
  403af2:	bf00      	nop
  403af4:	200009e8 	.word	0x200009e8

00403af8 <_mbrtowc_r>:
  403af8:	b5f0      	push	{r4, r5, r6, r7, lr}
  403afa:	b083      	sub	sp, #12
  403afc:	4607      	mov	r7, r0
  403afe:	9d08      	ldr	r5, [sp, #32]
  403b00:	b192      	cbz	r2, 403b28 <_mbrtowc_r+0x30>
  403b02:	4c11      	ldr	r4, [pc, #68]	; (403b48 <_mbrtowc_r+0x50>)
  403b04:	4e11      	ldr	r6, [pc, #68]	; (403b4c <_mbrtowc_r+0x54>)
  403b06:	6824      	ldr	r4, [r4, #0]
  403b08:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403b0a:	9500      	str	r5, [sp, #0]
  403b0c:	2c00      	cmp	r4, #0
  403b0e:	bf08      	it	eq
  403b10:	4634      	moveq	r4, r6
  403b12:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
  403b16:	47a0      	blx	r4
  403b18:	1c43      	adds	r3, r0, #1
  403b1a:	d103      	bne.n	403b24 <_mbrtowc_r+0x2c>
  403b1c:	2200      	movs	r2, #0
  403b1e:	238a      	movs	r3, #138	; 0x8a
  403b20:	602a      	str	r2, [r5, #0]
  403b22:	603b      	str	r3, [r7, #0]
  403b24:	b003      	add	sp, #12
  403b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403b28:	4b07      	ldr	r3, [pc, #28]	; (403b48 <_mbrtowc_r+0x50>)
  403b2a:	4908      	ldr	r1, [pc, #32]	; (403b4c <_mbrtowc_r+0x54>)
  403b2c:	681b      	ldr	r3, [r3, #0]
  403b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  403b30:	9500      	str	r5, [sp, #0]
  403b32:	2b00      	cmp	r3, #0
  403b34:	bf08      	it	eq
  403b36:	460b      	moveq	r3, r1
  403b38:	4614      	mov	r4, r2
  403b3a:	4621      	mov	r1, r4
  403b3c:	4a04      	ldr	r2, [pc, #16]	; (403b50 <_mbrtowc_r+0x58>)
  403b3e:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
  403b42:	2301      	movs	r3, #1
  403b44:	47a0      	blx	r4
  403b46:	e7e7      	b.n	403b18 <_mbrtowc_r+0x20>
  403b48:	20000008 	.word	0x20000008
  403b4c:	2000043c 	.word	0x2000043c
  403b50:	004054ec 	.word	0x004054ec

00403b54 <__ascii_mbtowc>:
  403b54:	b082      	sub	sp, #8
  403b56:	b149      	cbz	r1, 403b6c <__ascii_mbtowc+0x18>
  403b58:	b15a      	cbz	r2, 403b72 <__ascii_mbtowc+0x1e>
  403b5a:	b16b      	cbz	r3, 403b78 <__ascii_mbtowc+0x24>
  403b5c:	7813      	ldrb	r3, [r2, #0]
  403b5e:	600b      	str	r3, [r1, #0]
  403b60:	7812      	ldrb	r2, [r2, #0]
  403b62:	1c10      	adds	r0, r2, #0
  403b64:	bf18      	it	ne
  403b66:	2001      	movne	r0, #1
  403b68:	b002      	add	sp, #8
  403b6a:	4770      	bx	lr
  403b6c:	a901      	add	r1, sp, #4
  403b6e:	2a00      	cmp	r2, #0
  403b70:	d1f3      	bne.n	403b5a <__ascii_mbtowc+0x6>
  403b72:	4610      	mov	r0, r2
  403b74:	b002      	add	sp, #8
  403b76:	4770      	bx	lr
  403b78:	f06f 0001 	mvn.w	r0, #1
  403b7c:	e7f4      	b.n	403b68 <__ascii_mbtowc+0x14>
  403b7e:	bf00      	nop

00403b80 <memchr>:
  403b80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403b84:	2a10      	cmp	r2, #16
  403b86:	db2b      	blt.n	403be0 <memchr+0x60>
  403b88:	f010 0f07 	tst.w	r0, #7
  403b8c:	d008      	beq.n	403ba0 <memchr+0x20>
  403b8e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403b92:	3a01      	subs	r2, #1
  403b94:	428b      	cmp	r3, r1
  403b96:	d02d      	beq.n	403bf4 <memchr+0x74>
  403b98:	f010 0f07 	tst.w	r0, #7
  403b9c:	b342      	cbz	r2, 403bf0 <memchr+0x70>
  403b9e:	d1f6      	bne.n	403b8e <memchr+0xe>
  403ba0:	b4f0      	push	{r4, r5, r6, r7}
  403ba2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403ba6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  403baa:	f022 0407 	bic.w	r4, r2, #7
  403bae:	f07f 0700 	mvns.w	r7, #0
  403bb2:	2300      	movs	r3, #0
  403bb4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403bb8:	3c08      	subs	r4, #8
  403bba:	ea85 0501 	eor.w	r5, r5, r1
  403bbe:	ea86 0601 	eor.w	r6, r6, r1
  403bc2:	fa85 f547 	uadd8	r5, r5, r7
  403bc6:	faa3 f587 	sel	r5, r3, r7
  403bca:	fa86 f647 	uadd8	r6, r6, r7
  403bce:	faa5 f687 	sel	r6, r5, r7
  403bd2:	b98e      	cbnz	r6, 403bf8 <memchr+0x78>
  403bd4:	d1ee      	bne.n	403bb4 <memchr+0x34>
  403bd6:	bcf0      	pop	{r4, r5, r6, r7}
  403bd8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403bdc:	f002 0207 	and.w	r2, r2, #7
  403be0:	b132      	cbz	r2, 403bf0 <memchr+0x70>
  403be2:	f810 3b01 	ldrb.w	r3, [r0], #1
  403be6:	3a01      	subs	r2, #1
  403be8:	ea83 0301 	eor.w	r3, r3, r1
  403bec:	b113      	cbz	r3, 403bf4 <memchr+0x74>
  403bee:	d1f8      	bne.n	403be2 <memchr+0x62>
  403bf0:	2000      	movs	r0, #0
  403bf2:	4770      	bx	lr
  403bf4:	3801      	subs	r0, #1
  403bf6:	4770      	bx	lr
  403bf8:	2d00      	cmp	r5, #0
  403bfa:	bf06      	itte	eq
  403bfc:	4635      	moveq	r5, r6
  403bfe:	3803      	subeq	r0, #3
  403c00:	3807      	subne	r0, #7
  403c02:	f015 0f01 	tst.w	r5, #1
  403c06:	d107      	bne.n	403c18 <memchr+0x98>
  403c08:	3001      	adds	r0, #1
  403c0a:	f415 7f80 	tst.w	r5, #256	; 0x100
  403c0e:	bf02      	ittt	eq
  403c10:	3001      	addeq	r0, #1
  403c12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403c16:	3001      	addeq	r0, #1
  403c18:	bcf0      	pop	{r4, r5, r6, r7}
  403c1a:	3801      	subs	r0, #1
  403c1c:	4770      	bx	lr
  403c1e:	bf00      	nop

00403c20 <memcpy>:
  403c20:	4684      	mov	ip, r0
  403c22:	ea41 0300 	orr.w	r3, r1, r0
  403c26:	f013 0303 	ands.w	r3, r3, #3
  403c2a:	d16d      	bne.n	403d08 <memcpy+0xe8>
  403c2c:	3a40      	subs	r2, #64	; 0x40
  403c2e:	d341      	bcc.n	403cb4 <memcpy+0x94>
  403c30:	f851 3b04 	ldr.w	r3, [r1], #4
  403c34:	f840 3b04 	str.w	r3, [r0], #4
  403c38:	f851 3b04 	ldr.w	r3, [r1], #4
  403c3c:	f840 3b04 	str.w	r3, [r0], #4
  403c40:	f851 3b04 	ldr.w	r3, [r1], #4
  403c44:	f840 3b04 	str.w	r3, [r0], #4
  403c48:	f851 3b04 	ldr.w	r3, [r1], #4
  403c4c:	f840 3b04 	str.w	r3, [r0], #4
  403c50:	f851 3b04 	ldr.w	r3, [r1], #4
  403c54:	f840 3b04 	str.w	r3, [r0], #4
  403c58:	f851 3b04 	ldr.w	r3, [r1], #4
  403c5c:	f840 3b04 	str.w	r3, [r0], #4
  403c60:	f851 3b04 	ldr.w	r3, [r1], #4
  403c64:	f840 3b04 	str.w	r3, [r0], #4
  403c68:	f851 3b04 	ldr.w	r3, [r1], #4
  403c6c:	f840 3b04 	str.w	r3, [r0], #4
  403c70:	f851 3b04 	ldr.w	r3, [r1], #4
  403c74:	f840 3b04 	str.w	r3, [r0], #4
  403c78:	f851 3b04 	ldr.w	r3, [r1], #4
  403c7c:	f840 3b04 	str.w	r3, [r0], #4
  403c80:	f851 3b04 	ldr.w	r3, [r1], #4
  403c84:	f840 3b04 	str.w	r3, [r0], #4
  403c88:	f851 3b04 	ldr.w	r3, [r1], #4
  403c8c:	f840 3b04 	str.w	r3, [r0], #4
  403c90:	f851 3b04 	ldr.w	r3, [r1], #4
  403c94:	f840 3b04 	str.w	r3, [r0], #4
  403c98:	f851 3b04 	ldr.w	r3, [r1], #4
  403c9c:	f840 3b04 	str.w	r3, [r0], #4
  403ca0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ca4:	f840 3b04 	str.w	r3, [r0], #4
  403ca8:	f851 3b04 	ldr.w	r3, [r1], #4
  403cac:	f840 3b04 	str.w	r3, [r0], #4
  403cb0:	3a40      	subs	r2, #64	; 0x40
  403cb2:	d2bd      	bcs.n	403c30 <memcpy+0x10>
  403cb4:	3230      	adds	r2, #48	; 0x30
  403cb6:	d311      	bcc.n	403cdc <memcpy+0xbc>
  403cb8:	f851 3b04 	ldr.w	r3, [r1], #4
  403cbc:	f840 3b04 	str.w	r3, [r0], #4
  403cc0:	f851 3b04 	ldr.w	r3, [r1], #4
  403cc4:	f840 3b04 	str.w	r3, [r0], #4
  403cc8:	f851 3b04 	ldr.w	r3, [r1], #4
  403ccc:	f840 3b04 	str.w	r3, [r0], #4
  403cd0:	f851 3b04 	ldr.w	r3, [r1], #4
  403cd4:	f840 3b04 	str.w	r3, [r0], #4
  403cd8:	3a10      	subs	r2, #16
  403cda:	d2ed      	bcs.n	403cb8 <memcpy+0x98>
  403cdc:	320c      	adds	r2, #12
  403cde:	d305      	bcc.n	403cec <memcpy+0xcc>
  403ce0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ce4:	f840 3b04 	str.w	r3, [r0], #4
  403ce8:	3a04      	subs	r2, #4
  403cea:	d2f9      	bcs.n	403ce0 <memcpy+0xc0>
  403cec:	3204      	adds	r2, #4
  403cee:	d008      	beq.n	403d02 <memcpy+0xe2>
  403cf0:	07d2      	lsls	r2, r2, #31
  403cf2:	bf1c      	itt	ne
  403cf4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403cf8:	f800 3b01 	strbne.w	r3, [r0], #1
  403cfc:	d301      	bcc.n	403d02 <memcpy+0xe2>
  403cfe:	880b      	ldrh	r3, [r1, #0]
  403d00:	8003      	strh	r3, [r0, #0]
  403d02:	4660      	mov	r0, ip
  403d04:	4770      	bx	lr
  403d06:	bf00      	nop
  403d08:	2a08      	cmp	r2, #8
  403d0a:	d313      	bcc.n	403d34 <memcpy+0x114>
  403d0c:	078b      	lsls	r3, r1, #30
  403d0e:	d08d      	beq.n	403c2c <memcpy+0xc>
  403d10:	f010 0303 	ands.w	r3, r0, #3
  403d14:	d08a      	beq.n	403c2c <memcpy+0xc>
  403d16:	f1c3 0304 	rsb	r3, r3, #4
  403d1a:	1ad2      	subs	r2, r2, r3
  403d1c:	07db      	lsls	r3, r3, #31
  403d1e:	bf1c      	itt	ne
  403d20:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403d24:	f800 3b01 	strbne.w	r3, [r0], #1
  403d28:	d380      	bcc.n	403c2c <memcpy+0xc>
  403d2a:	f831 3b02 	ldrh.w	r3, [r1], #2
  403d2e:	f820 3b02 	strh.w	r3, [r0], #2
  403d32:	e77b      	b.n	403c2c <memcpy+0xc>
  403d34:	3a04      	subs	r2, #4
  403d36:	d3d9      	bcc.n	403cec <memcpy+0xcc>
  403d38:	3a01      	subs	r2, #1
  403d3a:	f811 3b01 	ldrb.w	r3, [r1], #1
  403d3e:	f800 3b01 	strb.w	r3, [r0], #1
  403d42:	d2f9      	bcs.n	403d38 <memcpy+0x118>
  403d44:	780b      	ldrb	r3, [r1, #0]
  403d46:	7003      	strb	r3, [r0, #0]
  403d48:	784b      	ldrb	r3, [r1, #1]
  403d4a:	7043      	strb	r3, [r0, #1]
  403d4c:	788b      	ldrb	r3, [r1, #2]
  403d4e:	7083      	strb	r3, [r0, #2]
  403d50:	4660      	mov	r0, ip
  403d52:	4770      	bx	lr

00403d54 <memmove>:
  403d54:	4288      	cmp	r0, r1
  403d56:	b5f0      	push	{r4, r5, r6, r7, lr}
  403d58:	d90d      	bls.n	403d76 <memmove+0x22>
  403d5a:	188b      	adds	r3, r1, r2
  403d5c:	4298      	cmp	r0, r3
  403d5e:	d20a      	bcs.n	403d76 <memmove+0x22>
  403d60:	1884      	adds	r4, r0, r2
  403d62:	2a00      	cmp	r2, #0
  403d64:	d051      	beq.n	403e0a <memmove+0xb6>
  403d66:	4622      	mov	r2, r4
  403d68:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403d6c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403d70:	4299      	cmp	r1, r3
  403d72:	d1f9      	bne.n	403d68 <memmove+0x14>
  403d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403d76:	2a0f      	cmp	r2, #15
  403d78:	d948      	bls.n	403e0c <memmove+0xb8>
  403d7a:	ea41 0300 	orr.w	r3, r1, r0
  403d7e:	079b      	lsls	r3, r3, #30
  403d80:	d146      	bne.n	403e10 <memmove+0xbc>
  403d82:	f100 0410 	add.w	r4, r0, #16
  403d86:	f101 0310 	add.w	r3, r1, #16
  403d8a:	4615      	mov	r5, r2
  403d8c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403d90:	f844 6c10 	str.w	r6, [r4, #-16]
  403d94:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403d98:	f844 6c0c 	str.w	r6, [r4, #-12]
  403d9c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403da0:	f844 6c08 	str.w	r6, [r4, #-8]
  403da4:	3d10      	subs	r5, #16
  403da6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  403daa:	f844 6c04 	str.w	r6, [r4, #-4]
  403dae:	2d0f      	cmp	r5, #15
  403db0:	f103 0310 	add.w	r3, r3, #16
  403db4:	f104 0410 	add.w	r4, r4, #16
  403db8:	d8e8      	bhi.n	403d8c <memmove+0x38>
  403dba:	f1a2 0310 	sub.w	r3, r2, #16
  403dbe:	f023 030f 	bic.w	r3, r3, #15
  403dc2:	f002 0e0f 	and.w	lr, r2, #15
  403dc6:	3310      	adds	r3, #16
  403dc8:	f1be 0f03 	cmp.w	lr, #3
  403dcc:	4419      	add	r1, r3
  403dce:	4403      	add	r3, r0
  403dd0:	d921      	bls.n	403e16 <memmove+0xc2>
  403dd2:	1f1e      	subs	r6, r3, #4
  403dd4:	460d      	mov	r5, r1
  403dd6:	4674      	mov	r4, lr
  403dd8:	3c04      	subs	r4, #4
  403dda:	f855 7b04 	ldr.w	r7, [r5], #4
  403dde:	f846 7f04 	str.w	r7, [r6, #4]!
  403de2:	2c03      	cmp	r4, #3
  403de4:	d8f8      	bhi.n	403dd8 <memmove+0x84>
  403de6:	f1ae 0404 	sub.w	r4, lr, #4
  403dea:	f024 0403 	bic.w	r4, r4, #3
  403dee:	3404      	adds	r4, #4
  403df0:	4421      	add	r1, r4
  403df2:	4423      	add	r3, r4
  403df4:	f002 0203 	and.w	r2, r2, #3
  403df8:	b162      	cbz	r2, 403e14 <memmove+0xc0>
  403dfa:	3b01      	subs	r3, #1
  403dfc:	440a      	add	r2, r1
  403dfe:	f811 4b01 	ldrb.w	r4, [r1], #1
  403e02:	f803 4f01 	strb.w	r4, [r3, #1]!
  403e06:	428a      	cmp	r2, r1
  403e08:	d1f9      	bne.n	403dfe <memmove+0xaa>
  403e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403e0c:	4603      	mov	r3, r0
  403e0e:	e7f3      	b.n	403df8 <memmove+0xa4>
  403e10:	4603      	mov	r3, r0
  403e12:	e7f2      	b.n	403dfa <memmove+0xa6>
  403e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403e16:	4672      	mov	r2, lr
  403e18:	e7ee      	b.n	403df8 <memmove+0xa4>
  403e1a:	bf00      	nop

00403e1c <__malloc_lock>:
  403e1c:	4801      	ldr	r0, [pc, #4]	; (403e24 <__malloc_lock+0x8>)
  403e1e:	f7ff bb37 	b.w	403490 <__retarget_lock_acquire_recursive>
  403e22:	bf00      	nop
  403e24:	20000a38 	.word	0x20000a38

00403e28 <__malloc_unlock>:
  403e28:	4801      	ldr	r0, [pc, #4]	; (403e30 <__malloc_unlock+0x8>)
  403e2a:	f7ff bb33 	b.w	403494 <__retarget_lock_release_recursive>
  403e2e:	bf00      	nop
  403e30:	20000a38 	.word	0x20000a38

00403e34 <_realloc_r>:
  403e34:	2900      	cmp	r1, #0
  403e36:	f000 8095 	beq.w	403f64 <_realloc_r+0x130>
  403e3a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e3e:	460d      	mov	r5, r1
  403e40:	4616      	mov	r6, r2
  403e42:	b083      	sub	sp, #12
  403e44:	4680      	mov	r8, r0
  403e46:	f106 070b 	add.w	r7, r6, #11
  403e4a:	f7ff ffe7 	bl	403e1c <__malloc_lock>
  403e4e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403e52:	2f16      	cmp	r7, #22
  403e54:	f02e 0403 	bic.w	r4, lr, #3
  403e58:	f1a5 0908 	sub.w	r9, r5, #8
  403e5c:	d83c      	bhi.n	403ed8 <_realloc_r+0xa4>
  403e5e:	2210      	movs	r2, #16
  403e60:	4617      	mov	r7, r2
  403e62:	42be      	cmp	r6, r7
  403e64:	d83d      	bhi.n	403ee2 <_realloc_r+0xae>
  403e66:	4294      	cmp	r4, r2
  403e68:	da43      	bge.n	403ef2 <_realloc_r+0xbe>
  403e6a:	4bc4      	ldr	r3, [pc, #784]	; (40417c <_realloc_r+0x348>)
  403e6c:	6899      	ldr	r1, [r3, #8]
  403e6e:	eb09 0004 	add.w	r0, r9, r4
  403e72:	4288      	cmp	r0, r1
  403e74:	f000 80b4 	beq.w	403fe0 <_realloc_r+0x1ac>
  403e78:	6843      	ldr	r3, [r0, #4]
  403e7a:	f023 0101 	bic.w	r1, r3, #1
  403e7e:	4401      	add	r1, r0
  403e80:	6849      	ldr	r1, [r1, #4]
  403e82:	07c9      	lsls	r1, r1, #31
  403e84:	d54c      	bpl.n	403f20 <_realloc_r+0xec>
  403e86:	f01e 0f01 	tst.w	lr, #1
  403e8a:	f000 809b 	beq.w	403fc4 <_realloc_r+0x190>
  403e8e:	4631      	mov	r1, r6
  403e90:	4640      	mov	r0, r8
  403e92:	f7ff fb81 	bl	403598 <_malloc_r>
  403e96:	4606      	mov	r6, r0
  403e98:	2800      	cmp	r0, #0
  403e9a:	d03a      	beq.n	403f12 <_realloc_r+0xde>
  403e9c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403ea0:	f023 0301 	bic.w	r3, r3, #1
  403ea4:	444b      	add	r3, r9
  403ea6:	f1a0 0208 	sub.w	r2, r0, #8
  403eaa:	429a      	cmp	r2, r3
  403eac:	f000 8121 	beq.w	4040f2 <_realloc_r+0x2be>
  403eb0:	1f22      	subs	r2, r4, #4
  403eb2:	2a24      	cmp	r2, #36	; 0x24
  403eb4:	f200 8107 	bhi.w	4040c6 <_realloc_r+0x292>
  403eb8:	2a13      	cmp	r2, #19
  403eba:	f200 80db 	bhi.w	404074 <_realloc_r+0x240>
  403ebe:	4603      	mov	r3, r0
  403ec0:	462a      	mov	r2, r5
  403ec2:	6811      	ldr	r1, [r2, #0]
  403ec4:	6019      	str	r1, [r3, #0]
  403ec6:	6851      	ldr	r1, [r2, #4]
  403ec8:	6059      	str	r1, [r3, #4]
  403eca:	6892      	ldr	r2, [r2, #8]
  403ecc:	609a      	str	r2, [r3, #8]
  403ece:	4629      	mov	r1, r5
  403ed0:	4640      	mov	r0, r8
  403ed2:	f7fe fffd 	bl	402ed0 <_free_r>
  403ed6:	e01c      	b.n	403f12 <_realloc_r+0xde>
  403ed8:	f027 0707 	bic.w	r7, r7, #7
  403edc:	2f00      	cmp	r7, #0
  403ede:	463a      	mov	r2, r7
  403ee0:	dabf      	bge.n	403e62 <_realloc_r+0x2e>
  403ee2:	2600      	movs	r6, #0
  403ee4:	230c      	movs	r3, #12
  403ee6:	4630      	mov	r0, r6
  403ee8:	f8c8 3000 	str.w	r3, [r8]
  403eec:	b003      	add	sp, #12
  403eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ef2:	462e      	mov	r6, r5
  403ef4:	1be3      	subs	r3, r4, r7
  403ef6:	2b0f      	cmp	r3, #15
  403ef8:	d81e      	bhi.n	403f38 <_realloc_r+0x104>
  403efa:	f8d9 3004 	ldr.w	r3, [r9, #4]
  403efe:	f003 0301 	and.w	r3, r3, #1
  403f02:	4323      	orrs	r3, r4
  403f04:	444c      	add	r4, r9
  403f06:	f8c9 3004 	str.w	r3, [r9, #4]
  403f0a:	6863      	ldr	r3, [r4, #4]
  403f0c:	f043 0301 	orr.w	r3, r3, #1
  403f10:	6063      	str	r3, [r4, #4]
  403f12:	4640      	mov	r0, r8
  403f14:	f7ff ff88 	bl	403e28 <__malloc_unlock>
  403f18:	4630      	mov	r0, r6
  403f1a:	b003      	add	sp, #12
  403f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f20:	f023 0303 	bic.w	r3, r3, #3
  403f24:	18e1      	adds	r1, r4, r3
  403f26:	4291      	cmp	r1, r2
  403f28:	db1f      	blt.n	403f6a <_realloc_r+0x136>
  403f2a:	68c3      	ldr	r3, [r0, #12]
  403f2c:	6882      	ldr	r2, [r0, #8]
  403f2e:	462e      	mov	r6, r5
  403f30:	60d3      	str	r3, [r2, #12]
  403f32:	460c      	mov	r4, r1
  403f34:	609a      	str	r2, [r3, #8]
  403f36:	e7dd      	b.n	403ef4 <_realloc_r+0xc0>
  403f38:	f8d9 2004 	ldr.w	r2, [r9, #4]
  403f3c:	eb09 0107 	add.w	r1, r9, r7
  403f40:	f002 0201 	and.w	r2, r2, #1
  403f44:	444c      	add	r4, r9
  403f46:	f043 0301 	orr.w	r3, r3, #1
  403f4a:	4317      	orrs	r7, r2
  403f4c:	f8c9 7004 	str.w	r7, [r9, #4]
  403f50:	604b      	str	r3, [r1, #4]
  403f52:	6863      	ldr	r3, [r4, #4]
  403f54:	f043 0301 	orr.w	r3, r3, #1
  403f58:	3108      	adds	r1, #8
  403f5a:	6063      	str	r3, [r4, #4]
  403f5c:	4640      	mov	r0, r8
  403f5e:	f7fe ffb7 	bl	402ed0 <_free_r>
  403f62:	e7d6      	b.n	403f12 <_realloc_r+0xde>
  403f64:	4611      	mov	r1, r2
  403f66:	f7ff bb17 	b.w	403598 <_malloc_r>
  403f6a:	f01e 0f01 	tst.w	lr, #1
  403f6e:	d18e      	bne.n	403e8e <_realloc_r+0x5a>
  403f70:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403f74:	eba9 0a01 	sub.w	sl, r9, r1
  403f78:	f8da 1004 	ldr.w	r1, [sl, #4]
  403f7c:	f021 0103 	bic.w	r1, r1, #3
  403f80:	440b      	add	r3, r1
  403f82:	4423      	add	r3, r4
  403f84:	4293      	cmp	r3, r2
  403f86:	db25      	blt.n	403fd4 <_realloc_r+0x1a0>
  403f88:	68c2      	ldr	r2, [r0, #12]
  403f8a:	6881      	ldr	r1, [r0, #8]
  403f8c:	4656      	mov	r6, sl
  403f8e:	60ca      	str	r2, [r1, #12]
  403f90:	6091      	str	r1, [r2, #8]
  403f92:	f8da 100c 	ldr.w	r1, [sl, #12]
  403f96:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403f9a:	1f22      	subs	r2, r4, #4
  403f9c:	2a24      	cmp	r2, #36	; 0x24
  403f9e:	60c1      	str	r1, [r0, #12]
  403fa0:	6088      	str	r0, [r1, #8]
  403fa2:	f200 8094 	bhi.w	4040ce <_realloc_r+0x29a>
  403fa6:	2a13      	cmp	r2, #19
  403fa8:	d96f      	bls.n	40408a <_realloc_r+0x256>
  403faa:	6829      	ldr	r1, [r5, #0]
  403fac:	f8ca 1008 	str.w	r1, [sl, #8]
  403fb0:	6869      	ldr	r1, [r5, #4]
  403fb2:	f8ca 100c 	str.w	r1, [sl, #12]
  403fb6:	2a1b      	cmp	r2, #27
  403fb8:	f200 80a2 	bhi.w	404100 <_realloc_r+0x2cc>
  403fbc:	3508      	adds	r5, #8
  403fbe:	f10a 0210 	add.w	r2, sl, #16
  403fc2:	e063      	b.n	40408c <_realloc_r+0x258>
  403fc4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403fc8:	eba9 0a03 	sub.w	sl, r9, r3
  403fcc:	f8da 1004 	ldr.w	r1, [sl, #4]
  403fd0:	f021 0103 	bic.w	r1, r1, #3
  403fd4:	1863      	adds	r3, r4, r1
  403fd6:	4293      	cmp	r3, r2
  403fd8:	f6ff af59 	blt.w	403e8e <_realloc_r+0x5a>
  403fdc:	4656      	mov	r6, sl
  403fde:	e7d8      	b.n	403f92 <_realloc_r+0x15e>
  403fe0:	6841      	ldr	r1, [r0, #4]
  403fe2:	f021 0b03 	bic.w	fp, r1, #3
  403fe6:	44a3      	add	fp, r4
  403fe8:	f107 0010 	add.w	r0, r7, #16
  403fec:	4583      	cmp	fp, r0
  403fee:	da56      	bge.n	40409e <_realloc_r+0x26a>
  403ff0:	f01e 0f01 	tst.w	lr, #1
  403ff4:	f47f af4b 	bne.w	403e8e <_realloc_r+0x5a>
  403ff8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403ffc:	eba9 0a01 	sub.w	sl, r9, r1
  404000:	f8da 1004 	ldr.w	r1, [sl, #4]
  404004:	f021 0103 	bic.w	r1, r1, #3
  404008:	448b      	add	fp, r1
  40400a:	4558      	cmp	r0, fp
  40400c:	dce2      	bgt.n	403fd4 <_realloc_r+0x1a0>
  40400e:	4656      	mov	r6, sl
  404010:	f8da 100c 	ldr.w	r1, [sl, #12]
  404014:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404018:	1f22      	subs	r2, r4, #4
  40401a:	2a24      	cmp	r2, #36	; 0x24
  40401c:	60c1      	str	r1, [r0, #12]
  40401e:	6088      	str	r0, [r1, #8]
  404020:	f200 808f 	bhi.w	404142 <_realloc_r+0x30e>
  404024:	2a13      	cmp	r2, #19
  404026:	f240 808a 	bls.w	40413e <_realloc_r+0x30a>
  40402a:	6829      	ldr	r1, [r5, #0]
  40402c:	f8ca 1008 	str.w	r1, [sl, #8]
  404030:	6869      	ldr	r1, [r5, #4]
  404032:	f8ca 100c 	str.w	r1, [sl, #12]
  404036:	2a1b      	cmp	r2, #27
  404038:	f200 808a 	bhi.w	404150 <_realloc_r+0x31c>
  40403c:	3508      	adds	r5, #8
  40403e:	f10a 0210 	add.w	r2, sl, #16
  404042:	6829      	ldr	r1, [r5, #0]
  404044:	6011      	str	r1, [r2, #0]
  404046:	6869      	ldr	r1, [r5, #4]
  404048:	6051      	str	r1, [r2, #4]
  40404a:	68a9      	ldr	r1, [r5, #8]
  40404c:	6091      	str	r1, [r2, #8]
  40404e:	eb0a 0107 	add.w	r1, sl, r7
  404052:	ebab 0207 	sub.w	r2, fp, r7
  404056:	f042 0201 	orr.w	r2, r2, #1
  40405a:	6099      	str	r1, [r3, #8]
  40405c:	604a      	str	r2, [r1, #4]
  40405e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404062:	f003 0301 	and.w	r3, r3, #1
  404066:	431f      	orrs	r7, r3
  404068:	4640      	mov	r0, r8
  40406a:	f8ca 7004 	str.w	r7, [sl, #4]
  40406e:	f7ff fedb 	bl	403e28 <__malloc_unlock>
  404072:	e751      	b.n	403f18 <_realloc_r+0xe4>
  404074:	682b      	ldr	r3, [r5, #0]
  404076:	6003      	str	r3, [r0, #0]
  404078:	686b      	ldr	r3, [r5, #4]
  40407a:	6043      	str	r3, [r0, #4]
  40407c:	2a1b      	cmp	r2, #27
  40407e:	d82d      	bhi.n	4040dc <_realloc_r+0x2a8>
  404080:	f100 0308 	add.w	r3, r0, #8
  404084:	f105 0208 	add.w	r2, r5, #8
  404088:	e71b      	b.n	403ec2 <_realloc_r+0x8e>
  40408a:	4632      	mov	r2, r6
  40408c:	6829      	ldr	r1, [r5, #0]
  40408e:	6011      	str	r1, [r2, #0]
  404090:	6869      	ldr	r1, [r5, #4]
  404092:	6051      	str	r1, [r2, #4]
  404094:	68a9      	ldr	r1, [r5, #8]
  404096:	6091      	str	r1, [r2, #8]
  404098:	461c      	mov	r4, r3
  40409a:	46d1      	mov	r9, sl
  40409c:	e72a      	b.n	403ef4 <_realloc_r+0xc0>
  40409e:	eb09 0107 	add.w	r1, r9, r7
  4040a2:	ebab 0b07 	sub.w	fp, fp, r7
  4040a6:	f04b 0201 	orr.w	r2, fp, #1
  4040aa:	6099      	str	r1, [r3, #8]
  4040ac:	604a      	str	r2, [r1, #4]
  4040ae:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4040b2:	f003 0301 	and.w	r3, r3, #1
  4040b6:	431f      	orrs	r7, r3
  4040b8:	4640      	mov	r0, r8
  4040ba:	f845 7c04 	str.w	r7, [r5, #-4]
  4040be:	f7ff feb3 	bl	403e28 <__malloc_unlock>
  4040c2:	462e      	mov	r6, r5
  4040c4:	e728      	b.n	403f18 <_realloc_r+0xe4>
  4040c6:	4629      	mov	r1, r5
  4040c8:	f7ff fe44 	bl	403d54 <memmove>
  4040cc:	e6ff      	b.n	403ece <_realloc_r+0x9a>
  4040ce:	4629      	mov	r1, r5
  4040d0:	4630      	mov	r0, r6
  4040d2:	461c      	mov	r4, r3
  4040d4:	46d1      	mov	r9, sl
  4040d6:	f7ff fe3d 	bl	403d54 <memmove>
  4040da:	e70b      	b.n	403ef4 <_realloc_r+0xc0>
  4040dc:	68ab      	ldr	r3, [r5, #8]
  4040de:	6083      	str	r3, [r0, #8]
  4040e0:	68eb      	ldr	r3, [r5, #12]
  4040e2:	60c3      	str	r3, [r0, #12]
  4040e4:	2a24      	cmp	r2, #36	; 0x24
  4040e6:	d017      	beq.n	404118 <_realloc_r+0x2e4>
  4040e8:	f100 0310 	add.w	r3, r0, #16
  4040ec:	f105 0210 	add.w	r2, r5, #16
  4040f0:	e6e7      	b.n	403ec2 <_realloc_r+0x8e>
  4040f2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4040f6:	f023 0303 	bic.w	r3, r3, #3
  4040fa:	441c      	add	r4, r3
  4040fc:	462e      	mov	r6, r5
  4040fe:	e6f9      	b.n	403ef4 <_realloc_r+0xc0>
  404100:	68a9      	ldr	r1, [r5, #8]
  404102:	f8ca 1010 	str.w	r1, [sl, #16]
  404106:	68e9      	ldr	r1, [r5, #12]
  404108:	f8ca 1014 	str.w	r1, [sl, #20]
  40410c:	2a24      	cmp	r2, #36	; 0x24
  40410e:	d00c      	beq.n	40412a <_realloc_r+0x2f6>
  404110:	3510      	adds	r5, #16
  404112:	f10a 0218 	add.w	r2, sl, #24
  404116:	e7b9      	b.n	40408c <_realloc_r+0x258>
  404118:	692b      	ldr	r3, [r5, #16]
  40411a:	6103      	str	r3, [r0, #16]
  40411c:	696b      	ldr	r3, [r5, #20]
  40411e:	6143      	str	r3, [r0, #20]
  404120:	f105 0218 	add.w	r2, r5, #24
  404124:	f100 0318 	add.w	r3, r0, #24
  404128:	e6cb      	b.n	403ec2 <_realloc_r+0x8e>
  40412a:	692a      	ldr	r2, [r5, #16]
  40412c:	f8ca 2018 	str.w	r2, [sl, #24]
  404130:	696a      	ldr	r2, [r5, #20]
  404132:	f8ca 201c 	str.w	r2, [sl, #28]
  404136:	3518      	adds	r5, #24
  404138:	f10a 0220 	add.w	r2, sl, #32
  40413c:	e7a6      	b.n	40408c <_realloc_r+0x258>
  40413e:	4632      	mov	r2, r6
  404140:	e77f      	b.n	404042 <_realloc_r+0x20e>
  404142:	4629      	mov	r1, r5
  404144:	4630      	mov	r0, r6
  404146:	9301      	str	r3, [sp, #4]
  404148:	f7ff fe04 	bl	403d54 <memmove>
  40414c:	9b01      	ldr	r3, [sp, #4]
  40414e:	e77e      	b.n	40404e <_realloc_r+0x21a>
  404150:	68a9      	ldr	r1, [r5, #8]
  404152:	f8ca 1010 	str.w	r1, [sl, #16]
  404156:	68e9      	ldr	r1, [r5, #12]
  404158:	f8ca 1014 	str.w	r1, [sl, #20]
  40415c:	2a24      	cmp	r2, #36	; 0x24
  40415e:	d003      	beq.n	404168 <_realloc_r+0x334>
  404160:	3510      	adds	r5, #16
  404162:	f10a 0218 	add.w	r2, sl, #24
  404166:	e76c      	b.n	404042 <_realloc_r+0x20e>
  404168:	692a      	ldr	r2, [r5, #16]
  40416a:	f8ca 2018 	str.w	r2, [sl, #24]
  40416e:	696a      	ldr	r2, [r5, #20]
  404170:	f8ca 201c 	str.w	r2, [sl, #28]
  404174:	3518      	adds	r5, #24
  404176:	f10a 0220 	add.w	r2, sl, #32
  40417a:	e762      	b.n	404042 <_realloc_r+0x20e>
  40417c:	200005a8 	.word	0x200005a8

00404180 <lflush>:
  404180:	8983      	ldrh	r3, [r0, #12]
  404182:	f003 0309 	and.w	r3, r3, #9
  404186:	2b09      	cmp	r3, #9
  404188:	d001      	beq.n	40418e <lflush+0xe>
  40418a:	2000      	movs	r0, #0
  40418c:	4770      	bx	lr
  40418e:	f7fe bc57 	b.w	402a40 <fflush>
  404192:	bf00      	nop

00404194 <__srefill_r>:
  404194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404196:	460c      	mov	r4, r1
  404198:	4605      	mov	r5, r0
  40419a:	b110      	cbz	r0, 4041a2 <__srefill_r+0xe>
  40419c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40419e:	2b00      	cmp	r3, #0
  4041a0:	d045      	beq.n	40422e <__srefill_r+0x9a>
  4041a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4041a6:	b29a      	uxth	r2, r3
  4041a8:	0497      	lsls	r7, r2, #18
  4041aa:	d407      	bmi.n	4041bc <__srefill_r+0x28>
  4041ac:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4041ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4041b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4041b6:	6662      	str	r2, [r4, #100]	; 0x64
  4041b8:	81a3      	strh	r3, [r4, #12]
  4041ba:	b29a      	uxth	r2, r3
  4041bc:	2100      	movs	r1, #0
  4041be:	0696      	lsls	r6, r2, #26
  4041c0:	6061      	str	r1, [r4, #4]
  4041c2:	d431      	bmi.n	404228 <__srefill_r+0x94>
  4041c4:	0750      	lsls	r0, r2, #29
  4041c6:	d522      	bpl.n	40420e <__srefill_r+0x7a>
  4041c8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4041ca:	b161      	cbz	r1, 4041e6 <__srefill_r+0x52>
  4041cc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4041d0:	4299      	cmp	r1, r3
  4041d2:	d002      	beq.n	4041da <__srefill_r+0x46>
  4041d4:	4628      	mov	r0, r5
  4041d6:	f7fe fe7b 	bl	402ed0 <_free_r>
  4041da:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4041dc:	6063      	str	r3, [r4, #4]
  4041de:	2000      	movs	r0, #0
  4041e0:	6320      	str	r0, [r4, #48]	; 0x30
  4041e2:	2b00      	cmp	r3, #0
  4041e4:	d13f      	bne.n	404266 <__srefill_r+0xd2>
  4041e6:	6923      	ldr	r3, [r4, #16]
  4041e8:	2b00      	cmp	r3, #0
  4041ea:	d04c      	beq.n	404286 <__srefill_r+0xf2>
  4041ec:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
  4041f0:	b2be      	uxth	r6, r7
  4041f2:	07b3      	lsls	r3, r6, #30
  4041f4:	d11e      	bne.n	404234 <__srefill_r+0xa0>
  4041f6:	6922      	ldr	r2, [r4, #16]
  4041f8:	6022      	str	r2, [r4, #0]
  4041fa:	4628      	mov	r0, r5
  4041fc:	6963      	ldr	r3, [r4, #20]
  4041fe:	6a25      	ldr	r5, [r4, #32]
  404200:	69e1      	ldr	r1, [r4, #28]
  404202:	47a8      	blx	r5
  404204:	2800      	cmp	r0, #0
  404206:	6060      	str	r0, [r4, #4]
  404208:	dd09      	ble.n	40421e <__srefill_r+0x8a>
  40420a:	2000      	movs	r0, #0
  40420c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40420e:	06d1      	lsls	r1, r2, #27
  404210:	d53e      	bpl.n	404290 <__srefill_r+0xfc>
  404212:	0712      	lsls	r2, r2, #28
  404214:	d42a      	bmi.n	40426c <__srefill_r+0xd8>
  404216:	f043 0304 	orr.w	r3, r3, #4
  40421a:	81a3      	strh	r3, [r4, #12]
  40421c:	e7e3      	b.n	4041e6 <__srefill_r+0x52>
  40421e:	89a3      	ldrh	r3, [r4, #12]
  404220:	d119      	bne.n	404256 <__srefill_r+0xc2>
  404222:	f043 0320 	orr.w	r3, r3, #32
  404226:	81a3      	strh	r3, [r4, #12]
  404228:	f04f 30ff 	mov.w	r0, #4294967295
  40422c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40422e:	f7fe fc47 	bl	402ac0 <__sinit>
  404232:	e7b6      	b.n	4041a2 <__srefill_r+0xe>
  404234:	4b1a      	ldr	r3, [pc, #104]	; (4042a0 <__srefill_r+0x10c>)
  404236:	491b      	ldr	r1, [pc, #108]	; (4042a4 <__srefill_r+0x110>)
  404238:	6818      	ldr	r0, [r3, #0]
  40423a:	2301      	movs	r3, #1
  40423c:	81a3      	strh	r3, [r4, #12]
  40423e:	f006 0609 	and.w	r6, r6, #9
  404242:	f7ff f8a3 	bl	40338c <_fwalk>
  404246:	2e09      	cmp	r6, #9
  404248:	81a7      	strh	r7, [r4, #12]
  40424a:	d1d4      	bne.n	4041f6 <__srefill_r+0x62>
  40424c:	4621      	mov	r1, r4
  40424e:	4628      	mov	r0, r5
  404250:	f7fe fb2c 	bl	4028ac <__sflush_r>
  404254:	e7cf      	b.n	4041f6 <__srefill_r+0x62>
  404256:	2200      	movs	r2, #0
  404258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40425c:	81a3      	strh	r3, [r4, #12]
  40425e:	6062      	str	r2, [r4, #4]
  404260:	f04f 30ff 	mov.w	r0, #4294967295
  404264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404266:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404268:	6023      	str	r3, [r4, #0]
  40426a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40426c:	4621      	mov	r1, r4
  40426e:	4628      	mov	r0, r5
  404270:	f7fe fbbc 	bl	4029ec <_fflush_r>
  404274:	2800      	cmp	r0, #0
  404276:	d1d7      	bne.n	404228 <__srefill_r+0x94>
  404278:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40427c:	60a0      	str	r0, [r4, #8]
  40427e:	61a0      	str	r0, [r4, #24]
  404280:	f023 0308 	bic.w	r3, r3, #8
  404284:	e7c7      	b.n	404216 <__srefill_r+0x82>
  404286:	4621      	mov	r1, r4
  404288:	4628      	mov	r0, r5
  40428a:	f7ff f933 	bl	4034f4 <__smakebuf_r>
  40428e:	e7ad      	b.n	4041ec <__srefill_r+0x58>
  404290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404294:	2209      	movs	r2, #9
  404296:	602a      	str	r2, [r5, #0]
  404298:	f04f 30ff 	mov.w	r0, #4294967295
  40429c:	81a3      	strh	r3, [r4, #12]
  40429e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4042a0:	004055f8 	.word	0x004055f8
  4042a4:	00404181 	.word	0x00404181

004042a8 <_sbrk_r>:
  4042a8:	b538      	push	{r3, r4, r5, lr}
  4042aa:	4c07      	ldr	r4, [pc, #28]	; (4042c8 <_sbrk_r+0x20>)
  4042ac:	2300      	movs	r3, #0
  4042ae:	4605      	mov	r5, r0
  4042b0:	4608      	mov	r0, r1
  4042b2:	6023      	str	r3, [r4, #0]
  4042b4:	f7fc fa06 	bl	4006c4 <_sbrk>
  4042b8:	1c43      	adds	r3, r0, #1
  4042ba:	d000      	beq.n	4042be <_sbrk_r+0x16>
  4042bc:	bd38      	pop	{r3, r4, r5, pc}
  4042be:	6823      	ldr	r3, [r4, #0]
  4042c0:	2b00      	cmp	r3, #0
  4042c2:	d0fb      	beq.n	4042bc <_sbrk_r+0x14>
  4042c4:	602b      	str	r3, [r5, #0]
  4042c6:	bd38      	pop	{r3, r4, r5, pc}
  4042c8:	20000a4c 	.word	0x20000a4c

004042cc <__sccl>:
  4042cc:	b470      	push	{r4, r5, r6}
  4042ce:	780c      	ldrb	r4, [r1, #0]
  4042d0:	2c5e      	cmp	r4, #94	; 0x5e
  4042d2:	d02f      	beq.n	404334 <__sccl+0x68>
  4042d4:	2200      	movs	r2, #0
  4042d6:	1c4d      	adds	r5, r1, #1
  4042d8:	4616      	mov	r6, r2
  4042da:	1e43      	subs	r3, r0, #1
  4042dc:	f100 01ff 	add.w	r1, r0, #255	; 0xff
  4042e0:	f803 2f01 	strb.w	r2, [r3, #1]!
  4042e4:	428b      	cmp	r3, r1
  4042e6:	d1fb      	bne.n	4042e0 <__sccl+0x14>
  4042e8:	b174      	cbz	r4, 404308 <__sccl+0x3c>
  4042ea:	f086 0201 	eor.w	r2, r6, #1
  4042ee:	5502      	strb	r2, [r0, r4]
  4042f0:	1c6e      	adds	r6, r5, #1
  4042f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  4042f6:	2b2d      	cmp	r3, #45	; 0x2d
  4042f8:	4631      	mov	r1, r6
  4042fa:	d00d      	beq.n	404318 <__sccl+0x4c>
  4042fc:	2b5d      	cmp	r3, #93	; 0x5d
  4042fe:	d004      	beq.n	40430a <__sccl+0x3e>
  404300:	b133      	cbz	r3, 404310 <__sccl+0x44>
  404302:	461c      	mov	r4, r3
  404304:	4635      	mov	r5, r6
  404306:	e7f2      	b.n	4042ee <__sccl+0x22>
  404308:	1e69      	subs	r1, r5, #1
  40430a:	4608      	mov	r0, r1
  40430c:	bc70      	pop	{r4, r5, r6}
  40430e:	4770      	bx	lr
  404310:	4629      	mov	r1, r5
  404312:	4608      	mov	r0, r1
  404314:	bc70      	pop	{r4, r5, r6}
  404316:	4770      	bx	lr
  404318:	7869      	ldrb	r1, [r5, #1]
  40431a:	295d      	cmp	r1, #93	; 0x5d
  40431c:	d0f1      	beq.n	404302 <__sccl+0x36>
  40431e:	428c      	cmp	r4, r1
  404320:	dcef      	bgt.n	404302 <__sccl+0x36>
  404322:	3502      	adds	r5, #2
  404324:	1903      	adds	r3, r0, r4
  404326:	3401      	adds	r4, #1
  404328:	42a1      	cmp	r1, r4
  40432a:	f803 2f01 	strb.w	r2, [r3, #1]!
  40432e:	dcfa      	bgt.n	404326 <__sccl+0x5a>
  404330:	3602      	adds	r6, #2
  404332:	e7de      	b.n	4042f2 <__sccl+0x26>
  404334:	2201      	movs	r2, #1
  404336:	784c      	ldrb	r4, [r1, #1]
  404338:	4616      	mov	r6, r2
  40433a:	1c8d      	adds	r5, r1, #2
  40433c:	e7cd      	b.n	4042da <__sccl+0xe>
  40433e:	bf00      	nop

00404340 <__sread>:
  404340:	b510      	push	{r4, lr}
  404342:	460c      	mov	r4, r1
  404344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404348:	f000 fdfa 	bl	404f40 <_read_r>
  40434c:	2800      	cmp	r0, #0
  40434e:	db03      	blt.n	404358 <__sread+0x18>
  404350:	6d23      	ldr	r3, [r4, #80]	; 0x50
  404352:	4403      	add	r3, r0
  404354:	6523      	str	r3, [r4, #80]	; 0x50
  404356:	bd10      	pop	{r4, pc}
  404358:	89a3      	ldrh	r3, [r4, #12]
  40435a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40435e:	81a3      	strh	r3, [r4, #12]
  404360:	bd10      	pop	{r4, pc}
  404362:	bf00      	nop

00404364 <__swrite>:
  404364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404368:	4616      	mov	r6, r2
  40436a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40436e:	461f      	mov	r7, r3
  404370:	05d3      	lsls	r3, r2, #23
  404372:	460c      	mov	r4, r1
  404374:	4605      	mov	r5, r0
  404376:	d507      	bpl.n	404388 <__swrite+0x24>
  404378:	2200      	movs	r2, #0
  40437a:	2302      	movs	r3, #2
  40437c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404380:	f000 fdc8 	bl	404f14 <_lseek_r>
  404384:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404388:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40438c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404390:	81a2      	strh	r2, [r4, #12]
  404392:	463b      	mov	r3, r7
  404394:	4632      	mov	r2, r6
  404396:	4628      	mov	r0, r5
  404398:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40439c:	f000 bca8 	b.w	404cf0 <_write_r>

004043a0 <__sseek>:
  4043a0:	b510      	push	{r4, lr}
  4043a2:	460c      	mov	r4, r1
  4043a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4043a8:	f000 fdb4 	bl	404f14 <_lseek_r>
  4043ac:	89a3      	ldrh	r3, [r4, #12]
  4043ae:	1c42      	adds	r2, r0, #1
  4043b0:	bf0e      	itee	eq
  4043b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4043b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4043ba:	6520      	strne	r0, [r4, #80]	; 0x50
  4043bc:	81a3      	strh	r3, [r4, #12]
  4043be:	bd10      	pop	{r4, pc}

004043c0 <__sclose>:
  4043c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4043c4:	f000 bd0c 	b.w	404de0 <_close_r>

004043c8 <_strtol_l.isra.0>:
  4043c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4043cc:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  4043d0:	460f      	mov	r7, r1
  4043d2:	4680      	mov	r8, r0
  4043d4:	4616      	mov	r6, r2
  4043d6:	461d      	mov	r5, r3
  4043d8:	468a      	mov	sl, r1
  4043da:	e000      	b.n	4043de <_strtol_l.isra.0+0x16>
  4043dc:	46a2      	mov	sl, r4
  4043de:	4654      	mov	r4, sl
  4043e0:	4648      	mov	r0, r9
  4043e2:	f814 bb01 	ldrb.w	fp, [r4], #1
  4043e6:	f7ff f83d 	bl	403464 <__locale_ctype_ptr_l>
  4043ea:	4458      	add	r0, fp
  4043ec:	7842      	ldrb	r2, [r0, #1]
  4043ee:	f012 0208 	ands.w	r2, r2, #8
  4043f2:	d1f3      	bne.n	4043dc <_strtol_l.isra.0+0x14>
  4043f4:	f1bb 0f2d 	cmp.w	fp, #45	; 0x2d
  4043f8:	d04f      	beq.n	40449a <_strtol_l.isra.0+0xd2>
  4043fa:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
  4043fe:	bf04      	itt	eq
  404400:	f894 b000 	ldrbeq.w	fp, [r4]
  404404:	f10a 0402 	addeq.w	r4, sl, #2
  404408:	b11d      	cbz	r5, 404412 <_strtol_l.isra.0+0x4a>
  40440a:	2d10      	cmp	r5, #16
  40440c:	d056      	beq.n	4044bc <_strtol_l.isra.0+0xf4>
  40440e:	46ac      	mov	ip, r5
  404410:	e004      	b.n	40441c <_strtol_l.isra.0+0x54>
  404412:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  404416:	d060      	beq.n	4044da <_strtol_l.isra.0+0x112>
  404418:	250a      	movs	r5, #10
  40441a:	46ac      	mov	ip, r5
  40441c:	2a00      	cmp	r2, #0
  40441e:	bf0c      	ite	eq
  404420:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
  404424:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
  404428:	2100      	movs	r1, #0
  40442a:	fbb9 fefc 	udiv	lr, r9, ip
  40442e:	4608      	mov	r0, r1
  404430:	fb0c 9a1e 	mls	sl, ip, lr, r9
  404434:	e005      	b.n	404442 <_strtol_l.isra.0+0x7a>
  404436:	d029      	beq.n	40448c <_strtol_l.isra.0+0xc4>
  404438:	fb0c 3000 	mla	r0, ip, r0, r3
  40443c:	2101      	movs	r1, #1
  40443e:	f814 bb01 	ldrb.w	fp, [r4], #1
  404442:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
  404446:	2b09      	cmp	r3, #9
  404448:	d905      	bls.n	404456 <_strtol_l.isra.0+0x8e>
  40444a:	f1ab 0341 	sub.w	r3, fp, #65	; 0x41
  40444e:	2b19      	cmp	r3, #25
  404450:	d80b      	bhi.n	40446a <_strtol_l.isra.0+0xa2>
  404452:	f1ab 0337 	sub.w	r3, fp, #55	; 0x37
  404456:	429d      	cmp	r5, r3
  404458:	dd0f      	ble.n	40447a <_strtol_l.isra.0+0xb2>
  40445a:	f1b1 3fff 	cmp.w	r1, #4294967295
  40445e:	d0ee      	beq.n	40443e <_strtol_l.isra.0+0x76>
  404460:	4586      	cmp	lr, r0
  404462:	d2e8      	bcs.n	404436 <_strtol_l.isra.0+0x6e>
  404464:	f04f 31ff 	mov.w	r1, #4294967295
  404468:	e7e9      	b.n	40443e <_strtol_l.isra.0+0x76>
  40446a:	f1ab 0361 	sub.w	r3, fp, #97	; 0x61
  40446e:	2b19      	cmp	r3, #25
  404470:	d803      	bhi.n	40447a <_strtol_l.isra.0+0xb2>
  404472:	f1ab 0357 	sub.w	r3, fp, #87	; 0x57
  404476:	429d      	cmp	r5, r3
  404478:	dcef      	bgt.n	40445a <_strtol_l.isra.0+0x92>
  40447a:	1c4b      	adds	r3, r1, #1
  40447c:	d013      	beq.n	4044a6 <_strtol_l.isra.0+0xde>
  40447e:	b102      	cbz	r2, 404482 <_strtol_l.isra.0+0xba>
  404480:	4240      	negs	r0, r0
  404482:	b146      	cbz	r6, 404496 <_strtol_l.isra.0+0xce>
  404484:	b9c1      	cbnz	r1, 4044b8 <_strtol_l.isra.0+0xf0>
  404486:	6037      	str	r7, [r6, #0]
  404488:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40448c:	459a      	cmp	sl, r3
  40448e:	dad3      	bge.n	404438 <_strtol_l.isra.0+0x70>
  404490:	f04f 31ff 	mov.w	r1, #4294967295
  404494:	e7d3      	b.n	40443e <_strtol_l.isra.0+0x76>
  404496:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40449a:	f894 b000 	ldrb.w	fp, [r4]
  40449e:	2201      	movs	r2, #1
  4044a0:	f10a 0402 	add.w	r4, sl, #2
  4044a4:	e7b0      	b.n	404408 <_strtol_l.isra.0+0x40>
  4044a6:	2322      	movs	r3, #34	; 0x22
  4044a8:	f8c8 3000 	str.w	r3, [r8]
  4044ac:	b1ee      	cbz	r6, 4044ea <_strtol_l.isra.0+0x122>
  4044ae:	1e67      	subs	r7, r4, #1
  4044b0:	4648      	mov	r0, r9
  4044b2:	6037      	str	r7, [r6, #0]
  4044b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044b8:	4681      	mov	r9, r0
  4044ba:	e7f8      	b.n	4044ae <_strtol_l.isra.0+0xe6>
  4044bc:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  4044c0:	d1a5      	bne.n	40440e <_strtol_l.isra.0+0x46>
  4044c2:	7823      	ldrb	r3, [r4, #0]
  4044c4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  4044c8:	2b58      	cmp	r3, #88	; 0x58
  4044ca:	d1a0      	bne.n	40440e <_strtol_l.isra.0+0x46>
  4044cc:	f04f 0c10 	mov.w	ip, #16
  4044d0:	f894 b001 	ldrb.w	fp, [r4, #1]
  4044d4:	4665      	mov	r5, ip
  4044d6:	3402      	adds	r4, #2
  4044d8:	e7a0      	b.n	40441c <_strtol_l.isra.0+0x54>
  4044da:	7823      	ldrb	r3, [r4, #0]
  4044dc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  4044e0:	2b58      	cmp	r3, #88	; 0x58
  4044e2:	d0f3      	beq.n	4044cc <_strtol_l.isra.0+0x104>
  4044e4:	2508      	movs	r5, #8
  4044e6:	46ac      	mov	ip, r5
  4044e8:	e798      	b.n	40441c <_strtol_l.isra.0+0x54>
  4044ea:	4648      	mov	r0, r9
  4044ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

004044f0 <_strtol_r>:
  4044f0:	b530      	push	{r4, r5, lr}
  4044f2:	4c06      	ldr	r4, [pc, #24]	; (40450c <_strtol_r+0x1c>)
  4044f4:	4d06      	ldr	r5, [pc, #24]	; (404510 <_strtol_r+0x20>)
  4044f6:	6824      	ldr	r4, [r4, #0]
  4044f8:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4044fa:	b083      	sub	sp, #12
  4044fc:	2c00      	cmp	r4, #0
  4044fe:	bf08      	it	eq
  404500:	462c      	moveq	r4, r5
  404502:	9400      	str	r4, [sp, #0]
  404504:	f7ff ff60 	bl	4043c8 <_strtol_l.isra.0>
  404508:	b003      	add	sp, #12
  40450a:	bd30      	pop	{r4, r5, pc}
  40450c:	20000008 	.word	0x20000008
  404510:	2000043c 	.word	0x2000043c

00404514 <_strtoll_l.isra.0>:
  404514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404518:	b085      	sub	sp, #20
  40451a:	461e      	mov	r6, r3
  40451c:	9102      	str	r1, [sp, #8]
  40451e:	9003      	str	r0, [sp, #12]
  404520:	9200      	str	r2, [sp, #0]
  404522:	4688      	mov	r8, r1
  404524:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404526:	e000      	b.n	40452a <_strtoll_l.isra.0+0x16>
  404528:	46a8      	mov	r8, r5
  40452a:	4645      	mov	r5, r8
  40452c:	4638      	mov	r0, r7
  40452e:	f815 4b01 	ldrb.w	r4, [r5], #1
  404532:	f7fe ff97 	bl	403464 <__locale_ctype_ptr_l>
  404536:	4420      	add	r0, r4
  404538:	7843      	ldrb	r3, [r0, #1]
  40453a:	f013 0308 	ands.w	r3, r3, #8
  40453e:	d1f3      	bne.n	404528 <_strtoll_l.isra.0+0x14>
  404540:	2c2d      	cmp	r4, #45	; 0x2d
  404542:	f000 8081 	beq.w	404648 <_strtoll_l.isra.0+0x134>
  404546:	2c2b      	cmp	r4, #43	; 0x2b
  404548:	bf03      	ittte	eq
  40454a:	782c      	ldrbeq	r4, [r5, #0]
  40454c:	9301      	streq	r3, [sp, #4]
  40454e:	f108 0502 	addeq.w	r5, r8, #2
  404552:	9301      	strne	r3, [sp, #4]
  404554:	b166      	cbz	r6, 404570 <_strtoll_l.isra.0+0x5c>
  404556:	2e10      	cmp	r6, #16
  404558:	f000 8088 	beq.w	40466c <_strtoll_l.isra.0+0x158>
  40455c:	9b01      	ldr	r3, [sp, #4]
  40455e:	46b0      	mov	r8, r6
  404560:	ea4f 79e6 	mov.w	r9, r6, asr #31
  404564:	b97b      	cbnz	r3, 404586 <_strtoll_l.isra.0+0x72>
  404566:	f04f 3aff 	mov.w	sl, #4294967295
  40456a:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
  40456e:	e00e      	b.n	40458e <_strtoll_l.isra.0+0x7a>
  404570:	2c30      	cmp	r4, #48	; 0x30
  404572:	f000 808a 	beq.w	40468a <_strtoll_l.isra.0+0x176>
  404576:	f04f 080a 	mov.w	r8, #10
  40457a:	f04f 0900 	mov.w	r9, #0
  40457e:	260a      	movs	r6, #10
  404580:	9b01      	ldr	r3, [sp, #4]
  404582:	2b00      	cmp	r3, #0
  404584:	d0ef      	beq.n	404566 <_strtoll_l.isra.0+0x52>
  404586:	f04f 0a00 	mov.w	sl, #0
  40458a:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
  40458e:	4642      	mov	r2, r8
  404590:	464b      	mov	r3, r9
  404592:	4650      	mov	r0, sl
  404594:	4639      	mov	r1, r7
  404596:	f000 fce9 	bl	404f6c <__aeabi_uldivmod>
  40459a:	464b      	mov	r3, r9
  40459c:	4693      	mov	fp, r2
  40459e:	4650      	mov	r0, sl
  4045a0:	4642      	mov	r2, r8
  4045a2:	4639      	mov	r1, r7
  4045a4:	f000 fce2 	bl	404f6c <__aeabi_uldivmod>
  4045a8:	f04f 0e00 	mov.w	lr, #0
  4045ac:	2200      	movs	r2, #0
  4045ae:	2300      	movs	r3, #0
  4045b0:	e00f      	b.n	4045d2 <_strtoll_l.isra.0+0xbe>
  4045b2:	d044      	beq.n	40463e <_strtoll_l.isra.0+0x12a>
  4045b4:	fb02 f409 	mul.w	r4, r2, r9
  4045b8:	fb08 4403 	mla	r4, r8, r3, r4
  4045bc:	fba2 2308 	umull	r2, r3, r2, r8
  4045c0:	4423      	add	r3, r4
  4045c2:	eb12 020c 	adds.w	r2, r2, ip
  4045c6:	eb43 73ec 	adc.w	r3, r3, ip, asr #31
  4045ca:	f04f 0e01 	mov.w	lr, #1
  4045ce:	f815 4b01 	ldrb.w	r4, [r5], #1
  4045d2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
  4045d6:	f1bc 0f09 	cmp.w	ip, #9
  4045da:	d906      	bls.n	4045ea <_strtoll_l.isra.0+0xd6>
  4045dc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
  4045e0:	f1bc 0f19 	cmp.w	ip, #25
  4045e4:	d80d      	bhi.n	404602 <_strtoll_l.isra.0+0xee>
  4045e6:	f1a4 0c37 	sub.w	ip, r4, #55	; 0x37
  4045ea:	4566      	cmp	r6, ip
  4045ec:	dd12      	ble.n	404614 <_strtoll_l.isra.0+0x100>
  4045ee:	f1be 3fff 	cmp.w	lr, #4294967295
  4045f2:	d0ec      	beq.n	4045ce <_strtoll_l.isra.0+0xba>
  4045f4:	4299      	cmp	r1, r3
  4045f6:	bf08      	it	eq
  4045f8:	4290      	cmpeq	r0, r2
  4045fa:	d2da      	bcs.n	4045b2 <_strtoll_l.isra.0+0x9e>
  4045fc:	f04f 3eff 	mov.w	lr, #4294967295
  404600:	e7e5      	b.n	4045ce <_strtoll_l.isra.0+0xba>
  404602:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
  404606:	f1bc 0f19 	cmp.w	ip, #25
  40460a:	d803      	bhi.n	404614 <_strtoll_l.isra.0+0x100>
  40460c:	f1a4 0c57 	sub.w	ip, r4, #87	; 0x57
  404610:	4566      	cmp	r6, ip
  404612:	dcec      	bgt.n	4045ee <_strtoll_l.isra.0+0xda>
  404614:	f1be 3fff 	cmp.w	lr, #4294967295
  404618:	d01c      	beq.n	404654 <_strtoll_l.isra.0+0x140>
  40461a:	9901      	ldr	r1, [sp, #4]
  40461c:	b111      	cbz	r1, 404624 <_strtoll_l.isra.0+0x110>
  40461e:	4252      	negs	r2, r2
  404620:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404624:	9900      	ldr	r1, [sp, #0]
  404626:	b129      	cbz	r1, 404634 <_strtoll_l.isra.0+0x120>
  404628:	f1be 0f00 	cmp.w	lr, #0
  40462c:	d11b      	bne.n	404666 <_strtoll_l.isra.0+0x152>
  40462e:	9d02      	ldr	r5, [sp, #8]
  404630:	9900      	ldr	r1, [sp, #0]
  404632:	600d      	str	r5, [r1, #0]
  404634:	4610      	mov	r0, r2
  404636:	4619      	mov	r1, r3
  404638:	b005      	add	sp, #20
  40463a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40463e:	45e3      	cmp	fp, ip
  404640:	dab8      	bge.n	4045b4 <_strtoll_l.isra.0+0xa0>
  404642:	f04f 3eff 	mov.w	lr, #4294967295
  404646:	e7c2      	b.n	4045ce <_strtoll_l.isra.0+0xba>
  404648:	2301      	movs	r3, #1
  40464a:	782c      	ldrb	r4, [r5, #0]
  40464c:	9301      	str	r3, [sp, #4]
  40464e:	f108 0502 	add.w	r5, r8, #2
  404652:	e77f      	b.n	404554 <_strtoll_l.isra.0+0x40>
  404654:	9a03      	ldr	r2, [sp, #12]
  404656:	2322      	movs	r3, #34	; 0x22
  404658:	6013      	str	r3, [r2, #0]
  40465a:	9b00      	ldr	r3, [sp, #0]
  40465c:	b32b      	cbz	r3, 4046aa <_strtoll_l.isra.0+0x196>
  40465e:	4652      	mov	r2, sl
  404660:	463b      	mov	r3, r7
  404662:	3d01      	subs	r5, #1
  404664:	e7e4      	b.n	404630 <_strtoll_l.isra.0+0x11c>
  404666:	4692      	mov	sl, r2
  404668:	461f      	mov	r7, r3
  40466a:	e7f8      	b.n	40465e <_strtoll_l.isra.0+0x14a>
  40466c:	2c30      	cmp	r4, #48	; 0x30
  40466e:	d117      	bne.n	4046a0 <_strtoll_l.isra.0+0x18c>
  404670:	782b      	ldrb	r3, [r5, #0]
  404672:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  404676:	2b58      	cmp	r3, #88	; 0x58
  404678:	d112      	bne.n	4046a0 <_strtoll_l.isra.0+0x18c>
  40467a:	786c      	ldrb	r4, [r5, #1]
  40467c:	f04f 0810 	mov.w	r8, #16
  404680:	f04f 0900 	mov.w	r9, #0
  404684:	3502      	adds	r5, #2
  404686:	2610      	movs	r6, #16
  404688:	e77a      	b.n	404580 <_strtoll_l.isra.0+0x6c>
  40468a:	782b      	ldrb	r3, [r5, #0]
  40468c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  404690:	2b58      	cmp	r3, #88	; 0x58
  404692:	d0f2      	beq.n	40467a <_strtoll_l.isra.0+0x166>
  404694:	f04f 0808 	mov.w	r8, #8
  404698:	f04f 0900 	mov.w	r9, #0
  40469c:	2608      	movs	r6, #8
  40469e:	e76f      	b.n	404580 <_strtoll_l.isra.0+0x6c>
  4046a0:	f04f 0810 	mov.w	r8, #16
  4046a4:	f04f 0900 	mov.w	r9, #0
  4046a8:	e76a      	b.n	404580 <_strtoll_l.isra.0+0x6c>
  4046aa:	4652      	mov	r2, sl
  4046ac:	463b      	mov	r3, r7
  4046ae:	e7c1      	b.n	404634 <_strtoll_l.isra.0+0x120>

004046b0 <_strtoll_r>:
  4046b0:	b530      	push	{r4, r5, lr}
  4046b2:	4c06      	ldr	r4, [pc, #24]	; (4046cc <_strtoll_r+0x1c>)
  4046b4:	4d06      	ldr	r5, [pc, #24]	; (4046d0 <_strtoll_r+0x20>)
  4046b6:	6824      	ldr	r4, [r4, #0]
  4046b8:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4046ba:	b083      	sub	sp, #12
  4046bc:	2c00      	cmp	r4, #0
  4046be:	bf08      	it	eq
  4046c0:	462c      	moveq	r4, r5
  4046c2:	9400      	str	r4, [sp, #0]
  4046c4:	f7ff ff26 	bl	404514 <_strtoll_l.isra.0>
  4046c8:	b003      	add	sp, #12
  4046ca:	bd30      	pop	{r4, r5, pc}
  4046cc:	20000008 	.word	0x20000008
  4046d0:	2000043c 	.word	0x2000043c

004046d4 <_strtoul_l.isra.0>:
  4046d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4046d8:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  4046dc:	460e      	mov	r6, r1
  4046de:	4607      	mov	r7, r0
  4046e0:	4615      	mov	r5, r2
  4046e2:	4698      	mov	r8, r3
  4046e4:	468a      	mov	sl, r1
  4046e6:	e000      	b.n	4046ea <_strtoul_l.isra.0+0x16>
  4046e8:	46a2      	mov	sl, r4
  4046ea:	4654      	mov	r4, sl
  4046ec:	4648      	mov	r0, r9
  4046ee:	f814 bb01 	ldrb.w	fp, [r4], #1
  4046f2:	f7fe feb7 	bl	403464 <__locale_ctype_ptr_l>
  4046f6:	4458      	add	r0, fp
  4046f8:	7840      	ldrb	r0, [r0, #1]
  4046fa:	f010 0008 	ands.w	r0, r0, #8
  4046fe:	d1f3      	bne.n	4046e8 <_strtoul_l.isra.0+0x14>
  404700:	4659      	mov	r1, fp
  404702:	292d      	cmp	r1, #45	; 0x2d
  404704:	d059      	beq.n	4047ba <_strtoul_l.isra.0+0xe6>
  404706:	292b      	cmp	r1, #43	; 0x2b
  404708:	bf04      	itt	eq
  40470a:	7821      	ldrbeq	r1, [r4, #0]
  40470c:	f10a 0402 	addeq.w	r4, sl, #2
  404710:	f1b8 0f00 	cmp.w	r8, #0
  404714:	d00c      	beq.n	404730 <_strtoul_l.isra.0+0x5c>
  404716:	f1b8 0f10 	cmp.w	r8, #16
  40471a:	d053      	beq.n	4047c4 <_strtoul_l.isra.0+0xf0>
  40471c:	f04f 3cff 	mov.w	ip, #4294967295
  404720:	fbbc fcf8 	udiv	ip, ip, r8
  404724:	fb08 fa0c 	mul.w	sl, r8, ip
  404728:	ea6f 0a0a 	mvn.w	sl, sl
  40472c:	46c1      	mov	r9, r8
  40472e:	e008      	b.n	404742 <_strtoul_l.isra.0+0x6e>
  404730:	2930      	cmp	r1, #48	; 0x30
  404732:	d058      	beq.n	4047e6 <_strtoul_l.isra.0+0x112>
  404734:	f04f 080a 	mov.w	r8, #10
  404738:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 404818 <_strtoul_l.isra.0+0x144>
  40473c:	46c1      	mov	r9, r8
  40473e:	f04f 0a05 	mov.w	sl, #5
  404742:	2300      	movs	r3, #0
  404744:	469e      	mov	lr, r3
  404746:	e005      	b.n	404754 <_strtoul_l.isra.0+0x80>
  404748:	d02a      	beq.n	4047a0 <_strtoul_l.isra.0+0xcc>
  40474a:	fb09 2e0e 	mla	lr, r9, lr, r2
  40474e:	2301      	movs	r3, #1
  404750:	f814 1b01 	ldrb.w	r1, [r4], #1
  404754:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
  404758:	2a09      	cmp	r2, #9
  40475a:	d905      	bls.n	404768 <_strtoul_l.isra.0+0x94>
  40475c:	f1a1 0241 	sub.w	r2, r1, #65	; 0x41
  404760:	2a19      	cmp	r2, #25
  404762:	d80a      	bhi.n	40477a <_strtoul_l.isra.0+0xa6>
  404764:	f1a1 0237 	sub.w	r2, r1, #55	; 0x37
  404768:	4590      	cmp	r8, r2
  40476a:	dd0e      	ble.n	40478a <_strtoul_l.isra.0+0xb6>
  40476c:	2b00      	cmp	r3, #0
  40476e:	db01      	blt.n	404774 <_strtoul_l.isra.0+0xa0>
  404770:	45e6      	cmp	lr, ip
  404772:	d9e9      	bls.n	404748 <_strtoul_l.isra.0+0x74>
  404774:	f04f 33ff 	mov.w	r3, #4294967295
  404778:	e7ea      	b.n	404750 <_strtoul_l.isra.0+0x7c>
  40477a:	f1a1 0261 	sub.w	r2, r1, #97	; 0x61
  40477e:	2a19      	cmp	r2, #25
  404780:	d803      	bhi.n	40478a <_strtoul_l.isra.0+0xb6>
  404782:	f1a1 0257 	sub.w	r2, r1, #87	; 0x57
  404786:	4590      	cmp	r8, r2
  404788:	dcf0      	bgt.n	40476c <_strtoul_l.isra.0+0x98>
  40478a:	2b00      	cmp	r3, #0
  40478c:	db0d      	blt.n	4047aa <_strtoul_l.isra.0+0xd6>
  40478e:	b108      	cbz	r0, 404794 <_strtoul_l.isra.0+0xc0>
  404790:	f1ce 0e00 	rsb	lr, lr, #0
  404794:	b10d      	cbz	r5, 40479a <_strtoul_l.isra.0+0xc6>
  404796:	b973      	cbnz	r3, 4047b6 <_strtoul_l.isra.0+0xe2>
  404798:	602e      	str	r6, [r5, #0]
  40479a:	4670      	mov	r0, lr
  40479c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047a0:	4552      	cmp	r2, sl
  4047a2:	ddd2      	ble.n	40474a <_strtoul_l.isra.0+0x76>
  4047a4:	f04f 33ff 	mov.w	r3, #4294967295
  4047a8:	e7d2      	b.n	404750 <_strtoul_l.isra.0+0x7c>
  4047aa:	2322      	movs	r3, #34	; 0x22
  4047ac:	603b      	str	r3, [r7, #0]
  4047ae:	f04f 3eff 	mov.w	lr, #4294967295
  4047b2:	2d00      	cmp	r5, #0
  4047b4:	d0f1      	beq.n	40479a <_strtoul_l.isra.0+0xc6>
  4047b6:	1e66      	subs	r6, r4, #1
  4047b8:	e7ee      	b.n	404798 <_strtoul_l.isra.0+0xc4>
  4047ba:	7821      	ldrb	r1, [r4, #0]
  4047bc:	2001      	movs	r0, #1
  4047be:	f10a 0402 	add.w	r4, sl, #2
  4047c2:	e7a5      	b.n	404710 <_strtoul_l.isra.0+0x3c>
  4047c4:	2930      	cmp	r1, #48	; 0x30
  4047c6:	d11b      	bne.n	404800 <_strtoul_l.isra.0+0x12c>
  4047c8:	7823      	ldrb	r3, [r4, #0]
  4047ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  4047ce:	2b58      	cmp	r3, #88	; 0x58
  4047d0:	d11c      	bne.n	40480c <_strtoul_l.isra.0+0x138>
  4047d2:	f04f 0910 	mov.w	r9, #16
  4047d6:	7861      	ldrb	r1, [r4, #1]
  4047d8:	46c8      	mov	r8, r9
  4047da:	f04f 0a0f 	mov.w	sl, #15
  4047de:	3402      	adds	r4, #2
  4047e0:	f06f 4c70 	mvn.w	ip, #4026531840	; 0xf0000000
  4047e4:	e7ad      	b.n	404742 <_strtoul_l.isra.0+0x6e>
  4047e6:	7823      	ldrb	r3, [r4, #0]
  4047e8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  4047ec:	2b58      	cmp	r3, #88	; 0x58
  4047ee:	d0f0      	beq.n	4047d2 <_strtoul_l.isra.0+0xfe>
  4047f0:	f04f 0808 	mov.w	r8, #8
  4047f4:	46c1      	mov	r9, r8
  4047f6:	f04f 0a07 	mov.w	sl, #7
  4047fa:	f06f 4c60 	mvn.w	ip, #3758096384	; 0xe0000000
  4047fe:	e7a0      	b.n	404742 <_strtoul_l.isra.0+0x6e>
  404800:	f04f 0a0f 	mov.w	sl, #15
  404804:	f06f 4c70 	mvn.w	ip, #4026531840	; 0xf0000000
  404808:	46c1      	mov	r9, r8
  40480a:	e79a      	b.n	404742 <_strtoul_l.isra.0+0x6e>
  40480c:	46c1      	mov	r9, r8
  40480e:	f06f 4c70 	mvn.w	ip, #4026531840	; 0xf0000000
  404812:	f04f 0a0f 	mov.w	sl, #15
  404816:	e794      	b.n	404742 <_strtoul_l.isra.0+0x6e>
  404818:	19999999 	.word	0x19999999

0040481c <_strtoul_r>:
  40481c:	b530      	push	{r4, r5, lr}
  40481e:	4c06      	ldr	r4, [pc, #24]	; (404838 <_strtoul_r+0x1c>)
  404820:	4d06      	ldr	r5, [pc, #24]	; (40483c <_strtoul_r+0x20>)
  404822:	6824      	ldr	r4, [r4, #0]
  404824:	6b64      	ldr	r4, [r4, #52]	; 0x34
  404826:	b083      	sub	sp, #12
  404828:	2c00      	cmp	r4, #0
  40482a:	bf08      	it	eq
  40482c:	462c      	moveq	r4, r5
  40482e:	9400      	str	r4, [sp, #0]
  404830:	f7ff ff50 	bl	4046d4 <_strtoul_l.isra.0>
  404834:	b003      	add	sp, #12
  404836:	bd30      	pop	{r4, r5, pc}
  404838:	20000008 	.word	0x20000008
  40483c:	2000043c 	.word	0x2000043c

00404840 <_strtoull_l.isra.0>:
  404840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404844:	b085      	sub	sp, #20
  404846:	4693      	mov	fp, r2
  404848:	9102      	str	r1, [sp, #8]
  40484a:	9003      	str	r0, [sp, #12]
  40484c:	469a      	mov	sl, r3
  40484e:	460f      	mov	r7, r1
  404850:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  404852:	e000      	b.n	404856 <_strtoull_l.isra.0+0x16>
  404854:	462f      	mov	r7, r5
  404856:	463d      	mov	r5, r7
  404858:	4630      	mov	r0, r6
  40485a:	f815 4b01 	ldrb.w	r4, [r5], #1
  40485e:	f7fe fe01 	bl	403464 <__locale_ctype_ptr_l>
  404862:	4420      	add	r0, r4
  404864:	7843      	ldrb	r3, [r0, #1]
  404866:	f013 0308 	ands.w	r3, r3, #8
  40486a:	d1f3      	bne.n	404854 <_strtoull_l.isra.0+0x14>
  40486c:	2c2d      	cmp	r4, #45	; 0x2d
  40486e:	f000 8089 	beq.w	404984 <_strtoull_l.isra.0+0x144>
  404872:	2c2b      	cmp	r4, #43	; 0x2b
  404874:	bf03      	ittte	eq
  404876:	782c      	ldrbeq	r4, [r5, #0]
  404878:	9301      	streq	r3, [sp, #4]
  40487a:	1cbd      	addeq	r5, r7, #2
  40487c:	9301      	strne	r3, [sp, #4]
  40487e:	f1ba 0f00 	cmp.w	sl, #0
  404882:	d019      	beq.n	4048b8 <_strtoull_l.isra.0+0x78>
  404884:	f1ba 0f10 	cmp.w	sl, #16
  404888:	f000 8081 	beq.w	40498e <_strtoull_l.isra.0+0x14e>
  40488c:	46d0      	mov	r8, sl
  40488e:	ea4f 79ea 	mov.w	r9, sl, asr #31
  404892:	4642      	mov	r2, r8
  404894:	464b      	mov	r3, r9
  404896:	f04f 30ff 	mov.w	r0, #4294967295
  40489a:	f04f 31ff 	mov.w	r1, #4294967295
  40489e:	f000 fb65 	bl	404f6c <__aeabi_uldivmod>
  4048a2:	4642      	mov	r2, r8
  4048a4:	4606      	mov	r6, r0
  4048a6:	460f      	mov	r7, r1
  4048a8:	464b      	mov	r3, r9
  4048aa:	f04f 30ff 	mov.w	r0, #4294967295
  4048ae:	f04f 31ff 	mov.w	r1, #4294967295
  4048b2:	f000 fb5b 	bl	404f6c <__aeabi_uldivmod>
  4048b6:	e00b      	b.n	4048d0 <_strtoull_l.isra.0+0x90>
  4048b8:	2c30      	cmp	r4, #48	; 0x30
  4048ba:	d07d      	beq.n	4049b8 <_strtoull_l.isra.0+0x178>
  4048bc:	4f4e      	ldr	r7, [pc, #312]	; (4049f8 <_strtoull_l.isra.0+0x1b8>)
  4048be:	2205      	movs	r2, #5
  4048c0:	f04f 3699 	mov.w	r6, #2576980377	; 0x99999999
  4048c4:	f04f 080a 	mov.w	r8, #10
  4048c8:	f04f 0900 	mov.w	r9, #0
  4048cc:	f04f 0a0a 	mov.w	sl, #10
  4048d0:	f04f 0e00 	mov.w	lr, #0
  4048d4:	2000      	movs	r0, #0
  4048d6:	2100      	movs	r1, #0
  4048d8:	e011      	b.n	4048fe <_strtoull_l.isra.0+0xbe>
  4048da:	42b9      	cmp	r1, r7
  4048dc:	bf08      	it	eq
  4048de:	42b0      	cmpeq	r0, r6
  4048e0:	d03f      	beq.n	404962 <_strtoull_l.isra.0+0x122>
  4048e2:	fb00 f409 	mul.w	r4, r0, r9
  4048e6:	fb08 4401 	mla	r4, r8, r1, r4
  4048ea:	fba0 0108 	umull	r0, r1, r0, r8
  4048ee:	4421      	add	r1, r4
  4048f0:	18c0      	adds	r0, r0, r3
  4048f2:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
  4048f6:	f04f 0e01 	mov.w	lr, #1
  4048fa:	f815 4b01 	ldrb.w	r4, [r5], #1
  4048fe:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
  404902:	2b09      	cmp	r3, #9
  404904:	d905      	bls.n	404912 <_strtoull_l.isra.0+0xd2>
  404906:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
  40490a:	2b19      	cmp	r3, #25
  40490c:	d80d      	bhi.n	40492a <_strtoull_l.isra.0+0xea>
  40490e:	f1a4 0337 	sub.w	r3, r4, #55	; 0x37
  404912:	459a      	cmp	sl, r3
  404914:	dd11      	ble.n	40493a <_strtoull_l.isra.0+0xfa>
  404916:	f1be 0f00 	cmp.w	lr, #0
  40491a:	db03      	blt.n	404924 <_strtoull_l.isra.0+0xe4>
  40491c:	428f      	cmp	r7, r1
  40491e:	bf08      	it	eq
  404920:	4286      	cmpeq	r6, r0
  404922:	d2da      	bcs.n	4048da <_strtoull_l.isra.0+0x9a>
  404924:	f04f 3eff 	mov.w	lr, #4294967295
  404928:	e7e7      	b.n	4048fa <_strtoull_l.isra.0+0xba>
  40492a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
  40492e:	2b19      	cmp	r3, #25
  404930:	d803      	bhi.n	40493a <_strtoull_l.isra.0+0xfa>
  404932:	f1a4 0357 	sub.w	r3, r4, #87	; 0x57
  404936:	459a      	cmp	sl, r3
  404938:	dced      	bgt.n	404916 <_strtoull_l.isra.0+0xd6>
  40493a:	f1be 0f00 	cmp.w	lr, #0
  40493e:	db15      	blt.n	40496c <_strtoull_l.isra.0+0x12c>
  404940:	9b01      	ldr	r3, [sp, #4]
  404942:	b113      	cbz	r3, 40494a <_strtoull_l.isra.0+0x10a>
  404944:	4240      	negs	r0, r0
  404946:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40494a:	f1bb 0f00 	cmp.w	fp, #0
  40494e:	d005      	beq.n	40495c <_strtoull_l.isra.0+0x11c>
  404950:	f1be 0f00 	cmp.w	lr, #0
  404954:	d114      	bne.n	404980 <_strtoull_l.isra.0+0x140>
  404956:	9d02      	ldr	r5, [sp, #8]
  404958:	f8cb 5000 	str.w	r5, [fp]
  40495c:	b005      	add	sp, #20
  40495e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404962:	4293      	cmp	r3, r2
  404964:	ddbd      	ble.n	4048e2 <_strtoull_l.isra.0+0xa2>
  404966:	f04f 3eff 	mov.w	lr, #4294967295
  40496a:	e7c6      	b.n	4048fa <_strtoull_l.isra.0+0xba>
  40496c:	9a03      	ldr	r2, [sp, #12]
  40496e:	2322      	movs	r3, #34	; 0x22
  404970:	6013      	str	r3, [r2, #0]
  404972:	f04f 30ff 	mov.w	r0, #4294967295
  404976:	f04f 31ff 	mov.w	r1, #4294967295
  40497a:	f1bb 0f00 	cmp.w	fp, #0
  40497e:	d0ed      	beq.n	40495c <_strtoull_l.isra.0+0x11c>
  404980:	3d01      	subs	r5, #1
  404982:	e7e9      	b.n	404958 <_strtoull_l.isra.0+0x118>
  404984:	2301      	movs	r3, #1
  404986:	782c      	ldrb	r4, [r5, #0]
  404988:	9301      	str	r3, [sp, #4]
  40498a:	1cbd      	adds	r5, r7, #2
  40498c:	e777      	b.n	40487e <_strtoull_l.isra.0+0x3e>
  40498e:	2c30      	cmp	r4, #48	; 0x30
  404990:	d123      	bne.n	4049da <_strtoull_l.isra.0+0x19a>
  404992:	782b      	ldrb	r3, [r5, #0]
  404994:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  404998:	2b58      	cmp	r3, #88	; 0x58
  40499a:	d128      	bne.n	4049ee <_strtoull_l.isra.0+0x1ae>
  40499c:	786c      	ldrb	r4, [r5, #1]
  40499e:	220f      	movs	r2, #15
  4049a0:	3502      	adds	r5, #2
  4049a2:	f04f 36ff 	mov.w	r6, #4294967295
  4049a6:	f06f 4770 	mvn.w	r7, #4026531840	; 0xf0000000
  4049aa:	f04f 0810 	mov.w	r8, #16
  4049ae:	f04f 0900 	mov.w	r9, #0
  4049b2:	f04f 0a10 	mov.w	sl, #16
  4049b6:	e78b      	b.n	4048d0 <_strtoull_l.isra.0+0x90>
  4049b8:	782b      	ldrb	r3, [r5, #0]
  4049ba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  4049be:	2b58      	cmp	r3, #88	; 0x58
  4049c0:	d0ec      	beq.n	40499c <_strtoull_l.isra.0+0x15c>
  4049c2:	2207      	movs	r2, #7
  4049c4:	f04f 36ff 	mov.w	r6, #4294967295
  4049c8:	f06f 4760 	mvn.w	r7, #3758096384	; 0xe0000000
  4049cc:	f04f 0808 	mov.w	r8, #8
  4049d0:	f04f 0900 	mov.w	r9, #0
  4049d4:	f04f 0a08 	mov.w	sl, #8
  4049d8:	e77a      	b.n	4048d0 <_strtoull_l.isra.0+0x90>
  4049da:	220f      	movs	r2, #15
  4049dc:	f04f 36ff 	mov.w	r6, #4294967295
  4049e0:	f06f 4770 	mvn.w	r7, #4026531840	; 0xf0000000
  4049e4:	f04f 0810 	mov.w	r8, #16
  4049e8:	f04f 0900 	mov.w	r9, #0
  4049ec:	e770      	b.n	4048d0 <_strtoull_l.isra.0+0x90>
  4049ee:	f04f 0810 	mov.w	r8, #16
  4049f2:	f04f 0900 	mov.w	r9, #0
  4049f6:	e74c      	b.n	404892 <_strtoull_l.isra.0+0x52>
  4049f8:	19999999 	.word	0x19999999

004049fc <_strtoull_r>:
  4049fc:	b530      	push	{r4, r5, lr}
  4049fe:	4c06      	ldr	r4, [pc, #24]	; (404a18 <_strtoull_r+0x1c>)
  404a00:	4d06      	ldr	r5, [pc, #24]	; (404a1c <_strtoull_r+0x20>)
  404a02:	6824      	ldr	r4, [r4, #0]
  404a04:	6b64      	ldr	r4, [r4, #52]	; 0x34
  404a06:	b083      	sub	sp, #12
  404a08:	2c00      	cmp	r4, #0
  404a0a:	bf08      	it	eq
  404a0c:	462c      	moveq	r4, r5
  404a0e:	9400      	str	r4, [sp, #0]
  404a10:	f7ff ff16 	bl	404840 <_strtoull_l.isra.0>
  404a14:	b003      	add	sp, #12
  404a16:	bd30      	pop	{r4, r5, pc}
  404a18:	20000008 	.word	0x20000008
  404a1c:	2000043c 	.word	0x2000043c

00404a20 <__submore>:
  404a20:	f101 0340 	add.w	r3, r1, #64	; 0x40
  404a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404a28:	460c      	mov	r4, r1
  404a2a:	6b09      	ldr	r1, [r1, #48]	; 0x30
  404a2c:	4299      	cmp	r1, r3
  404a2e:	d014      	beq.n	404a5a <__submore+0x3a>
  404a30:	6b66      	ldr	r6, [r4, #52]	; 0x34
  404a32:	0077      	lsls	r7, r6, #1
  404a34:	463a      	mov	r2, r7
  404a36:	f7ff f9fd 	bl	403e34 <_realloc_r>
  404a3a:	4605      	mov	r5, r0
  404a3c:	b340      	cbz	r0, 404a90 <__submore+0x70>
  404a3e:	eb00 0806 	add.w	r8, r0, r6
  404a42:	4632      	mov	r2, r6
  404a44:	4640      	mov	r0, r8
  404a46:	4629      	mov	r1, r5
  404a48:	f7ff f8ea 	bl	403c20 <memcpy>
  404a4c:	f8c4 8000 	str.w	r8, [r4]
  404a50:	6325      	str	r5, [r4, #48]	; 0x30
  404a52:	6367      	str	r7, [r4, #52]	; 0x34
  404a54:	2000      	movs	r0, #0
  404a56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404a5e:	f7fe fd9b 	bl	403598 <_malloc_r>
  404a62:	b1a8      	cbz	r0, 404a90 <__submore+0x70>
  404a64:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
  404a68:	6320      	str	r0, [r4, #48]	; 0x30
  404a6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  404a6e:	6362      	str	r2, [r4, #52]	; 0x34
  404a70:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
  404a74:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
  404a78:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
  404a7c:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
  404a80:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
  404a84:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
  404a88:	6020      	str	r0, [r4, #0]
  404a8a:	2000      	movs	r0, #0
  404a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a90:	f04f 30ff 	mov.w	r0, #4294967295
  404a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404a98 <_ungetc_r>:
  404a98:	b570      	push	{r4, r5, r6, lr}
  404a9a:	1c4c      	adds	r4, r1, #1
  404a9c:	d024      	beq.n	404ae8 <_ungetc_r+0x50>
  404a9e:	4606      	mov	r6, r0
  404aa0:	4614      	mov	r4, r2
  404aa2:	460d      	mov	r5, r1
  404aa4:	b110      	cbz	r0, 404aac <_ungetc_r+0x14>
  404aa6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404aa8:	2b00      	cmp	r3, #0
  404aaa:	d04d      	beq.n	404b48 <_ungetc_r+0xb0>
  404aac:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404aae:	f013 0f01 	tst.w	r3, #1
  404ab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404ab6:	b29a      	uxth	r2, r3
  404ab8:	d101      	bne.n	404abe <_ungetc_r+0x26>
  404aba:	0591      	lsls	r1, r2, #22
  404abc:	d559      	bpl.n	404b72 <_ungetc_r+0xda>
  404abe:	0492      	lsls	r2, r2, #18
  404ac0:	d405      	bmi.n	404ace <_ungetc_r+0x36>
  404ac2:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404ac4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  404ac8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404acc:	6662      	str	r2, [r4, #100]	; 0x64
  404ace:	f023 0320 	bic.w	r3, r3, #32
  404ad2:	b29a      	uxth	r2, r3
  404ad4:	0750      	lsls	r0, r2, #29
  404ad6:	81a3      	strh	r3, [r4, #12]
  404ad8:	d41b      	bmi.n	404b12 <_ungetc_r+0x7a>
  404ada:	06d1      	lsls	r1, r2, #27
  404adc:	d408      	bmi.n	404af0 <_ungetc_r+0x58>
  404ade:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404ae0:	07d8      	lsls	r0, r3, #31
  404ae2:	d401      	bmi.n	404ae8 <_ungetc_r+0x50>
  404ae4:	0591      	lsls	r1, r2, #22
  404ae6:	d53e      	bpl.n	404b66 <_ungetc_r+0xce>
  404ae8:	f04f 35ff 	mov.w	r5, #4294967295
  404aec:	4628      	mov	r0, r5
  404aee:	bd70      	pop	{r4, r5, r6, pc}
  404af0:	0712      	lsls	r2, r2, #28
  404af2:	d50b      	bpl.n	404b0c <_ungetc_r+0x74>
  404af4:	4621      	mov	r1, r4
  404af6:	4630      	mov	r0, r6
  404af8:	f7fd ff78 	bl	4029ec <_fflush_r>
  404afc:	2800      	cmp	r0, #0
  404afe:	d12c      	bne.n	404b5a <_ungetc_r+0xc2>
  404b00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404b04:	60a0      	str	r0, [r4, #8]
  404b06:	61a0      	str	r0, [r4, #24]
  404b08:	f023 0308 	bic.w	r3, r3, #8
  404b0c:	f043 0304 	orr.w	r3, r3, #4
  404b10:	81a3      	strh	r3, [r4, #12]
  404b12:	6b23      	ldr	r3, [r4, #48]	; 0x30
  404b14:	b2ed      	uxtb	r5, r5
  404b16:	2b00      	cmp	r3, #0
  404b18:	d034      	beq.n	404b84 <_ungetc_r+0xec>
  404b1a:	6862      	ldr	r2, [r4, #4]
  404b1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
  404b1e:	429a      	cmp	r2, r3
  404b20:	da15      	bge.n	404b4e <_ungetc_r+0xb6>
  404b22:	6823      	ldr	r3, [r4, #0]
  404b24:	1e5a      	subs	r2, r3, #1
  404b26:	6022      	str	r2, [r4, #0]
  404b28:	f803 5c01 	strb.w	r5, [r3, #-1]
  404b2c:	6863      	ldr	r3, [r4, #4]
  404b2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404b30:	3301      	adds	r3, #1
  404b32:	07d0      	lsls	r0, r2, #31
  404b34:	6063      	str	r3, [r4, #4]
  404b36:	d4d9      	bmi.n	404aec <_ungetc_r+0x54>
  404b38:	89a3      	ldrh	r3, [r4, #12]
  404b3a:	059b      	lsls	r3, r3, #22
  404b3c:	d4d6      	bmi.n	404aec <_ungetc_r+0x54>
  404b3e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404b40:	f7fe fca8 	bl	403494 <__retarget_lock_release_recursive>
  404b44:	4628      	mov	r0, r5
  404b46:	bd70      	pop	{r4, r5, r6, pc}
  404b48:	f7fd ffba 	bl	402ac0 <__sinit>
  404b4c:	e7ae      	b.n	404aac <_ungetc_r+0x14>
  404b4e:	4630      	mov	r0, r6
  404b50:	4621      	mov	r1, r4
  404b52:	f7ff ff65 	bl	404a20 <__submore>
  404b56:	2800      	cmp	r0, #0
  404b58:	d0e3      	beq.n	404b22 <_ungetc_r+0x8a>
  404b5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404b5c:	07de      	lsls	r6, r3, #31
  404b5e:	d4c3      	bmi.n	404ae8 <_ungetc_r+0x50>
  404b60:	89a3      	ldrh	r3, [r4, #12]
  404b62:	059d      	lsls	r5, r3, #22
  404b64:	d4c0      	bmi.n	404ae8 <_ungetc_r+0x50>
  404b66:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404b68:	f7fe fc94 	bl	403494 <__retarget_lock_release_recursive>
  404b6c:	f04f 35ff 	mov.w	r5, #4294967295
  404b70:	e7bc      	b.n	404aec <_ungetc_r+0x54>
  404b72:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404b74:	f7fe fc8c 	bl	403490 <__retarget_lock_acquire_recursive>
  404b78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404b7c:	b29a      	uxth	r2, r3
  404b7e:	0492      	lsls	r2, r2, #18
  404b80:	d4a5      	bmi.n	404ace <_ungetc_r+0x36>
  404b82:	e79e      	b.n	404ac2 <_ungetc_r+0x2a>
  404b84:	6922      	ldr	r2, [r4, #16]
  404b86:	6823      	ldr	r3, [r4, #0]
  404b88:	b172      	cbz	r2, 404ba8 <_ungetc_r+0x110>
  404b8a:	429a      	cmp	r2, r3
  404b8c:	d20c      	bcs.n	404ba8 <_ungetc_r+0x110>
  404b8e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  404b92:	42aa      	cmp	r2, r5
  404b94:	d108      	bne.n	404ba8 <_ungetc_r+0x110>
  404b96:	6862      	ldr	r2, [r4, #4]
  404b98:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404b9a:	3b01      	subs	r3, #1
  404b9c:	3201      	adds	r2, #1
  404b9e:	07c9      	lsls	r1, r1, #31
  404ba0:	6023      	str	r3, [r4, #0]
  404ba2:	6062      	str	r2, [r4, #4]
  404ba4:	d5c8      	bpl.n	404b38 <_ungetc_r+0xa0>
  404ba6:	e7a1      	b.n	404aec <_ungetc_r+0x54>
  404ba8:	63a3      	str	r3, [r4, #56]	; 0x38
  404baa:	4623      	mov	r3, r4
  404bac:	6860      	ldr	r0, [r4, #4]
  404bae:	63e0      	str	r0, [r4, #60]	; 0x3c
  404bb0:	2203      	movs	r2, #3
  404bb2:	f104 0140 	add.w	r1, r4, #64	; 0x40
  404bb6:	6362      	str	r2, [r4, #52]	; 0x34
  404bb8:	6321      	str	r1, [r4, #48]	; 0x30
  404bba:	f803 5f42 	strb.w	r5, [r3, #66]!
  404bbe:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404bc0:	6023      	str	r3, [r4, #0]
  404bc2:	07d2      	lsls	r2, r2, #31
  404bc4:	f04f 0301 	mov.w	r3, #1
  404bc8:	6063      	str	r3, [r4, #4]
  404bca:	d48f      	bmi.n	404aec <_ungetc_r+0x54>
  404bcc:	e7b4      	b.n	404b38 <_ungetc_r+0xa0>
  404bce:	bf00      	nop

00404bd0 <__swbuf_r>:
  404bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404bd2:	460d      	mov	r5, r1
  404bd4:	4614      	mov	r4, r2
  404bd6:	4606      	mov	r6, r0
  404bd8:	b110      	cbz	r0, 404be0 <__swbuf_r+0x10>
  404bda:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404bdc:	2b00      	cmp	r3, #0
  404bde:	d04b      	beq.n	404c78 <__swbuf_r+0xa8>
  404be0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404be4:	69a3      	ldr	r3, [r4, #24]
  404be6:	60a3      	str	r3, [r4, #8]
  404be8:	b291      	uxth	r1, r2
  404bea:	0708      	lsls	r0, r1, #28
  404bec:	d539      	bpl.n	404c62 <__swbuf_r+0x92>
  404bee:	6923      	ldr	r3, [r4, #16]
  404bf0:	2b00      	cmp	r3, #0
  404bf2:	d036      	beq.n	404c62 <__swbuf_r+0x92>
  404bf4:	b2ed      	uxtb	r5, r5
  404bf6:	0489      	lsls	r1, r1, #18
  404bf8:	462f      	mov	r7, r5
  404bfa:	d515      	bpl.n	404c28 <__swbuf_r+0x58>
  404bfc:	6822      	ldr	r2, [r4, #0]
  404bfe:	6961      	ldr	r1, [r4, #20]
  404c00:	1ad3      	subs	r3, r2, r3
  404c02:	428b      	cmp	r3, r1
  404c04:	da1c      	bge.n	404c40 <__swbuf_r+0x70>
  404c06:	3301      	adds	r3, #1
  404c08:	68a1      	ldr	r1, [r4, #8]
  404c0a:	1c50      	adds	r0, r2, #1
  404c0c:	3901      	subs	r1, #1
  404c0e:	60a1      	str	r1, [r4, #8]
  404c10:	6020      	str	r0, [r4, #0]
  404c12:	7015      	strb	r5, [r2, #0]
  404c14:	6962      	ldr	r2, [r4, #20]
  404c16:	429a      	cmp	r2, r3
  404c18:	d01a      	beq.n	404c50 <__swbuf_r+0x80>
  404c1a:	89a3      	ldrh	r3, [r4, #12]
  404c1c:	07db      	lsls	r3, r3, #31
  404c1e:	d501      	bpl.n	404c24 <__swbuf_r+0x54>
  404c20:	2d0a      	cmp	r5, #10
  404c22:	d015      	beq.n	404c50 <__swbuf_r+0x80>
  404c24:	4638      	mov	r0, r7
  404c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c28:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404c2a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404c2e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404c32:	81a2      	strh	r2, [r4, #12]
  404c34:	6822      	ldr	r2, [r4, #0]
  404c36:	6661      	str	r1, [r4, #100]	; 0x64
  404c38:	6961      	ldr	r1, [r4, #20]
  404c3a:	1ad3      	subs	r3, r2, r3
  404c3c:	428b      	cmp	r3, r1
  404c3e:	dbe2      	blt.n	404c06 <__swbuf_r+0x36>
  404c40:	4621      	mov	r1, r4
  404c42:	4630      	mov	r0, r6
  404c44:	f7fd fed2 	bl	4029ec <_fflush_r>
  404c48:	b940      	cbnz	r0, 404c5c <__swbuf_r+0x8c>
  404c4a:	6822      	ldr	r2, [r4, #0]
  404c4c:	2301      	movs	r3, #1
  404c4e:	e7db      	b.n	404c08 <__swbuf_r+0x38>
  404c50:	4621      	mov	r1, r4
  404c52:	4630      	mov	r0, r6
  404c54:	f7fd feca 	bl	4029ec <_fflush_r>
  404c58:	2800      	cmp	r0, #0
  404c5a:	d0e3      	beq.n	404c24 <__swbuf_r+0x54>
  404c5c:	f04f 37ff 	mov.w	r7, #4294967295
  404c60:	e7e0      	b.n	404c24 <__swbuf_r+0x54>
  404c62:	4621      	mov	r1, r4
  404c64:	4630      	mov	r0, r6
  404c66:	f7fd fdad 	bl	4027c4 <__swsetup_r>
  404c6a:	2800      	cmp	r0, #0
  404c6c:	d1f6      	bne.n	404c5c <__swbuf_r+0x8c>
  404c6e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404c72:	6923      	ldr	r3, [r4, #16]
  404c74:	b291      	uxth	r1, r2
  404c76:	e7bd      	b.n	404bf4 <__swbuf_r+0x24>
  404c78:	f7fd ff22 	bl	402ac0 <__sinit>
  404c7c:	e7b0      	b.n	404be0 <__swbuf_r+0x10>
  404c7e:	bf00      	nop

00404c80 <_wcrtomb_r>:
  404c80:	b5f0      	push	{r4, r5, r6, r7, lr}
  404c82:	4606      	mov	r6, r0
  404c84:	b085      	sub	sp, #20
  404c86:	461f      	mov	r7, r3
  404c88:	b189      	cbz	r1, 404cae <_wcrtomb_r+0x2e>
  404c8a:	4c10      	ldr	r4, [pc, #64]	; (404ccc <_wcrtomb_r+0x4c>)
  404c8c:	4d10      	ldr	r5, [pc, #64]	; (404cd0 <_wcrtomb_r+0x50>)
  404c8e:	6824      	ldr	r4, [r4, #0]
  404c90:	6b64      	ldr	r4, [r4, #52]	; 0x34
  404c92:	2c00      	cmp	r4, #0
  404c94:	bf08      	it	eq
  404c96:	462c      	moveq	r4, r5
  404c98:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  404c9c:	47a0      	blx	r4
  404c9e:	1c43      	adds	r3, r0, #1
  404ca0:	d103      	bne.n	404caa <_wcrtomb_r+0x2a>
  404ca2:	2200      	movs	r2, #0
  404ca4:	238a      	movs	r3, #138	; 0x8a
  404ca6:	603a      	str	r2, [r7, #0]
  404ca8:	6033      	str	r3, [r6, #0]
  404caa:	b005      	add	sp, #20
  404cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404cae:	460c      	mov	r4, r1
  404cb0:	4906      	ldr	r1, [pc, #24]	; (404ccc <_wcrtomb_r+0x4c>)
  404cb2:	4a07      	ldr	r2, [pc, #28]	; (404cd0 <_wcrtomb_r+0x50>)
  404cb4:	6809      	ldr	r1, [r1, #0]
  404cb6:	6b49      	ldr	r1, [r1, #52]	; 0x34
  404cb8:	2900      	cmp	r1, #0
  404cba:	bf08      	it	eq
  404cbc:	4611      	moveq	r1, r2
  404cbe:	4622      	mov	r2, r4
  404cc0:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  404cc4:	a901      	add	r1, sp, #4
  404cc6:	47a0      	blx	r4
  404cc8:	e7e9      	b.n	404c9e <_wcrtomb_r+0x1e>
  404cca:	bf00      	nop
  404ccc:	20000008 	.word	0x20000008
  404cd0:	2000043c 	.word	0x2000043c

00404cd4 <__ascii_wctomb>:
  404cd4:	b121      	cbz	r1, 404ce0 <__ascii_wctomb+0xc>
  404cd6:	2aff      	cmp	r2, #255	; 0xff
  404cd8:	d804      	bhi.n	404ce4 <__ascii_wctomb+0x10>
  404cda:	700a      	strb	r2, [r1, #0]
  404cdc:	2001      	movs	r0, #1
  404cde:	4770      	bx	lr
  404ce0:	4608      	mov	r0, r1
  404ce2:	4770      	bx	lr
  404ce4:	238a      	movs	r3, #138	; 0x8a
  404ce6:	6003      	str	r3, [r0, #0]
  404ce8:	f04f 30ff 	mov.w	r0, #4294967295
  404cec:	4770      	bx	lr
  404cee:	bf00      	nop

00404cf0 <_write_r>:
  404cf0:	b570      	push	{r4, r5, r6, lr}
  404cf2:	460d      	mov	r5, r1
  404cf4:	4c08      	ldr	r4, [pc, #32]	; (404d18 <_write_r+0x28>)
  404cf6:	4611      	mov	r1, r2
  404cf8:	4606      	mov	r6, r0
  404cfa:	461a      	mov	r2, r3
  404cfc:	4628      	mov	r0, r5
  404cfe:	2300      	movs	r3, #0
  404d00:	6023      	str	r3, [r4, #0]
  404d02:	f7fb fa83 	bl	40020c <_write>
  404d06:	1c43      	adds	r3, r0, #1
  404d08:	d000      	beq.n	404d0c <_write_r+0x1c>
  404d0a:	bd70      	pop	{r4, r5, r6, pc}
  404d0c:	6823      	ldr	r3, [r4, #0]
  404d0e:	2b00      	cmp	r3, #0
  404d10:	d0fb      	beq.n	404d0a <_write_r+0x1a>
  404d12:	6033      	str	r3, [r6, #0]
  404d14:	bd70      	pop	{r4, r5, r6, pc}
  404d16:	bf00      	nop
  404d18:	20000a4c 	.word	0x20000a4c

00404d1c <__register_exitproc>:
  404d1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404d20:	4d2c      	ldr	r5, [pc, #176]	; (404dd4 <__register_exitproc+0xb8>)
  404d22:	4606      	mov	r6, r0
  404d24:	6828      	ldr	r0, [r5, #0]
  404d26:	4698      	mov	r8, r3
  404d28:	460f      	mov	r7, r1
  404d2a:	4691      	mov	r9, r2
  404d2c:	f7fe fbb0 	bl	403490 <__retarget_lock_acquire_recursive>
  404d30:	4b29      	ldr	r3, [pc, #164]	; (404dd8 <__register_exitproc+0xbc>)
  404d32:	681c      	ldr	r4, [r3, #0]
  404d34:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  404d38:	2b00      	cmp	r3, #0
  404d3a:	d03e      	beq.n	404dba <__register_exitproc+0x9e>
  404d3c:	685a      	ldr	r2, [r3, #4]
  404d3e:	2a1f      	cmp	r2, #31
  404d40:	dc1c      	bgt.n	404d7c <__register_exitproc+0x60>
  404d42:	f102 0e01 	add.w	lr, r2, #1
  404d46:	b176      	cbz	r6, 404d66 <__register_exitproc+0x4a>
  404d48:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  404d4c:	2401      	movs	r4, #1
  404d4e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  404d52:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  404d56:	4094      	lsls	r4, r2
  404d58:	4320      	orrs	r0, r4
  404d5a:	2e02      	cmp	r6, #2
  404d5c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  404d60:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  404d64:	d023      	beq.n	404dae <__register_exitproc+0x92>
  404d66:	3202      	adds	r2, #2
  404d68:	f8c3 e004 	str.w	lr, [r3, #4]
  404d6c:	6828      	ldr	r0, [r5, #0]
  404d6e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  404d72:	f7fe fb8f 	bl	403494 <__retarget_lock_release_recursive>
  404d76:	2000      	movs	r0, #0
  404d78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404d7c:	4b17      	ldr	r3, [pc, #92]	; (404ddc <__register_exitproc+0xc0>)
  404d7e:	b30b      	cbz	r3, 404dc4 <__register_exitproc+0xa8>
  404d80:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404d84:	f7fe fc00 	bl	403588 <malloc>
  404d88:	4603      	mov	r3, r0
  404d8a:	b1d8      	cbz	r0, 404dc4 <__register_exitproc+0xa8>
  404d8c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  404d90:	6002      	str	r2, [r0, #0]
  404d92:	2100      	movs	r1, #0
  404d94:	6041      	str	r1, [r0, #4]
  404d96:	460a      	mov	r2, r1
  404d98:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  404d9c:	f04f 0e01 	mov.w	lr, #1
  404da0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  404da4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  404da8:	2e00      	cmp	r6, #0
  404daa:	d0dc      	beq.n	404d66 <__register_exitproc+0x4a>
  404dac:	e7cc      	b.n	404d48 <__register_exitproc+0x2c>
  404dae:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  404db2:	430c      	orrs	r4, r1
  404db4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  404db8:	e7d5      	b.n	404d66 <__register_exitproc+0x4a>
  404dba:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  404dbe:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  404dc2:	e7bb      	b.n	404d3c <__register_exitproc+0x20>
  404dc4:	6828      	ldr	r0, [r5, #0]
  404dc6:	f7fe fb65 	bl	403494 <__retarget_lock_release_recursive>
  404dca:	f04f 30ff 	mov.w	r0, #4294967295
  404dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404dd2:	bf00      	nop
  404dd4:	20000438 	.word	0x20000438
  404dd8:	004055f8 	.word	0x004055f8
  404ddc:	00403589 	.word	0x00403589

00404de0 <_close_r>:
  404de0:	b538      	push	{r3, r4, r5, lr}
  404de2:	4c07      	ldr	r4, [pc, #28]	; (404e00 <_close_r+0x20>)
  404de4:	2300      	movs	r3, #0
  404de6:	4605      	mov	r5, r0
  404de8:	4608      	mov	r0, r1
  404dea:	6023      	str	r3, [r4, #0]
  404dec:	f7fb fc86 	bl	4006fc <_close>
  404df0:	1c43      	adds	r3, r0, #1
  404df2:	d000      	beq.n	404df6 <_close_r+0x16>
  404df4:	bd38      	pop	{r3, r4, r5, pc}
  404df6:	6823      	ldr	r3, [r4, #0]
  404df8:	2b00      	cmp	r3, #0
  404dfa:	d0fb      	beq.n	404df4 <_close_r+0x14>
  404dfc:	602b      	str	r3, [r5, #0]
  404dfe:	bd38      	pop	{r3, r4, r5, pc}
  404e00:	20000a4c 	.word	0x20000a4c

00404e04 <_fclose_r>:
  404e04:	b570      	push	{r4, r5, r6, lr}
  404e06:	b159      	cbz	r1, 404e20 <_fclose_r+0x1c>
  404e08:	4605      	mov	r5, r0
  404e0a:	460c      	mov	r4, r1
  404e0c:	b110      	cbz	r0, 404e14 <_fclose_r+0x10>
  404e0e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404e10:	2b00      	cmp	r3, #0
  404e12:	d03c      	beq.n	404e8e <_fclose_r+0x8a>
  404e14:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404e16:	07d8      	lsls	r0, r3, #31
  404e18:	d505      	bpl.n	404e26 <_fclose_r+0x22>
  404e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e1e:	b92b      	cbnz	r3, 404e2c <_fclose_r+0x28>
  404e20:	2600      	movs	r6, #0
  404e22:	4630      	mov	r0, r6
  404e24:	bd70      	pop	{r4, r5, r6, pc}
  404e26:	89a3      	ldrh	r3, [r4, #12]
  404e28:	0599      	lsls	r1, r3, #22
  404e2a:	d53c      	bpl.n	404ea6 <_fclose_r+0xa2>
  404e2c:	4621      	mov	r1, r4
  404e2e:	4628      	mov	r0, r5
  404e30:	f7fd fd3c 	bl	4028ac <__sflush_r>
  404e34:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404e36:	4606      	mov	r6, r0
  404e38:	b133      	cbz	r3, 404e48 <_fclose_r+0x44>
  404e3a:	69e1      	ldr	r1, [r4, #28]
  404e3c:	4628      	mov	r0, r5
  404e3e:	4798      	blx	r3
  404e40:	2800      	cmp	r0, #0
  404e42:	bfb8      	it	lt
  404e44:	f04f 36ff 	movlt.w	r6, #4294967295
  404e48:	89a3      	ldrh	r3, [r4, #12]
  404e4a:	061a      	lsls	r2, r3, #24
  404e4c:	d422      	bmi.n	404e94 <_fclose_r+0x90>
  404e4e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404e50:	b141      	cbz	r1, 404e64 <_fclose_r+0x60>
  404e52:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404e56:	4299      	cmp	r1, r3
  404e58:	d002      	beq.n	404e60 <_fclose_r+0x5c>
  404e5a:	4628      	mov	r0, r5
  404e5c:	f7fe f838 	bl	402ed0 <_free_r>
  404e60:	2300      	movs	r3, #0
  404e62:	6323      	str	r3, [r4, #48]	; 0x30
  404e64:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404e66:	b121      	cbz	r1, 404e72 <_fclose_r+0x6e>
  404e68:	4628      	mov	r0, r5
  404e6a:	f7fe f831 	bl	402ed0 <_free_r>
  404e6e:	2300      	movs	r3, #0
  404e70:	6463      	str	r3, [r4, #68]	; 0x44
  404e72:	f7fd fe51 	bl	402b18 <__sfp_lock_acquire>
  404e76:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404e78:	2200      	movs	r2, #0
  404e7a:	07db      	lsls	r3, r3, #31
  404e7c:	81a2      	strh	r2, [r4, #12]
  404e7e:	d50e      	bpl.n	404e9e <_fclose_r+0x9a>
  404e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404e82:	f7fe fb03 	bl	40348c <__retarget_lock_close_recursive>
  404e86:	f7fd fe4d 	bl	402b24 <__sfp_lock_release>
  404e8a:	4630      	mov	r0, r6
  404e8c:	bd70      	pop	{r4, r5, r6, pc}
  404e8e:	f7fd fe17 	bl	402ac0 <__sinit>
  404e92:	e7bf      	b.n	404e14 <_fclose_r+0x10>
  404e94:	6921      	ldr	r1, [r4, #16]
  404e96:	4628      	mov	r0, r5
  404e98:	f7fe f81a 	bl	402ed0 <_free_r>
  404e9c:	e7d7      	b.n	404e4e <_fclose_r+0x4a>
  404e9e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404ea0:	f7fe faf8 	bl	403494 <__retarget_lock_release_recursive>
  404ea4:	e7ec      	b.n	404e80 <_fclose_r+0x7c>
  404ea6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404ea8:	f7fe faf2 	bl	403490 <__retarget_lock_acquire_recursive>
  404eac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404eb0:	2b00      	cmp	r3, #0
  404eb2:	d1bb      	bne.n	404e2c <_fclose_r+0x28>
  404eb4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404eb6:	f016 0601 	ands.w	r6, r6, #1
  404eba:	d1b1      	bne.n	404e20 <_fclose_r+0x1c>
  404ebc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404ebe:	f7fe fae9 	bl	403494 <__retarget_lock_release_recursive>
  404ec2:	4630      	mov	r0, r6
  404ec4:	bd70      	pop	{r4, r5, r6, pc}
  404ec6:	bf00      	nop

00404ec8 <_fstat_r>:
  404ec8:	b538      	push	{r3, r4, r5, lr}
  404eca:	460b      	mov	r3, r1
  404ecc:	4c07      	ldr	r4, [pc, #28]	; (404eec <_fstat_r+0x24>)
  404ece:	4605      	mov	r5, r0
  404ed0:	4611      	mov	r1, r2
  404ed2:	4618      	mov	r0, r3
  404ed4:	2300      	movs	r3, #0
  404ed6:	6023      	str	r3, [r4, #0]
  404ed8:	f7fb fc13 	bl	400702 <_fstat>
  404edc:	1c43      	adds	r3, r0, #1
  404ede:	d000      	beq.n	404ee2 <_fstat_r+0x1a>
  404ee0:	bd38      	pop	{r3, r4, r5, pc}
  404ee2:	6823      	ldr	r3, [r4, #0]
  404ee4:	2b00      	cmp	r3, #0
  404ee6:	d0fb      	beq.n	404ee0 <_fstat_r+0x18>
  404ee8:	602b      	str	r3, [r5, #0]
  404eea:	bd38      	pop	{r3, r4, r5, pc}
  404eec:	20000a4c 	.word	0x20000a4c

00404ef0 <_isatty_r>:
  404ef0:	b538      	push	{r3, r4, r5, lr}
  404ef2:	4c07      	ldr	r4, [pc, #28]	; (404f10 <_isatty_r+0x20>)
  404ef4:	2300      	movs	r3, #0
  404ef6:	4605      	mov	r5, r0
  404ef8:	4608      	mov	r0, r1
  404efa:	6023      	str	r3, [r4, #0]
  404efc:	f7fb fc06 	bl	40070c <_isatty>
  404f00:	1c43      	adds	r3, r0, #1
  404f02:	d000      	beq.n	404f06 <_isatty_r+0x16>
  404f04:	bd38      	pop	{r3, r4, r5, pc}
  404f06:	6823      	ldr	r3, [r4, #0]
  404f08:	2b00      	cmp	r3, #0
  404f0a:	d0fb      	beq.n	404f04 <_isatty_r+0x14>
  404f0c:	602b      	str	r3, [r5, #0]
  404f0e:	bd38      	pop	{r3, r4, r5, pc}
  404f10:	20000a4c 	.word	0x20000a4c

00404f14 <_lseek_r>:
  404f14:	b570      	push	{r4, r5, r6, lr}
  404f16:	460d      	mov	r5, r1
  404f18:	4c08      	ldr	r4, [pc, #32]	; (404f3c <_lseek_r+0x28>)
  404f1a:	4611      	mov	r1, r2
  404f1c:	4606      	mov	r6, r0
  404f1e:	461a      	mov	r2, r3
  404f20:	4628      	mov	r0, r5
  404f22:	2300      	movs	r3, #0
  404f24:	6023      	str	r3, [r4, #0]
  404f26:	f7fb fbf3 	bl	400710 <_lseek>
  404f2a:	1c43      	adds	r3, r0, #1
  404f2c:	d000      	beq.n	404f30 <_lseek_r+0x1c>
  404f2e:	bd70      	pop	{r4, r5, r6, pc}
  404f30:	6823      	ldr	r3, [r4, #0]
  404f32:	2b00      	cmp	r3, #0
  404f34:	d0fb      	beq.n	404f2e <_lseek_r+0x1a>
  404f36:	6033      	str	r3, [r6, #0]
  404f38:	bd70      	pop	{r4, r5, r6, pc}
  404f3a:	bf00      	nop
  404f3c:	20000a4c 	.word	0x20000a4c

00404f40 <_read_r>:
  404f40:	b570      	push	{r4, r5, r6, lr}
  404f42:	460d      	mov	r5, r1
  404f44:	4c08      	ldr	r4, [pc, #32]	; (404f68 <_read_r+0x28>)
  404f46:	4611      	mov	r1, r2
  404f48:	4606      	mov	r6, r0
  404f4a:	461a      	mov	r2, r3
  404f4c:	4628      	mov	r0, r5
  404f4e:	2300      	movs	r3, #0
  404f50:	6023      	str	r3, [r4, #0]
  404f52:	f7fb f93d 	bl	4001d0 <_read>
  404f56:	1c43      	adds	r3, r0, #1
  404f58:	d000      	beq.n	404f5c <_read_r+0x1c>
  404f5a:	bd70      	pop	{r4, r5, r6, pc}
  404f5c:	6823      	ldr	r3, [r4, #0]
  404f5e:	2b00      	cmp	r3, #0
  404f60:	d0fb      	beq.n	404f5a <_read_r+0x1a>
  404f62:	6033      	str	r3, [r6, #0]
  404f64:	bd70      	pop	{r4, r5, r6, pc}
  404f66:	bf00      	nop
  404f68:	20000a4c 	.word	0x20000a4c

00404f6c <__aeabi_uldivmod>:
  404f6c:	b953      	cbnz	r3, 404f84 <__aeabi_uldivmod+0x18>
  404f6e:	b94a      	cbnz	r2, 404f84 <__aeabi_uldivmod+0x18>
  404f70:	2900      	cmp	r1, #0
  404f72:	bf08      	it	eq
  404f74:	2800      	cmpeq	r0, #0
  404f76:	bf1c      	itt	ne
  404f78:	f04f 31ff 	movne.w	r1, #4294967295
  404f7c:	f04f 30ff 	movne.w	r0, #4294967295
  404f80:	f000 b97a 	b.w	405278 <__aeabi_idiv0>
  404f84:	f1ad 0c08 	sub.w	ip, sp, #8
  404f88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404f8c:	f000 f806 	bl	404f9c <__udivmoddi4>
  404f90:	f8dd e004 	ldr.w	lr, [sp, #4]
  404f94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404f98:	b004      	add	sp, #16
  404f9a:	4770      	bx	lr

00404f9c <__udivmoddi4>:
  404f9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404fa0:	468c      	mov	ip, r1
  404fa2:	460d      	mov	r5, r1
  404fa4:	4604      	mov	r4, r0
  404fa6:	9e08      	ldr	r6, [sp, #32]
  404fa8:	2b00      	cmp	r3, #0
  404faa:	d151      	bne.n	405050 <__udivmoddi4+0xb4>
  404fac:	428a      	cmp	r2, r1
  404fae:	4617      	mov	r7, r2
  404fb0:	d96d      	bls.n	40508e <__udivmoddi4+0xf2>
  404fb2:	fab2 fe82 	clz	lr, r2
  404fb6:	f1be 0f00 	cmp.w	lr, #0
  404fba:	d00b      	beq.n	404fd4 <__udivmoddi4+0x38>
  404fbc:	f1ce 0c20 	rsb	ip, lr, #32
  404fc0:	fa01 f50e 	lsl.w	r5, r1, lr
  404fc4:	fa20 fc0c 	lsr.w	ip, r0, ip
  404fc8:	fa02 f70e 	lsl.w	r7, r2, lr
  404fcc:	ea4c 0c05 	orr.w	ip, ip, r5
  404fd0:	fa00 f40e 	lsl.w	r4, r0, lr
  404fd4:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404fd8:	0c25      	lsrs	r5, r4, #16
  404fda:	fbbc f8fa 	udiv	r8, ip, sl
  404fde:	fa1f f987 	uxth.w	r9, r7
  404fe2:	fb0a cc18 	mls	ip, sl, r8, ip
  404fe6:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404fea:	fb08 f309 	mul.w	r3, r8, r9
  404fee:	42ab      	cmp	r3, r5
  404ff0:	d90a      	bls.n	405008 <__udivmoddi4+0x6c>
  404ff2:	19ed      	adds	r5, r5, r7
  404ff4:	f108 32ff 	add.w	r2, r8, #4294967295
  404ff8:	f080 8123 	bcs.w	405242 <__udivmoddi4+0x2a6>
  404ffc:	42ab      	cmp	r3, r5
  404ffe:	f240 8120 	bls.w	405242 <__udivmoddi4+0x2a6>
  405002:	f1a8 0802 	sub.w	r8, r8, #2
  405006:	443d      	add	r5, r7
  405008:	1aed      	subs	r5, r5, r3
  40500a:	b2a4      	uxth	r4, r4
  40500c:	fbb5 f0fa 	udiv	r0, r5, sl
  405010:	fb0a 5510 	mls	r5, sl, r0, r5
  405014:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405018:	fb00 f909 	mul.w	r9, r0, r9
  40501c:	45a1      	cmp	r9, r4
  40501e:	d909      	bls.n	405034 <__udivmoddi4+0x98>
  405020:	19e4      	adds	r4, r4, r7
  405022:	f100 33ff 	add.w	r3, r0, #4294967295
  405026:	f080 810a 	bcs.w	40523e <__udivmoddi4+0x2a2>
  40502a:	45a1      	cmp	r9, r4
  40502c:	f240 8107 	bls.w	40523e <__udivmoddi4+0x2a2>
  405030:	3802      	subs	r0, #2
  405032:	443c      	add	r4, r7
  405034:	eba4 0409 	sub.w	r4, r4, r9
  405038:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40503c:	2100      	movs	r1, #0
  40503e:	2e00      	cmp	r6, #0
  405040:	d061      	beq.n	405106 <__udivmoddi4+0x16a>
  405042:	fa24 f40e 	lsr.w	r4, r4, lr
  405046:	2300      	movs	r3, #0
  405048:	6034      	str	r4, [r6, #0]
  40504a:	6073      	str	r3, [r6, #4]
  40504c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405050:	428b      	cmp	r3, r1
  405052:	d907      	bls.n	405064 <__udivmoddi4+0xc8>
  405054:	2e00      	cmp	r6, #0
  405056:	d054      	beq.n	405102 <__udivmoddi4+0x166>
  405058:	2100      	movs	r1, #0
  40505a:	e886 0021 	stmia.w	r6, {r0, r5}
  40505e:	4608      	mov	r0, r1
  405060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405064:	fab3 f183 	clz	r1, r3
  405068:	2900      	cmp	r1, #0
  40506a:	f040 808e 	bne.w	40518a <__udivmoddi4+0x1ee>
  40506e:	42ab      	cmp	r3, r5
  405070:	d302      	bcc.n	405078 <__udivmoddi4+0xdc>
  405072:	4282      	cmp	r2, r0
  405074:	f200 80fa 	bhi.w	40526c <__udivmoddi4+0x2d0>
  405078:	1a84      	subs	r4, r0, r2
  40507a:	eb65 0503 	sbc.w	r5, r5, r3
  40507e:	2001      	movs	r0, #1
  405080:	46ac      	mov	ip, r5
  405082:	2e00      	cmp	r6, #0
  405084:	d03f      	beq.n	405106 <__udivmoddi4+0x16a>
  405086:	e886 1010 	stmia.w	r6, {r4, ip}
  40508a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40508e:	b912      	cbnz	r2, 405096 <__udivmoddi4+0xfa>
  405090:	2701      	movs	r7, #1
  405092:	fbb7 f7f2 	udiv	r7, r7, r2
  405096:	fab7 fe87 	clz	lr, r7
  40509a:	f1be 0f00 	cmp.w	lr, #0
  40509e:	d134      	bne.n	40510a <__udivmoddi4+0x16e>
  4050a0:	1beb      	subs	r3, r5, r7
  4050a2:	0c3a      	lsrs	r2, r7, #16
  4050a4:	fa1f fc87 	uxth.w	ip, r7
  4050a8:	2101      	movs	r1, #1
  4050aa:	fbb3 f8f2 	udiv	r8, r3, r2
  4050ae:	0c25      	lsrs	r5, r4, #16
  4050b0:	fb02 3318 	mls	r3, r2, r8, r3
  4050b4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4050b8:	fb0c f308 	mul.w	r3, ip, r8
  4050bc:	42ab      	cmp	r3, r5
  4050be:	d907      	bls.n	4050d0 <__udivmoddi4+0x134>
  4050c0:	19ed      	adds	r5, r5, r7
  4050c2:	f108 30ff 	add.w	r0, r8, #4294967295
  4050c6:	d202      	bcs.n	4050ce <__udivmoddi4+0x132>
  4050c8:	42ab      	cmp	r3, r5
  4050ca:	f200 80d1 	bhi.w	405270 <__udivmoddi4+0x2d4>
  4050ce:	4680      	mov	r8, r0
  4050d0:	1aed      	subs	r5, r5, r3
  4050d2:	b2a3      	uxth	r3, r4
  4050d4:	fbb5 f0f2 	udiv	r0, r5, r2
  4050d8:	fb02 5510 	mls	r5, r2, r0, r5
  4050dc:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4050e0:	fb0c fc00 	mul.w	ip, ip, r0
  4050e4:	45a4      	cmp	ip, r4
  4050e6:	d907      	bls.n	4050f8 <__udivmoddi4+0x15c>
  4050e8:	19e4      	adds	r4, r4, r7
  4050ea:	f100 33ff 	add.w	r3, r0, #4294967295
  4050ee:	d202      	bcs.n	4050f6 <__udivmoddi4+0x15a>
  4050f0:	45a4      	cmp	ip, r4
  4050f2:	f200 80b8 	bhi.w	405266 <__udivmoddi4+0x2ca>
  4050f6:	4618      	mov	r0, r3
  4050f8:	eba4 040c 	sub.w	r4, r4, ip
  4050fc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405100:	e79d      	b.n	40503e <__udivmoddi4+0xa2>
  405102:	4631      	mov	r1, r6
  405104:	4630      	mov	r0, r6
  405106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40510a:	f1ce 0420 	rsb	r4, lr, #32
  40510e:	fa05 f30e 	lsl.w	r3, r5, lr
  405112:	fa07 f70e 	lsl.w	r7, r7, lr
  405116:	fa20 f804 	lsr.w	r8, r0, r4
  40511a:	0c3a      	lsrs	r2, r7, #16
  40511c:	fa25 f404 	lsr.w	r4, r5, r4
  405120:	ea48 0803 	orr.w	r8, r8, r3
  405124:	fbb4 f1f2 	udiv	r1, r4, r2
  405128:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40512c:	fb02 4411 	mls	r4, r2, r1, r4
  405130:	fa1f fc87 	uxth.w	ip, r7
  405134:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405138:	fb01 f30c 	mul.w	r3, r1, ip
  40513c:	42ab      	cmp	r3, r5
  40513e:	fa00 f40e 	lsl.w	r4, r0, lr
  405142:	d909      	bls.n	405158 <__udivmoddi4+0x1bc>
  405144:	19ed      	adds	r5, r5, r7
  405146:	f101 30ff 	add.w	r0, r1, #4294967295
  40514a:	f080 808a 	bcs.w	405262 <__udivmoddi4+0x2c6>
  40514e:	42ab      	cmp	r3, r5
  405150:	f240 8087 	bls.w	405262 <__udivmoddi4+0x2c6>
  405154:	3902      	subs	r1, #2
  405156:	443d      	add	r5, r7
  405158:	1aeb      	subs	r3, r5, r3
  40515a:	fa1f f588 	uxth.w	r5, r8
  40515e:	fbb3 f0f2 	udiv	r0, r3, r2
  405162:	fb02 3310 	mls	r3, r2, r0, r3
  405166:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40516a:	fb00 f30c 	mul.w	r3, r0, ip
  40516e:	42ab      	cmp	r3, r5
  405170:	d907      	bls.n	405182 <__udivmoddi4+0x1e6>
  405172:	19ed      	adds	r5, r5, r7
  405174:	f100 38ff 	add.w	r8, r0, #4294967295
  405178:	d26f      	bcs.n	40525a <__udivmoddi4+0x2be>
  40517a:	42ab      	cmp	r3, r5
  40517c:	d96d      	bls.n	40525a <__udivmoddi4+0x2be>
  40517e:	3802      	subs	r0, #2
  405180:	443d      	add	r5, r7
  405182:	1aeb      	subs	r3, r5, r3
  405184:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405188:	e78f      	b.n	4050aa <__udivmoddi4+0x10e>
  40518a:	f1c1 0720 	rsb	r7, r1, #32
  40518e:	fa22 f807 	lsr.w	r8, r2, r7
  405192:	408b      	lsls	r3, r1
  405194:	fa05 f401 	lsl.w	r4, r5, r1
  405198:	ea48 0303 	orr.w	r3, r8, r3
  40519c:	fa20 fe07 	lsr.w	lr, r0, r7
  4051a0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4051a4:	40fd      	lsrs	r5, r7
  4051a6:	ea4e 0e04 	orr.w	lr, lr, r4
  4051aa:	fbb5 f9fc 	udiv	r9, r5, ip
  4051ae:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4051b2:	fb0c 5519 	mls	r5, ip, r9, r5
  4051b6:	fa1f f883 	uxth.w	r8, r3
  4051ba:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4051be:	fb09 f408 	mul.w	r4, r9, r8
  4051c2:	42ac      	cmp	r4, r5
  4051c4:	fa02 f201 	lsl.w	r2, r2, r1
  4051c8:	fa00 fa01 	lsl.w	sl, r0, r1
  4051cc:	d908      	bls.n	4051e0 <__udivmoddi4+0x244>
  4051ce:	18ed      	adds	r5, r5, r3
  4051d0:	f109 30ff 	add.w	r0, r9, #4294967295
  4051d4:	d243      	bcs.n	40525e <__udivmoddi4+0x2c2>
  4051d6:	42ac      	cmp	r4, r5
  4051d8:	d941      	bls.n	40525e <__udivmoddi4+0x2c2>
  4051da:	f1a9 0902 	sub.w	r9, r9, #2
  4051de:	441d      	add	r5, r3
  4051e0:	1b2d      	subs	r5, r5, r4
  4051e2:	fa1f fe8e 	uxth.w	lr, lr
  4051e6:	fbb5 f0fc 	udiv	r0, r5, ip
  4051ea:	fb0c 5510 	mls	r5, ip, r0, r5
  4051ee:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4051f2:	fb00 f808 	mul.w	r8, r0, r8
  4051f6:	45a0      	cmp	r8, r4
  4051f8:	d907      	bls.n	40520a <__udivmoddi4+0x26e>
  4051fa:	18e4      	adds	r4, r4, r3
  4051fc:	f100 35ff 	add.w	r5, r0, #4294967295
  405200:	d229      	bcs.n	405256 <__udivmoddi4+0x2ba>
  405202:	45a0      	cmp	r8, r4
  405204:	d927      	bls.n	405256 <__udivmoddi4+0x2ba>
  405206:	3802      	subs	r0, #2
  405208:	441c      	add	r4, r3
  40520a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40520e:	eba4 0408 	sub.w	r4, r4, r8
  405212:	fba0 8902 	umull	r8, r9, r0, r2
  405216:	454c      	cmp	r4, r9
  405218:	46c6      	mov	lr, r8
  40521a:	464d      	mov	r5, r9
  40521c:	d315      	bcc.n	40524a <__udivmoddi4+0x2ae>
  40521e:	d012      	beq.n	405246 <__udivmoddi4+0x2aa>
  405220:	b156      	cbz	r6, 405238 <__udivmoddi4+0x29c>
  405222:	ebba 030e 	subs.w	r3, sl, lr
  405226:	eb64 0405 	sbc.w	r4, r4, r5
  40522a:	fa04 f707 	lsl.w	r7, r4, r7
  40522e:	40cb      	lsrs	r3, r1
  405230:	431f      	orrs	r7, r3
  405232:	40cc      	lsrs	r4, r1
  405234:	6037      	str	r7, [r6, #0]
  405236:	6074      	str	r4, [r6, #4]
  405238:	2100      	movs	r1, #0
  40523a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40523e:	4618      	mov	r0, r3
  405240:	e6f8      	b.n	405034 <__udivmoddi4+0x98>
  405242:	4690      	mov	r8, r2
  405244:	e6e0      	b.n	405008 <__udivmoddi4+0x6c>
  405246:	45c2      	cmp	sl, r8
  405248:	d2ea      	bcs.n	405220 <__udivmoddi4+0x284>
  40524a:	ebb8 0e02 	subs.w	lr, r8, r2
  40524e:	eb69 0503 	sbc.w	r5, r9, r3
  405252:	3801      	subs	r0, #1
  405254:	e7e4      	b.n	405220 <__udivmoddi4+0x284>
  405256:	4628      	mov	r0, r5
  405258:	e7d7      	b.n	40520a <__udivmoddi4+0x26e>
  40525a:	4640      	mov	r0, r8
  40525c:	e791      	b.n	405182 <__udivmoddi4+0x1e6>
  40525e:	4681      	mov	r9, r0
  405260:	e7be      	b.n	4051e0 <__udivmoddi4+0x244>
  405262:	4601      	mov	r1, r0
  405264:	e778      	b.n	405158 <__udivmoddi4+0x1bc>
  405266:	3802      	subs	r0, #2
  405268:	443c      	add	r4, r7
  40526a:	e745      	b.n	4050f8 <__udivmoddi4+0x15c>
  40526c:	4608      	mov	r0, r1
  40526e:	e708      	b.n	405082 <__udivmoddi4+0xe6>
  405270:	f1a8 0802 	sub.w	r8, r8, #2
  405274:	443d      	add	r5, r7
  405276:	e72b      	b.n	4050d0 <__udivmoddi4+0x134>

00405278 <__aeabi_idiv0>:
  405278:	4770      	bx	lr
  40527a:	bf00      	nop
  40527c:	654d0d0a 	.word	0x654d0d0a
  405280:	3a20756e 	.word	0x3a20756e
  405284:	2d2d0d0a 	.word	0x2d2d0d0a
  405288:	2d2d2d2d 	.word	0x2d2d2d2d
  40528c:	20200d0a 	.word	0x20200d0a
  405290:	7074754f 	.word	0x7074754f
  405294:	77207475 	.word	0x77207475
  405298:	66657661 	.word	0x66657661
  40529c:	206d726f 	.word	0x206d726f
  4052a0:	706f7270 	.word	0x706f7270
  4052a4:	79747265 	.word	0x79747265
  4052a8:	00000d3a 	.word	0x00000d3a
  4052ac:	64252020 	.word	0x64252020
  4052b0:	6553203a 	.word	0x6553203a
  4052b4:	72462074 	.word	0x72462074
  4052b8:	65757165 	.word	0x65757165
  4052bc:	2079636e 	.word	0x2079636e
  4052c0:	3425203d 	.word	0x3425203d
  4052c4:	7a482075 	.word	0x7a482075
  4052c8:	7544202c 	.word	0x7544202c
  4052cc:	43207974 	.word	0x43207974
  4052d0:	656c6379 	.word	0x656c6379
  4052d4:	25203d20 	.word	0x25203d20
  4052d8:	25257532 	.word	0x25257532
  4052dc:	00000d0a 	.word	0x00000d0a
  4052e0:	2d2d2020 	.word	0x2d2d2020
  4052e4:	2d2d2d2d 	.word	0x2d2d2d2d
  4052e8:	2d2d2d2d 	.word	0x2d2d2d2d
  4052ec:	2d2d2d2d 	.word	0x2d2d2d2d
  4052f0:	2d2d2d2d 	.word	0x2d2d2d2d
  4052f4:	2d2d2d2d 	.word	0x2d2d2d2d
  4052f8:	2d2d2d2d 	.word	0x2d2d2d2d
  4052fc:	2d2d2d2d 	.word	0x2d2d2d2d
  405300:	2d2d2d2d 	.word	0x2d2d2d2d
  405304:	2d2d2d2d 	.word	0x2d2d2d2d
  405308:	2d2d2d2d 	.word	0x2d2d2d2d
  40530c:	200d0a2d 	.word	0x200d0a2d
  405310:	203a6320 	.word	0x203a6320
  405314:	74706143 	.word	0x74706143
  405318:	20657275 	.word	0x20657275
  40531c:	65766177 	.word	0x65766177
  405320:	6d726f66 	.word	0x6d726f66
  405324:	6f726620 	.word	0x6f726620
  405328:	4354206d 	.word	0x4354206d
  40532c:	63206425 	.word	0x63206425
  405330:	6e6e6168 	.word	0x6e6e6168
  405334:	25206c65 	.word	0x25206c65
  405338:	200d0a64 	.word	0x200d0a64
  40533c:	203a7320 	.word	0x203a7320
  405340:	706f7453 	.word	0x706f7453
  405344:	70616320 	.word	0x70616320
  405348:	65727574 	.word	0x65727574
  40534c:	646e6120 	.word	0x646e6120
  405350:	73696420 	.word	0x73696420
  405354:	79616c70 	.word	0x79616c70
  405358:	70616320 	.word	0x70616320
  40535c:	65727574 	.word	0x65727574
  405360:	6e692064 	.word	0x6e692064
  405364:	6d726f66 	.word	0x6d726f66
  405368:	6f697461 	.word	0x6f697461
  40536c:	0d0a206e 	.word	0x0d0a206e
  405370:	3a682020 	.word	0x3a682020
  405374:	73694420 	.word	0x73694420
  405378:	79616c70 	.word	0x79616c70
  40537c:	6e656d20 	.word	0x6e656d20
  405380:	0d0a2075 	.word	0x0d0a2075
  405384:	2d2d2d2d 	.word	0x2d2d2d2d
  405388:	0d0a2d2d 	.word	0x0d0a2d2d
  40538c:	0000000d 	.word	0x0000000d

00405390 <divisors>:
  405390:	00000002 00000008 00000020 00000080     ........ .......
  4053a0:	00000000                                ....

004053a4 <gc_waveconfig>:
  4053a4:	00000003 001e00b2 00000002 00320177     ............w.2.
  4053b4:	00000002 004b0320 00000001 005003e8     .... .K.......P.
  4053c4:	00000001 00370fa0 54202d2d 61632043     ......7.-- TC ca
  4053d4:	72757470 61772065 6f666576 45206d72     pture waveform E
  4053e4:	706d6178 2d20656c 000a0d2d 474d4153     xample --...SAMG
  4053f4:	585f3335 49414c50 5f44454e 004f5250     53_XPLAINED_PRO.
  405404:	25202d2d 000d0a73 343a3132 35303a33     -- %s...21:43:05
  405414:	00000000 20766f4e 32203033 00373130     ....Nov 30 2017.
  405424:	43202d2d 69706d6f 3a64656c 20732520     -- Compiled: %s 
  405434:	2d207325 000d0a2d 666e6f43 72756769     %s --...Configur
  405444:	43542065 63206425 6e6e6168 25206c65     e TC%d channel %
  405454:	73612064 76617720 726f6665 706f206d     d as waveform op
  405464:	74617265 20676e69 65646f6d 000d0a20     erating mode ...
  405474:	666e6f43 72756769 43542065 63206425     Configure TC%d c
  405484:	6e6e6168 25206c65 73612064 70616320     hannel %d as cap
  405494:	65727574 65706f20 69746172 6d20676e     ture operating m
  4054a4:	2065646f 00000d0a 00006325 74706143     ode ....%c..Capt
  4054b4:	64657275 20752520 736c7570 66207365     ured %u pulses f
  4054c4:	206d6f72 64254354 61686320 6c656e6e     rom TC%d channel
  4054d4:	2c642520 20415220 7525203d 4252202c      %d, RA = %u, RB
  4054e4:	25203d20 0d0a2075 00000000 74706143      = %u ......Capt
  4054f4:	64657275 76617720 72662065 65757165     ured wave freque
  405504:	2079636e 6425203d 2c7a4820 74754420     ncy = %d Hz, Dut
  405514:	79632079 20656c63 6425203d 0a202525     y cycle = %d%% .
  405524:	0000000d 77206f4e 66657661 206d726f     ....No waveform 
  405534:	20736168 6e656562 70616320 65727574     has been capture
  405544:	00000d64 72500d0a 20737365 20276827     d.....Press 'h' 
  405554:	64206f74 6c707369 6d207961 0d756e65     to display menu.
  405564:	00000000 72617453 61632074 72757470     ....Start captur
  405574:	70202c65 73736572 27732720 206f7420     e, press 's' to 
  405584:	706f7473 00000d20 74706143 6e697275     stop ...Capturin
  405594:	2e2e2067 202c202e 73657270 73272073     g ... , press 's
  4055a4:	6f742027 6f747320 61632070 72757470     ' to stop captur
  4055b4:	69662065 20747372 0000000d 72617453     e first ....Star
  4055c4:	61772074 6f666576 203a6d72 71657246     t waveform: Freq
  4055d4:	636e6575 203d2079 48206425 75442c7a     uency = %d Hz,Du
  4055e4:	43207974 656c6379 25203d20 25256432     ty Cycle = %2d%%
  4055f4:	00000d0a                                ....

004055f8 <_global_impure_ptr>:
  4055f8:	20000010 0000000a 33323130 37363534     ... ....01234567
  405608:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  405618:	37363534 62613938 66656463 00000000     456789abcdef....
  405628:	6c756e28 0000296c                       (null)..

00405630 <blanks.7217>:
  405630:	20202020 20202020 20202020 20202020                     

00405640 <zeroes.7218>:
  405640:	30303030 30303030 30303030 30303030     0000000000000000

00405650 <basefix.6805>:
  405650:	0001000a 00030002 00050004 00070006     ................
  405660:	00090008 000b000a 000d000c 000f000e     ................
  405670:	00000010 00000043 49534f50 00000058     ....C...POSIX...
  405680:	0000002e                                ....

00405684 <_ctype_>:
  405684:	20202000 20202020 28282020 20282828     .         ((((( 
  405694:	20202020 20202020 20202020 20202020                     
  4056a4:	10108820 10101010 10101010 10101010      ...............
  4056b4:	04040410 04040404 10040404 10101010     ................
  4056c4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4056d4:	01010101 01010101 01010101 10101010     ................
  4056e4:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4056f4:	02020202 02020202 02020202 10101010     ................
  405704:	00000020 00000000 00000000 00000000      ...............
	...

00405788 <_init>:
  405788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40578a:	bf00      	nop
  40578c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40578e:	bc08      	pop	{r3}
  405790:	469e      	mov	lr, r3
  405792:	4770      	bx	lr

00405794 <__init_array_start>:
  405794:	0040288d 	.word	0x0040288d

00405798 <__frame_dummy_init_array_entry>:
  405798:	00400121                                !.@.

0040579c <_fini>:
  40579c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40579e:	bf00      	nop
  4057a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4057a2:	bc08      	pop	{r3}
  4057a4:	469e      	mov	lr, r3
  4057a6:	4770      	bx	lr

004057a8 <__fini_array_start>:
  4057a8:	004000fd 	.word	0x004000fd
