// Seed: 1525997118
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input uwire id_2,
    input supply0 id_3,
    output wor id_4,
    input tri0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    input tri1 id_9
);
  wire id_11;
endmodule
module module_1 (
    output uwire id_0,
    inout wand id_1,
    output wand id_2
    , id_26,
    input wand id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    input wire id_7,
    input tri id_8,
    output uwire id_9,
    output uwire id_10,
    output wire id_11,
    output uwire id_12,
    input uwire id_13,
    input uwire id_14,
    input supply0 id_15,
    input wand id_16,
    input tri0 id_17,
    output wand id_18,
    input uwire id_19,
    output uwire id_20,
    input wor id_21,
    output tri id_22,
    input wor id_23,
    output supply0 id_24
);
  assign id_18 = id_14 <= ('b0 & id_17);
  assign id_12 = id_5;
  module_0(
      id_2, id_10, id_5, id_5, id_1, id_14, id_20, id_22, id_17, id_21
  );
  wire id_27, id_28;
endmodule
