V 000055 55 5346          1580965221460 implementation
(_unit VHDL(soft_reset 0 109(implementation 0 141))
	(_version vde)
	(_time 1580965221461 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 9f91cf909fc8cd88c8cbd9c4cc999a989c999a989b)
	(_ent
		(_time 1580965221454)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDRSE
			(_object
				(_gen(_int INIT -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_CE_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_S_INVERTED -3 1 66343(_ent((i 0)))))
				(_port(_int Q -4 1 66343(_ent (_out))))
				(_port(_int C -4 1 66343(_ent (_in))))
				(_port(_int CE -4 1 66343(_ent (_in))))
				(_port(_int D -4 1 66343(_ent (_in))))
				(_port(_int R -4 1 66343(_ent (_in))))
				(_port(_int S -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate RESET_FLOPS 0 268(_for 4 )
		(_inst RST_FLOPS 0 272(_comp .unisim.VCOMPONENTS.FDRSE)
			(_port
				((Q)(flop_q_chain(_index 12)))
				((C)(Bus2IP_Clk))
				((CE)((i 3)))
				((D)(flop_q_chain(_object 4)))
				((R)(Bus2IP_Reset))
				((S)(reset_trig))
			)
			(_use(_ent unisim FDRSE)
				(_gen
					((IS_C_INVERTED)((i 0)))
					((IS_CE_INVERTED)((i 0)))
				)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((R)(R))
					((S)(S))
					((D)(D))
				)
			)
		)
		(_object
			(_cnst(_int index 4 0 268(_arch)))
			(_prcs
				(line__270(_arch 9 0 270(_assignment(_trgt(16(0))))))
			)
		)
	)
	(_inst FF_WRACK 0 295(_comp .unisim.VCOMPONENTS.FDRSE)
		(_port
			((Q)(wrack))
			((C)(Bus2IP_Clk))
			((CE)((i 3)))
			((D)(wrack_ff_chain))
			((R)(Bus2IP_Reset))
			((S)((i 2)))
		)
		(_use(_ent unisim FDRSE)
			(_gen
				((IS_C_INVERTED)((i 0)))
				((IS_CE_INVERTED)((i 0)))
			)
			(_port
				((Q)(Q))
				((C)(C))
				((CE)(CE))
				((R)(R))
				((S)(S))
				((D)(D))
			)
		)
	)
	(_object
		(_gen(_int C_SIPIF_DWIDTH -1 0 111 \32\ (_ent gms((i 32)))))
		(_gen(_int C_RESET_WIDTH -1 0 114 \4\ (_ent gms((i 4)))))
		(_port(_int Bus2IP_Reset -2 0 120(_ent(_in))))
		(_port(_int Bus2IP_Clk -2 0 121(_ent(_in)(_event))))
		(_port(_int Bus2IP_WrCE -2 0 122(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SIPIF_DWIDTH-1}~12 0 123(_array -2((_to i 0 c 13)))))
		(_port(_int Bus2IP_Data 0 0 123(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_SIPIF_DWIDTH/8}-1}~12 0 124(_array -2((_to i 0 c 14)))))
		(_port(_int Bus2IP_BE 1 0 124(_ent(_in))))
		(_port(_int Reset2IP_Reset -2 0 127(_ent(_out))))
		(_port(_int Reset2Bus_WrAck -2 0 130(_ent(_out))))
		(_port(_int Reset2Bus_Error -2 0 131(_ent(_out))))
		(_port(_int Reset2Bus_ToutSup -2 0 132(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 157(_array -2((_to i 0 i 3)))))
		(_cnst(_int RESET_MATCH 2 0 157(_arch(_string \"1010"\))))
		(_cnst(_int BE_MATCH -1 0 160(_arch((i 3)))))
		(_sig(_int sm_reset -2 0 166(_arch(_uni))))
		(_sig(_int error_reply -2 0 167(_arch(_uni))))
		(_sig(_int reset_wrack -2 0 168(_arch(_uni))))
		(_sig(_int reset_error -2 0 169(_arch(_uni))))
		(_sig(_int reset_trig -2 0 170(_arch(_uni))))
		(_sig(_int wrack -2 0 171(_arch(_uni))))
		(_sig(_int wrack_ff_chain -2 0 172(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RESET_WIDTH}~13 0 173(_array -2((_to i 0 c 15)))))
		(_sig(_int flop_q_chain 3 0 173(_arch(_uni))))
		(_sig(_int data_is_non_reset_match -2 0 176(_arch(_uni))))
		(_sig(_int sw_rst_cond -2 0 177(_arch(_uni))))
		(_sig(_int sw_rst_cond_d1 -2 0 178(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~C_RESET_WIDTH-1~13 0 268(_scalar (_to i 0 c 16))))
		(_prcs
			(line__187(_arch 0 0 187(_assignment(_alias((Reset2Bus_WrAck)(reset_wrack)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__188(_arch 1 0 188(_assignment(_alias((Reset2Bus_Error)(reset_error)))(_simpleassign BUF)(_trgt(7))(_sens(12)))))
			(line__189(_arch 2 0 189(_assignment(_alias((Reset2Bus_ToutSup)(sm_reset)))(_simpleassign BUF)(_trgt(8))(_sens(9)))))
			(line__192(_arch 3 0 192(_assignment(_trgt(11))(_sens(12)(14)))))
			(line__193(_arch 4 0 193(_assignment(_trgt(12))(_sens(17)(2)))))
			(line__194(_arch 5 0 194(_assignment(_trgt(5))(_sens(9)(0)))))
			(line__238(_arch 6 0 238(_assignment(_trgt(17))(_sens(3(_range 17))(4(3)))(_read(3(_range 18))))))
			(line__247(_arch 7 0 247(_assignment(_trgt(18))(_sens(17)(2)))))
			(RST_PULSE_PROC(_arch 8 0 249(_prcs(_trgt(13)(19))(_sens(1)(18)(19)(0))(_dssslsensitivity 1))))
			(line__286(_arch 10 0 286(_assignment(_trgt(9))(_sens(16(_object 1)))(_read(16(_object 1))))))
			(line__288(_arch 11 0 288(_assignment(_trgt(15))(_sens(16(_index 19))(16(_object 1)))(_read(16(_object 1))(16(_index 20))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_part (16(_object 1))(16(_index 21))(16(_object 1))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . implementation 22 -1)
)
V 000044 55 6269          1580965221498 IMP
(_unit VHDL(srl_fifo 0 429(imp 0 449))
	(_version vde)
	(_time 1580965221499 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code beb0eeebe9e9b9abbaeaa8e4e6b8b8b8e8b9bdb9bc)
	(_ent
		(_time 1580965221496)
	)
	(_comp
		(FDR
			(_object
				(_port(_int Q -3 0 513(_ent (_out))))
				(_port(_int C -3 0 514(_ent (_in))))
				(_port(_int D -3 0 515(_ent (_in))))
				(_port(_int R -3 0 516(_ent (_in))))
			)
		)
		(MUXCY_L
			(_object
				(_port(_int DI -3 0 489(_ent (_in))))
				(_port(_int CI -3 0 490(_ent (_in))))
				(_port(_int S -3 0 491(_ent (_in))))
				(_port(_int LO -3 0 492(_ent (_out))))
			)
		)
		(XORCY
			(_object
				(_port(_int LI -3 0 497(_ent (_in))))
				(_port(_int CI -3 0 498(_ent (_in))))
				(_port(_int O -3 0 499(_ent (_out))))
			)
		)
		(FDRE
			(_object
				(_port(_int Q -3 0 504(_ent (_out))))
				(_port(_int C -3 0 505(_ent (_in))))
				(_port(_int CE -3 0 506(_ent (_in))))
				(_port(_int D -3 0 507(_ent (_in))))
				(_port(_int R -3 0 508(_ent (_in))))
			)
		)
		(SRL16E
			(_object
				(_type(_int ~BIT_VECTOR~13 0 454(_array -4((_uto i 0 i 2147483647)))))
				(_gen(_int INIT 7 0 454(_ent(_string \"0000000000000000"\))))
				(_port(_int CE -3 0 458(_ent (_in))))
				(_port(_int D -3 0 459(_ent (_in))))
				(_port(_int Clk -3 0 460(_ent (_in))))
				(_port(_int A0 -3 0 461(_ent (_in))))
				(_port(_int A1 -3 0 462(_ent (_in))))
				(_port(_int A2 -3 0 463(_ent (_in))))
				(_port(_int A3 -3 0 464(_ent (_in))))
				(_port(_int Q -3 0 465(_ent (_out))))
			)
		)
	)
	(_inst Data_Exists_DFF 0 543(_comp FDR)
		(_port
			((Q)(data_Exists_I))
			((C)(Clk))
			((D)(next_Data_Exists))
			((R)(Reset))
		)
		(_use(_ent unisim FDR)
			(_port
				((Q)(Q))
				((C)(C))
				((R)(R))
				((D)(D))
			)
		)
	)
	(_generate Addr_Counters 0 556(_for 5 )
		(_inst MUXCY_L_I 0 560(_comp MUXCY_L)
			(_port
				((DI)(addr_i(_object 3)))
				((CI)(addr_cy(_object 3)))
				((S)(hsum_A(_object 3)))
				((LO)(addr_cy(_index 9)))
			)
			(_use(_ent unisim MUXCY_L)
				(_port
					((LO)(LO))
					((CI)(CI))
					((DI)(DI))
					((S)(S))
				)
			)
		)
		(_inst XORCY_I 0 567(_comp XORCY)
			(_port
				((LI)(hsum_A(_object 3)))
				((CI)(addr_cy(_object 3)))
				((O)(sum_A(_object 3)))
			)
			(_use(_ent unisim XORCY)
				(_port
					((O)(O))
					((CI)(CI))
					((LI)(LI))
				)
			)
		)
		(_inst FDRE_I 0 573(_comp FDRE)
			(_port
				((Q)(addr_i(_object 3)))
				((C)(Clk))
				((CE)(data_Exists_I))
				((D)(sum_A(_object 3)))
				((R)(Reset))
			)
			(_use(_ent unisim FDRE)
			)
		)
		(_object
			(_cnst(_int I 5 0 556(_arch)))
			(_prcs
				(line__558(_arch 7 0 558(_assignment(_trgt(15(_object 3)))(_sens(2)(4)(9(_object 3))(11))(_read(9(_object 3))))))
			)
		)
	)
	(_generate FIFO_RAM 0 583(_for 6 )
		(_inst SRL16E_I 0 584(_comp SRL16E)
			(_gen
				((INIT)(_string \"0000000000000000"\))
			)
			(_port
				((CE)(valid_Write))
				((D)(Data_In(_object 4)))
				((Clk)(Clk))
				((A0)(addr_i(0)))
				((A1)(addr_i(1)))
				((A2)(addr_i(2)))
				((A3)(addr_i(3)))
				((Q)(Data_Out(_object 4)))
			)
			(_use(_ent unisim SRL16E)
				(_gen
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((Q)(Q))
					((A0)(A0))
					((A1)(A1))
					((A2)(A2))
					((A3)(A3))
					((CE)(CE))
					((CLK)(Clk))
					((D)(D))
				)
			)
		)
		(_object
			(_cnst(_int I 6 0 583(_arch)))
		)
	)
	(_object
		(_gen(_int C_DATA_BITS -1 0 431 \8\ (_ent gms((i 8)))))
		(_gen(_int C_DEPTH -1 0 432 \16\ (_ent((i 16)))))
		(_gen(_int C_XON -2 0 433 \false\ (_ent((i 0)))))
		(_port(_int Clk -3 0 436(_ent(_in))))
		(_port(_int Reset -3 0 437(_ent(_in))))
		(_port(_int FIFO_Write -3 0 438(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_BITS-1}~12 0 439(_array -3((_to i 0 c 10)))))
		(_port(_int Data_In 0 0 439(_ent(_in))))
		(_port(_int FIFO_Read -3 0 440(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_BITS-1}~122 0 441(_array -3((_to i 0 c 11)))))
		(_port(_int Data_Out 1 0 441(_ent(_out))))
		(_port(_int FIFO_Full -3 0 442(_ent(_out))))
		(_port(_int Data_Exists -3 0 443(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 444(_array -3((_to i 0 i 3)))))
		(_port(_int Addr 2 0 444(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 519(_array -3((_to i 0 i 3)))))
		(_sig(_int addr_i 3 0 519(_arch(_uni))))
		(_sig(_int buffer_Full -3 0 520(_arch(_uni))))
		(_sig(_int buffer_Empty -3 0 521(_arch(_uni))))
		(_sig(_int next_Data_Exists -3 0 523(_arch(_uni))))
		(_sig(_int data_Exists_I -3 0 524(_arch(_uni))))
		(_sig(_int valid_Write -3 0 526(_arch(_uni))))
		(_sig(_int hsum_A 3 0 528(_arch(_uni))))
		(_sig(_int sum_A 3 0 529(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 530(_array -3((_to i 0 i 4)))))
		(_sig(_int addr_cy 4 0 530(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 556(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~C_DATA_BITS-1~13 0 583(_scalar (_to i 0 c 12))))
		(_prcs
			(line__534(_arch 0 0 534(_assignment(_trgt(10))(_sens(9)))))
			(line__535(_arch 1 0 535(_assignment(_alias((FIFO_Full)(buffer_Full)))(_simpleassign BUF)(_trgt(6))(_sens(10)))))
			(line__537(_arch 2 0 537(_assignment(_trgt(11))(_sens(9)))))
			(line__539(_arch 3 0 539(_assignment(_trgt(12))(_sens(2)(4)(11)(13)))))
			(line__550(_arch 4 0 550(_assignment(_alias((Data_Exists)(data_Exists_I)))(_simpleassign BUF)(_trgt(7))(_sens(13)))))
			(line__552(_arch 5 0 552(_assignment(_trgt(14))(_sens(2)(4)(10)))))
			(line__554(_arch 6 0 554(_assignment(_alias((addr_cy(0))(valid_Write)))(_trgt(17(0)))(_sens(14)))))
			(INT_ADDR_PROCESS(_arch 8 0 605(_prcs(_simple)(_trgt(8))(_sens(9)))))
		)
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(50529027)
		(33686018)
	)
	(_model . IMP 13 -1)
)
V 000044 55 1503          1580965221508 RTL
(_unit VHDL(upcnt_n 0 721(rtl 0 740))
	(_version vde)
	(_time 1580965221509 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code cec0989a9b9999d89fcada97c9c89bc9cbc9cec8cd)
	(_ent
		(_time 1580965221506)
	)
	(_object
		(_gen(_int C_SIZE -1 0 723 \9\ (_ent gms((i 9)))))
		(_port(_int Clr -2 0 727(_ent(_in))))
		(_port(_int Clk -2 0 728(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SIZE-1}~12 0 729(_array -2((_to i 0 c 2)))))
		(_port(_int Data 0 0 729(_ent(_in))))
		(_port(_int Cnt_en -2 0 730(_ent(_in))))
		(_port(_int Load -2 0 731(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SIZE-1}~122 0 732(_array -2((_to i 0 c 3)))))
		(_port(_int Qout 1 0 732(_ent(_inout))))
		(_cnst(_int enable_n -2 0 745(_arch((i 2)))))
		(_type(_int ~UNSIGNED{0~to~C_SIZE-1}~13 0 746(_array -2((_to i 0 c 4)))))
		(_sig(_int q_int 2 0 746(_arch(_uni))))
		(_prcs
			(UP_COUNT_GEN(_arch 0 0 754(_prcs(_trgt(6))(_sens(1)(6)(0)(2)(3)(4))(_dssslsensitivity 1))))
			(line__769(_arch 1 0 769(_assignment(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . RTL 5 -1)
)
V 000044 55 1498          1580965221516 RTL
(_unit VHDL(shift8 0 880(rtl 0 897))
	(_version vde)
	(_time 1580965221517 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code cec09e9b939993d8cccbda9197c9cdc8c6c8c7c8c8)
	(_ent
		(_time 1580965221514)
	)
	(_object
		(_port(_int Clk -1 0 882(_ent(_in)(_event))))
		(_port(_int Clr -1 0 883(_ent(_in))))
		(_port(_int Data_ld -1 0 884(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 885(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_in 0 0 885(_ent(_in))))
		(_port(_int Shift_in -1 0 886(_ent(_in))))
		(_port(_int Shift_en -1 0 887(_ent(_in))))
		(_port(_int Shift_out -1 0 888(_ent(_out))))
		(_port(_int Data_out 0 0 889(_ent(_out))))
		(_cnst(_int enable_n -1 0 902(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 904(_array -1((_dto i 7 i 0)))))
		(_sig(_int data_int 1 0 904(_arch(_uni))))
		(_prcs
			(SHIFT_REG_GEN(_arch 0 0 913(_prcs(_trgt(8))(_sens(0)(8(d_6_0))(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__926(_arch 1 0 926(_assignment(_alias((Shift_out)(data_int(7))))(_simpleassign BUF)(_trgt(6))(_sens(8(7))))))
			(line__927(_arch 2 0 927(_assignment(_alias((Data_out)(data_int)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(7))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
	)
	(_model . RTL 3 -1)
)
V 000039 55 1971 1580965221522 iic_pkg
(_unit VHDL(iic_pkg 0 1023(iic_pkg 0 1060))
	(_version vde)
	(_time 1580965221525 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code ded1848c828989cb808ace84ddd8d9d8d7d8d7d8dd)
	(_ent
		(_time 1580965221522)
	)
	(_object
		(_cnst(_int RESET_ACTIVE -1 0 1028(_ent((i 3)))))
		(_cnst(_int NUM_IIC_REGS -2 0 1030(_ent((i 11)))))
		(_cnst(_int DATA_BITS -3 0 1032(_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~256~15 0 1033(_scalar (_to i 0 i 256))))
		(_cnst(_int TX_FIFO_BITS 0 0 1033(_ent((i 4)))))
		(_type(_int ~INTEGER~range~0~to~256~151 0 1034(_scalar (_to i 0 i 256))))
		(_cnst(_int RC_FIFO_BITS 1 0 1034(_ent((i 4)))))
		(_cnst(_int INCLUDE_DEV_PENCODER -4 0 1038(_ent((i 0)))))
		(_cnst(_int IPIF_ABUS_WIDTH -2 0 1039(_ent((i 32)))))
		(_cnst(_int INCLUDE_DEV_ISC -4 0 1040(_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~to~31}~15 0 1042(_array -1((_to i 24 i 31)))))
		(_type(_int STD_LOGIC_VECTOR_ARRAY 0 1042(_array 2((_to i 0 i 10)))))
		(_type(_int INTEGER_ARRAY 0 1043(_array -2((_to i 24 i 31)))))
		(_subprogram
			(_int num_ctr_bits 0 0 1071(_ent(_func)))
			(_int ten_bit_addr_used 1 0 1103(_ent(_func -5(_uto))))
			(_int gpo_bit_used 2 0 1120(_ent(_func -5(_uto))))
			(_int count_reg_bits_used 3 0 1149(_ent(_func 4)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 50529026)
		(33686018 50463234)
		(33686018 50528770)
		(33686018 50529027)
		(50463234 50529027)
		(50528770 50529027)
		(50529026 50529027)
		(50529027 50529027)
	)
	(_model . iic_pkg 4 -1)
)
V 000044 55 2689          1580965221533 RTL
(_unit VHDL(debounce 0 1287(rtl 0 1307))
	(_version vde)
	(_time 1580965221534 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code ded1898c8e8988c880d1cb84dad8ddd8dbd8dad8db)
	(_ent
		(_time 1580965221531)
	)
	(_inst INPUT_DOUBLE_REGS 0 1332(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 4))
			((C_RESET_STATE)(_code 5))
			((C_SINGLE_BIT)(_code 6))
			((C_VECTOR_WIDTH)(_code 7))
			((C_MTBF_STAGES)(_code 8))
		)
		(_port
			((prmry_aclk)(_code 9))
			((prmry_resetn)(_code 10))
			((prmry_in)(Noisy))
			((prmry_vect_in)(_code 11))
			((scndry_aclk)(Sysclk))
			((scndry_resetn)(_code 12))
			((scndry_out)(Noisy_d2))
			((scndry_vect_out)(_open))
		)
	)
	(_generate GEN_INERTIAL 0 1357(_if 13)
		(_object
			(_prcs
				(INRTL_PROCESS(_arch 0 0 1365(_prcs(_simple)(_trgt(6)(8)(3))(_sens(0))(_read(6)(8)(10)(1)(2)))))
				(s0(_arch 1 0 1392(_assignment(_alias((Clean)(clean_cs)))(_simpleassign BUF)(_trgt(5))(_sens(6)))))
			)
		)
	)
	(_generate NO_INERTIAL 0 1399(_if 14)
		(_object
			(_prcs
				(s0(_arch 2 0 1401(_assignment(_alias((Clean)(Noisy_d2)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
				(s1(_arch 3 0 1402(_assignment(_alias((Unstable_n)(_string \"1"\)))(_trgt(3)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~12 0 1290(_scalar (_to i 0 i 255))))
		(_gen(_int C_INERTIAL_DELAY 0 0 1290 \5\ (_ent gms((i 5)))))
		(_gen(_int C_DEFAULT -1 0 1291 \'1'\ (_ent gms((i 3)))))
		(_port(_int Sysclk -1 0 1295(_ent(_in)(_event))))
		(_port(_int Rst -1 0 1296(_ent(_in))))
		(_port(_int Stable -1 0 1297(_ent(_in))))
		(_port(_int Unstable_n -1 0 1298(_ent(_out))))
		(_port(_int Noisy -1 0 1299(_ent(_in))))
		(_port(_int Clean -1 0 1300(_ent(_out))))
		(_sig(_int clean_cs -1 0 1313(_arch(_uni(_code 15)))))
		(_sig(_int stable_cs -1 0 1314(_arch(_uni((i 3))))))
		(_type(_int ~INTEGER~range~0~to~255~13 0 1315(_scalar (_to i 0 i 255))))
		(_sig(_int debounce_ct 1 0 1315(_arch(_uni))))
		(_sig(_int Noisy_d1 -1 0 1316(_arch(_uni((i 3))))))
		(_sig(_int Noisy_d2 -1 0 1317(_arch(_uni((i 3))))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . RTL 16 -1)
)
V 000044 55 19596         1580965221549 RTL
(_unit VHDL(reg_interface 0 1574(rtl 0 1677))
	(_version vde)
	(_time 1580965221550 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code fdf3acadacaaaee8abffa5ffb8a6a8fbf8fafffbfbfbfc)
	(_ent
		(_time 1580965221541)
	)
	(_generate FIFO_GEN_DTR 0 2041(_if 83)
		(_object
			(_prcs
				(FIFO_WR_CNTL_PROCESS(_arch 6 0 2046(_prcs(_trgt(43))(_sens(0)(1)(4(2)))(_dssslsensitivity 1))))
				(FIFO_DTR_REG_PROCESS(_arch 7 0 2063(_prcs(_simple)(_trgt(57)(21))(_sens(41)))))
				(Tx_FIFO_RD_PROCESS(_arch 8 0 2074(_prcs(_trgt(44))(_sens(0)(1)(22))(_dssslsensitivity 1))))
				(DTRE_PROCESS(_arch 9 0 2093(_prcs(_trgt(64))(_sens(0)(42)(1))(_dssslsensitivity 1))))
				(FIFO_INT_PROCESS(_arch 10 0 2110(_prcs(_trgt(7(7)))(_sens(0)(47(3))(1))(_dssslsensitivity 1))))
				(TX_FIFO_RESET_PROCESS(_arch 11 0 2128(_prcs(_trgt(45))(_sens(0)(55(6))(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate RD_FIFO_CNTRL 0 2147(_if 84)
		(_object
			(_prcs
				(WRITE_TO_READ_FIFO_PROCESS(_arch 13 0 2152(_prcs(_trgt(49))(_sens(0)(65)(1)(26))(_dssslsensitivity 1))))
				(AXI_READ_FROM_READ_FIFO_PROCESS(_arch 14 0 2170(_prcs(_trgt(50))(_sens(0)(1)(5(3)))(_dssslsensitivity 1))))
				(RD_FIFO_DRR_PROCESS(_arch 15 0 2186(_prcs(_simple)(_trgt(58)(24))(_sens(48)))))
				(Rc_FIFO_PIRQ_PROCESS(_arch 16 0 2198(_prcs(_trgt(60(t_4_7))(60))(_sens(0)(60(t_4_7))(1)(3(t_28_31))(4(8)))(_dssslsensitivity 1))))
				(RC_FIFO_FULL_PROCESS(_arch 17 0 2220(_prcs(_trgt(67))(_sens(0)(60(7))(60(6))(60(5))(60(4))(68)(52)(53(0))(53(1))(53(2))(53(3))(1))(_dssslsensitivity 1))))
				(line__2242(_arch 18 0 2242(_assignment(_alias((Ro_prev)(ro_prev_i)))(_simpleassign BUF)(_trgt(27))(_sens(67)))))
			)
		)
	)
	(_generate GPO_RBACK_GEN 0 2378(_if 85)
		(_object
			(_prcs
				(line__2379(_arch 33 0 2379(_assignment(_trgt(82(_range 86)))(_sens(73(_range 87)))(_read(73(_range 88))))))
			)
		)
	)
	(_generate TEN_ADR_GEN 0 2440(_if 89)
		(_object
			(_prcs
				(TEN_ADR_REGISTER_PROCESS(_arch 57 0 2445(_prcs(_trgt(61(t_5_7))(61))(_sens(0)(61)(1)(3(t_29_31))(4(7)))(_dssslsensitivity 1))))
				(line__2461(_arch 58 0 2461(_assignment(_alias((Ten_adr)(ten_adr_i)))(_trgt(29))(_sens(61)))))
			)
		)
	)
	(_generate GPO_GEN 0 2470(_if 90)
		(_object
			(_prcs
				(GPO_REGISTER_PROCESS(_arch 59 0 2475(_prcs(_simple)(_trgt(73(_range 91))(73))(_sens(0))(_read(73)(1)(3(_range 92))(4(9))))))
				(line__2492(_arch 60 0 2492(_assignment(_trgt(8))(_sens(73)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~12 0 1576(_scalar (_to i 0 i 255))))
		(_gen(_int C_SCL_INERTIAL_DELAY 0 0 1576 \5\ (_ent gms((i 5)))))
		(_gen(_int C_S_AXI_ACLK_FREQ_HZ -1 0 1577 \100000000\ (_ent gms((i 100000000)))))
		(_gen(_int C_IIC_FREQ -1 0 1578 \100000\ (_ent gms((i 100000)))))
		(_gen(_int C_SMBUS_PMBUS_HOST -1 0 1579 \0\ (_ent gms((i 0)))))
		(_gen(_int C_TX_FIFO_EXIST -2 0 1580 \TRUE\ (_ent((i 1)))))
		(_gen(_int C_TX_FIFO_BITS -1 0 1581 \4\ (_ent gms((i 4)))))
		(_gen(_int C_RC_FIFO_EXIST -2 0 1582 \TRUE\ (_ent((i 1)))))
		(_gen(_int C_RC_FIFO_BITS -1 0 1583 \4\ (_ent gms((i 4)))))
		(_gen(_int C_TEN_BIT_ADR -1 0 1584 \0\ (_ent((i 0)))))
		(_gen(_int C_GPO_WIDTH -1 0 1585 \0\ (_ent gms((i 0)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -1 0 1586 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_DATA_WIDTH -1 0 1587 \32\ (_ent gms((i 32)))))
		(_gen(_int C_SIZE -1 0 1588 \32\ (_ent gms((i 32)))))
		(_gen(_int C_NUM_IIC_REGS -1 0 1589(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 1590(_array -3((_dto i 7 i 0)))))
		(_gen(_int C_DEFAULT_VALUE 1 0 1590(_ent(_string \"11111111"\))))
		(_port(_int Clk -3 0 1594(_ent(_in)(_event))))
		(_port(_int Rst -3 0 1595(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~12 0 1596(_array -3((_to i 0 c 93)))))
		(_port(_int Bus2IIC_Addr 2 0 1596(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~12 0 1597(_array -3((_to i 0 c 94)))))
		(_port(_int Bus2IIC_Data 3 0 1597(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_IIC_REGS-1}~12 0 1598(_array -3((_to i 0 c 95)))))
		(_port(_int Bus2IIC_WrCE 4 0 1598(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_IIC_REGS-1}~122 0 1599(_array -3((_to i 0 c 96)))))
		(_port(_int Bus2IIC_RdCE 5 0 1599(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~124 0 1600(_array -3((_to i 0 c 97)))))
		(_port(_int IIC2Bus_Data 6 0 1600(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 1601(_array -3((_to i 0 i 7)))))
		(_port(_int IIC2Bus_IntrEvent 7 0 1601(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{32-C_GPO_WIDTH~to~C_S_AXI_DATA_WIDTH-1}~12 0 1605(_array -3((_range 98)))))
		(_port(_int Gpo 8 0 1605(_ent(_out))))
		(_port(_int Cr 7 0 1608(_ent(_out))))
		(_port(_int Msms_rst -3 0 1609(_ent(_in))))
		(_port(_int Rsta_rst -3 0 1610(_ent(_in))))
		(_port(_int Msms_set -3 0 1611(_ent(_out))))
		(_port(_int DynMsmsSet -3 0 1613(_ent(_in))))
		(_port(_int DynRstaSet -3 0 1614(_ent(_in))))
		(_port(_int Cr_txModeSelect_set -3 0 1615(_ent(_in))))
		(_port(_int Cr_txModeSelect_clr -3 0 1616(_ent(_in))))
		(_port(_int Aas -3 0 1619(_ent(_in))))
		(_port(_int Bb -3 0 1620(_ent(_in))))
		(_port(_int Srw -3 0 1621(_ent(_in))))
		(_port(_int Abgc -3 0 1622(_ent(_in))))
		(_port(_int Dtr 7 0 1625(_ent(_out))))
		(_port(_int Rdy_new_xmt -3 0 1626(_ent(_in))))
		(_port(_int Dtre -3 0 1627(_ent(_out))))
		(_port(_int Drr 7 0 1630(_ent(_out))))
		(_port(_int Data_i2c 7 0 1631(_ent(_in))))
		(_port(_int New_rcv_dta -3 0 1632(_ent(_in))))
		(_port(_int Ro_prev -3 0 1633(_ent(_out))))
		(_port(_int Adr 7 0 1636(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~to~7}~12 0 1639(_array -3((_to i 5 i 7)))))
		(_port(_int Ten_adr 9 0 1639(_ent(_out((_others(i 2)))))))
		(_port(_int Al -3 0 1640(_ent(_in))))
		(_port(_int Txer -3 0 1641(_ent(_in))))
		(_port(_int Tx_under_prev -3 0 1642(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~12 0 1645(_array -3((_dto c 99 i 0)))))
		(_port(_int Timing_param_tsusta 10 0 1645(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~126 0 1646(_array -3((_dto c 100 i 0)))))
		(_port(_int Timing_param_tsusto 11 0 1646(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~128 0 1647(_array -3((_dto c 101 i 0)))))
		(_port(_int Timing_param_thdsta 12 0 1647(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1210 0 1648(_array -3((_dto c 102 i 0)))))
		(_port(_int Timing_param_tsudat 13 0 1648(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1212 0 1649(_array -3((_dto c 103 i 0)))))
		(_port(_int Timing_param_tbuf 14 0 1649(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1214 0 1650(_array -3((_dto c 104 i 0)))))
		(_port(_int Timing_param_thigh 15 0 1650(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1216 0 1651(_array -3((_dto c 105 i 0)))))
		(_port(_int Timing_param_tlow 16 0 1651(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1218 0 1652(_array -3((_dto c 106 i 0)))))
		(_port(_int Timing_param_thddat 17 0 1652(_ent(_out))))
		(_port(_int Tx_fifo_data 7 0 1655(_ent(_in))))
		(_port(_int Tx_data_exists -3 0 1656(_ent(_in))))
		(_port(_int Tx_fifo_wr -3 0 1657(_ent(_out))))
		(_port(_int Tx_fifo_rd -3 0 1658(_ent(_out))))
		(_port(_int Tx_fifo_rst -3 0 1659(_ent(_out))))
		(_port(_int Tx_fifo_Full -3 0 1660(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_TX_FIFO_BITS-1}~12 0 1661(_array -3((_to i 0 c 107)))))
		(_port(_int Tx_addr 18 0 1661(_ent(_in))))
		(_port(_int Rc_fifo_data 7 0 1662(_ent(_in))))
		(_port(_int Rc_fifo_wr -3 0 1663(_ent(_out))))
		(_port(_int Rc_fifo_rd -3 0 1664(_ent(_out))))
		(_port(_int Rc_fifo_Full -3 0 1665(_ent(_in))))
		(_port(_int Rc_data_Exists -3 0 1666(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RC_FIFO_BITS-1}~12 0 1667(_array -3((_to i 0 c 108)))))
		(_port(_int Rc_addr 19 0 1667(_ent(_in))))
		(_port(_int reg_empty -3 0 1668(_ent(_in))))
		(_cnst(_int IIC_CNT -1 0 1690(_arch gms(_code 109))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~13 0 1696(_array -3((_dto c 110 i 0)))))
		(_cnst(_int HIGH_CNT 20 0 1696(_arch gms(_code 111))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~132 0 1700(_array -3((_dto c 112 i 0)))))
		(_cnst(_int LOW_CNT 21 0 1700(_arch gms(_code 113))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~134 0 1704(_array -3((_dto c 114 i 0)))))
		(_cnst(_int HIGH_CNT_2 22 0 1704(_arch gms(_code 115))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~136 0 1882(_array -3((_dto c 116 i 0)))))
		(_cnst(_int TSUSTA 23 0 1882(_arch gms(_code 117))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~138 0 1886(_array -3((_dto c 118 i 0)))))
		(_cnst(_int TSUSTO 24 0 1886(_arch gms(_code 119))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1310 0 1891(_array -3((_dto c 120 i 0)))))
		(_cnst(_int THDSTA 25 0 1891(_arch gms(_code 121))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1312 0 1895(_array -3((_dto c 122 i 0)))))
		(_cnst(_int TSUDAT 26 0 1895(_arch gms(_code 123))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1314 0 1899(_array -3((_dto c 124 i 0)))))
		(_cnst(_int TBUF 27 0 1899(_arch gms(_code 125))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1316 0 1903(_array -3((_dto c 126 i 0)))))
		(_cnst(_int THDDAT 28 0 1903(_arch gms(_code 127))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 1911(_array -3((_to i 0 i 7)))))
		(_sig(_int cr_i 29 0 1911(_arch(_uni))))
		(_sig(_int sr_i 29 0 1912(_arch(_uni))))
		(_sig(_int dtr_i 29 0 1913(_arch(_uni))))
		(_sig(_int drr_i 29 0 1914(_arch(_uni))))
		(_sig(_int adr_i 29 0 1915(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~to~7}~13 0 1916(_array -3((_to i 4 i 7)))))
		(_sig(_int rc_fifo_pirq_i 30 0 1916(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~to~7}~13 0 1917(_array -3((_to i 5 i 7)))))
		(_sig(_int ten_adr_i 31 0 1917(_arch(_uni((_others(i 2)))))))
		(_sig(_int ro_a -3 0 1919(_arch(_uni))))
		(_sig(_int ro_i -3 0 1920(_arch(_uni))))
		(_sig(_int dtre_i -3 0 1921(_arch(_uni))))
		(_sig(_int new_rcv_dta_d1 -3 0 1922(_arch(_uni))))
		(_sig(_int msms_d1 -3 0 1923(_arch(_uni))))
		(_sig(_int ro_prev_i -3 0 1924(_arch(_uni))))
		(_sig(_int msms_set_i -3 0 1925(_arch(_uni))))
		(_sig(_int rtx_i 29 0 1926(_arch(_uni))))
		(_sig(_int rrc_i 29 0 1927(_arch(_uni))))
		(_sig(_int rtn_i 29 0 1928(_arch(_uni))))
		(_sig(_int rpq_i 29 0 1929(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{32-C_GPO_WIDTH~to~31}~13 0 1930(_array -3((_to c 128 i 31)))))
		(_sig(_int gpo_i 32 0 1930(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1318 0 1932(_array -3((_dto c 129 i 0)))))
		(_sig(_int timing_param_tsusta_i 33 0 1932(_arch(_uni))))
		(_sig(_int timing_param_tsusto_i 33 0 1933(_arch(_uni))))
		(_sig(_int timing_param_thdsta_i 33 0 1934(_arch(_uni))))
		(_sig(_int timing_param_tsudat_i 33 0 1935(_arch(_uni))))
		(_sig(_int timing_param_tbuf_i 33 0 1936(_arch(_uni))))
		(_sig(_int timing_param_thigh_i 33 0 1937(_arch(_uni))))
		(_sig(_int timing_param_tlow_i 33 0 1938(_arch(_uni))))
		(_sig(_int timing_param_thddat_i 33 0 1939(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~32*C_NUM_IIC_REGS-1}~13 0 1941(_array -3((_to i 0 c 130)))))
		(_sig(_int rback_data 34 0 1941(_arch(_uni((_others(i 2)))))))
		(_prcs
			(CONTROL_REGISTER_PROCESS(_arch 0 0 1951(_prcs(_trgt(55(7))(55(6))(55(5))(55(4))(55(3))(55(2))(55(1))(55(0))(55(t_0_7))(55))(_sens(0)(55(7))(55(6))(55(5))(55(4))(55(3))(55(2))(55(1))(55(0))(1)(3(t_24_31))(4(0))(10)(11)(13)(14)(15)(16))(_dssslsensitivity 1))))
			(line__1974(_arch 1 0 1974(_assignment(_alias((Cr)(cr_i)))(_trgt(9))(_sens(55)))))
			(MSMS_DELAY_PROCESS(_arch 2 0 1979(_prcs(_trgt(66))(_sens(0)(55(5))(1))(_dssslsensitivity 1))))
			(MSMS_EDGE_SET_PROCESS(_arch 3 0 1995(_prcs(_trgt(68))(_sens(0)(55(5))(66)(67)(68)(1)(18))(_dssslsensitivity 1))))
			(line__2010(_arch 4 0 2010(_assignment(_alias((Msms_set)(msms_set_i)))(_simpleassign BUF)(_trgt(12))(_sens(68)))))
			(STATUS_REGISTER_PROCESS(_arch 5 0 2017(_prcs(_trgt(56(7))(56(6))(56(5))(56(4))(56(3))(56(2))(56(1))(56(0))(56))(_sens(0)(42)(46)(51)(52)(1)(17)(18)(19)(20))(_dssslsensitivity 1))))
			(line__2142(_arch 12 0 2142(_assignment(_alias((Dtre)(dtre_i)))(_simpleassign BUF)(_trgt(23))(_sens(64)))))
			(NEW_RECIEVE_DATA_PROCESS(_arch 19 0 2252(_prcs(_trgt(65))(_sens(0)(1)(26))(_dssslsensitivity 1))))
			(RCV_OVRUN_PROCESS(_arch 20 0 2266(_prcs(_trgt(62))(_sens(0)(62)(65)(1)(5(3))(26))(_dssslsensitivity 1))))
			(ADDRESS_REGISTER_PROCESS(_arch 21 0 2290(_prcs(_trgt(59(t_0_7))(59))(_sens(0)(59)(1)(3(t_24_31))(4(4)))(_dssslsensitivity 1))))
			(line__2307(_arch 22 0 2307(_assignment(_alias((Adr)(adr_i)))(_trgt(28))(_sens(59)))))
			(OUTPUT_DATA_GEN_P(_arch 23 0 2328(_prcs(_simple)(_trgt(6))(_sens(82)(2)(5)))))
			(line__2365(_arch 24 0 2365(_assignment(_alias((rback_data(t_24_31))(cr_i(t_0_7))))(_trgt(82(t_24_31)))(_sens(55(t_0_7))))))
			(line__2366(_arch 25 0 2366(_assignment(_trgt(82(t_55_63)))(_sens(56(t_0_7))))))
			(line__2367(_arch 26 0 2367(_assignment(_alias((rback_data(t_88_95))(dtr_i(t_0_7))))(_trgt(82(t_88_95)))(_sens(57(t_0_7))))))
			(line__2368(_arch 27 0 2368(_assignment(_alias((rback_data(t_120_127))(drr_i(t_0_7))))(_trgt(82(t_120_127)))(_sens(58(t_0_7))))))
			(line__2369(_arch 28 0 2369(_assignment(_alias((rback_data(t_152_158))(adr_i(t_0_6))))(_trgt(82(t_152_158)))(_sens(59(t_0_6))))))
			(line__2370(_arch 29 0 2370(_assignment(_alias((rback_data(t_184_191))(rtx_i(t_0_7))))(_trgt(82(t_184_191)))(_sens(69(t_0_7))))))
			(line__2371(_arch 30 0 2371(_assignment(_alias((rback_data(t_216_223))(rrc_i(t_0_7))))(_trgt(82(t_216_223)))(_sens(70(t_0_7))))))
			(line__2372(_arch 31 0 2372(_assignment(_alias((rback_data(t_248_255))(rtn_i(t_0_7))))(_trgt(82(t_248_255)))(_sens(71(t_0_7))))))
			(line__2373(_arch 32 0 2373(_assignment(_alias((rback_data(t_280_287))(rpq_i(t_0_7))))(_trgt(82(t_280_287)))(_sens(72(t_0_7))))))
			(line__2384(_arch 34 0 2384(_assignment(_trgt(82(_range 131)))(_sens(74(_range 132)))(_read(74(_range 133))))))
			(line__2385(_arch 35 0 2385(_assignment(_trgt(82(_range 134)))(_sens(75(_range 135)))(_read(75(_range 136))))))
			(line__2386(_arch 36 0 2386(_assignment(_trgt(82(_range 137)))(_sens(76(_range 138)))(_read(76(_range 139))))))
			(line__2387(_arch 37 0 2387(_assignment(_trgt(82(_range 140)))(_sens(77(_range 141)))(_read(77(_range 142))))))
			(line__2388(_arch 38 0 2388(_assignment(_trgt(82(_range 143)))(_sens(78(_range 144)))(_read(78(_range 145))))))
			(line__2389(_arch 39 0 2389(_assignment(_trgt(82(_range 146)))(_sens(79(_range 147)))(_read(79(_range 148))))))
			(line__2390(_arch 40 0 2390(_assignment(_trgt(82(_range 149)))(_sens(80(_range 150)))(_read(80(_range 151))))))
			(line__2391(_arch 41 0 2391(_assignment(_trgt(82(_range 152)))(_sens(81(_range 153)))(_read(81(_range 154))))))
			(line__2393(_arch 42 0 2393(_assignment(_trgt(69(t_0_3))))))
			(line__2394(_arch 43 0 2394(_assignment(_alias((rtx_i(4))(Tx_addr(3))))(_trgt(69(4)))(_sens(47(3))))))
			(line__2395(_arch 44 0 2395(_assignment(_alias((rtx_i(5))(Tx_addr(2))))(_trgt(69(5)))(_sens(47(2))))))
			(line__2396(_arch 45 0 2396(_assignment(_alias((rtx_i(6))(Tx_addr(1))))(_trgt(69(6)))(_sens(47(1))))))
			(line__2397(_arch 46 0 2397(_assignment(_alias((rtx_i(7))(Tx_addr(0))))(_trgt(69(7)))(_sens(47(0))))))
			(line__2399(_arch 47 0 2399(_assignment(_trgt(70(t_0_3))))))
			(line__2400(_arch 48 0 2400(_assignment(_alias((rrc_i(4))(Rc_addr(3))))(_trgt(70(4)))(_sens(53(3))))))
			(line__2401(_arch 49 0 2401(_assignment(_alias((rrc_i(5))(Rc_addr(2))))(_trgt(70(5)))(_sens(53(2))))))
			(line__2402(_arch 50 0 2402(_assignment(_alias((rrc_i(6))(Rc_addr(1))))(_trgt(70(6)))(_sens(53(1))))))
			(line__2403(_arch 51 0 2403(_assignment(_alias((rrc_i(7))(Rc_addr(0))))(_trgt(70(7)))(_sens(53(0))))))
			(line__2405(_arch 52 0 2405(_assignment(_trgt(71(t_0_4))))))
			(line__2406(_arch 53 0 2406(_assignment(_alias((rtn_i(t_5_7))(ten_adr_i(t_5_7))))(_trgt(71(t_5_7)))(_sens(61(t_5_7))))))
			(line__2408(_arch 54 0 2408(_assignment(_trgt(72(t_0_3))))))
			(line__2409(_arch 55 0 2409(_assignment(_alias((rpq_i(t_4_7))(rc_fifo_pirq_i(t_4_7))))(_trgt(72(t_4_7)))(_sens(60(t_4_7))))))
			(INT_PROCESS(_arch 56 0 2416(_prcs(_trgt(7(6))(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))(7(t_0_6)))(_sens(0)(67)(1)(17)(18)(30)(31)(32))(_dssslsensitivity 1))))
			(TSUSTA_REGISTER_PROCESS(_arch 61 0 2502(_prcs(_simple)(_trgt(74(_range 155))(74(_range 156))(74))(_sens(0))(_read(74(_range 157))(1)(3(_range 158))(4(10))))))
			(line__2519(_arch 62 0 2519(_assignment(_trgt(33))(_sens(74)))))
			(TSUSTO_REGISTER_PROCESS(_arch 63 0 2527(_prcs(_simple)(_trgt(75(_range 159))(75(_range 160))(75))(_sens(0))(_read(75(_range 161))(1)(3(_range 162))(4(11))))))
			(line__2544(_arch 64 0 2544(_assignment(_trgt(34))(_sens(75)))))
			(THDSTA_REGISTER_PROCESS(_arch 65 0 2552(_prcs(_simple)(_trgt(76(_range 163))(76(_range 164))(76))(_sens(0))(_read(76(_range 165))(1)(3(_range 166))(4(12))))))
			(line__2568(_arch 66 0 2568(_assignment(_trgt(35))(_sens(76)))))
			(TSUDAT_REGISTER_PROCESS(_arch 67 0 2576(_prcs(_simple)(_trgt(77(_range 167))(77(_range 168))(77))(_sens(0))(_read(77(_range 169))(1)(3(_range 170))(4(13))))))
			(line__2592(_arch 68 0 2592(_assignment(_trgt(36))(_sens(77)))))
			(TBUF_REGISTER_PROCESS(_arch 69 0 2600(_prcs(_simple)(_trgt(78(_range 171))(78(_range 172))(78))(_sens(0))(_read(78(_range 173))(1)(3(_range 174))(4(14))))))
			(line__2616(_arch 70 0 2616(_assignment(_trgt(37))(_sens(78)))))
			(THIGH_REGISTER_PROCESS(_arch 71 0 2624(_prcs(_simple)(_trgt(79(_range 175))(79(_range 176))(79))(_sens(0))(_read(79(_range 177))(1)(3(_range 178))(4(15))))))
			(line__2640(_arch 72 0 2640(_assignment(_trgt(38))(_sens(79)))))
			(TLOW_REGISTER_PROCESS(_arch 73 0 2648(_prcs(_simple)(_trgt(80(_range 179))(80(_range 180))(80))(_sens(0))(_read(80(_range 181))(1)(3(_range 182))(4(16))))))
			(line__2664(_arch 74 0 2664(_assignment(_trgt(39))(_sens(80)))))
			(THDDAT_REGISTER_PROCESS(_arch 75 0 2672(_prcs(_simple)(_trgt(81(_range 183))(81(_range 184))(81))(_sens(0))(_read(81(_range 185))(1)(3(_range 186))(4(17))))))
			(line__2688(_arch 76 0 2688(_assignment(_trgt(40))(_sens(81)))))
		)
		(_subprogram
			(_int calc_tsusta 77 0 1714(_arch(_func)))
			(_int calc_tsusto 78 0 1744(_arch(_func)))
			(_int calc_thdsta 79 0 1774(_arch(_func)))
			(_int calc_tsudat 80 0 1804(_arch(_func)))
			(_int calc_tbuf 81 0 1834(_arch(_func)))
			(_int calc_thddat 82 0 1864(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_var(_ext axi_iic_v2_0_23.iic_pkg.RESET_ACTIVE(2 RESET_ACTIVE)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_part (47(3))(47(2))(47(1))(47(0))(53(3))(53(2))(53(1))(53(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(iic_pkg))(ieee(std_logic_misc))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(33686018)
		(33686018)
		(33686018 2)
		(33686018)
		(33686018 131586)
		(131586)
	)
	(_model . RTL 187 -1)
)
V 000044 55 21113         1580965221569 RTL
(_unit VHDL(iic_control 0 2838(rtl 0 2908))
	(_version vde)
	(_time 1580965221570 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 0d02500b505a5a185b030e5d4b57090a090a0f0b5b0b5e)
	(_ent
		(_time 1580965221562)
	)
	(_inst SETUP_CNT 0 3210(_ent . upcnt_n)
		(_gen
			((C_SIZE)(_code 84))
		)
		(_port
			((Clr)(Reset))
			((Clk)(Sys_clk))
			((Data)(cnt_zero))
			((Cnt_en)(sda_setup))
			((Load)(sda_changing))
			((Qout)(sda_setup_cnt))
		)
	)
	(_inst CLKCNT 0 3628(_ent . upcnt_n)
		(_gen
			((C_SIZE)(_code 85))
		)
		(_port
			((Clr)(Reset))
			((Clk)(Sys_clk))
			((Data)(cnt_zero))
			((Cnt_en)(clk_cnt_en))
			((Load)(clk_cnt_rst))
			((Qout)(clk_cnt))
		)
	)
	(_generate NO_TEN_BIT_GEN 0 4237(_if 86)
		(_object
			(_prcs
				(line__4239(_arch 58 0 4239(_assignment(_trgt(82))(_sens(78(d_7_1))(113)(27(d_7_1))))))
				(line__4244(_arch 59 0 4244(_assignment(_alias((sec_adr_match)(_string \"1"\)))(_trgt(130)))))
			)
		)
	)
	(_generate TEN_BIT_GEN 0 4249(_if 87)
		(_object
			(_prcs
				(MSB_WR_PROCESS(_arch 60 0 4257(_prcs(_trgt(126))(_sens(0)(54)(78(d_2_1))(78(d_7_3))(113)(1)(28(d_7_6)))(_dssslsensitivity 1))))
				(MSB_WR_D_PROCESS(_arch 61 0 4279(_prcs(_trgt(127)(128))(_sens(0)(126)(127)(1))(_dssslsensitivity 1))))
				(SECOND_ADDR_PROCESS(_arch 62 0 4297(_prcs(_trgt(129))(_sens(0)(54)(78(0))(114)(126)(127)(129)(1)(18))(_dssslsensitivity 1))))
				(SECOND_ADDR_COMP_PROCESS(_arch 63 0 4324(_prcs(_trgt(130))(_sens(0)(44)(72)(73(d_6_0))(73(7))(78(0))(88)(113)(114)(127)(128)(129)(130)(1)(27(d_7_1))(28(5)))(_dssslsensitivity 1))))
				(ADR_DTA_L_PROCESS(_arch 64 0 4352(_prcs(_simple)(_trgt(131))(_sens(0))(_read(44)(53)(72)(78(0))(87)(112)(113)(126)(127)(128)(130)(131)(1)(18)))))
				(line__4382(_arch 65 0 4382(_assignment(_trgt(82))(_sens(126)(129)(130)))))
			)
		)
	)
	(_generate LEVEL_1_GEN 0 4579(_if 88)
		(_object
			(_prcs
				(MAS_SDA(_arch 70 0 4584(_prcs(_simple)(_trgt(70))(_sens(0))(_read(44)(74)(120)(1)(16)))))
			)
		)
	)
	(_generate LEVEL_0_GEN 0 4608(_if 89)
		(_object
			(_prcs
				(MAS_SDA(_arch 71 0 4613(_prcs(_simple)(_trgt(70))(_sens(0))(_read(44)(74)(120)(1)(16)))))
			)
		)
	)
	(_inst I2CDATA_REG 0 4680(_ent . shift8)
		(_port
			((Clk)(Sys_clk))
			((Clr)(Reset))
			((Data_ld)(shift_reg_ld))
			((Data_in)(Dtr))
			((Shift_in)(sda_rin))
			((Shift_en)(shift_reg_en))
			((Shift_out)(shift_out))
			((Data_out)(shift_reg))
		)
	)
	(_inst I2CHEADER_REG 0 4782(_ent . shift8)
		(_port
			((Clk)(Sys_clk))
			((Clr)(Reset))
			((Data_ld)(i2c_header_ld))
			((Data_in)(reg_clr))
			((Shift_in)(sda_rin))
			((Shift_en)(i2c_header_en))
			((Shift_out)(i2c_shiftout))
			((Data_out)(i2c_header))
		)
	)
	(_inst BITCNT 0 4814(_ent . upcnt_n)
		(_gen
			((C_SIZE)(_code 90))
		)
		(_port
			((Clr)(Reset))
			((Clk)(Sys_clk))
			((Data)(cnt_start))
			((Cnt_en)(bit_cnt_en))
			((Load)(bit_cnt_ld))
			((Qout)(bit_cnt))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~12 0 2840(_scalar (_to i 0 i 255))))
		(_gen(_int C_SCL_INERTIAL_DELAY 0 0 2840 \5\ (_ent((i 5)))))
		(_gen(_int C_S_AXI_ACLK_FREQ_HZ -1 0 2841 \100000000\ (_ent((i 100000000)))))
		(_gen(_int C_IIC_FREQ -1 0 2842 \100000\ (_ent((i 100000)))))
		(_gen(_int C_SIZE -1 0 2843 \32\ (_ent gms((i 32)))))
		(_gen(_int C_TEN_BIT_ADR -1 0 2844 \0\ (_ent gms((i 0)))))
		(_gen(_int C_SDA_LEVEL -1 0 2845 \1\ (_ent gms((i 1)))))
		(_gen(_int C_SMBUS_PMBUS_HOST -1 0 2846 \0\ (_ent((i 0)))))
		(_port(_int Sys_clk -2 0 2851(_ent(_in)(_event))))
		(_port(_int Reset -2 0 2852(_ent(_in))))
		(_port(_int Sda_I -2 0 2855(_ent(_in))))
		(_port(_int Sda_O -2 0 2856(_ent(_out))))
		(_port(_int Sda_T -2 0 2857(_ent(_out))))
		(_port(_int Scl_I -2 0 2858(_ent(_in))))
		(_port(_int Scl_O -2 0 2859(_ent(_out))))
		(_port(_int Scl_T -2 0 2860(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~12 0 2862(_array -2((_dto c 91 i 0)))))
		(_port(_int Timing_param_tsusta 1 0 2862(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~122 0 2863(_array -2((_dto c 92 i 0)))))
		(_port(_int Timing_param_tsusto 2 0 2863(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~124 0 2864(_array -2((_dto c 93 i 0)))))
		(_port(_int Timing_param_thdsta 3 0 2864(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~126 0 2865(_array -2((_dto c 94 i 0)))))
		(_port(_int Timing_param_tsudat 4 0 2865(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~128 0 2866(_array -2((_dto c 95 i 0)))))
		(_port(_int Timing_param_tbuf 5 0 2866(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1210 0 2867(_array -2((_dto c 96 i 0)))))
		(_port(_int Timing_param_thigh 6 0 2867(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1212 0 2868(_array -2((_dto c 97 i 0)))))
		(_port(_int Timing_param_tlow 7 0 2868(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~1214 0 2869(_array -2((_dto c 98 i 0)))))
		(_port(_int Timing_param_thddat 8 0 2869(_ent(_in))))
		(_port(_int Txak -2 0 2872(_ent(_in))))
		(_port(_int Gc_en -2 0 2873(_ent(_in))))
		(_port(_int Ro_prev -2 0 2874(_ent(_in))))
		(_port(_int Dtre -2 0 2875(_ent(_in))))
		(_port(_int Msms -2 0 2876(_ent(_in))))
		(_port(_int Msms_rst -2 0 2877(_ent(_out))))
		(_port(_int Msms_set -2 0 2878(_ent(_in))))
		(_port(_int Rsta -2 0 2879(_ent(_in))))
		(_port(_int Rsta_rst -2 0 2880(_ent(_out))))
		(_port(_int Tx -2 0 2881(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 2882(_array -2((_dto i 7 i 0)))))
		(_port(_int Dtr 9 0 2882(_ent(_in))))
		(_port(_int Adr 9 0 2883(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~5}~12 0 2884(_array -2((_dto i 7 i 5)))))
		(_port(_int Ten_adr 10 0 2884(_ent(_in))))
		(_port(_int Bb -2 0 2885(_ent(_out))))
		(_port(_int Dtc -2 0 2886(_ent(_out))))
		(_port(_int Aas -2 0 2887(_ent(_out))))
		(_port(_int Al -2 0 2888(_ent(_out))))
		(_port(_int Srw -2 0 2889(_ent(_out))))
		(_port(_int Txer -2 0 2890(_ent(_out))))
		(_port(_int Abgc -2 0 2891(_ent(_out))))
		(_port(_int Data_i2c 9 0 2892(_ent(_out))))
		(_port(_int New_rcv_dta -2 0 2893(_ent(_out))))
		(_port(_int Rdy_new_xmt -2 0 2894(_ent(_out))))
		(_port(_int Tx_under_prev -2 0 2895(_ent(_out))))
		(_port(_int EarlyAckHdr -2 0 2896(_ent(_out))))
		(_port(_int EarlyAckDataState -2 0 2897(_ent(_out))))
		(_port(_int AckDataState -2 0 2898(_ent(_out))))
		(_port(_int reg_empty -2 0 2899(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 2914(_array -2((_dto i 7 i 0)))))
		(_cnst(_int CLR_REG 11 0 2914(_arch(_string \"00000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 2915(_array -2((_dto i 3 i 0)))))
		(_cnst(_int START_CNT 12 0 2915(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 2916(_array -2((_dto i 3 i 0)))))
		(_cnst(_int CNT_DONE 13 0 2916(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~13 0 2917(_array -2((_dto c 99 i 0)))))
		(_cnst(_int ZERO_CNT 14 0 2917(_arch((_others(i 2))))))
		(_cnst(_int ZERO -2 0 2918(_arch((i 2)))))
		(_cnst(_int ENABLE_N -2 0 2919(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 2920(_array -2((_dto i 3 i 0)))))
		(_cnst(_int CNT_ALMOST_DONE 15 0 2920(_arch(_string \"0111"\))))
		(_type(_int state_type 0 2922(_enum1 idle header ack_header rcv_data ack_data xmit_data wait_ack (_to i 0 i 6))))
		(_sig(_int state 16 0 2929(_arch(_uni))))
		(_type(_int scl_state_type 0 2931(_enum1 scl_idle start_wait start start_edge scl_low_edge scl_low scl_high_edge scl_high stop_edge stop_wait (_to i 0 i 9))))
		(_sig(_int scl_state 17 0 2941(_arch(_uni))))
		(_sig(_int next_scl_state 17 0 2942(_arch(_uni))))
		(_sig(_int scl_rin -2 0 2944(_arch(_uni))))
		(_sig(_int scl_d1 -2 0 2945(_arch(_uni))))
		(_sig(_int scl_rin_d1 -2 0 2946(_arch(_uni))))
		(_sig(_int scl_cout -2 0 2947(_arch(_uni))))
		(_sig(_int scl_cout_reg -2 0 2948(_arch(_uni))))
		(_sig(_int scl_rising_edge -2 0 2949(_arch(_uni))))
		(_sig(_int scl_falling_edge -2 0 2950(_arch(_uni))))
		(_sig(_int scl_f_edg_d1 -2 0 2951(_arch(_uni))))
		(_sig(_int scl_f_edg_d2 -2 0 2953(_arch(_uni))))
		(_sig(_int scl_f_edg_d3 -2 0 2955(_arch(_uni))))
		(_sig(_int sda_rin -2 0 2957(_arch(_uni))))
		(_sig(_int sda_d1 -2 0 2958(_arch(_uni))))
		(_sig(_int sda_rin_d1 -2 0 2959(_arch(_uni))))
		(_sig(_int sda_falling -2 0 2960(_arch(_uni))))
		(_sig(_int sda_rising -2 0 2961(_arch(_uni))))
		(_sig(_int sda_changing -2 0 2962(_arch(_uni))))
		(_sig(_int sda_setup -2 0 2963(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~136 0 2964(_array -2((_dto c 100 i 0)))))
		(_sig(_int sda_setup_cnt 18 0 2964(_arch(_uni))))
		(_sig(_int sda_cout -2 0 2966(_arch(_uni))))
		(_sig(_int sda_cout_reg -2 0 2967(_arch(_uni))))
		(_sig(_int sda_cout_reg_d1 -2 0 2968(_arch(_uni))))
		(_sig(_int sda_sample -2 0 2970(_arch(_uni))))
		(_sig(_int slave_sda -2 0 2971(_arch(_uni))))
		(_sig(_int master_sda -2 0 2972(_arch(_uni))))
		(_sig(_int sda_oe -2 0 2974(_arch(_uni))))
		(_sig(_int master_slave -2 0 2975(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 2978(_array -2((_dto i 7 i 0)))))
		(_sig(_int shift_reg 19 0 2978(_arch(_uni))))
		(_sig(_int shift_out -2 0 2979(_arch(_uni))))
		(_sig(_int shift_reg_en -2 0 2980(_arch(_uni))))
		(_sig(_int shift_reg_ld -2 0 2981(_arch(_uni))))
		(_sig(_int shift_reg_ld_d1 -2 0 2982(_arch(_uni))))
		(_sig(_int i2c_header 19 0 2983(_arch(_uni))))
		(_sig(_int i2c_header_en -2 0 2984(_arch(_uni))))
		(_sig(_int i2c_header_ld -2 0 2985(_arch(_uni))))
		(_sig(_int i2c_shiftout -2 0 2986(_arch(_uni))))
		(_sig(_int addr_match -2 0 2989(_arch(_uni))))
		(_sig(_int arb_lost -2 0 2991(_arch(_uni))))
		(_sig(_int msms_d1 -2 0 2992(_arch(_uni))))
		(_sig(_int msms_d2 -2 0 2994(_arch(_uni))))
		(_sig(_int msms_rst_i -2 0 2995(_arch(_uni))))
		(_sig(_int detect_start -2 0 2997(_arch(_uni))))
		(_sig(_int detect_stop -2 0 2998(_arch(_uni))))
		(_sig(_int detect_stop_b -2 0 2999(_arch(_uni))))
		(_sig(_int sm_stop -2 0 3000(_arch(_uni))))
		(_sig(_int bus_busy -2 0 3002(_arch(_uni))))
		(_sig(_int bus_busy_d1 -2 0 3004(_arch(_uni))))
		(_sig(_int gen_start -2 0 3005(_arch(_uni))))
		(_sig(_int gen_stop -2 0 3006(_arch(_uni))))
		(_sig(_int rep_start -2 0 3007(_arch(_uni))))
		(_sig(_int stop_scl -2 0 3008(_arch(_uni))))
		(_sig(_int stop_scl_reg -2 0 3010(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 3013(_array -2((_dto i 3 i 0)))))
		(_sig(_int bit_cnt 20 0 3013(_arch(_uni))))
		(_sig(_int bit_cnt_ld -2 0 3014(_arch(_uni))))
		(_sig(_int bit_cnt_clr -2 0 3015(_arch(_uni))))
		(_sig(_int bit_cnt_en -2 0 3016(_arch(_uni))))
		(_sig(_int clk_cnt 18 0 3019(_arch(_uni))))
		(_sig(_int clk_cnt_rst -2 0 3020(_arch(_uni))))
		(_sig(_int clk_cnt_en -2 0 3021(_arch(_uni))))
		(_sig(_int stop_start_wait -2 0 3022(_arch(_uni))))
		(_sig(_int reg_clr 19 0 3026(_arch(_uni))))
		(_sig(_int zero_sig -2 0 3027(_arch(_uni))))
		(_sig(_int cnt_zero 18 0 3028(_arch(_uni))))
		(_sig(_int cnt_start 20 0 3029(_arch(_uni))))
		(_sig(_int data_i2c_i 19 0 3031(_arch(_uni))))
		(_sig(_int aas_i -2 0 3032(_arch(_uni))))
		(_sig(_int srw_i -2 0 3034(_arch(_uni))))
		(_sig(_int abgc_i -2 0 3035(_arch(_uni))))
		(_sig(_int dtc_i -2 0 3037(_arch(_uni))))
		(_sig(_int dtc_i_d1 -2 0 3039(_arch(_uni))))
		(_sig(_int dtc_i_d2 -2 0 3041(_arch(_uni))))
		(_sig(_int al_i -2 0 3042(_arch(_uni))))
		(_sig(_int al_prevent -2 0 3043(_arch(_uni))))
		(_sig(_int rdy_new_xmt_i -2 0 3045(_arch(_uni))))
		(_sig(_int tx_under_prev_i -2 0 3047(_arch(_uni))))
		(_sig(_int rsta_tx_under_prev -2 0 3048(_arch(_uni))))
		(_sig(_int rsta_d1 -2 0 3050(_arch(_uni))))
		(_sig(_int dtre_d1 -2 0 3051(_arch(_uni))))
		(_sig(_int txer_i -2 0 3052(_arch(_uni))))
		(_sig(_int txer_edge -2 0 3053(_arch(_uni))))
		(_sig(_int msb_wr -2 0 3057(_arch(_uni))))
		(_sig(_int msb_wr_d -2 0 3059(_arch(_uni))))
		(_sig(_int msb_wr_d1 -2 0 3060(_arch(_uni))))
		(_sig(_int sec_addr -2 0 3061(_arch(_uni((i 2))))))
		(_sig(_int sec_adr_match -2 0 3062(_arch(_uni))))
		(_sig(_int adr_dta_l -2 0 3063(_arch(_uni((i 2))))))
		(_sig(_int new_rcv_dta_i -2 0 3065(_arch(_uni))))
		(_sig(_int ro_prev_d1 -2 0 3066(_arch(_uni))))
		(_sig(_int gen_stop_and_scl_hi -2 0 3069(_arch(_uni))))
		(_sig(_int setup_cnt_rst -2 0 3072(_arch(_uni))))
		(_sig(_int tx_under_prev_d1 -2 0 3073(_arch(_uni))))
		(_sig(_int tx_under_prev_fe -2 0 3074(_arch(_uni))))
		(_sig(_int rsta_re -2 0 3075(_arch(_uni))))
		(_sig(_int gen_stop_d1 -2 0 3076(_arch(_uni))))
		(_sig(_int gen_stop_re -2 0 3077(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 3079(_array -2((_dto i 8 i 0)))))
		(_sig(_int shift_cnt 21 0 3079(_arch(_uni))))
		(_prcs
			(line__3087(_arch 0 0 3087(_assignment(_trgt(7))(_sens(51)(63)(121)(18)))))
			(line__3097(_arch 1 0 3097(_assignment(_alias((Scl_O)(_string \"0"\)))(_trgt(6)))))
			(line__3102(_arch 2 0 3102(_assignment(_trgt(4))(_sens(66)(69)(72)(83)(97)))))
			(line__3108(_arch 3 0 3108(_assignment(_alias((Sda_O)(_string \"0"\)))(_trgt(3)))))
			(line__3113(_arch 4 0 3113(_assignment(_trgt(106)))))
			(line__3114(_arch 5 0 3114(_assignment(_trgt(107)))))
			(line__3115(_arch 6 0 3115(_assignment(_trgt(108)))))
			(line__3116(_arch 7 0 3116(_assignment(_trgt(109)))))
			(INT_DTRE_RSTA_DELAY_PROCESS(_arch 8 0 3125(_prcs(_trgt(122)(123)(133)(136)(139))(_sens(0)(94)(120)(1)(18)(19)(23))(_dssslsensitivity 1))))
			(line__3144(_arch 9 0 3144(_assignment(_trgt(137))(_sens(120)(136)))))
			(line__3145(_arch 10 0 3145(_assignment(_trgt(138))(_sens(122)(23)))))
			(line__3146(_arch 11 0 3146(_assignment(_trgt(140))(_sens(94)(139)))))
			(INT_RSTA_TX_UNDER_PREV_PROCESS(_arch 12 0 3154(_prcs(_trgt(121))(_sens(0)(121)(122)(123)(1)(19)(23))(_dssslsensitivity 1))))
			(INT_TX_UNDER_PREV_PROCESS(_arch 13 0 3176(_prcs(_trgt(120))(_sens(0)(44)(53)(94)(111)(112)(1)(19))(_dssslsensitivity 1))))
			(line__3192(_arch 14 0 3192(_assignment(_alias((Tx_under_prev)(tx_under_prev_i)))(_simpleassign BUF)(_trgt(39))(_sens(120)))))
			(SDASETUP(_arch 15 0 3227(_prcs(_trgt(63))(_sens(0)(47)(62)(64)(120)(1)(11))(_dssslsensitivity 1))))
			(ARBITRATION(_arch 16 0 3257(_prcs(_trgt(83)(86))(_sens(0)(44)(45)(52)(57)(66)(72)(1))(_dssslsensitivity 1))))
			(line__3289(_arch 17 0 3289(_assignment(_trgt(21))(_sens(86)(90)))))
			(SCL_GENERATOR_COMB(_arch 18 0 3302(_prcs(_simple)(_trgt(46)(50)(65)(96)(103)(104)(105)(24))(_sens(44)(45)(47)(57)(66)(70)(72)(83)(89)(90)(91)(93)(94)(95)(97)(102)(105)(8)(9)(10)(12)(13)(14)(15)))))
			(SCL_GENERATOR_REGS(_arch 19 0 3603(_prcs(_trgt(45)(51)(66)(97))(_sens(0)(46)(50)(65)(96)(1)(18))(_dssslsensitivity 1))))
			(line__3647(_arch 20 0 3647(_assignment(_alias((sda_rin)(Sda_I)))(_simpleassign BUF)(_trgt(57))(_sens(2)))))
			(line__3648(_arch 21 0 3648(_assignment(_alias((scl_rin)(Scl_I)))(_simpleassign BUF)(_trgt(47))(_sens(5)))))
			(INPUT_REGS(_arch 22 0 3650(_prcs(_trgt(49)(59)(67))(_sens(0)(47)(57)(66))(_dssslsensitivity 1))))
			(MSMS_PROCESS(_arch 23 0 3669(_prcs(_trgt(84)(85))(_sens(0)(84)(86)(115)(116)(124)(1)(20)(22))(_dssslsensitivity 1))))
			(line__3691(_arch 24 0 3691(_assignment(_trgt(60))(_sens(57)(59)))))
			(line__3692(_arch 25 0 3692(_assignment(_trgt(61))(_sens(57)(59)))))
			(line__3693(_arch 26 0 3693(_assignment(_trgt(62))(_sens(60)(61)(137)(138)(140)))))
			(START_DET_PROCESS(_arch 27 0 3700(_prcs(_trgt(87))(_sens(0)(44)(47)(1))(_dssslsensitivity 1)(_read(60)))))
			(STOP_DET_PROCESS(_arch 28 0 3719(_prcs(_trgt(88))(_sens(0)(47)(61)(84)(85)(87)(1))(_dssslsensitivity 1))))
			(STOP_DET_PROCESS_B(_arch 29 0 3737(_prcs(_trgt(89))(_sens(0)(45)(47)(61)(87)(1))(_dssslsensitivity 1))))
			(SET_BUS_BUSY_PROCESS(_arch 30 0 3761(_prcs(_trgt(91))(_sens(0)(87)(88)(1))(_dssslsensitivity 1))))
			(BUS_BUSY_REG_PROCESS(_arch 31 0 3782(_prcs(_trgt(92))(_sens(0)(91)(1))(_dssslsensitivity 1))))
			(GEN_START_PROCESS(_arch 32 0 3799(_prcs(_trgt(93))(_sens(0)(84)(85)(87)(1))(_dssslsensitivity 1))))
			(GEN_STOP_PROCESS(_arch 33 0 3821(_prcs(_trgt(94))(_sens(0)(83)(84)(85)(88)(1))(_dssslsensitivity 1))))
			(GEN_MASTRE_SLAVE_PROCESS(_arch 34 0 3844(_prcs(_trgt(72))(_sens(0)(72)(83)(84)(91)(1))(_dssslsensitivity 1))))
			(line__3861(_arch 35 0 3861(_assignment(_alias((rep_start)(Rsta)))(_simpleassign BUF)(_trgt(95))(_sens(23)))))
			(GEN_STOP_AND_SCL_HIGH(_arch 36 0 3870(_prcs(_trgt(134))(_sens(0)(47)(94)(134)(1))(_dssslsensitivity 1))))
			(SCL_EDGE_PROCESS(_arch 37 0 3891(_prcs(_trgt(52)(53)(54)(55)(56))(_sens(0)(47)(49)(53)(54)(55)(1))(_dssslsensitivity 1))))
			(EARLY_ACK_HDR_PROCESS(_arch 38 0 3916(_prcs(_trgt(40))(_sens(0)(44)(56)(1))(_dssslsensitivity 1))))
			(ACK_DATA_PROCESS(_arch 39 0 3935(_prcs(_trgt(42))(_sens(0)(44)(1))(_dssslsensitivity 1))))
			(EARLY_ACK_DATA_PROCESS(_arch 40 0 3954(_prcs(_trgt(41))(_sens(0)(44)(98)(1))(_dssslsensitivity 1))))
			(DTC_I_BIT(_arch 41 0 3976(_prcs(_trgt(114))(_sens(0)(98)(1))(_dssslsensitivity 1)(_read(53)))))
			(line__3991(_arch 42 0 3991(_assignment(_alias((Dtc)(dtc_i)))(_simpleassign BUF)(_trgt(30))(_sens(114)))))
			(DTC_DELAY_PROCESS(_arch 43 0 3996(_prcs(_trgt(115)(116))(_sens(0)(114)(115)(1))(_dssslsensitivity 1))))
			(AAS_I_BIT(_arch 44 0 4017(_prcs(_trgt(111))(_sens(0)(44)(82)(88)(111)(1))(_dssslsensitivity 1))))
			(INT_AAS_PROCESS(_arch 45 0 4038(_prcs(_simple)(_trgt(31))(_sens(111)(130)))))
			(line__4051(_arch 46 0 4051(_assignment(_alias((Bb)(bus_busy)))(_simpleassign BUF)(_trgt(29))(_sens(91)))))
			(AL_I_BIT(_arch 47 0 4076(_prcs(_trgt(117))(_sens(0)(72)(83)(88)(90)(92)(93)(118)(1)(23))(_dssslsensitivity 1))))
			(INT_ARB_LOST_PROCESS(_arch 48 0 4103(_prcs(_simple)(_trgt(32))(_sens(117)))))
			(PREVENT_ARB_LOST_PROCESS(_arch 49 0 4114(_prcs(_trgt(118))(_sens(0)(87)(90)(94)(118)(1))(_dssslsensitivity 1))))
			(SRW_I_BIT(_arch 50 0 4140(_prcs(_trgt(112))(_sens(0)(44)(78(0))(112)(1))(_dssslsensitivity 1))))
			(line__4153(_arch 51 0 4153(_assignment(_alias((Srw)(srw_i)))(_simpleassign BUF)(_trgt(33))(_sens(112)))))
			(TXER_BIT(_arch 52 0 4162(_prcs(_trgt(124))(_sens(0)(44)(68)(1))(_dssslsensitivity 1)(_read(53)))))
			(TXER_EDGE_PROCESS(_arch 53 0 4180(_prcs(_trgt(125))(_sens(0)(44)(53)(55)(68)(1))(_dssslsensitivity 1))))
			(line__4195(_arch 54 0 4195(_assignment(_alias((Txer)(txer_edge)))(_simpleassign BUF)(_trgt(34))(_sens(125)))))
			(DATA_I2C_I_PROC(_arch 55 0 4201(_prcs(_trgt(110)(132))(_sens(0)(44)(53)(73)(110)(131)(1)(18))(_dssslsensitivity 1))))
			(INT_NEW_RCV_DATA_PROCESS(_arch 56 0 4223(_prcs(_simple)(_trgt(37))(_sens(132)))))
			(line__4228(_arch 57 0 4228(_assignment(_alias((Data_i2c)(data_i2c_i)))(_trgt(36))(_sens(110)))))
			(ABGC_PROCESS(_arch 66 0 4392(_prcs(_trgt(113))(_sens(0)(44)(78(d_7_0))(87)(88)(1)(17))(_dssslsensitivity 1))))
			(line__4406(_arch 67 0 4406(_assignment(_alias((Abgc)(abgc_i)))(_simpleassign BUF)(_trgt(35))(_sens(113)))))
			(SDA_SMPL(_arch 68 0 4413(_prcs(_trgt(68))(_sens(0)(57)(1))(_dssslsensitivity 1)(_read(52)))))
			(STATE_MACHINE(_arch 69 0 4433(_prcs(_trgt(44)(90))(_sens(0)(44)(68)(72)(78(0))(82)(83)(87)(88)(98)(1)(18)(25))(_dssslsensitivity 1)(_read(55)(133)))))
			(SLV_SDA(_arch 72 0 4639(_prcs(_trgt(69))(_sens(0)(44)(74)(82)(1)(16))(_dssslsensitivity 1))))
			(SHIFT_COUNT(_arch 73 0 4661(_prcs(_trgt(141))(_sens(0)(75)(76)(141)(1))(_dssslsensitivity 1))))
			(line__4675(_arch 74 0 4675(_assignment(_trgt(43))(_sens(141(8))))))
			(I2CDATA_REG_EN_CTRL(_arch 75 0 4694(_prcs(_trgt(75))(_sens(0)(44)(52)(55)(72)(87)(1))(_dssslsensitivity 1))))
			(I2CDATA_REG_LD_CTRL(_arch 76 0 4719(_prcs(_trgt(76))(_sens(0)(44)(72)(78(0))(87)(120)(1)(25))(_dssslsensitivity 1))))
			(SHFT_REG_LD_PROCESS(_arch 77 0 4747(_prcs(_trgt(77))(_sens(0)(76)(1))(_dssslsensitivity 1))))
			(NEW_XMT_PROCESS(_arch 78 0 4765(_prcs(_trgt(119))(_sens(0)(76)(77)(1))(_dssslsensitivity 1)(_read(44)(20)))))
			(line__4776(_arch 79 0 4776(_assignment(_alias((Rdy_new_xmt)(rdy_new_xmt_i)))(_simpleassign BUF)(_trgt(38))(_sens(119)))))
			(I2CHEADER_REG_CTRL(_arch 80 0 4796(_prcs(_trgt(79))(_sens(0)(44)(52)(1))(_dssslsensitivity 1))))
			(line__4809(_arch 81 0 4809(_assignment(_alias((i2c_header_ld)(_string \"0"\)))(_trgt(80)))))
			(BIT_CNT_EN_CNTL(_arch 82 0 4829(_prcs(_trgt(101))(_sens(0)(44)(53)(1))(_dssslsensitivity 1))))
			(line__4844(_arch 83 0 4844(_assignment(_trgt(99))(_sens(44)(87)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(.(iic_pkg)))
	(_static
		(50529026)
		(33686018 33686018)
		(50529027 2)
		(33686018 33686018)
		(33686018 33686018 2)
		(33686018 33686018 3)
	)
	(_model . RTL 101 -1)
)
V 000044 55 2128          1580965221582 RTL
(_unit VHDL(filter 0 4964(rtl 0 4985))
	(_version vde)
	(_time 1580965221583 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 0d025f0b505a0a1a0f5f18565e0b0b0b040b5e0a09)
	(_ent
		(_time 1580965221580)
	)
	(_inst SCL_DEBOUNCE 0 5017(_ent . debounce)
		(_gen
			((C_INERTIAL_DELAY)(_code 2))
			((C_DEFAULT)(_code 3))
		)
		(_port
			((Sysclk)(Sysclk))
			((Rst)(Rst))
			((Stable)(_code 4))
			((Unstable_n)(scl_unstable_n))
			((Noisy)(Scl_noisy))
			((Clean)(Scl_clean))
		)
	)
	(_inst SDA_DEBOUNCE 0 5043(_ent . debounce)
		(_gen
			((C_INERTIAL_DELAY)(_code 5))
			((C_DEFAULT)(_code 6))
		)
		(_port
			((Sysclk)(Sysclk))
			((Rst)(Rst))
			((Stable)(scl_unstable_n))
			((Unstable_n)(_open))
			((Noisy)(Sda_noisy))
			((Clean)(Sda_clean))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~255~12 0 4967(_scalar (_to i 0 i 255))))
		(_gen(_int SCL_INERTIAL_DELAY 0 0 4967 \5\ (_ent((i 5)))))
		(_type(_int ~INTEGER~range~0~to~255~121 0 4968(_scalar (_to i 0 i 255))))
		(_gen(_int SDA_INERTIAL_DELAY 1 0 4968 \5\ (_ent((i 5)))))
		(_port(_int Sysclk -1 0 4972(_ent(_in))))
		(_port(_int Rst -1 0 4973(_ent(_in))))
		(_port(_int Scl_noisy -1 0 4974(_ent(_in))))
		(_port(_int Scl_clean -1 0 4975(_ent(_out))))
		(_port(_int Sda_noisy -1 0 4976(_ent(_in))))
		(_port(_int Sda_clean -1 0 4977(_ent(_out))))
		(_sig(_int scl_unstable_n -1 0 4990(_arch(_uni))))
		(_prcs
			(line__5009(_arch 0 0 5009(_assertion(_mon))))
			(line__5035(_arch 1 0 5035(_assertion(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1869374240 779316067)
		(1600747617 543385961 1718513507 1920296809 1713398885 1394635375 1763724355 1953654126 543973737 1634493796 1718558841 32)
		(1600747617 543385961 1718513507 1920296809 1713398885 1394635375 1763721540 1953654126 543973737 1634493796 1718558841 32)
	)
	(_model . RTL 7 -1)
)
V 000044 55 4182          1580965221588 RTL
(_unit VHDL(dynamic_master 0 5174(rtl 0 5204))
	(_version vde)
	(_time 1580965221589 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 1c134c1a464b1d0a1d1b4a4b05464e194a1a481a1d1b1f)
	(_ent
		(_time 1580965221586)
	)
	(_object
		(_port(_int Clk -1 0 5176(_ent(_in)(_event))))
		(_port(_int Rst -1 0 5177(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~12 0 5179(_array -1((_to i 0 i 1)))))
		(_port(_int Dynamic_MSMS 0 0 5179(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 5180(_array -1((_to i 0 i 7)))))
		(_port(_int Cr 1 0 5180(_ent(_in))))
		(_port(_int Tx_fifo_rd_i -1 0 5181(_ent(_in))))
		(_port(_int Tx_data_exists -1 0 5182(_ent(_in))))
		(_port(_int AckDataState -1 0 5183(_ent(_in))))
		(_port(_int Tx_fifo_data 1 0 5184(_ent(_in))))
		(_port(_int EarlyAckHdr -1 0 5185(_ent(_in))))
		(_port(_int EarlyAckDataState -1 0 5186(_ent(_in))))
		(_port(_int Bb -1 0 5187(_ent(_in))))
		(_port(_int Msms_rst_r -1 0 5188(_ent(_in))))
		(_port(_int DynMsmsSet -1 0 5189(_ent(_out))))
		(_port(_int DynRstaSet -1 0 5190(_ent(_out))))
		(_port(_int Msms_rst -1 0 5191(_ent(_out))))
		(_port(_int TxFifoRd -1 0 5192(_ent(_out))))
		(_port(_int Txak -1 0 5193(_ent(_out))))
		(_port(_int Cr_txModeSelect_set -1 0 5194(_ent(_out))))
		(_port(_int Cr_txModeSelect_clr -1 0 5195(_ent(_out))))
		(_sig(_int firstDynStartSeen -1 0 5212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 5214(_array -1((_to i 0 i 1)))))
		(_sig(_int dynamic_MSMS_d 2 0 5214(_arch(_uni))))
		(_sig(_int rxCntDone -1 0 5215(_arch(_uni))))
		(_sig(_int forceTxakHigh -1 0 5216(_arch(_uni))))
		(_sig(_int earlyAckDataState_d1 -1 0 5217(_arch(_uni))))
		(_sig(_int ackDataState_d1 -1 0 5218(_arch(_uni))))
		(_type(_int ~UNSIGNED{0~to~7}~13 0 5219(_array -1((_to i 0 i 7)))))
		(_sig(_int rdByteCntr 3 0 5219(_arch(_uni))))
		(_sig(_int rdCntrFrmTxFifo -1 0 5220(_arch(_uni))))
		(_sig(_int callingReadAccess -1 0 5221(_arch(_uni))))
		(_sig(_int dynamic_start -1 0 5222(_arch(_uni))))
		(_sig(_int dynamic_stop -1 0 5223(_arch(_uni))))
		(_prcs
			(line__5232(_arch 0 0 5232(_assignment(_trgt(28))(_sens(2(1))(5)))))
			(line__5234(_arch 1 0 5234(_assignment(_trgt(29))(_sens(2(0))(5)))))
			(line__5236(_arch 2 0 5236(_assignment(_trgt(12))(_sens(28)(3(5))(10)))))
			(line__5240(_arch 3 0 5240(_assignment(_trgt(13))(_sens(19)(28)(4)))))
			(line__5244(_arch 4 0 5244(_assignment(_trgt(14))(_sens(21)(29)(4)(11)))))
			(line__5248(_arch 5 0 5248(_assignment(_trgt(15))(_sens(26)(4)))))
			(line__5250(_arch 6 0 5250(_assignment(_trgt(22))(_sens(25)(27)(9)))))
			(line__5254(_arch 7 0 5254(_assignment(_trgt(16))(_sens(22)(3(3))))))
			(DYN_MSMS_DLY_PROCESS(_arch 8 0 5261(_prcs(_trgt(20))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(DYN_START_PROCESS(_arch 9 0 5277(_prcs(_trgt(19))(_sens(0)(19)(28)(1)(3(5))(4))(_dssslsensitivity 1))))
			(DYN_RD_ACCESS_PROCESS(_arch 10 0 5298(_prcs(_trgt(27))(_sens(0)(28)(1)(4)(7(7)))(_dssslsensitivity 1))))
			(DYN_MODE_SELECT_SET_PROCESS(_arch 11 0 5317(_prcs(_trgt(17))(_sens(0)(19)(27)(1)(8))(_dssslsensitivity 1))))
			(DYN_MODE_SELECT_CLR_PROCESS(_arch 12 0 5336(_prcs(_trgt(18))(_sens(0)(19)(27)(1)(8))(_dssslsensitivity 1))))
			(DYN_RD_CNTR_PROCESS(_arch 13 0 5355(_prcs(_trgt(26))(_sens(0)(27)(1)(5)(8))(_dssslsensitivity 1))))
			(DYN_RD_BYTE_CNTR_PROCESS(_arch 14 0 5377(_prcs(_trgt(25))(_sens(0)(23)(25)(26)(1)(7)(9))(_dssslsensitivity 1))))
			(DYN_EARLY_DATA_ACK_PROCESS(_arch 15 0 5399(_prcs(_trgt(23))(_sens(0)(1)(9))(_dssslsensitivity 1))))
			(DYN_STATE_DATA_ACK_PROCESS(_arch 16 0 5415(_prcs(_trgt(24))(_sens(0)(1)(6))(_dssslsensitivity 1))))
			(DYN_RX_CNT_PROCESS(_arch 17 0 5431(_prcs(_trgt(21))(_sens(0)(24)(25)(27)(1)(6))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_part (2(1))(2(0))(3(5))(3(3))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
	)
	(_model . RTL 18 -1)
)
V 000044 55 13290         1580965221600 RTL
(_unit VHDL(axi_ipif_ssp1 0 5601(rtl 0 5661))
	(_version vde)
	(_time 1580965221601 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 2c237929777b71397a2b74293c76742a2a297a2b2f2b2f)
	(_ent
		(_time 1580965221597)
	)
	(_inst AXI_LITE_IPIF_I 0 5782(_ent axi_lite_ipif_v3_0_4 axi_lite_ipif)
		(_gen
			((C_S_AXI_DATA_WIDTH)(_code 14))
			((C_S_AXI_ADDR_WIDTH)(_code 15))
			((C_S_AXI_MIN_SIZE)(_code 16))
			((C_USE_WSTRB)(_code 17))
			((C_DPHASE_TIMEOUT)(_code 18))
			((C_ARD_ADDR_RANGE_ARRAY)(_code 19))
			((C_ARD_NUM_CE_ARRAY)(_code 20))
			((C_FAMILY)(_code 21))
		)
		(_port
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
			((Bus2IP_Clk)(AXI_Bus2IP_Clk))
			((Bus2IP_Resetn)(AXI_Bus2IP_Resetn))
			((Bus2IP_Addr)(AXI_Bus2IP_Addr))
			((Bus2IP_RNW)(AXI_Bus2IP_RNW))
			((Bus2IP_BE)(_open))
			((Bus2IP_CS)(AXI_Bus2IP_CS))
			((Bus2IP_RdCE)(AXI_Bus2IP_RdCE))
			((Bus2IP_WrCE)(AXI_Bus2IP_WrCE))
			((Bus2IP_Data)(AXI_Bus2IP_Data))
			((IP2Bus_Data)(AXI_IP2Bus_Data))
			((IP2Bus_WrAck)(AXI_IP2Bus_WrAck))
			((IP2Bus_RdAck)(AXI_IP2Bus_RdAck))
			((IP2Bus_Error)(AXI_IP2Bus_Error))
		)
	)
	(_inst X_INTERRUPT_CONTROL 0 5839(_ent interrupt_control_v3_1_4 interrupt_control)
		(_gen
			((C_NUM_CE)(_code 22))
			((C_NUM_IPIF_IRPT_SRC)(_code 23))
			((C_IP_INTR_MODE_ARRAY)(_code 24))
			((C_INCLUDE_DEV_PENCODER)(_code 25))
			((C_INCLUDE_DEV_ISC)(_code 26))
			((C_IPIF_DWIDTH)(_code 27))
		)
		(_port
			((bus2ip_clk)(AXI_Bus2IP_Clk))
			((bus2ip_reset)(reset2IP_Reset))
			((bus2ip_data)(AXI_Bus2IP_Data))
			((bus2ip_be)(_code 28))
			((interrupt_rdce)(AXI_Bus2IP_RdCE(_range 29)))
			((interrupt_wrce)(AXI_Bus2IP_WrCE(_range 30)))
			((ipif_reg_interrupts)(_code 31))
			((ipif_lvl_interrupts)(_code 32))
			((ip2bus_intrevent)(IIC2Bus_IntrEvent))
			((intr2bus_devintr)(IIC2INTC_Irpt))
			((intr2bus_dbus)(Intr2Bus_DBus))
			((intr2bus_wrack)(_open))
			((intr2bus_rdack)(_open))
			((intr2bus_error)(_open))
			((intr2bus_retry)(_open))
			((intr2bus_toutsup)(_open))
		)
	)
	(_inst X_SOFT_RESET 0 5904(_ent . soft_reset)
		(_gen
			((C_SIPIF_DWIDTH)(_code 33))
			((C_RESET_WIDTH)(_code 34))
		)
		(_port
			((Bus2IP_Reset)(AXI_Bus2IP_Reset))
			((Bus2IP_Clk)(AXI_Bus2IP_Clk))
			((Bus2IP_WrCE)(AXI_Bus2IP_WrCE(_index 35)))
			((Bus2IP_Data)(AXI_Bus2IP_Data))
			((Bus2IP_BE)(_code 36))
			((Reset2IP_Reset)(reset2IP_Reset))
			((Reset2Bus_WrAck)(_open))
			((Reset2Bus_Error)(reset2Bus_Error))
			((Reset2Bus_ToutSup)(_open))
		)
	)
	(_object
		(_gen(_int C_NUM_IIC_REGS -1 0 5604 \10\ (_ent gms((i 10)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -1 0 5606 \9\ (_ent gms((i 9)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 5607(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_DATA_WIDTH 0 0 5607 \32\ (_ent gms((i 32)))))
		(_type(_int ~STRING~12 0 5609(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 1 0 5609(_ent(_string \"virtex7"\))))
		(_port(_int S_AXI_ACLK -3 0 5615(_ent(_in))))
		(_port(_int S_AXI_ARESETN -3 0 5616(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~12 0 5617(_array -3((_to i 0 i 7)))))
		(_port(_int IIC2Bus_IntrEvent 2 0 5617(_ent(_in))))
		(_port(_int IIC2INTC_Irpt -3 0 5619(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 5622(_array -3((_dto c 37 i 0)))))
		(_port(_int S_AXI_AWADDR 3 0 5622(_ent(_in))))
		(_port(_int S_AXI_AWVALID -3 0 5624(_ent(_in))))
		(_port(_int S_AXI_AWREADY -3 0 5625(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 5626(_array -3((_dto c 38 i 0)))))
		(_port(_int S_AXI_WDATA 4 0 5626(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH/8}-1~downto~0}~12 0 5628(_array -3((_dto c 39 i 0)))))
		(_port(_int S_AXI_WSTRB 5 0 5628(_ent(_in))))
		(_port(_int S_AXI_WVALID -3 0 5630(_ent(_in))))
		(_port(_int S_AXI_WREADY -3 0 5631(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5632(_array -3((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 6 0 5632(_ent(_out))))
		(_port(_int S_AXI_BVALID -3 0 5633(_ent(_out))))
		(_port(_int S_AXI_BREADY -3 0 5634(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~122 0 5635(_array -3((_dto c 40 i 0)))))
		(_port(_int S_AXI_ARADDR 7 0 5635(_ent(_in))))
		(_port(_int S_AXI_ARVALID -3 0 5637(_ent(_in))))
		(_port(_int S_AXI_ARREADY -3 0 5638(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~124 0 5639(_array -3((_dto c 41 i 0)))))
		(_port(_int S_AXI_RDATA 8 0 5639(_ent(_out))))
		(_port(_int S_AXI_RRESP 6 0 5641(_ent(_out))))
		(_port(_int S_AXI_RVALID -3 0 5642(_ent(_out))))
		(_port(_int S_AXI_RREADY -3 0 5643(_ent(_in))))
		(_port(_int Bus2IIC_Clk -3 0 5646(_ent(_out))))
		(_port(_int Bus2IIC_Reset -3 0 5647(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~12 0 5648(_array -3((_to i 0 c 42)))))
		(_port(_int Bus2IIC_Addr 9 0 5648(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~12 0 5649(_array -3((_to i 0 c 43)))))
		(_port(_int Bus2IIC_Data 10 0 5649(_ent(_out))))
		(_port(_int Bus2IIC_RNW -3 0 5650(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_IIC_REGS-1}~12 0 5651(_array -3((_to i 0 c 44)))))
		(_port(_int Bus2IIC_RdCE 11 0 5651(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_IIC_REGS-1}~126 0 5652(_array -3((_to i 0 c 45)))))
		(_port(_int Bus2IIC_WrCE 12 0 5652(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~128 0 5653(_array -3((_to i 0 c 46)))))
		(_port(_int IIC2Bus_Data 13 0 5653(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 5669(_array -3((_to i 0 i 31)))))
		(_cnst(_int ZEROES 14 0 5669(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 5671(_array -3((_to i 0 i 31)))))
		(_cnst(_int INTR_BASEADDR 15 0 5671(_arch(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~132 0 5673(_array -3((_to i 0 i 31)))))
		(_cnst(_int INTR_HIGHADDR 16 0 5673(_arch(_string \"00000000000000000000000000111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~134 0 5676(_array -3((_to i 0 i 31)))))
		(_cnst(_int RST_BASEADDR 17 0 5676(_arch(_string \"00000000000000000000000001000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~136 0 5679(_array -3((_to i 0 i 31)))))
		(_cnst(_int RST_HIGHADDR 18 0 5679(_arch(_string \"00000000000000000000000001000011"\))))
		(_type(_int ~STD_LOGIC_VECTOR~138 0 5682(_array -3((_to i 0 i 31)))))
		(_cnst(_int IIC_REG_BASEADDR 19 0 5682(_arch(_string \"00000000000000000000000100000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1310 0 5685(_array -3((_to i 0 i 31)))))
		(_cnst(_int IIC_REG_HIGHADDR 20 0 5685(_arch(_string \"00000000000000000000000111111111"\))))
		(_type(_int ~SLV64_ARRAY_TYPE~13 0 5688(_array -4((_to i 0 i 5)))))
		(_cnst(_int C_ARD_ADDR_RANGE_ARRAY 21 0 5688(_arch(((_string \"0000000000000000000000000000000000000000000000000000000000000000"\))((_string \"0000000000000000000000000000000000000000000000000000000000111111"\))((_string \"0000000000000000000000000000000000000000000000000000000001000000"\))((_string \"0000000000000000000000000000000000000000000000000000000001000011"\))((_string \"0000000000000000000000000000000000000000000000000000000100000000"\))((_string \"0000000000000000000000000000000000000000000000000000000111111111"\))))))
		(_cnst(_int C_ARD_IDX_INTERRUPT -1 0 5698(_arch((i 0)))))
		(_cnst(_int C_ARD_IDX_RESET -1 0 5699(_arch((i 1)))))
		(_cnst(_int C_ARD_IDX_IIC_REGS -1 0 5700(_arch((i 2)))))
		(_type(_int ~INTEGER_ARRAY_TYPE~13 0 5704(_array -1((_to i 0 i 7)))))
		(_cnst(_int C_IP_INTR_MODE_ARRAY 22 0 5704(_arch(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))))))
		(_cnst(_int C_INCLUDE_DEV_PENCODER -5 0 5706(_arch((i 0)))))
		(_cnst(_int C_INCLUDE_DEV_ISC -5 0 5707(_arch((i 0)))))
		(_cnst(_int C_NUM_INTERRUPT_REGS -1 0 5709(_arch((i 16)))))
		(_cnst(_int C_NUM_RESET_REGS -1 0 5710(_arch((i 1)))))
		(_type(_int ~INTEGER_ARRAY_TYPE~1312 0 5712(_array -1((_to i 0 i 2)))))
		(_cnst(_int C_ARD_NUM_CE_ARRAY 23 0 5712(_arch gms(_code 47))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 5719(_array -3((_dto i 31 i 0)))))
		(_cnst(_int C_S_AXI_MIN_SIZE 24 0 5719(_arch(_string \"00000000000000000000000111111111"\))))
		(_cnst(_int C_USE_WSTRB -1 0 5722(_arch((i 0)))))
		(_cnst(_int C_DPHASE_TIMEOUT -1 0 5724(_arch((i 8)))))
		(_type(_int INTERRUPT_CE_RNG 0 5726(_scalar (_range 48))))
		(_type(_int RESET_CE_RNG 0 5730(_scalar (_range 49))))
		(_type(_int IIC_CE_RNG 0 5734(_scalar (_range 50))))
		(_sig(_int AXI_Bus2IP_Clk -3 0 5743(_arch(_uni)(_event))))
		(_sig(_int AXI_Bus2IP_Resetn -3 0 5744(_arch(_uni))))
		(_sig(_int AXI_Bus2IP_Reset -3 0 5745(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~13 0 5746(_array -3((_to i 0 c 51)))))
		(_sig(_int AXI_IP2Bus_Data 28 0 5746(_arch(_uni))))
		(_sig(_int AXI_IP2Bus_WrAck -3 0 5747(_arch(_uni))))
		(_sig(_int AXI_IP2Bus_RdAck -3 0 5748(_arch(_uni))))
		(_sig(_int AXI_IP2Bus_WrAck1 -3 0 5749(_arch(_uni))))
		(_sig(_int AXI_IP2Bus_RdAck1 -3 0 5750(_arch(_uni))))
		(_sig(_int AXI_IP2Bus_WrAck2 -3 0 5751(_arch(_uni))))
		(_sig(_int AXI_IP2Bus_RdAck2 -3 0 5752(_arch(_uni))))
		(_sig(_int Intr2Bus_WrAck -3 0 5753(_arch(_uni))))
		(_sig(_int Intr2Bus_RdAck -3 0 5754(_arch(_uni))))
		(_sig(_int AXI_IP2Bus_Error -3 0 5755(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~13 0 5756(_array -3((_to i 0 c 52)))))
		(_sig(_int AXI_Bus2IP_Addr 29 0 5756(_arch(_uni))))
		(_sig(_int AXI_Bus2IP_Data 28 0 5757(_arch(_uni))))
		(_sig(_int AXI_Bus2IP_RNW -3 0 5758(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{C_ARD_ADDR_RANGE_ARRAY'length}/2}-1}~13 0 5759(_array -3((_to i 0 i 2)))))
		(_sig(_int AXI_Bus2IP_CS 30 0 5759(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~calc_num_ce{C_ARD_NUM_CE_ARRAY}-1}~13 0 5761(_array -3((_to i 0 c 53)))))
		(_sig(_int AXI_Bus2IP_RdCE 31 0 5761(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~calc_num_ce{C_ARD_NUM_CE_ARRAY}-1}~1314 0 5763(_array -3((_to i 0 c 54)))))
		(_sig(_int AXI_Bus2IP_WrCE 32 0 5763(_arch(_uni))))
		(_sig(_int reset2Bus_Error -3 0 5766(_arch(_uni))))
		(_sig(_int reset2IP_Reset -3 0 5767(_arch(_uni))))
		(_sig(_int Intr2Bus_DevIntr -3 0 5770(_arch(_uni))))
		(_sig(_int Intr2Bus_DBus 28 0 5771(_arch(_uni))))
		(_prcs
			(line__5780(_arch 0 0 5780(_assignment(_alias((AXI_Bus2IP_Reset)(AXI_Bus2IP_Resetn)))(_simpleassign "not")(_trgt(31))(_sens(30)))))
			(line__5929(_arch 1 0 5929(_assignment(_alias((Bus2IIC_Clk)(AXI_Bus2IP_Clk)))(_simpleassign BUF)(_trgt(21))(_sens(29)))))
			(line__5930(_arch 2 0 5930(_assignment(_alias((Bus2IIC_Reset)(reset2IP_Reset)))(_simpleassign BUF)(_trgt(22))(_sens(49)))))
			(line__5931(_arch 3 0 5931(_assignment(_trgt(23))(_sens(42)))))
			(line__5932(_arch 4 0 5932(_assignment(_trgt(24))(_sens(43)))))
			(line__5933(_arch 5 0 5933(_assignment(_alias((Bus2IIC_RNW)(AXI_Bus2IP_RNW)))(_simpleassign BUF)(_trgt(25))(_sens(44)))))
			(line__5934(_arch 6 0 5934(_assignment(_trgt(26))(_sens(46(_range 55)))(_read(46(_range 56))))))
			(line__5935(_arch 7 0 5935(_assignment(_trgt(27))(_sens(47(_range 57)))(_read(47(_range 58))))))
			(line__5940(_arch 8 0 5940(_prcs(_trgt(36)(38))(_sens(29)(38)(44)(45))(_dssslsensitivity 1))))
			(line__5948(_arch 9 0 5948(_assignment(_trgt(34))(_sens(36)(38)))))
			(line__5950(_arch 10 0 5950(_prcs(_trgt(35)(37))(_sens(29)(37)(44)(45))(_dssslsensitivity 1))))
			(line__5958(_arch 11 0 5958(_assignment(_trgt(33))(_sens(35)(37)))))
			(line__5962(_arch 12 0 5962(_assignment(_trgt(32))(_sens(51)(28)))))
			(line__5963(_arch 13 0 5963(_assignment(_alias((AXI_IP2Bus_Error)(reset2Bus_Error)))(_simpleassign BUF)(_trgt(41))(_sens(48)))))
		)
		(_subprogram
			(_ext calc_start_ce_index(2 3))
			(_ext calc_num_ce(2 2))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.SLV64_TYPE(2 SLV64_TYPE)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.INTEGER_ARRAY_TYPE(2 INTEGER_ARRAY_TYPE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(axi_lite_ipif_v3_0_4(ipif_pkg))(ieee(std_logic_misc)))
	(_static
		(50529027)
		(514)
		(2)
	)
	(_model . RTL 59 -1)
)
V 000044 55 17099         1580965221613 RTL
(_unit VHDL(iic 0 6117(rtl 0 6187))
	(_version vde)
	(_time 1580965221614 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 3b34663e606c6c2d323f373d2861633d323d383d323d32)
	(_ent
		(_time 1580965221610)
	)
	(_inst X_AXI_IPIF_SSP1 0 6286(_ent . axi_ipif_ssp1)
		(_gen
			((C_NUM_IIC_REGS)(_code 8))
			((C_S_AXI_ADDR_WIDTH)(_code 9))
			((C_S_AXI_DATA_WIDTH)(_code 10))
			((C_FAMILY)(_code 11))
		)
		(_port
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((IIC2Bus_IntrEvent)(IIC2Bus_IntrEvent))
			((IIC2INTC_Irpt)(IIC2INTC_Irpt))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
			((Bus2IIC_Clk)(Bus2IIC_Clk))
			((Bus2IIC_Reset)(Bus2IIC_Reset))
			((Bus2IIC_Addr)(Bus2IIC_Addr))
			((Bus2IIC_Data)(Bus2IIC_Data))
			((Bus2IIC_RNW)(Bus2IIC_RNW))
			((Bus2IIC_RdCE)(Bus2IIC_RdCE))
			((Bus2IIC_WrCE)(Bus2IIC_WrCE))
			((IIC2Bus_Data)(IIC2Bus_Data))
		)
	)
	(_inst REG_INTERFACE_I 0 6340(_ent . reg_interface)
		(_gen
			((C_SCL_INERTIAL_DELAY)(_code 12))
			((C_S_AXI_ACLK_FREQ_HZ)(_code 13))
			((C_IIC_FREQ)(_code 14))
			((C_SMBUS_PMBUS_HOST)(_code 15))
			((C_TX_FIFO_EXIST)(_code 16))
			((C_TX_FIFO_BITS)(_code 17))
			((C_RC_FIFO_EXIST)(_code 18))
			((C_RC_FIFO_BITS)(_code 19))
			((C_TEN_BIT_ADR)(_code 20))
			((C_GPO_WIDTH)(_code 21))
			((C_S_AXI_ADDR_WIDTH)(_code 22))
			((C_S_AXI_DATA_WIDTH)(_code 23))
			((C_SIZE)(_code 24))
			((C_NUM_IIC_REGS)(_code 25))
			((C_DEFAULT_VALUE)(_code 26))
		)
		(_port
			((Clk)(Bus2IIC_Clk))
			((Rst)(Bus2IIC_Reset))
			((Bus2IIC_Addr)(Bus2IIC_Addr))
			((Bus2IIC_Data)(Bus2IIC_Data(_range 27)))
			((Bus2IIC_WrCE)(Bus2IIC_WrCE))
			((Bus2IIC_RdCE)(Bus2IIC_RdCE))
			((IIC2Bus_Data)(IIC2Bus_Data(_range 28)))
			((IIC2Bus_IntrEvent)(IIC2Bus_IntrEvent))
			((Gpo)(Gpo(_range 29)))
			((Cr)(Cr))
			((Msms_rst)(Msms_rst))
			((Rsta_rst)(Rsta_rst))
			((Msms_set)(Msms_set))
			((DynMsmsSet)(dynMsmsSet))
			((DynRstaSet)(dynRstaSet))
			((Cr_txModeSelect_set)(cr_txModeSelect_set))
			((Cr_txModeSelect_clr)(cr_txModeSelect_clr))
			((Aas)(Aas))
			((Bb)(Bb))
			((Srw)(Srw))
			((Abgc)(Abgc))
			((Dtr)(Dtr))
			((Rdy_new_xmt)(Rdy_new_xmt))
			((Dtre)(Dtre))
			((Drr)(Drr))
			((Data_i2c)(Data_i2c))
			((New_rcv_dta)(New_rcv_dta))
			((Ro_prev)(Ro_prev))
			((Adr)(Adr))
			((Ten_adr)(Ten_adr))
			((Al)(Al))
			((Txer)(Txer))
			((Tx_under_prev)(Tx_under_prev))
			((Timing_param_tsusta)(Timing_param_tsusta))
			((Timing_param_tsusto)(Timing_param_tsusto))
			((Timing_param_thdsta)(Timing_param_thdsta))
			((Timing_param_tsudat)(Timing_param_tsudat))
			((Timing_param_tbuf)(Timing_param_tbuf))
			((Timing_param_thigh)(Timing_param_thigh))
			((Timing_param_tlow)(Timing_param_tlow))
			((Timing_param_thddat)(Timing_param_thddat))
			((Tx_fifo_data)(Tx_fifo_data(t_0_7)))
			((Tx_data_exists)(Tx_data_exists))
			((Tx_fifo_wr)(Tx_fifo_wr))
			((Tx_fifo_rd)(Tx_fifo_rd))
			((Tx_fifo_rst)(Tx_fifo_rst))
			((Tx_fifo_Full)(Tx_fifo_full))
			((Tx_addr)(Tx_addr(t_0_3)))
			((Rc_fifo_data)(Rc_fifo_data(t_0_7)))
			((Rc_fifo_wr)(Rc_fifo_wr))
			((Rc_fifo_rd)(Rc_fifo_rd))
			((Rc_fifo_Full)(Rc_fifo_full))
			((Rc_data_Exists)(Rc_Data_Exists))
			((Rc_addr)(Rc_addr(t_0_3)))
			((reg_empty)(reg_empty))
		)
	)
	(_inst FILTER_I 0 6422(_ent . filter)
		(_gen
			((SCL_INERTIAL_DELAY)(_code 30))
			((SDA_INERTIAL_DELAY)(_code 31))
		)
		(_port
			((Sysclk)(Bus2IIC_Clk))
			((Rst)(Bus2IIC_Reset))
			((Scl_noisy)(Scl_I))
			((Scl_clean)(scl_clean))
			((Sda_noisy)(Sda_I))
			((Sda_clean)(sda_clean))
		)
	)
	(_inst IIC_CONTROL_I 0 6441(_ent . iic_control)
		(_gen
			((C_SCL_INERTIAL_DELAY)(_code 32))
			((C_S_AXI_ACLK_FREQ_HZ)(_code 33))
			((C_IIC_FREQ)(_code 34))
			((C_SIZE)(_code 35))
			((C_TEN_BIT_ADR)(_code 36))
			((C_SDA_LEVEL)(_code 37))
			((C_SMBUS_PMBUS_HOST)(_code 38))
		)
		(_port
			((Sys_clk)(Bus2IIC_Clk))
			((Reset)(Cr(7)))
			((Sda_I)(sda_clean))
			((Sda_O)(Sda_O))
			((Sda_T)(Sda_T))
			((Scl_I)(scl_clean))
			((Scl_O)(Scl_O))
			((Scl_T)(Scl_T))
			((Timing_param_tsusta)(Timing_param_tsusta))
			((Timing_param_tsusto)(Timing_param_tsusto))
			((Timing_param_thdsta)(Timing_param_thdsta))
			((Timing_param_tsudat)(Timing_param_tsudat))
			((Timing_param_tbuf)(Timing_param_tbuf))
			((Timing_param_thigh)(Timing_param_thigh))
			((Timing_param_tlow)(Timing_param_tlow))
			((Timing_param_thddat)(Timing_param_thddat))
			((Txak)(txak))
			((Gc_en)(Cr(1)))
			((Ro_prev)(Ro_prev))
			((Dtre)(Dtre))
			((Msms)(Cr(5)))
			((Msms_rst)(Msms_rst_r))
			((Msms_set)(Msms_set))
			((Rsta)(Cr(2)))
			((Rsta_rst)(Rsta_rst))
			((Tx)(Cr(4)))
			((Dtr)(Dtr))
			((Adr)(Adr))
			((Ten_adr)(Ten_adr))
			((Bb)(Bb))
			((Dtc)(Dtc))
			((Aas)(Aas))
			((Al)(Al))
			((Srw)(Srw))
			((Txer)(Txer))
			((Abgc)(Abgc))
			((Data_i2c)(Data_i2c))
			((New_rcv_dta)(New_rcv_dta))
			((Rdy_new_xmt)(Rdy_new_xmt))
			((Tx_under_prev)(Tx_under_prev))
			((EarlyAckHdr)(earlyAckHdr))
			((EarlyAckDataState)(earlyAckDataState))
			((AckDataState)(ackDataState))
			((reg_empty)(reg_empty))
		)
	)
	(_inst WRITE_FIFO_I 0 6506(_ent . SRL_FIFO)
		(_gen
			((C_DATA_BITS)(_code 39))
			((C_DEPTH)(_code 40))
		)
		(_port
			((Clk)(Bus2IIC_Clk))
			((Reset)(Tx_fifo_rst))
			((FIFO_Write)(Tx_fifo_wr_i))
			((Data_In)(Bus2IIC_Data(t_24_31)))
			((FIFO_Read)(txFifoRd))
			((Data_Out)(Tx_fifo_data(t_0_7)))
			((FIFO_Full)(Tx_fifo_full))
			((Data_Exists)(Tx_data_exists))
			((Addr)(Tx_addr(t_0_3)))
		)
	)
	(_inst READ_FIFO_I 0 6530(_ent . SRL_FIFO)
		(_gen
			((C_DATA_BITS)(_code 41))
			((C_DEPTH)(_code 42))
		)
		(_port
			((Clk)(Bus2IIC_Clk))
			((Reset)(Bus2IIC_Reset))
			((FIFO_Write)(Rc_fifo_wr_i))
			((Data_In)(Data_i2c(t_0_7)))
			((FIFO_Read)(Rc_fifo_rd_i))
			((Data_Out)(Rc_fifo_data(t_0_7)))
			((FIFO_Full)(Rc_fifo_full))
			((Data_Exists)(Rc_Data_Exists))
			((Addr)(Rc_addr(t_0_3)))
		)
	)
	(_inst DYN_MASTER_I 0 6594(_ent . dynamic_master)
		(_port
			((Clk)(Bus2IIC_Clk))
			((Rst)(Tx_fifo_rst))
			((Dynamic_MSMS)(dynamic_MSMS))
			((Cr)(Cr))
			((Tx_fifo_rd_i)(Tx_fifo_rd_i))
			((Tx_data_exists)(Tx_data_exists))
			((AckDataState)(ackDataState))
			((Tx_fifo_data)(Tx_fifo_data))
			((EarlyAckHdr)(earlyAckHdr))
			((EarlyAckDataState)(earlyAckDataState))
			((Bb)(Bb))
			((Msms_rst_r)(Msms_rst_r))
			((DynMsmsSet)(dynMsmsSet))
			((DynRstaSet)(dynRstaSet))
			((Msms_rst)(Msms_rst))
			((TxFifoRd)(txFifoRd))
			((Txak)(txak))
			((Cr_txModeSelect_set)(cr_txModeSelect_set))
			((Cr_txModeSelect_clr)(cr_txModeSelect_clr))
		)
	)
	(_inst WRITE_FIFO_CTRL_I 0 6633(_ent . SRL_FIFO)
		(_gen
			((C_DATA_BITS)(_code 43))
			((C_DEPTH)(_code 44))
		)
		(_port
			((Clk)(Bus2IIC_Clk))
			((Reset)(Tx_fifo_rst))
			((FIFO_Write)(ctrl_fifo_wr_i))
			((Data_In)(ctrlFifoDin))
			((FIFO_Read)(txFifoRd))
			((Data_Out)(dynamic_MSMS))
			((FIFO_Full)(_open))
			((Data_Exists)(_open))
			((Addr)(_open))
		)
	)
	(_object
		(_gen(_int C_NUM_IIC_REGS -1 0 6121 \10\ (_ent gms((i 10)))))
		(_gen(_int C_S_AXI_ACLK_FREQ_HZ -1 0 6124 \100000000\ (_ent((i 100000000)))))
		(_gen(_int C_IIC_FREQ -1 0 6125 \100000\ (_ent((i 100000)))))
		(_gen(_int C_TEN_BIT_ADR -1 0 6126 \0\ (_ent((i 0)))))
		(_gen(_int C_GPO_WIDTH -1 0 6127 \0\ (_ent gms((i 0)))))
		(_gen(_int C_SCL_INERTIAL_DELAY -1 0 6128 \0\ (_ent((i 0)))))
		(_gen(_int C_SDA_INERTIAL_DELAY -1 0 6129 \0\ (_ent((i 0)))))
		(_gen(_int C_SDA_LEVEL -1 0 6130 \1\ (_ent((i 1)))))
		(_gen(_int C_SMBUS_PMBUS_HOST -1 0 6131 \0\ (_ent((i 0)))))
		(_gen(_int C_TX_FIFO_EXIST -2 0 6132 \TRUE\ (_ent((i 1)))))
		(_gen(_int C_RC_FIFO_EXIST -2 0 6133 \TRUE\ (_ent((i 1)))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -1 0 6134 \9\ (_ent gms((i 9)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 6135(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_DATA_WIDTH 0 0 6135 \32\ (_ent gms((i 32)))))
		(_type(_int ~STRING~12 0 6136(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 1 0 6136(_ent(_string \"virtex7"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6137(_array -4((_dto i 7 i 0)))))
		(_gen(_int C_DEFAULT_VALUE 2 0 6137(_ent(_string \"11111111"\))))
		(_port(_int S_AXI_ACLK -4 0 6143(_ent(_in))))
		(_port(_int S_AXI_ARESETN -4 0 6144(_ent(_in))))
		(_port(_int IIC2INTC_Irpt -4 0 6145(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~12 0 6148(_array -4((_dto c 45 i 0)))))
		(_port(_int S_AXI_AWADDR 3 0 6148(_ent(_in))))
		(_port(_int S_AXI_AWVALID -4 0 6150(_ent(_in))))
		(_port(_int S_AXI_AWREADY -4 0 6151(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~12 0 6152(_array -4((_dto c 46 i 0)))))
		(_port(_int S_AXI_WDATA 4 0 6152(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH/8}-1~downto~0}~12 0 6154(_array -4((_dto c 47 i 0)))))
		(_port(_int S_AXI_WSTRB 5 0 6154(_ent(_in))))
		(_port(_int S_AXI_WVALID -4 0 6156(_ent(_in))))
		(_port(_int S_AXI_WREADY -4 0 6157(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6158(_array -4((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 6 0 6158(_ent(_out))))
		(_port(_int S_AXI_BVALID -4 0 6159(_ent(_out))))
		(_port(_int S_AXI_BREADY -4 0 6160(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_ADDR_WIDTH-1~downto~0}~122 0 6161(_array -4((_dto c 48 i 0)))))
		(_port(_int S_AXI_ARADDR 7 0 6161(_ent(_in))))
		(_port(_int S_AXI_ARVALID -4 0 6163(_ent(_in))))
		(_port(_int S_AXI_ARREADY -4 0 6164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~124 0 6165(_array -4((_dto c 49 i 0)))))
		(_port(_int S_AXI_RDATA 8 0 6165(_ent(_out))))
		(_port(_int S_AXI_RRESP 6 0 6167(_ent(_out))))
		(_port(_int S_AXI_RVALID -4 0 6168(_ent(_out))))
		(_port(_int S_AXI_RREADY -4 0 6169(_ent(_in))))
		(_port(_int Sda_I -4 0 6172(_ent(_in))))
		(_port(_int Sda_O -4 0 6173(_ent(_out))))
		(_port(_int Sda_T -4 0 6174(_ent(_out))))
		(_port(_int Scl_I -4 0 6175(_ent(_in))))
		(_port(_int Scl_O -4 0 6176(_ent(_out))))
		(_port(_int Scl_T -4 0 6177(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_GPO_WIDTH-1}~12 0 6178(_array -4((_to i 0 c 50)))))
		(_port(_int Gpo 9 0 6178(_ent(_out))))
		(_cnst(_int C_SIZE -1 0 6193(_arch gms(_code 51))))
		(_sig(_int Msms_rst -4 0 6195(_arch(_uni))))
		(_sig(_int Msms_set -4 0 6196(_arch(_uni))))
		(_sig(_int Rsta_rst -4 0 6197(_arch(_uni))))
		(_sig(_int Dtc -4 0 6198(_arch(_uni))))
		(_sig(_int Rdy_new_xmt -4 0 6199(_arch(_uni))))
		(_sig(_int New_rcv_dta -4 0 6200(_arch(_uni))))
		(_sig(_int Ro_prev -4 0 6201(_arch(_uni))))
		(_sig(_int Dtre -4 0 6202(_arch(_uni))))
		(_sig(_int Bb -4 0 6203(_arch(_uni))))
		(_sig(_int Aas -4 0 6204(_arch(_uni))))
		(_sig(_int Al -4 0 6205(_arch(_uni))))
		(_sig(_int Srw -4 0 6206(_arch(_uni))))
		(_sig(_int Txer -4 0 6207(_arch(_uni))))
		(_sig(_int Tx_under_prev -4 0 6208(_arch(_uni))))
		(_sig(_int Abgc -4 0 6209(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 6210(_array -4((_to i 0 i 7)))))
		(_sig(_int Data_i2c 10 0 6210(_arch(_uni))))
		(_sig(_int Adr 10 0 6211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~to~7}~13 0 6212(_array -4((_to i 5 i 7)))))
		(_sig(_int Ten_adr 11 0 6212(_arch(_uni))))
		(_sig(_int Cr 10 0 6213(_arch(_uni))))
		(_sig(_int Drr 10 0 6214(_arch(_uni))))
		(_sig(_int Dtr 10 0 6215(_arch(_uni))))
		(_sig(_int Tx_fifo_data 10 0 6216(_arch(_uni))))
		(_sig(_int Tx_data_exists -4 0 6217(_arch(_uni))))
		(_sig(_int Tx_fifo_wr -4 0 6218(_arch(_uni))))
		(_sig(_int Tx_fifo_wr_i -4 0 6219(_arch(_uni))))
		(_sig(_int Tx_fifo_wr_d -4 0 6220(_arch(_uni))))
		(_sig(_int Tx_fifo_rd -4 0 6221(_arch(_uni))))
		(_sig(_int Tx_fifo_rd_i -4 0 6222(_arch(_uni))))
		(_sig(_int Tx_fifo_rd_d -4 0 6223(_arch(_uni))))
		(_sig(_int Tx_fifo_rst -4 0 6224(_arch(_uni))))
		(_sig(_int Tx_fifo_full -4 0 6225(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~TX_FIFO_BITS-1}~13 0 6226(_array -4((_to i 0 i 3)))))
		(_sig(_int Tx_addr 12 0 6226(_arch(_uni))))
		(_sig(_int Rc_fifo_data 10 0 6227(_arch(_uni))))
		(_sig(_int Rc_fifo_wr -4 0 6228(_arch(_uni))))
		(_sig(_int Rc_fifo_wr_i -4 0 6229(_arch(_uni))))
		(_sig(_int Rc_fifo_wr_d -4 0 6230(_arch(_uni))))
		(_sig(_int Rc_fifo_rd -4 0 6231(_arch(_uni))))
		(_sig(_int Rc_fifo_rd_i -4 0 6232(_arch(_uni))))
		(_sig(_int Rc_fifo_rd_d -4 0 6233(_arch(_uni))))
		(_sig(_int Rc_fifo_full -4 0 6234(_arch(_uni))))
		(_sig(_int Rc_Data_Exists -4 0 6235(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~RC_FIFO_BITS-1}~13 0 6236(_array -4((_to i 0 i 3)))))
		(_sig(_int Rc_addr 13 0 6236(_arch(_uni))))
		(_sig(_int Bus2IIC_Clk -4 0 6237(_arch(_uni)(_event))))
		(_sig(_int Bus2IIC_Reset -4 0 6238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~13 0 6239(_array -4((_to i 0 c 52)))))
		(_sig(_int IIC2Bus_Data 14 0 6239(_arch(_uni((_others(i 2)))))))
		(_sig(_int IIC2Bus_IntrEvent 10 0 6241(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~13 0 6242(_array -4((_to i 0 c 53)))))
		(_sig(_int Bus2IIC_Addr 15 0 6242(_arch(_uni))))
		(_sig(_int Bus2IIC_Data 14 0 6243(_arch(_uni))))
		(_sig(_int Bus2IIC_RNW -4 0 6244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_IIC_REGS-1}~13 0 6245(_array -4((_to i 0 c 54)))))
		(_sig(_int Bus2IIC_RdCE 16 0 6245(_arch(_uni))))
		(_sig(_int Bus2IIC_WrCE 16 0 6246(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~1}~13 0 6249(_array -4((_to i 0 i 1)))))
		(_sig(_int ctrlFifoDin 17 0 6249(_arch(_uni))))
		(_sig(_int dynamic_MSMS 17 0 6250(_arch(_uni))))
		(_sig(_int dynRstaSet -4 0 6251(_arch(_uni))))
		(_sig(_int dynMsmsSet -4 0 6252(_arch(_uni))))
		(_sig(_int txak -4 0 6253(_arch(_uni))))
		(_sig(_int earlyAckDataState -4 0 6254(_arch(_uni))))
		(_sig(_int ackDataState -4 0 6255(_arch(_uni))))
		(_sig(_int earlyAckHdr -4 0 6256(_arch(_uni))))
		(_sig(_int cr_txModeSelect_set -4 0 6257(_arch(_uni))))
		(_sig(_int cr_txModeSelect_clr -4 0 6258(_arch(_uni))))
		(_sig(_int txFifoRd -4 0 6259(_arch(_uni))))
		(_sig(_int Msms_rst_r -4 0 6260(_arch(_uni))))
		(_sig(_int ctrl_fifo_wr_i -4 0 6261(_arch(_uni))))
		(_sig(_int scl_clean -4 0 6264(_arch(_uni))))
		(_sig(_int sda_clean -4 0 6265(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_SIZE-1~downto~0}~13 0 6268(_array -4((_dto c 55 i 0)))))
		(_sig(_int Timing_param_tsusta 18 0 6268(_arch(_uni))))
		(_sig(_int Timing_param_tsusto 18 0 6269(_arch(_uni))))
		(_sig(_int Timing_param_thdsta 18 0 6270(_arch(_uni))))
		(_sig(_int Timing_param_tsudat 18 0 6271(_arch(_uni))))
		(_sig(_int Timing_param_tbuf 18 0 6272(_arch(_uni))))
		(_sig(_int Timing_param_thigh 18 0 6273(_arch(_uni))))
		(_sig(_int Timing_param_tlow 18 0 6274(_arch(_uni))))
		(_sig(_int Timing_param_thddat 18 0 6275(_arch(_uni))))
		(_sig(_int reg_empty -4 0 6278(_arch(_uni))))
		(_prcs
			(TX_FIFO_WR_GEN(_arch 0 0 6552(_prcs(_trgt(52)(55))(_sens(69)(50)(53)(70))(_dssslsensitivity 1))))
			(RC_FIFO_WR_GEN(_arch 1 0 6570(_prcs(_trgt(62)(65))(_sens(69)(60)(63)(70))(_dssslsensitivity 1))))
			(line__6583(_arch 2 0 6583(_assignment(_trgt(51))(_sens(50)(52)))))
			(line__6584(_arch 3 0 6584(_assignment(_trgt(61))(_sens(60)(62)))))
			(line__6586(_arch 4 0 6586(_assignment(_trgt(54))(_sens(53)(55)))))
			(line__6587(_arch 5 0 6587(_assignment(_trgt(64))(_sens(63)(65)))))
			(line__6620(_arch 6 0 6620(_assignment(_trgt(78))(_sens(56)(70)(74(t_22_23))))))
			(line__6625(_arch 7 0 6625(_assignment(_trgt(90))(_sens(51)(56)(70)))))
		)
		(_subprogram
			(_ext num_ctr_bits(2 0))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_iic_v2_0_23.iic_pkg.~INTEGER~range~0~to~256~15(2 ~INTEGER~range~0~to~256~15)))
		(_var(_ext axi_iic_v2_0_23.iic_pkg.TX_FIFO_BITS(2 TX_FIFO_BITS)))
		(_type(_ext ~extaxi_iic_v2_0_23.iic_pkg.~INTEGER~range~0~to~256~151(2 ~INTEGER~range~0~to~256~151)))
		(_var(_ext axi_iic_v2_0_23.iic_pkg.RC_FIFO_BITS(2 RC_FIFO_BITS)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(iic_pkg)))
	(_static
		(514)
	)
	(_model . RTL 56 -1)
)
V 000044 55 4871          1580965221623 RTL
(_unit VHDL(axi_iic 0 6799(rtl 0 6870))
	(_version vde)
	(_time 1580965221624 2020.02.05 23:00:21)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_iic_v2_0/hdl/axi_iic_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 3b346e3f616c662e393d2261633d383d3a3c333d32)
	(_ent
		(_time 1580965221621)
	)
	(_inst X_IIC 0 6880(_ent . iic)
		(_gen
			((C_NUM_IIC_REGS)(_code 0))
			((C_S_AXI_ACLK_FREQ_HZ)(_code 1))
			((C_IIC_FREQ)(_code 2))
			((C_TEN_BIT_ADR)(_code 3))
			((C_GPO_WIDTH)(_code 4))
			((C_SCL_INERTIAL_DELAY)(_code 5))
			((C_SDA_INERTIAL_DELAY)(_code 6))
			((C_SDA_LEVEL)(_code 7))
			((C_SMBUS_PMBUS_HOST)(_code 8))
			((C_TX_FIFO_EXIST)(_code 9))
			((C_RC_FIFO_EXIST)(_code 10))
			((C_S_AXI_ADDR_WIDTH)(_code 11))
			((C_S_AXI_DATA_WIDTH)(_code 12))
			((C_FAMILY)(_code 13))
			((C_DEFAULT_VALUE)(_code 14))
		)
		(_port
			((S_AXI_ACLK)(s_axi_aclk))
			((S_AXI_ARESETN)(s_axi_aresetn))
			((IIC2INTC_Irpt)(iic2intc_iRPT))
			((S_AXI_AWADDR)(s_axi_awaddr))
			((S_AXI_AWVALID)(s_axi_awvalid))
			((S_AXI_AWREADY)(s_axi_awready))
			((S_AXI_WDATA)(s_axi_wdata))
			((S_AXI_WSTRB)(s_axi_wstrb))
			((S_AXI_WVALID)(s_axi_wvalid))
			((S_AXI_WREADY)(s_axi_wready))
			((S_AXI_BRESP)(s_axi_bresp))
			((S_AXI_BVALID)(s_axi_bvalid))
			((S_AXI_BREADY)(s_axi_bready))
			((S_AXI_ARADDR)(s_axi_araddr))
			((S_AXI_ARVALID)(s_axi_arvalid))
			((S_AXI_ARREADY)(s_axi_arready))
			((S_AXI_RDATA)(s_axi_rdata))
			((S_AXI_RRESP)(s_axi_rresp))
			((S_AXI_RVALID)(s_axi_rvalid))
			((S_AXI_RREADY)(s_axi_rready))
			((Sda_I)(sda_i))
			((Sda_O)(sda_o))
			((Sda_T)(sda_t))
			((Scl_I)(scl_i))
			((Scl_O)(scl_o))
			((Scl_T)(scl_t))
			((Gpo)(gpo))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 6804(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 6804(_ent(_string \"virtex7"\))))
		(_gen(_int C_S_AXI_ADDR_WIDTH -2 0 6809 \9\ (_ent((i 9)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 6810(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_DATA_WIDTH 1 0 6810 \32\ (_ent((i 32)))))
		(_gen(_int C_IIC_FREQ -2 0 6813 \100000\ (_ent((i 100000)))))
		(_gen(_int C_TEN_BIT_ADR -2 0 6814 \0\ (_ent((i 0)))))
		(_gen(_int C_GPO_WIDTH -2 0 6815 \1\ (_ent gms((i 1)))))
		(_gen(_int C_S_AXI_ACLK_FREQ_HZ -2 0 6816 \25000000\ (_ent((i 25000000)))))
		(_gen(_int C_SCL_INERTIAL_DELAY -2 0 6817 \0\ (_ent((i 0)))))
		(_gen(_int C_SDA_INERTIAL_DELAY -2 0 6818 \0\ (_ent((i 0)))))
		(_gen(_int C_SDA_LEVEL -2 0 6819 \1\ (_ent((i 1)))))
		(_gen(_int C_SMBUS_PMBUS_HOST -2 0 6820 \0\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6821(_array -3((_dto i 7 i 0)))))
		(_gen(_int C_DEFAULT_VALUE 2 0 6821(_ent(_string \"11111111"\))))
		(_port(_int s_axi_aclk -3 0 6827(_ent(_in))))
		(_port(_int s_axi_aresetn -3 0 6828(_ent(_in((i 3))))))
		(_port(_int iic2intc_irpt -3 0 6829(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 6832(_array -3((_dto i 8 i 0)))))
		(_port(_int s_axi_awaddr 3 0 6832(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 6834(_ent(_in))))
		(_port(_int s_axi_awready -3 0 6835(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6836(_array -3((_dto i 31 i 0)))))
		(_port(_int s_axi_wdata 4 0 6836(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6838(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_wstrb 5 0 6838(_ent(_in))))
		(_port(_int s_axi_wvalid -3 0 6840(_ent(_in))))
		(_port(_int s_axi_wready -3 0 6841(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6842(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_bresp 6 0 6842(_ent(_out))))
		(_port(_int s_axi_bvalid -3 0 6843(_ent(_out))))
		(_port(_int s_axi_bready -3 0 6844(_ent(_in))))
		(_port(_int s_axi_araddr 3 0 6845(_ent(_in))))
		(_port(_int s_axi_arvalid -3 0 6847(_ent(_in))))
		(_port(_int s_axi_arready -3 0 6848(_ent(_out))))
		(_port(_int s_axi_rdata 4 0 6849(_ent(_out))))
		(_port(_int s_axi_rresp 6 0 6851(_ent(_out))))
		(_port(_int s_axi_rvalid -3 0 6852(_ent(_out))))
		(_port(_int s_axi_rready -3 0 6853(_ent(_in))))
		(_port(_int sda_i -3 0 6856(_ent(_in))))
		(_port(_int sda_o -3 0 6857(_ent(_out))))
		(_port(_int sda_t -3 0 6858(_ent(_out))))
		(_port(_int scl_i -3 0 6859(_ent(_in))))
		(_port(_int scl_o -3 0 6860(_ent(_out))))
		(_port(_int scl_t -3 0 6861(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GPO_WIDTH-1~downto~0}~12 0 6862(_array -3((_dto c 15 i 0)))))
		(_port(_int gpo 7 0 6862(_ent(_out))))
		(_cnst(_int C_NUM_IIC_REGS -2 0 6876(_arch((i 18)))))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(iic_pkg)))
	(_model . RTL 16 -1)
)
