# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../guia_07.srcs/sources_1/new/paridadGen.vhd" \
"../../../../guia_07.srcs/sim_1/imports/capitulo07/paridadGen_tb.vhd" \

# Do not sort compile order
nosort
