Warning (10268): Verilog HDL information at select.v(30): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.0/cc/select.v Line: 30
