{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 19:40:11 2022 " "Info: Processing started: Mon Oct 24 19:40:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl_game -c vhdl_game " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl_game -c vhdl_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/io.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io " "Info: Found design unit 1: io" {  } { { "../rtl/lib/io/io.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/io.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbd_input.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbd_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbd_input-struct " "Info: Found design unit 1: kbd_input-struct" {  } { { "../rtl/lib/io/kbd_input.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbd_input.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kbd_input " "Info: Found entity 1: kbd_input" {  } { { "../rtl/lib/io/kbd_input.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbd_input.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbdex_ctrl-rtl " "Info: Found design unit 1: kbdex_ctrl-rtl" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kbdex_ctrl " "Info: Found entity 1: kbdex_ctrl" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Info: Found design unit 1: keyboard-a" {  } { { "../rtl/lib/io/keyboard.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/keyboard.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "../rtl/lib/io/keyboard.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/keyboard.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/ps2_iobase.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Info: Found design unit 1: ps2_iobase-rtl" {  } { { "../rtl/lib/io/ps2_iobase.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/ps2_iobase.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Info: Found entity 1: ps2_iobase" {  } { { "../rtl/lib/io/ps2_iobase.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/ps2_iobase.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_module-behavior " "Info: Found design unit 1: vga_module-behavior" {  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_module " "Info: Found entity 1: vga_module" {  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacon-behav " "Info: Found design unit 1: vgacon-behav" {  } { { "../rtl/lib/io/vgacon.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" 94 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dual_clock_ram-behav " "Info: Found design unit 2: dual_clock_ram-behav" {  } { { "../rtl/lib/io/vgacon.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" 259 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 vga_pll-SYN " "Info: Found design unit 3: vga_pll-SYN" {  } { { "../rtl/lib/io/vgacon.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" 321 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vgacon " "Info: Found entity 1: vgacon" {  } { { "../rtl/lib/io/vgacon.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 dual_clock_ram " "Info: Found entity 2: dual_clock_ram" {  } { { "../rtl/lib/io/vgacon.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" 246 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 vga_pll " "Info: Found entity 3: vga_pll" {  } { { "../rtl/lib/io/vgacon.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" 312 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/clock_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/clock_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_counter-behavior " "Info: Found design unit 1: clock_counter-behavior" {  } { { "../rtl/lib/general/clock_counter.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/clock_counter.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_counter " "Info: Found entity 1: clock_counter" {  } { { "../rtl/lib/general/clock_counter.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/clock_counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/conv_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/conv_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_7seg-Behavior " "Info: Found design unit 1: conv_7seg-Behavior" {  } { { "../rtl/lib/general/conv_7seg.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/conv_7seg.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 conv_7seg " "Info: Found entity 1: conv_7seg" {  } { { "../rtl/lib/general/conv_7seg.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/conv_7seg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/general.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/general.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general " "Info: Found design unit 1: general" {  } { { "../rtl/lib/general/general.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/general.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/conv_7seg_int.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/conv_7seg_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_7seg_int-Behavior " "Info: Found design unit 1: conv_7seg_int-Behavior" {  } { { "../rtl/lib/general/conv_7seg_int.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/conv_7seg_int.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 conv_7seg_int " "Info: Found entity 1: conv_7seg_int" {  } { { "../rtl/lib/general/conv_7seg_int.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/conv_7seg_int.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/random_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/random_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_gen-behavior " "Info: Found design unit 1: random_gen-behavior" {  } { { "../rtl/lib/general/random_gen.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/random_gen.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 random_gen " "Info: Found entity 1: random_gen" {  } { { "../rtl/lib/general/random_gen.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/random_gen.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/collisor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/collisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collisor-behavior " "Info: Found design unit 1: collisor-behavior" {  } { { "../rtl/lib/controllers/collisor.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/collisor.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 collisor " "Info: Found entity 1: collisor" {  } { { "../rtl/lib/controllers/collisor.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/collisor.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/controller.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller " "Info: Found design unit 1: controller" {  } { { "../rtl/lib/controllers/controller.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/controller.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-behavior " "Info: Found design unit 1: cpu-behavior" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-Behavior " "Info: Found design unit 1: score-Behavior" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 score " "Info: Found entity 1: score" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shot-behavior " "Info: Found design unit 1: shot-behavior" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shot " "Info: Found entity 1: shot" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavior " "Info: Found design unit 1: pc-behavior" {  } { { "../rtl/lib/pc.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/pc.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../rtl/lib/pc.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/pc.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spaceinvaders-Behavior " "Info: Found design unit 1: spaceinvaders-Behavior" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spaceinvaders " "Info: Found entity 1: spaceinvaders" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "spaceinvaders " "Info: Elaborating entity \"spaceinvaders\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_s spaceinvaders.vhd(53) " "Warning (10036): Verilog HDL or VHDL warning at spaceinvaders.vhd(53): object \"clock_s\" assigned a value but never read" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_s spaceinvaders.vhd(183) " "Warning (10492): VHDL Process Statement warning at spaceinvaders.vhd(183): signal \"reset_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_reset spaceinvaders.vhd(183) " "Warning (10492): VHDL Process Statement warning at spaceinvaders.vhd(183): signal \"player_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_death spaceinvaders.vhd(187) " "Warning (10492): VHDL Process Statement warning at spaceinvaders.vhd(187): signal \"player_death\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..3\] spaceinvaders.vhd(39) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[7..3\]\" at spaceinvaders.vhd(39)" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 39 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "pc_state " "Info (10018): Can't recognize finite state machine \"pc_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbd_input kbd_input:control " "Info: Elaborating entity \"kbd_input\" for hierarchy \"kbd_input:control\"" {  } { { "../rtl/spaceinvaders.vhd" "control" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCKHZ kbd_input.vhd(37) " "Warning (10036): Verilog HDL or VHDL warning at kbd_input.vhd(37): object \"CLOCKHZ\" assigned a value but never read" {  } { { "../rtl/lib/io/kbd_input.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbd_input.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lights kbd_input.vhd(40) " "Warning (10541): VHDL Signal Declaration warning at kbd_input.vhd(40): used implicit default value for signal \"lights\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/lib/io/kbd_input.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbd_input.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "key_code 16 48 kbd_input.vhd(44) " "Critical Warning (10920): VHDL Incomplete Partial Association warning at kbd_input.vhd(44): port or argument \"key_code\" has 16/48 unassociated elements" {  } { { "../rtl/lib/io/kbd_input.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbd_input.vhd" 44 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbdex_ctrl kbd_input:control\|kbdex_ctrl:kbd_ctrl " "Info: Elaborating entity \"kbdex_ctrl\" for hierarchy \"kbd_input:control\|kbdex_ctrl:kbd_ctrl\"" {  } { { "../rtl/lib/io/kbd_input.vhd" "kbd_ctrl" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbd_input.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en kbdex_ctrl.vhd(125) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(125): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(148) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(148): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(150) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(150): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(152) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(152): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigfetch kbdex_ctrl.vhd(203) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(203): signal \"sigfetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selE0 kbdex_ctrl.vhd(212) " "Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(212): inferring latch(es) for signal or variable \"selE0\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0en kbdex_ctrl.vhd(237) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(237): signal \"key0en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1en kbdex_ctrl.vhd(247) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(247): signal \"key1en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2en kbdex_ctrl.vhd(257) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(257): signal \"key2en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "relbt kbdex_ctrl.vhd(266) " "Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(266): inferring latch(es) for signal or variable \"relbt\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selbt kbdex_ctrl.vhd(276) " "Warning (10631): VHDL Process Statement warning at kbdex_ctrl.vhd(276): inferring latch(es) for signal or variable \"selbt\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(293) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(293) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(293) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(294) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(294) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(295) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(295): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(297) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(297): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(299) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(299): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(306) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(306): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(307) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(307): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(309) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(309): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(311) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(311): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(314) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(314): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(315) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(315): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(317) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(317): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(319) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(319): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(324) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(324) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(326) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(326) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(328) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(328) " "Warning (10492): VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbt kbdex_ctrl.vhd(276) " "Info (10041): Inferred latch for \"selbt\" at kbdex_ctrl.vhd(276)" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "relbt kbdex_ctrl.vhd(266) " "Info (10041): Inferred latch for \"relbt\" at kbdex_ctrl.vhd(266)" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selE0 kbdex_ctrl.vhd(212) " "Info (10041): Inferred latch for \"selE0\" at kbdex_ctrl.vhd(212)" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl " "Info: Elaborating entity \"ps2_iobase\" for hierarchy \"kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\"" {  } { { "../rtl/lib/io/kbdex_ctrl.vhd" "ps2_ctrl" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigsending ps2_iobase.vhd(161) " "Warning (10492): VHDL Process Statement warning at ps2_iobase.vhd(161): signal \"sigsending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl/lib/io/ps2_iobase.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/ps2_iobase.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_module vga_module:vga " "Info: Elaborating entity \"vga_module\" for hierarchy \"vga_module:vga\"" {  } { { "../rtl/spaceinvaders.vhd" "vga" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slow_clock vga_module.vhd(65) " "Warning (10036): Verilog HDL or VHDL warning at vga_module.vhd(65): object \"slow_clock\" assigned a value but never read" {  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgacon vga_module:vga\|vgacon:vga_component " "Info: Elaborating entity \"vgacon\" for hierarchy \"vga_module:vga\|vgacon:vga_component\"" {  } { { "../rtl/lib/io/vga_module.vhd" "vga_component" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_module:vga\|vgacon:vga_component\|vga_pll:divider " "Info: Elaborating entity \"vga_pll\" for hierarchy \"vga_module:vga\|vgacon:vga_component\|vga_pll:divider\"" {  } { { "../rtl/lib/io/vgacon.vhd" "divider" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_module:vga\|vgacon:vga_component\|vga_pll:divider\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"vga_module:vga\|vgacon:vga_component\|vga_pll:divider\|altpll:altpll_component\"" {  } { { "../rtl/lib/io/vgacon.vhd" "altpll_component" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" 400 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_module:vga\|vgacon:vga_component\|vga_pll:divider\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"vga_module:vga\|vgacon:vga_component\|vga_pll:divider\|altpll:altpll_component\"" {  } { { "../rtl/lib/io/vgacon.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" 400 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_module:vga\|vgacon:vga_component\|vga_pll:divider\|altpll:altpll_component " "Info: Instantiated megafunction \"vga_module:vga\|vgacon:vga_component\|vga_pll:divider\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Info: Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Info: Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../rtl/lib/io/vgacon.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" 400 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_ram vga_module:vga\|vgacon:vga_component\|dual_clock_ram:vgamem " "Info: Elaborating entity \"dual_clock_ram\" for hierarchy \"vga_module:vga\|vgacon:vga_component\|dual_clock_ram:vgamem\"" {  } { { "../rtl/lib/io/vgacon.vhd" "vgamem" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:player " "Info: Elaborating entity \"pc\" for hierarchy \"pc:player\"" {  } { { "../rtl/spaceinvaders.vhd" "player" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clock_o pc.vhd(43) " "Warning (10541): VHDL Signal Declaration warning at pc.vhd(43): used implicit default value for signal \"clock_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/lib/pc.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/pc.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_counter pc:player\|clock_counter:pc_clock " "Info: Elaborating entity \"clock_counter\" for hierarchy \"pc:player\|clock_counter:pc_clock\"" {  } { { "../rtl/lib/pc.vhd" "pc_clock" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/pc.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shot shot:pc_shooter " "Info: Elaborating entity \"shot\" for hierarchy \"shot:pc_shooter\"" {  } { { "../rtl/spaceinvaders.vhd" "pc_shooter" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_counter shot:pc_shooter\|clock_counter:shot_clock " "Info: Elaborating entity \"clock_counter\" for hierarchy \"shot:pc_shooter\|clock_counter:shot_clock\"" {  } { { "../rtl/lib/controllers/shot.vhd" "shot_clock" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_counter clock_counter:pc_delay " "Info: Elaborating entity \"clock_counter\" for hierarchy \"clock_counter:pc_delay\"" {  } { { "../rtl/spaceinvaders.vhd" "pc_delay" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:0:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:0:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:0:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisor collisor:\\generate_cpu:0:collision_x " "Info: Elaborating entity \"collisor\" for hierarchy \"collisor:\\generate_cpu:0:collision_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:0:collision_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_counter collisor:\\generate_cpu:0:collision_x\|clock_counter:clock_division " "Info: Elaborating entity \"clock_counter\" for hierarchy \"collisor:\\generate_cpu:0:collision_x\|clock_counter:clock_division\"" {  } { { "../rtl/lib/controllers/collisor.vhd" "clock_division" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/collisor.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:1:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:1:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:1:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:2:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:2:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:2:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:3:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:3:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:3:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:4:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:4:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:4:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:5:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:5:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:5:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:6:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:6:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:6:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:7:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:7:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:7:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:8:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:8:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:8:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:9:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:9:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:9:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:10:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:10:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:10:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:11:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:11:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:11:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:12:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:12:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:12:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:13:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:13:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:13:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:14:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:14:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:14:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:15:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:15:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:15:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:16:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:16:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:16:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:17:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:17:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:17:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:18:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:18:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:18:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:19:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:19:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:19:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:20:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:20:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:20:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:21:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:21:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:21:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:22:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:22:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:22:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:23:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:23:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:23:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:24:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:24:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:24:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:25:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:25:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:25:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:26:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:26:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:26:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:27:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:27:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:27:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:28:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:28:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:28:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:29:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:29:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:29:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:30:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:30:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:30:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:31:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:31:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:31:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:32:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:32:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:32:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:33:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:33:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:33:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:\\generate_cpu:34:cpu_x " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:\\generate_cpu:34:cpu_x\"" {  } { { "../rtl/spaceinvaders.vhd" "\\generate_cpu:34:cpu_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position_y_o cpu.vhd(52) " "Warning (10631): VHDL Process Statement warning at cpu.vhd(52): inferring latch(es) for signal or variable \"position_y_o\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position_y_o\[0\] cpu.vhd(52) " "Info (10041): Inferred latch for \"position_y_o\[0\]\" at cpu.vhd(52)" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Info (10018): Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_counter clock_counter:enemy_shot_clock " "Info: Elaborating entity \"clock_counter\" for hierarchy \"clock_counter:enemy_shot_clock\"" {  } { { "../rtl/spaceinvaders.vhd" "enemy_shot_clock" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shot shot:cpu_x_shooter " "Info: Elaborating entity \"shot\" for hierarchy \"shot:cpu_x_shooter\"" {  } { { "../rtl/spaceinvaders.vhd" "cpu_x_shooter" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisor collisor:collision_x " "Info: Elaborating entity \"collisor\" for hierarchy \"collisor:collision_x\"" {  } { { "../rtl/spaceinvaders.vhd" "collision_x" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 275 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_gen random_gen:rnd " "Info: Elaborating entity \"random_gen\" for hierarchy \"random_gen:rnd\"" {  } { { "../rtl/spaceinvaders.vhd" "rnd" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 367 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_s random_gen.vhd(20) " "Warning (10036): Verilog HDL or VHDL warning at random_gen.vhd(20): object \"clock_s\" assigned a value but never read" {  } { { "../rtl/lib/general/random_gen.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/random_gen.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:show_score " "Info: Elaborating entity \"score\" for hierarchy \"score:show_score\"" {  } { { "../rtl/spaceinvaders.vhd" "show_score" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 374 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "unidade score.vhd(16) " "Warning (10631): VHDL Process Statement warning at score.vhd(16): inferring latch(es) for signal or variable \"unidade\", which holds its previous value in one or more paths through the process" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[0\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[0\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[1\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[1\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[2\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[2\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[3\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[3\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[4\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[4\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[5\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[5\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[6\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[6\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[7\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[7\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[8\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[8\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[9\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[9\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[10\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[10\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[11\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[11\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[12\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[12\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[13\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[13\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[14\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[14\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[15\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[15\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[16\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[16\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[17\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[17\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[18\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[18\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[19\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[19\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[20\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[20\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[21\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[21\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[22\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[22\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[23\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[23\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[24\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[24\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[25\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[25\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[26\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[26\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[27\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[27\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[28\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[28\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[29\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[29\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[30\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[30\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[31\] score.vhd(16) " "Info (10041): Inferred latch for \"unidade\[31\]\" at score.vhd(16)" {  } { { "../rtl/lib/controllers/score.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_7seg_int score:show_score\|conv_7seg_int:disp_u " "Info: Elaborating entity \"conv_7seg_int\" for hierarchy \"score:show_score\|conv_7seg_int:disp_u\"" {  } { { "../rtl/lib/controllers/score.vhd" "disp_u" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/score.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "vga_module:vga\|vgacon:vga_component\|dual_clock_ram:vgamem\|ram_block~19 " "Info: Inferred altsyncram megafunction from the following design logic: \"vga_module:vga\|vgacon:vga_component\|dual_clock_ram:vgamem\|ram_block~19\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Info: Parameter WIDTH_A set to 3" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Info: Parameter WIDTHAD_A set to 15" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Info: Parameter NUMWORDS_A set to 19200" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Info: Parameter WIDTH_B set to 3" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Info: Parameter WIDTHAD_B set to 15" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19200 " "Info: Parameter NUMWORDS_B set to 19200" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "../rtl/lib/io/vgacon.vhd" "ram_block~19" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vgacon.vhd" 263 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "42 " "Info: Inferred 42 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_module:vga\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_module:vga\|Mod0\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mod0" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult4 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult4\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult4" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult5 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult5\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult5" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult6 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult6\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult6" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult7 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult7\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult7" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult8 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult8\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult8" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult9 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult9\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult9" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult10 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult10\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult10" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult11 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult11\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult11" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult12 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult12\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult12" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult13 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult13\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult13" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult14 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult14\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult14" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult15 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult15\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult15" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult16 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult16\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult16" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult17 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult17\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult17" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult18 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult18\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult18" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult19 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult19\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult19" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult20 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult20\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult20" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult21 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult21\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult21" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult22 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult22\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult22" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult23 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult23\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult23" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult24 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult24\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult24" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult25 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult25\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult25" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult26 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult26\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult26" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult27 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult27\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult27" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult28 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult28\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult28" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult29 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult29\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult29" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult30 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult30\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult30" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult31 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult31\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult31" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult32 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult32\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult32" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult33 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult33\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult33" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult34 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult34\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult34" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult35 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult35\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult35" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult36 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult36\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult36" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult37 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult37\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult37" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult38 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult38\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult38" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_module:vga\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_module:vga\|Div0\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Div0" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult3\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult3" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 191 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult1\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult1" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 173 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult0\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult0" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_module:vga\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_module:vga\|Mult2\"" {  } { { "../rtl/lib/io/vga_module.vhd" "Mult2" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 178 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_gen:rnd\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_gen:rnd\|Mod0\"" {  } { { "../rtl/lib/general/random_gen.vhd" "Mod0" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/random_gen.vhd" 34 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_module:vga\|vgacon:vga_component\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|vgacon:vga_component\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_module:vga\|vgacon:vga_component\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0 " "Info: Instantiated megafunction \"vga_module:vga\|vgacon:vga_component\|dual_clock_ram:vgamem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info: Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Info: Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Info: Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info: Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Info: Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Info: Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_09d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09d1 " "Info: Found entity 1: altsyncram_09d1" {  } { { "db/altsyncram_09d1.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/altsyncram_09d1.tdf" 33 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Info: Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/decode_lsa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Info: Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/decode_e8a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Info: Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/mux_0nb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_module:vga\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_divide:Mod0\"" {  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_module:vga\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"vga_module:vga\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Info: Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_mcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mcm " "Info: Found entity 1: lpm_divide_mcm" {  } { { "db/lpm_divide_mcm.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/lpm_divide_mcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Info: Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Info: Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_module:vga\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult4\"" {  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_module:vga\|lpm_mult:Mult4 " "Info: Instantiated megafunction \"vga_module:vga\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Info: Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Info: Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Info: Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult4\|multcore:mult_core vga_module:vga\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder vga_module:vga\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_module:vga\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2jh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_2jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2jh " "Info: Found entity 1: add_sub_2jh" {  } { { "db/add_sub_2jh.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/add_sub_2jh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult4\|altshift:external_latency_ffs vga_module:vga\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 251 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_module:vga\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_divide:Div0\"" {  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_module:vga\|lpm_divide:Div0 " "Info: Instantiated megafunction \"vga_module:vga\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Info: Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Info: Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Info: Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_module:vga\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\"" {  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 191 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_module:vga\|lpm_mult:Mult3 " "Info: Instantiated megafunction \"vga_module:vga\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 191 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult3\|multcore:mult_core vga_module:vga\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 191 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder vga_module:vga\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 191 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_module:vga\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 191 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Info: Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/add_sub_i9h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_module:vga\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 191 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_module:vga\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 191 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Info: Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/add_sub_gkh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult3\|altshift:external_latency_ffs vga_module:vga\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 191 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_module:vga\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult1\"" {  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 173 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_module:vga\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"vga_module:vga\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 173 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_module:vga\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\"" {  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_module:vga\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"vga_module:vga\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Info: Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Info: Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Info: Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult0\|multcore:mult_core vga_module:vga\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_module:vga\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_module:vga\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Info: Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/add_sub_j9h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_module:vga\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_module:vga\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Info: Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/add_sub_hkh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_module:vga\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 155 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_module:vga\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\"" {  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 178 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_module:vga\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"vga_module:vga\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Info: Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Info: Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Info: Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Info: Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 178 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult2\|multcore:mult_core vga_module:vga\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 178 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder vga_module:vga\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 178 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_module:vga\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 178 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Info: Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/add_sub_h9h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_module:vga\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 178 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_module:vga\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 178 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Info: Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/add_sub_fkh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_module:vga\|lpm_mult:Mult2\|altshift:external_latency_ffs vga_module:vga\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_module:vga\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus9.1/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../rtl/lib/io/vga_module.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/vga_module.vhd" 178 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "random_gen:rnd\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"random_gen:rnd\|lpm_divide:Mod0\"" {  } { { "../rtl/lib/general/random_gen.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/random_gen.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "random_gen:rnd\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"random_gen:rnd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../rtl/lib/general/random_gen.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/general/random_gen.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Info: Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/lpm_divide_cqo.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Info: Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Info: Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Info: Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/par/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 338 -1 0 } } { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 53 -1 0 } } { "../rtl/lib/pc.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/pc.vhd" 68 -1 0 } } { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } } { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 31 -1 0 } } { "../rtl/lib/io/ps2_iobase.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/ps2_iobase.vhd" 46 -1 0 } } { "../rtl/lib/io/kbdex_ctrl.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/kbdex_ctrl.vhd" 106 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_y_o\[6\] shot:cpu_x_shooter\|position_y_o\[6\]~_emulated shot:cpu_x_shooter\|position_y_o\[6\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_y_o\[6\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_y_o\[6\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_y_o\[6\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_y_o\[5\] shot:cpu_x_shooter\|position_y_o\[5\]~_emulated shot:cpu_x_shooter\|position_y_o\[5\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_y_o\[5\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_y_o\[5\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_y_o\[5\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_y_o\[4\] shot:cpu_x_shooter\|position_y_o\[4\]~_emulated shot:cpu_x_shooter\|position_y_o\[4\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_y_o\[4\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_y_o\[4\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_y_o\[4\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_y_o\[3\] shot:cpu_x_shooter\|position_y_o\[3\]~_emulated shot:cpu_x_shooter\|position_y_o\[3\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_y_o\[3\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_y_o\[3\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_y_o\[3\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_x_o\[7\] shot:cpu_x_shooter\|position_x_o\[7\]~_emulated shot:cpu_x_shooter\|position_x_o\[7\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_x_o\[7\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_x_o\[7\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_x_o\[7\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_x_o\[6\] shot:cpu_x_shooter\|position_x_o\[6\]~_emulated shot:cpu_x_shooter\|position_x_o\[6\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_x_o\[6\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_x_o\[6\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_x_o\[6\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_x_o\[5\] shot:cpu_x_shooter\|position_x_o\[5\]~_emulated shot:cpu_x_shooter\|position_x_o\[5\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_x_o\[5\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_x_o\[5\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_x_o\[5\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_x_o\[4\] shot:cpu_x_shooter\|position_x_o\[4\]~_emulated shot:cpu_x_shooter\|position_x_o\[4\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_x_o\[4\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_x_o\[4\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_x_o\[4\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_x_o\[3\] shot:cpu_x_shooter\|position_x_o\[3\]~_emulated shot:cpu_x_shooter\|position_x_o\[3\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_x_o\[3\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_x_o\[3\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_x_o\[3\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_x_o\[2\] shot:cpu_x_shooter\|position_x_o\[2\]~_emulated shot:cpu_x_shooter\|position_x_o\[2\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_x_o\[2\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_x_o\[2\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_x_o\[2\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_x_o\[1\] shot:cpu_x_shooter\|position_x_o\[1\]~_emulated shot:cpu_x_shooter\|position_x_o\[1\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_x_o\[1\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_x_o\[1\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_x_o\[1\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_x_o\[0\] shot:cpu_x_shooter\|position_x_o\[0\]~_emulated shot:cpu_x_shooter\|position_x_o\[0\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_x_o\[0\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_x_o\[0\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_x_o\[0\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_y_o\[2\] shot:cpu_x_shooter\|position_y_o\[2\]~_emulated shot:cpu_x_shooter\|position_y_o\[2\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_y_o\[2\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_y_o\[2\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_y_o\[2\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:cpu_x_shooter\|position_y_o\[1\] shot:cpu_x_shooter\|position_y_o\[1\]~_emulated shot:cpu_x_shooter\|position_y_o\[1\]~latch " "Warning (13310): Register \"shot:cpu_x_shooter\|position_y_o\[1\]\" is converted into an equivalent circuit using register \"shot:cpu_x_shooter\|position_y_o\[1\]~_emulated\" and latch \"shot:cpu_x_shooter\|position_y_o\[1\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:33:cpu_x\|dying cpu:\\generate_cpu:33:cpu_x\|dying~_emulated cpu:\\generate_cpu:33:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:33:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:33:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:33:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:34:cpu_x\|dying cpu:\\generate_cpu:34:cpu_x\|dying~_emulated cpu:\\generate_cpu:34:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:34:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:34:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:34:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:32:cpu_x\|dying cpu:\\generate_cpu:32:cpu_x\|dying~_emulated cpu:\\generate_cpu:32:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:32:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:32:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:32:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:31:cpu_x\|dying cpu:\\generate_cpu:31:cpu_x\|dying~_emulated cpu:\\generate_cpu:31:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:31:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:31:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:31:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:30:cpu_x\|dying cpu:\\generate_cpu:30:cpu_x\|dying~_emulated cpu:\\generate_cpu:30:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:30:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:30:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:30:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:29:cpu_x\|dying cpu:\\generate_cpu:29:cpu_x\|dying~_emulated cpu:\\generate_cpu:29:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:29:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:29:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:29:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:28:cpu_x\|dying cpu:\\generate_cpu:28:cpu_x\|dying~_emulated cpu:\\generate_cpu:28:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:28:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:28:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:28:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:27:cpu_x\|dying cpu:\\generate_cpu:27:cpu_x\|dying~_emulated cpu:\\generate_cpu:27:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:27:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:27:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:27:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:26:cpu_x\|dying cpu:\\generate_cpu:26:cpu_x\|dying~_emulated cpu:\\generate_cpu:26:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:26:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:26:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:26:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:25:cpu_x\|dying cpu:\\generate_cpu:25:cpu_x\|dying~_emulated cpu:\\generate_cpu:25:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:25:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:25:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:25:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:24:cpu_x\|dying cpu:\\generate_cpu:24:cpu_x\|dying~_emulated cpu:\\generate_cpu:24:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:24:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:24:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:24:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:23:cpu_x\|dying cpu:\\generate_cpu:23:cpu_x\|dying~_emulated cpu:\\generate_cpu:23:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:23:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:23:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:23:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:22:cpu_x\|dying cpu:\\generate_cpu:22:cpu_x\|dying~_emulated cpu:\\generate_cpu:22:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:22:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:22:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:22:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:21:cpu_x\|dying cpu:\\generate_cpu:21:cpu_x\|dying~_emulated cpu:\\generate_cpu:21:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:21:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:21:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:21:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:20:cpu_x\|dying cpu:\\generate_cpu:20:cpu_x\|dying~_emulated cpu:\\generate_cpu:20:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:20:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:20:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:20:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:19:cpu_x\|dying cpu:\\generate_cpu:19:cpu_x\|dying~_emulated cpu:\\generate_cpu:19:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:19:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:19:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:19:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:18:cpu_x\|dying cpu:\\generate_cpu:18:cpu_x\|dying~_emulated cpu:\\generate_cpu:18:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:18:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:18:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:18:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:17:cpu_x\|dying cpu:\\generate_cpu:17:cpu_x\|dying~_emulated cpu:\\generate_cpu:17:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:17:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:17:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:17:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:16:cpu_x\|dying cpu:\\generate_cpu:16:cpu_x\|dying~_emulated cpu:\\generate_cpu:16:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:16:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:16:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:16:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:15:cpu_x\|dying cpu:\\generate_cpu:15:cpu_x\|dying~_emulated cpu:\\generate_cpu:15:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:15:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:15:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:15:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:14:cpu_x\|dying cpu:\\generate_cpu:14:cpu_x\|dying~_emulated cpu:\\generate_cpu:14:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:14:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:14:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:14:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:13:cpu_x\|dying cpu:\\generate_cpu:13:cpu_x\|dying~_emulated cpu:\\generate_cpu:13:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:13:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:13:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:13:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:12:cpu_x\|dying cpu:\\generate_cpu:12:cpu_x\|dying~_emulated cpu:\\generate_cpu:12:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:12:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:12:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:12:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:11:cpu_x\|dying cpu:\\generate_cpu:11:cpu_x\|dying~_emulated cpu:\\generate_cpu:11:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:11:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:11:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:11:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:10:cpu_x\|dying cpu:\\generate_cpu:10:cpu_x\|dying~_emulated cpu:\\generate_cpu:10:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:10:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:10:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:10:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:9:cpu_x\|dying cpu:\\generate_cpu:9:cpu_x\|dying~_emulated cpu:\\generate_cpu:9:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:9:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:9:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:9:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:8:cpu_x\|dying cpu:\\generate_cpu:8:cpu_x\|dying~_emulated cpu:\\generate_cpu:8:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:8:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:8:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:8:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:7:cpu_x\|dying cpu:\\generate_cpu:7:cpu_x\|dying~_emulated cpu:\\generate_cpu:7:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:7:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:7:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:7:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:6:cpu_x\|dying cpu:\\generate_cpu:6:cpu_x\|dying~_emulated cpu:\\generate_cpu:6:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:6:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:6:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:6:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:5:cpu_x\|dying cpu:\\generate_cpu:5:cpu_x\|dying~_emulated cpu:\\generate_cpu:5:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:5:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:5:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:5:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:4:cpu_x\|dying cpu:\\generate_cpu:4:cpu_x\|dying~_emulated cpu:\\generate_cpu:4:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:4:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:4:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:4:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:3:cpu_x\|dying cpu:\\generate_cpu:3:cpu_x\|dying~_emulated cpu:\\generate_cpu:3:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:3:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:3:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:3:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:2:cpu_x\|dying cpu:\\generate_cpu:2:cpu_x\|dying~_emulated cpu:\\generate_cpu:2:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:2:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:2:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:2:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:1:cpu_x\|dying cpu:\\generate_cpu:1:cpu_x\|dying~_emulated cpu:\\generate_cpu:1:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:1:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:1:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:1:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:0:cpu_x\|dying cpu:\\generate_cpu:0:cpu_x\|dying~_emulated cpu:\\generate_cpu:0:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:0:cpu_x\|dying\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:0:cpu_x\|dying~_emulated\" and latch \"cpu:\\generate_cpu:0:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "player_exploding player_exploding~_emulated player_exploding~latch " "Warning (13310): Register \"player_exploding\" is converted into an equivalent circuit using register \"player_exploding~_emulated\" and latch \"player_exploding~latch\"" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 86 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:pc_shooter\|position_x_o\[0\] shot:pc_shooter\|position_x_o\[0\]~_emulated shot:pc_shooter\|position_x_o\[0\]~latch " "Warning (13310): Register \"shot:pc_shooter\|position_x_o\[0\]\" is converted into an equivalent circuit using register \"shot:pc_shooter\|position_x_o\[0\]~_emulated\" and latch \"shot:pc_shooter\|position_x_o\[0\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:pc_shooter\|position_x_o\[1\] shot:pc_shooter\|position_x_o\[1\]~_emulated shot:pc_shooter\|position_x_o\[1\]~latch " "Warning (13310): Register \"shot:pc_shooter\|position_x_o\[1\]\" is converted into an equivalent circuit using register \"shot:pc_shooter\|position_x_o\[1\]~_emulated\" and latch \"shot:pc_shooter\|position_x_o\[1\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:pc_shooter\|position_x_o\[2\] shot:pc_shooter\|position_x_o\[2\]~_emulated shot:pc_shooter\|position_x_o\[2\]~latch " "Warning (13310): Register \"shot:pc_shooter\|position_x_o\[2\]\" is converted into an equivalent circuit using register \"shot:pc_shooter\|position_x_o\[2\]~_emulated\" and latch \"shot:pc_shooter\|position_x_o\[2\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:pc_shooter\|position_x_o\[3\] shot:pc_shooter\|position_x_o\[3\]~_emulated shot:pc_shooter\|position_x_o\[3\]~latch " "Warning (13310): Register \"shot:pc_shooter\|position_x_o\[3\]\" is converted into an equivalent circuit using register \"shot:pc_shooter\|position_x_o\[3\]~_emulated\" and latch \"shot:pc_shooter\|position_x_o\[3\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:pc_shooter\|position_x_o\[4\] shot:pc_shooter\|position_x_o\[4\]~_emulated shot:pc_shooter\|position_x_o\[4\]~latch " "Warning (13310): Register \"shot:pc_shooter\|position_x_o\[4\]\" is converted into an equivalent circuit using register \"shot:pc_shooter\|position_x_o\[4\]~_emulated\" and latch \"shot:pc_shooter\|position_x_o\[4\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:pc_shooter\|position_x_o\[5\] shot:pc_shooter\|position_x_o\[5\]~_emulated shot:pc_shooter\|position_x_o\[5\]~latch " "Warning (13310): Register \"shot:pc_shooter\|position_x_o\[5\]\" is converted into an equivalent circuit using register \"shot:pc_shooter\|position_x_o\[5\]~_emulated\" and latch \"shot:pc_shooter\|position_x_o\[5\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:pc_shooter\|position_x_o\[6\] shot:pc_shooter\|position_x_o\[6\]~_emulated shot:pc_shooter\|position_x_o\[6\]~latch " "Warning (13310): Register \"shot:pc_shooter\|position_x_o\[6\]\" is converted into an equivalent circuit using register \"shot:pc_shooter\|position_x_o\[6\]~_emulated\" and latch \"shot:pc_shooter\|position_x_o\[6\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "shot:pc_shooter\|position_x_o\[7\] shot:pc_shooter\|position_x_o\[7\]~_emulated shot:pc_shooter\|position_x_o\[7\]~latch " "Warning (13310): Register \"shot:pc_shooter\|position_x_o\[7\]\" is converted into an equivalent circuit using register \"shot:pc_shooter\|position_x_o\[7\]~_emulated\" and latch \"shot:pc_shooter\|position_x_o\[7\]~latch\"" {  } { { "../rtl/lib/controllers/shot.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/shot.vhd" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~enlatch " "Warning (13310): Register \"kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en\" is converted into an equivalent circuit using register \"kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated\" and latch \"kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~enlatch\"" {  } { { "../rtl/lib/io/ps2_iobase.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:33:cpu_x\|state.EXPLODING cpu:\\generate_cpu:33:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:33:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:33:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:33:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:33:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:34:cpu_x\|state.EXPLODING cpu:\\generate_cpu:34:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:34:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:34:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:34:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:34:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:32:cpu_x\|state.EXPLODING cpu:\\generate_cpu:32:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:32:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:32:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:32:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:32:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:31:cpu_x\|state.EXPLODING cpu:\\generate_cpu:31:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:31:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:31:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:31:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:31:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:30:cpu_x\|state.EXPLODING cpu:\\generate_cpu:30:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:30:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:30:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:30:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:30:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:29:cpu_x\|state.EXPLODING cpu:\\generate_cpu:29:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:29:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:29:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:29:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:29:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:28:cpu_x\|state.EXPLODING cpu:\\generate_cpu:28:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:28:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:28:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:28:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:28:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:27:cpu_x\|state.EXPLODING cpu:\\generate_cpu:27:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:27:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:27:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:27:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:27:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:26:cpu_x\|state.EXPLODING cpu:\\generate_cpu:26:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:26:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:26:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:26:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:26:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:25:cpu_x\|state.EXPLODING cpu:\\generate_cpu:25:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:25:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:25:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:25:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:25:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:24:cpu_x\|state.EXPLODING cpu:\\generate_cpu:24:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:24:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:24:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:24:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:24:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:23:cpu_x\|state.EXPLODING cpu:\\generate_cpu:23:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:23:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:23:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:23:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:23:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:22:cpu_x\|state.EXPLODING cpu:\\generate_cpu:22:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:22:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:22:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:22:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:22:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:21:cpu_x\|state.EXPLODING cpu:\\generate_cpu:21:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:21:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:21:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:21:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:21:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:20:cpu_x\|state.EXPLODING cpu:\\generate_cpu:20:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:20:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:20:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:20:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:20:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:19:cpu_x\|state.EXPLODING cpu:\\generate_cpu:19:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:19:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:19:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:19:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:19:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:18:cpu_x\|state.EXPLODING cpu:\\generate_cpu:18:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:18:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:18:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:18:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:18:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:17:cpu_x\|state.EXPLODING cpu:\\generate_cpu:17:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:17:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:17:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:17:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:17:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:16:cpu_x\|state.EXPLODING cpu:\\generate_cpu:16:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:16:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:16:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:16:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:16:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:15:cpu_x\|state.EXPLODING cpu:\\generate_cpu:15:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:15:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:15:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:15:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:15:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:14:cpu_x\|state.EXPLODING cpu:\\generate_cpu:14:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:14:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:14:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:14:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:14:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:13:cpu_x\|state.EXPLODING cpu:\\generate_cpu:13:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:13:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:13:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:13:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:13:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:12:cpu_x\|state.EXPLODING cpu:\\generate_cpu:12:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:12:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:12:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:12:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:12:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:11:cpu_x\|state.EXPLODING cpu:\\generate_cpu:11:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:11:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:11:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:11:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:11:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:10:cpu_x\|state.EXPLODING cpu:\\generate_cpu:10:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:10:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:10:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:10:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:10:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:9:cpu_x\|state.EXPLODING cpu:\\generate_cpu:9:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:9:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:9:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:9:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:9:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:8:cpu_x\|state.EXPLODING cpu:\\generate_cpu:8:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:8:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:8:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:8:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:8:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:7:cpu_x\|state.EXPLODING cpu:\\generate_cpu:7:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:7:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:7:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:7:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:7:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:6:cpu_x\|state.EXPLODING cpu:\\generate_cpu:6:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:6:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:6:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:6:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:6:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:5:cpu_x\|state.EXPLODING cpu:\\generate_cpu:5:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:5:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:5:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:5:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:5:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:4:cpu_x\|state.EXPLODING cpu:\\generate_cpu:4:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:4:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:4:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:4:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:4:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:3:cpu_x\|state.EXPLODING cpu:\\generate_cpu:3:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:3:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:3:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:3:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:3:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:2:cpu_x\|state.EXPLODING cpu:\\generate_cpu:2:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:2:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:2:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:2:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:2:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:1:cpu_x\|state.EXPLODING cpu:\\generate_cpu:1:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:1:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:1:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:1:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:1:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "cpu:\\generate_cpu:0:cpu_x\|state.EXPLODING cpu:\\generate_cpu:0:cpu_x\|state.EXPLODING~_emulated cpu:\\generate_cpu:0:cpu_x\|dying~latch " "Warning (13310): Register \"cpu:\\generate_cpu:0:cpu_x\|state.EXPLODING\" is converted into an equivalent circuit using register \"cpu:\\generate_cpu:0:cpu_x\|state.EXPLODING~_emulated\" and latch \"cpu:\\generate_cpu:0:cpu_x\|dying~latch\"" {  } { { "../rtl/lib/controllers/cpu.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/controllers/cpu.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "pc_state.EXPLODING pc_state.EXPLODING~_emulated player_exploding~latch " "Warning (13310): Register \"pc_state.EXPLODING\" is converted into an equivalent circuit using register \"pc_state.EXPLODING~_emulated\" and latch \"player_exploding~latch\"" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 88 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~_emulated kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~latch " "Warning (13310): Register \"kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy\" is converted into an equivalent circuit using register \"kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~_emulated\" and latch \"kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~latch\"" {  } { { "../rtl/lib/io/ps2_iobase.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/ps2_iobase.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] GND " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] GND " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] GND " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[7\] Low " "Critical Warning (18010): Register kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[7\] will power up to Low" {  } { { "../rtl/lib/io/ps2_iobase.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[5\] Low " "Critical Warning (18010): Register kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[5\] will power up to Low" {  } { { "../rtl/lib/io/ps2_iobase.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[7\] Low " "Critical Warning (18010): Register kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[7\] will power up to Low" {  } { { "../rtl/lib/io/ps2_iobase.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[5\] Low " "Critical Warning (18010): Register kbd_input:control\|kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[5\] will power up to Low" {  } { { "../rtl/lib/io/ps2_iobase.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/lib/io/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "../rtl/spaceinvaders.vhd" "" { Text "D:/Quartus9.1/altera/91sp2/quartus/vhdl_class_project/space-invaders-vhdl-master/rtl/spaceinvaders.vhd" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12512 " "Info: Implemented 12512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Info: Implemented 50 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "12442 " "Info: Implemented 12442 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Info: Implemented 9 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 201 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 201 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Info: Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 19:40:56 2022 " "Info: Processing ended: Mon Oct 24 19:40:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Info: Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Info: Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
