$date
	Sat Oct 22 19:29:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#986432
b11 !
1"
#986434
b11 &
b11 %
1$
#986435
0"
#986438
b1010 &
b1010 %
#986442
b101 &
b101 %
#986446
b10000 &
b10000 %
#986450
b1000 &
b1000 %
#986454
b100 &
b100 %
#986458
b10 &
b10 %
#986462
b1 &
1#
b1 %
#986466
b0 &
b0 %
0#
0$
#2015682
b10010 &
b10010 %
1$
b10010 !
1"
#2015683
0"
#2015686
b1001 &
b1001 %
#2015690
b11100 &
b11100 %
#2015694
b1110 &
b1110 %
#2015698
b111 &
b111 %
#2015702
b10110 &
b10110 %
#2015706
b1011 &
b1011 %
#2015710
b100010 &
b100010 %
#2015714
b10001 &
b10001 %
#2015718
b110100 &
b110100 %
#2015722
b11010 &
b11010 %
#2015726
b1101 &
b1101 %
#2015730
b101000 &
b101000 %
#2015734
b10100 &
b10100 %
#2015738
b1010 &
b1010 %
#2015742
b101 &
b101 %
#2015746
b10000 &
b10000 %
#2015750
b1000 &
b1000 %
#2015754
b100 &
b100 %
#2015758
b10 &
b10 %
#2015762
b1 &
b1 %
1#
#2015766
b0 &
0#
b0 %
0$
#3027011
b100 !
1"
#3027014
b100 &
b100 %
1$
#3027015
0"
#3027018
b10 &
b10 %
#3027022
b1 &
1#
b1 %
#3027026
b0 &
b0 %
0#
0$
#4500012
