#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028c7a20 .scope module, "CPUTester" "CPUTester" 2 1;
 .timescale 0 0;
v000000000297afc0_0 .var "clk", 0 0;
v000000000297b060_0 .var "reset", 0 0;
S_00000000028ed410 .scope module, "CPU_Test1" "mipsCPUData1" 2 10, 3 1 0, S_00000000028c7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000296c640_0 .net *"_s7", 3 0, L_00000000029d7950;  1 drivers
v000000000296b880_0 .net "aluCode", 2 0, v00000000028c1910_0;  1 drivers
v000000000296c3c0_0 .net "aluMuxOut", 31 0, v00000000028c2270_0;  1 drivers
v000000000296d220_0 .net "aluOut", 31 0, v000000000296bec0_0;  1 drivers
v000000000296b920_0 .net "aluSource", 0 0, v00000000028c2770_0;  1 drivers
v000000000296b9c0_0 .net "andOut", 0 0, v000000000296d180_0;  1 drivers
v000000000296ba60_0 .net "branch", 0 0, v0000000002884ac0_0;  1 drivers
v000000000296bb00_0 .net "branchAddOut", 31 0, v000000000296c460_0;  1 drivers
v000000000296c140_0 .net "branchMuxOut", 31 0, v00000000028c2310_0;  1 drivers
v000000000296c1e0_0 .net "clk", 0 0, v000000000297afc0_0;  1 drivers
v000000000296c280_0 .net "instruction", 31 0, L_000000000297b6a0;  1 drivers
v000000000296c320_0 .net "jump", 0 0, v0000000002885c40_0;  1 drivers
v000000000296c5a0_0 .net "memRead", 0 0, v0000000002885ce0_0;  1 drivers
v000000000296c780_0 .net "memWrite", 0 0, v000000000284d180_0;  1 drivers
v00000000029701a0_0 .net "mem_to_reg", 0 0, v00000000029629e0_0;  1 drivers
v000000000296eda0_0 .net "next", 31 0, v0000000002962a80_0;  1 drivers
v000000000296eee0_0 .net "pcAdd4", 31 0, L_00000000029d8490;  1 drivers
v00000000029702e0_0 .net "pcOut", 31 0, v0000000002961720_0;  1 drivers
v000000000296ee40_0 .net "ramMuxOut", 31 0, v0000000002962d00_0;  1 drivers
v000000000296f660_0 .net "ramOut", 31 0, v000000000296d040_0;  1 drivers
v000000000296ff20_0 .net "regMuxOut", 4 0, v00000000029619a0_0;  1 drivers
v000000000296f980_0 .net "regOutA", 31 0, v00000000029624e0_0;  1 drivers
v000000000296fa20_0 .net "regOutB", 31 0, v0000000002963340_0;  1 drivers
v000000000296fde0_0 .net "reg_dst", 0 0, v0000000002962b20_0;  1 drivers
v000000000296ffc0_0 .net "reg_write", 0 0, v00000000029628a0_0;  1 drivers
v000000000296f340_0 .net "reset", 0 0, v000000000297b060_0;  1 drivers
v000000000296fca0_0 .net "shftLeft28Out", 27 0, v000000000296b740_0;  1 drivers
v0000000002970100_0 .net "shftLeftOut", 31 0, v000000000296cd20_0;  1 drivers
v000000000296ea80_0 .net "signExtOut", 31 0, v000000000296d2c0_0;  1 drivers
v0000000002970380_0 .net "unSign", 0 0, v0000000002961ea0_0;  1 drivers
v000000000296fc00_0 .net "zFlag", 0 0, v000000000296c6e0_0;  1 drivers
L_000000000297b740 .part L_000000000297b6a0, 26, 6;
L_000000000297b7e0 .part L_000000000297b6a0, 16, 5;
L_00000000029d82b0 .part L_000000000297b6a0, 11, 5;
L_00000000029d7950 .part L_00000000029d8490, 28, 4;
L_00000000029d9e30 .concat [ 28 4 0 0], v000000000296b740_0, L_00000000029d7950;
L_00000000029d9b10 .part L_000000000297b6a0, 21, 5;
L_00000000029d79f0 .part L_000000000297b6a0, 16, 5;
L_00000000029d9250 .part L_000000000297b6a0, 0, 6;
L_00000000029d87b0 .part L_000000000297b6a0, 0, 16;
L_00000000029d9ed0 .part L_000000000297b6a0, 0, 26;
S_00000000028eccc0 .scope module, "ALU_Mux" "mux32" 3 74, 4 23 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028c1370_0 .net "one", 31 0, v000000000296d2c0_0;  alias, 1 drivers
v00000000028c2270_0 .var "result", 31 0;
v00000000028c2590_0 .net "s", 0 0, v00000000028c2770_0;  alias, 1 drivers
v00000000028c1410_0 .net "zero", 31 0, v0000000002963340_0;  alias, 1 drivers
E_00000000028b4c30 .event edge, v00000000028c2590_0, v00000000028c1410_0, v00000000028c1370_0;
S_00000000028f4fe0 .scope module, "Branch_Mux" "mux32" 3 76, 4 23 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028c1550_0 .net "one", 31 0, v000000000296c460_0;  alias, 1 drivers
v00000000028c2310_0 .var "result", 31 0;
v00000000028c1870_0 .net "s", 0 0, v000000000296d180_0;  alias, 1 drivers
v00000000028c23b0_0 .net "zero", 31 0, L_00000000029d8490;  alias, 1 drivers
E_00000000028b4ff0 .event edge, v00000000028c1870_0, v00000000028c23b0_0, v00000000028c1550_0;
S_00000000028f7280 .scope module, "Control_Unit" "control" 3 67, 5 1 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v00000000028c1910_0 .var "aluCode", 2 0;
v00000000028c2770_0 .var "alu_src", 0 0;
v0000000002884ac0_0 .var "branch", 0 0;
v0000000002884d40_0 .net "clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v0000000002885c40_0 .var "jump", 0 0;
v0000000002885ce0_0 .var "memRead", 0 0;
v000000000284d180_0 .var "memWrite", 0 0;
v00000000029629e0_0 .var "mem_to_reg", 0 0;
v0000000002961b80_0 .net "opcode", 5 0, L_000000000297b740;  1 drivers
v0000000002962b20_0 .var "reg_dst", 0 0;
v00000000029628a0_0 .var "reg_write", 0 0;
v0000000002962300_0 .net "reset", 0 0, v000000000297b060_0;  alias, 1 drivers
v0000000002961ea0_0 .var "unSign", 0 0;
E_00000000028b5330 .event edge, v0000000002962300_0, v0000000002961b80_0;
S_00000000028f7400 .scope module, "Instruction_Memory" "instructMemTest1" 3 64, 5 255 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v00000000029626c0_0 .net "Enable", 0 0, v000000000297afc0_0;  alias, 1 drivers
v0000000002963160_0 .net "Instruction", 31 0, L_000000000297b6a0;  alias, 1 drivers
v00000000029623a0 .array "Mem", 511 0, 7 0;
v0000000002962940_0 .net "PC", 31 0, v0000000002961720_0;  alias, 1 drivers
v0000000002961e00_0 .net *"_s0", 7 0, L_000000000297bba0;  1 drivers
v0000000002963200_0 .net *"_s10", 32 0, L_000000000297c460;  1 drivers
v0000000002963020_0 .net *"_s12", 7 0, L_000000000297b2e0;  1 drivers
v0000000002961ae0_0 .net *"_s14", 32 0, L_000000000297bce0;  1 drivers
L_000000000297f788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002962f80_0 .net *"_s17", 0 0, L_000000000297f788;  1 drivers
L_000000000297f7d0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002962c60_0 .net/2u *"_s18", 32 0, L_000000000297f7d0;  1 drivers
v0000000002962440_0 .net *"_s2", 7 0, L_000000000297c320;  1 drivers
v0000000002962760_0 .net *"_s20", 32 0, L_000000000297b380;  1 drivers
v0000000002962ee0_0 .net *"_s22", 7 0, L_000000000297be20;  1 drivers
v00000000029632a0_0 .net *"_s24", 32 0, L_000000000297b600;  1 drivers
L_000000000297f818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002962580_0 .net *"_s27", 0 0, L_000000000297f818;  1 drivers
L_000000000297f860 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002961c20_0 .net/2u *"_s28", 32 0, L_000000000297f860;  1 drivers
v0000000002962da0_0 .net *"_s30", 32 0, L_000000000297bec0;  1 drivers
v0000000002962080_0 .net *"_s4", 32 0, L_000000000297b4c0;  1 drivers
L_000000000297f6f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002962800_0 .net *"_s7", 0 0, L_000000000297f6f8;  1 drivers
L_000000000297f740 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002961cc0_0 .net/2u *"_s8", 32 0, L_000000000297f740;  1 drivers
L_000000000297bba0 .array/port v00000000029623a0, v0000000002961720_0;
L_000000000297c320 .array/port v00000000029623a0, L_000000000297c460;
L_000000000297b4c0 .concat [ 32 1 0 0], v0000000002961720_0, L_000000000297f6f8;
L_000000000297c460 .arith/sum 33, L_000000000297b4c0, L_000000000297f740;
L_000000000297b2e0 .array/port v00000000029623a0, L_000000000297b380;
L_000000000297bce0 .concat [ 32 1 0 0], v0000000002961720_0, L_000000000297f788;
L_000000000297b380 .arith/sum 33, L_000000000297bce0, L_000000000297f7d0;
L_000000000297be20 .array/port v00000000029623a0, L_000000000297bec0;
L_000000000297b600 .concat [ 32 1 0 0], v0000000002961720_0, L_000000000297f818;
L_000000000297bec0 .arith/sum 33, L_000000000297b600, L_000000000297f860;
L_000000000297b6a0 .concat [ 8 8 8 8], L_000000000297be20, L_000000000297b2e0, L_000000000297c320, L_000000000297bba0;
S_000000000088aa10 .scope module, "Jump_Mux" "mux32" 3 77, 4 23 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002962120_0 .net "one", 31 0, L_00000000029d9e30;  1 drivers
v0000000002962a80_0 .var "result", 31 0;
v0000000002961d60_0 .net "s", 0 0, v0000000002885c40_0;  alias, 1 drivers
v0000000002962e40_0 .net "zero", 31 0, v00000000028c2310_0;  alias, 1 drivers
E_00000000028b7170 .event edge, v0000000002885c40_0, v00000000028c2310_0, v0000000002962120_0;
S_000000000088ab90 .scope module, "Program_Counter" "ProgramCounter" 3 60, 5 354 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002961f40_0 .net "Clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v0000000002962bc0_0 .net "PCNext", 31 0, v0000000002962a80_0;  alias, 1 drivers
v0000000002961720_0 .var "PCResult", 31 0;
v0000000002961fe0_0 .net "Reset", 0 0, v000000000297b060_0;  alias, 1 drivers
E_00000000028b7330 .event posedge, v0000000002884d40_0;
S_000000000087d0a0 .scope module, "RAM_Mux" "mux32" 3 75, 4 23 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002963480_0 .net "one", 31 0, v000000000296bec0_0;  alias, 1 drivers
v0000000002962d00_0 .var "result", 31 0;
v00000000029621c0_0 .net "s", 0 0, v00000000029629e0_0;  alias, 1 drivers
v0000000002962260_0 .net "zero", 31 0, v000000000296d040_0;  alias, 1 drivers
E_00000000028a93b0 .event edge, v00000000029629e0_0, v0000000002962260_0, v0000000002963480_0;
S_000000000087d220 .scope module, "Register_File" "RegisterFile" 3 80, 6 1 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029630c0_0 .net "A_Address", 4 0, L_00000000029d9b10;  1 drivers
v00000000029624e0_0 .var "A_Data", 31 0;
v0000000002962620_0 .net "B_Address", 4 0, L_00000000029d79f0;  1 drivers
v0000000002963340_0 .var "B_Data", 31 0;
v00000000029633e0_0 .net "C_Address", 4 0, v00000000029619a0_0;  alias, 1 drivers
v0000000002963520_0 .net "C_Data", 31 0, v0000000002962d00_0;  alias, 1 drivers
v0000000002961680_0 .net "Clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v00000000029617c0 .array "Registers", 31 0, 31 0;
v0000000002961860_0 .net "Write", 0 0, v00000000029629e0_0;  alias, 1 drivers
v00000000029617c0_0 .array/port v00000000029617c0, 0;
v00000000029617c0_1 .array/port v00000000029617c0, 1;
v00000000029617c0_2 .array/port v00000000029617c0, 2;
E_00000000028a90b0/0 .event edge, v00000000029630c0_0, v00000000029617c0_0, v00000000029617c0_1, v00000000029617c0_2;
v00000000029617c0_3 .array/port v00000000029617c0, 3;
v00000000029617c0_4 .array/port v00000000029617c0, 4;
v00000000029617c0_5 .array/port v00000000029617c0, 5;
v00000000029617c0_6 .array/port v00000000029617c0, 6;
E_00000000028a90b0/1 .event edge, v00000000029617c0_3, v00000000029617c0_4, v00000000029617c0_5, v00000000029617c0_6;
v00000000029617c0_7 .array/port v00000000029617c0, 7;
v00000000029617c0_8 .array/port v00000000029617c0, 8;
v00000000029617c0_9 .array/port v00000000029617c0, 9;
v00000000029617c0_10 .array/port v00000000029617c0, 10;
E_00000000028a90b0/2 .event edge, v00000000029617c0_7, v00000000029617c0_8, v00000000029617c0_9, v00000000029617c0_10;
v00000000029617c0_11 .array/port v00000000029617c0, 11;
v00000000029617c0_12 .array/port v00000000029617c0, 12;
v00000000029617c0_13 .array/port v00000000029617c0, 13;
v00000000029617c0_14 .array/port v00000000029617c0, 14;
E_00000000028a90b0/3 .event edge, v00000000029617c0_11, v00000000029617c0_12, v00000000029617c0_13, v00000000029617c0_14;
v00000000029617c0_15 .array/port v00000000029617c0, 15;
v00000000029617c0_16 .array/port v00000000029617c0, 16;
v00000000029617c0_17 .array/port v00000000029617c0, 17;
v00000000029617c0_18 .array/port v00000000029617c0, 18;
E_00000000028a90b0/4 .event edge, v00000000029617c0_15, v00000000029617c0_16, v00000000029617c0_17, v00000000029617c0_18;
v00000000029617c0_19 .array/port v00000000029617c0, 19;
v00000000029617c0_20 .array/port v00000000029617c0, 20;
v00000000029617c0_21 .array/port v00000000029617c0, 21;
v00000000029617c0_22 .array/port v00000000029617c0, 22;
E_00000000028a90b0/5 .event edge, v00000000029617c0_19, v00000000029617c0_20, v00000000029617c0_21, v00000000029617c0_22;
v00000000029617c0_23 .array/port v00000000029617c0, 23;
v00000000029617c0_24 .array/port v00000000029617c0, 24;
v00000000029617c0_25 .array/port v00000000029617c0, 25;
v00000000029617c0_26 .array/port v00000000029617c0, 26;
E_00000000028a90b0/6 .event edge, v00000000029617c0_23, v00000000029617c0_24, v00000000029617c0_25, v00000000029617c0_26;
v00000000029617c0_27 .array/port v00000000029617c0, 27;
v00000000029617c0_28 .array/port v00000000029617c0, 28;
v00000000029617c0_29 .array/port v00000000029617c0, 29;
v00000000029617c0_30 .array/port v00000000029617c0, 30;
E_00000000028a90b0/7 .event edge, v00000000029617c0_27, v00000000029617c0_28, v00000000029617c0_29, v00000000029617c0_30;
v00000000029617c0_31 .array/port v00000000029617c0, 31;
E_00000000028a90b0/8 .event edge, v00000000029617c0_31, v0000000002962620_0;
E_00000000028a90b0 .event/or E_00000000028a90b0/0, E_00000000028a90b0/1, E_00000000028a90b0/2, E_00000000028a90b0/3, E_00000000028a90b0/4, E_00000000028a90b0/5, E_00000000028a90b0/6, E_00000000028a90b0/7, E_00000000028a90b0/8;
S_0000000000869dd0 .scope module, "Register_Mux" "mux4" 3 73, 4 13 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002961900_0 .net "one", 4 0, L_00000000029d82b0;  1 drivers
v00000000029619a0_0 .var "result", 4 0;
v0000000002961a40_0 .net "s", 0 0, v0000000002962b20_0;  alias, 1 drivers
v000000000296d4a0_0 .net "zero", 4 0, L_000000000297b7e0;  1 drivers
E_00000000028a9570 .event edge, v0000000002962b20_0, v000000000296d4a0_0, v0000000002961900_0;
S_0000000000869f50 .scope module, "addFour" "addplus4" 3 93, 7 3 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000297f8a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000296cb40_0 .net/2u *"_s0", 31 0, L_000000000297f8a8;  1 drivers
v000000000296cdc0_0 .net "pc", 31 0, v0000000002961720_0;  alias, 1 drivers
v000000000296b6a0_0 .net "result", 31 0, L_00000000029d8490;  alias, 1 drivers
L_00000000029d8490 .arith/sum 32, v0000000002961720_0, L_000000000297f8a8;
S_00000000008c4e00 .scope module, "adder" "adder" 3 94, 7 8 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000296bba0_0 .net "entry0", 31 0, v000000000296cd20_0;  alias, 1 drivers
v000000000296c500_0 .net "entry1", 31 0, L_00000000029d8490;  alias, 1 drivers
v000000000296c460_0 .var "result", 31 0;
E_00000000028aa370 .event edge, v000000000296bba0_0, v00000000028c23b0_0;
S_00000000008c4f80 .scope module, "alu" "ALU" 3 83, 8 1 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v000000000296bec0_0 .var "Result", 31 0;
v000000000296c000_0 .net "a", 31 0, v00000000029624e0_0;  alias, 1 drivers
v000000000296d360_0 .net "aluCode", 2 0, v00000000028c1910_0;  alias, 1 drivers
v000000000296c820_0 .net "b", 31 0, v00000000028c2270_0;  alias, 1 drivers
v000000000296cbe0_0 .var/i "counter", 31 0;
v000000000296caa0_0 .var/i "index", 31 0;
v000000000296d400_0 .net "operation", 5 0, L_00000000029d9250;  1 drivers
v000000000296bc40_0 .var "tempVar", 31 0;
v000000000296bce0_0 .var/i "var", 31 0;
v000000000296c6e0_0 .var "zeroFlag", 0 0;
E_00000000028abf70 .event edge, v000000000296d400_0, v00000000028c2270_0, v00000000029624e0_0;
S_00000000008ac930 .scope module, "ram" "RAM" 3 86, 9 1 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000028eac30 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000028eac68 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000028eaca0 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v000000000296c960_0 .net "address", 31 0, v000000000296bec0_0;  alias, 1 drivers
v000000000296be20_0 .net "clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v000000000296c8c0_0 .net "dataIn", 31 0, v0000000002963340_0;  alias, 1 drivers
v000000000296bd80 .array "mem", 31 0, 31 0;
v000000000296d040_0 .var "output_destination", 31 0;
v000000000296d540_0 .net "read", 0 0, v0000000002885ce0_0;  alias, 1 drivers
v000000000296ca00_0 .net "write", 0 0, v000000000284d180_0;  alias, 1 drivers
S_00000000008acab0 .scope module, "shftJump" "shftLeft28" 3 91, 7 20 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v000000000296cc80_0 .net "in", 25 0, L_00000000029d9ed0;  1 drivers
v000000000296b740_0 .var "result", 27 0;
E_00000000028aaa30 .event edge, v000000000296cc80_0;
S_000000000296db30 .scope module, "shftLeft" "shftLeft" 3 92, 7 42 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000296bf60_0 .net "in", 31 0, v000000000296d2c0_0;  alias, 1 drivers
v000000000296cd20_0 .var "result", 31 0;
E_00000000028acb70 .event edge, v00000000028c1370_0;
S_000000000296e430 .scope module, "signExt" "signExtender" 3 90, 7 27 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000296b7e0_0 .net "ins", 15 0, L_00000000029d87b0;  1 drivers
v000000000296d2c0_0 .var "result", 31 0;
v000000000296ce60_0 .var "tempOnes", 15 0;
v000000000296cf00_0 .var "tempZero", 15 0;
v000000000296cfa0_0 .net "unSign", 0 0, v0000000002961ea0_0;  alias, 1 drivers
E_00000000028acfb0 .event edge, v000000000296b7e0_0;
S_000000000296d830 .scope module, "simpleAND" "AND" 3 95, 7 14 0, S_00000000028ed410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v000000000296c0a0_0 .net "Z_flag", 0 0, v000000000296c6e0_0;  alias, 1 drivers
v000000000296d0e0_0 .net "branch", 0 0, v0000000002884ac0_0;  alias, 1 drivers
v000000000296d180_0 .var "result", 0 0;
E_00000000028accb0 .event edge, v000000000296c6e0_0, v0000000002884ac0_0;
S_000000000296d9b0 .scope module, "CPU_Test2" "mipsCPUData2" 2 11, 3 106 0, S_00000000028c7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002975cd0_0 .net *"_s7", 3 0, L_00000000029d8350;  1 drivers
v00000000029763b0_0 .net "aluCode", 2 0, v000000000296f0c0_0;  1 drivers
v0000000002975190_0 .net "aluMuxOut", 31 0, v000000000296fd40_0;  1 drivers
v0000000002974c90_0 .net "aluOut", 31 0, v0000000002970e50_0;  1 drivers
v0000000002974d30_0 .net "aluSource", 0 0, v0000000002970420_0;  1 drivers
v0000000002974dd0_0 .net "andOut", 0 0, v00000000029761d0_0;  1 drivers
v0000000002975870_0 .net "branch", 0 0, v000000000296f7a0_0;  1 drivers
v0000000002976090_0 .net "branchAddOut", 31 0, v0000000002970c70_0;  1 drivers
v0000000002975e10_0 .net "branchMuxOut", 31 0, v000000000296f8e0_0;  1 drivers
v0000000002975c30_0 .net "clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v0000000002975370_0 .net "instruction", 31 0, L_00000000029d96b0;  1 drivers
v0000000002975f50_0 .net "jump", 0 0, v000000000296fb60_0;  1 drivers
v0000000002976450_0 .net "memRead", 0 0, v000000000296fe80_0;  1 drivers
v00000000029764f0_0 .net "memWrite", 0 0, v000000000296f520_0;  1 drivers
v00000000029757d0_0 .net "mem_to_reg", 0 0, v0000000002970060_0;  1 drivers
v0000000002974790_0 .net "next", 31 0, v0000000002970b30_0;  1 drivers
v0000000002974ab0_0 .net "pcAdd4", 31 0, L_00000000029d92f0;  1 drivers
v0000000002974830_0 .net "pcOut", 31 0, v0000000002971a30_0;  1 drivers
v0000000002975410_0 .net "ramMuxOut", 31 0, v0000000002971ad0_0;  1 drivers
v00000000029748d0_0 .net "ramOut", 31 0, v0000000002976590_0;  1 drivers
v0000000002975550_0 .net "regMuxOut", 4 0, v0000000002972430_0;  1 drivers
v0000000002974970_0 .net "regOutA", 31 0, v00000000029708b0_0;  1 drivers
v0000000002974a10_0 .net "regOutB", 31 0, v00000000029713f0_0;  1 drivers
v0000000002975050_0 .net "reg_dst", 0 0, v000000000296e800_0;  1 drivers
v0000000002974e70_0 .net "reg_write", 0 0, v0000000002970240_0;  1 drivers
v00000000029750f0_0 .net "reset", 0 0, v000000000297b060_0;  alias, 1 drivers
v0000000002975230_0 .net "shftLeft28Out", 27 0, v0000000002976130_0;  1 drivers
v00000000029752d0_0 .net "shftLeftOut", 31 0, v00000000029746f0_0;  1 drivers
v00000000029755f0_0 .net "signExtOut", 31 0, v0000000002976270_0;  1 drivers
v0000000002975690_0 .net "unSign", 0 0, v000000000296f160_0;  1 drivers
v0000000002975910_0 .net "zFlag", 0 0, v00000000029718f0_0;  1 drivers
L_00000000029d9610 .part L_00000000029d96b0, 26, 6;
L_00000000029d8cb0 .part L_00000000029d96b0, 16, 5;
L_00000000029d8170 .part L_00000000029d96b0, 11, 5;
L_00000000029d8350 .part L_00000000029d92f0, 28, 4;
L_00000000029d9890 .concat [ 28 4 0 0], v0000000002976130_0, L_00000000029d8350;
L_00000000029d99d0 .part L_00000000029d96b0, 21, 5;
L_00000000029d9430 .part L_00000000029d96b0, 16, 5;
L_00000000029d9a70 .part L_00000000029d96b0, 0, 6;
L_00000000029d9110 .part L_00000000029d96b0, 0, 16;
L_00000000029d9750 .part L_00000000029d96b0, 0, 26;
S_000000000296dcb0 .scope module, "ALU_Mux" "mux32" 3 179, 4 23 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000296f840_0 .net "one", 31 0, v0000000002976270_0;  alias, 1 drivers
v000000000296fd40_0 .var "result", 31 0;
v000000000296ef80_0 .net "s", 0 0, v0000000002970420_0;  alias, 1 drivers
v000000000296f2a0_0 .net "zero", 31 0, v00000000029713f0_0;  alias, 1 drivers
E_00000000028ad070 .event edge, v000000000296ef80_0, v000000000296f2a0_0, v000000000296f840_0;
S_000000000296d6b0 .scope module, "Branch_Mux" "mux32" 3 181, 4 23 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000296e6c0_0 .net "one", 31 0, v0000000002970c70_0;  alias, 1 drivers
v000000000296f8e0_0 .var "result", 31 0;
v000000000296f020_0 .net "s", 0 0, v00000000029761d0_0;  alias, 1 drivers
v000000000296f480_0 .net "zero", 31 0, L_00000000029d92f0;  alias, 1 drivers
E_00000000028ad0b0 .event edge, v000000000296f020_0, v000000000296f480_0, v000000000296e6c0_0;
S_000000000296de30 .scope module, "Control_Unit" "control" 3 172, 5 1 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v000000000296f0c0_0 .var "aluCode", 2 0;
v0000000002970420_0 .var "alu_src", 0 0;
v000000000296f7a0_0 .var "branch", 0 0;
v000000000296fac0_0 .net "clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v000000000296fb60_0 .var "jump", 0 0;
v000000000296fe80_0 .var "memRead", 0 0;
v000000000296f520_0 .var "memWrite", 0 0;
v0000000002970060_0 .var "mem_to_reg", 0 0;
v000000000296f3e0_0 .net "opcode", 5 0, L_00000000029d9610;  1 drivers
v000000000296e800_0 .var "reg_dst", 0 0;
v0000000002970240_0 .var "reg_write", 0 0;
v00000000029704c0_0 .net "reset", 0 0, v000000000297b060_0;  alias, 1 drivers
v000000000296f160_0 .var "unSign", 0 0;
E_00000000028ad1f0 .event edge, v0000000002962300_0, v000000000296f3e0_0;
S_000000000296dfb0 .scope module, "Instruction_Memory" "instructMemTest2" 3 169, 5 334 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v000000000296ec60_0 .net "Enable", 0 0, v000000000297afc0_0;  alias, 1 drivers
v0000000002970560_0 .net "Instruction", 31 0, L_00000000029d96b0;  alias, 1 drivers
v000000000296e760 .array "Mem", 511 0, 7 0;
v000000000296e8a0_0 .net "PC", 31 0, v0000000002971a30_0;  alias, 1 drivers
v000000000296e940_0 .net *"_s0", 7 0, L_00000000029d97f0;  1 drivers
v000000000296ed00_0 .net *"_s10", 32 0, L_00000000029d8fd0;  1 drivers
v000000000296e9e0_0 .net *"_s12", 7 0, L_00000000029d9cf0;  1 drivers
v000000000296eb20_0 .net *"_s14", 32 0, L_00000000029d9390;  1 drivers
L_000000000297f980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000296ebc0_0 .net *"_s17", 0 0, L_000000000297f980;  1 drivers
L_000000000297f9c8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000000000296f700_0 .net/2u *"_s18", 32 0, L_000000000297f9c8;  1 drivers
v000000000296f200_0 .net *"_s2", 7 0, L_00000000029d7770;  1 drivers
v000000000296f5c0_0 .net *"_s20", 32 0, L_00000000029d7b30;  1 drivers
v0000000002970770_0 .net *"_s22", 7 0, L_00000000029d7810;  1 drivers
v0000000002970810_0 .net *"_s24", 32 0, L_00000000029d85d0;  1 drivers
L_000000000297fa10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002971490_0 .net *"_s27", 0 0, L_000000000297fa10;  1 drivers
L_000000000297fa58 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002970d10_0 .net/2u *"_s28", 32 0, L_000000000297fa58;  1 drivers
v0000000002971df0_0 .net *"_s30", 32 0, L_00000000029d9930;  1 drivers
v00000000029706d0_0 .net *"_s4", 32 0, L_00000000029d7a90;  1 drivers
L_000000000297f8f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002971f30_0 .net *"_s7", 0 0, L_000000000297f8f0;  1 drivers
L_000000000297f938 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002971170_0 .net/2u *"_s8", 32 0, L_000000000297f938;  1 drivers
L_00000000029d97f0 .array/port v000000000296e760, v0000000002971a30_0;
L_00000000029d7770 .array/port v000000000296e760, L_00000000029d8fd0;
L_00000000029d7a90 .concat [ 32 1 0 0], v0000000002971a30_0, L_000000000297f8f0;
L_00000000029d8fd0 .arith/sum 33, L_00000000029d7a90, L_000000000297f938;
L_00000000029d9cf0 .array/port v000000000296e760, L_00000000029d7b30;
L_00000000029d9390 .concat [ 32 1 0 0], v0000000002971a30_0, L_000000000297f980;
L_00000000029d7b30 .arith/sum 33, L_00000000029d9390, L_000000000297f9c8;
L_00000000029d7810 .array/port v000000000296e760, L_00000000029d9930;
L_00000000029d85d0 .concat [ 32 1 0 0], v0000000002971a30_0, L_000000000297fa10;
L_00000000029d9930 .arith/sum 33, L_00000000029d85d0, L_000000000297fa58;
L_00000000029d96b0 .concat [ 8 8 8 8], L_00000000029d7810, L_00000000029d9cf0, L_00000000029d7770, L_00000000029d97f0;
S_000000000296e130 .scope module, "Jump_Mux" "mux32" 3 182, 4 23 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002971e90_0 .net "one", 31 0, L_00000000029d9890;  1 drivers
v0000000002970b30_0 .var "result", 31 0;
v0000000002971850_0 .net "s", 0 0, v000000000296fb60_0;  alias, 1 drivers
v0000000002972110_0 .net "zero", 31 0, v000000000296f8e0_0;  alias, 1 drivers
E_00000000028ad170 .event edge, v000000000296fb60_0, v000000000296f8e0_0, v0000000002971e90_0;
S_000000000296e2b0 .scope module, "Program_Counter" "ProgramCounter" 3 165, 5 354 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002971530_0 .net "Clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v0000000002971fd0_0 .net "PCNext", 31 0, v0000000002970b30_0;  alias, 1 drivers
v0000000002971a30_0 .var "PCResult", 31 0;
v0000000002972570_0 .net "Reset", 0 0, v000000000297b060_0;  alias, 1 drivers
S_0000000002973a60 .scope module, "RAM_Mux" "mux32" 3 180, 4 23 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002970db0_0 .net "one", 31 0, v0000000002970e50_0;  alias, 1 drivers
v0000000002971ad0_0 .var "result", 31 0;
v0000000002972070_0 .net "s", 0 0, v0000000002970060_0;  alias, 1 drivers
v00000000029721b0_0 .net "zero", 31 0, v0000000002976590_0;  alias, 1 drivers
E_00000000028ad270 .event edge, v0000000002970060_0, v00000000029721b0_0, v0000000002970db0_0;
S_0000000002973be0 .scope module, "Register_File" "RegisterFile" 3 185, 6 1 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002972250_0 .net "A_Address", 4 0, L_00000000029d99d0;  1 drivers
v00000000029708b0_0 .var "A_Data", 31 0;
v0000000002970ef0_0 .net "B_Address", 4 0, L_00000000029d9430;  1 drivers
v00000000029713f0_0 .var "B_Data", 31 0;
v0000000002971c10_0 .net "C_Address", 4 0, v0000000002972430_0;  alias, 1 drivers
v0000000002971b70_0 .net "C_Data", 31 0, v0000000002971ad0_0;  alias, 1 drivers
v0000000002971670_0 .net "Clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v0000000002971210 .array "Registers", 31 0, 31 0;
v00000000029722f0_0 .net "Write", 0 0, v0000000002970060_0;  alias, 1 drivers
v0000000002971210_0 .array/port v0000000002971210, 0;
v0000000002971210_1 .array/port v0000000002971210, 1;
v0000000002971210_2 .array/port v0000000002971210, 2;
E_00000000028ad2b0/0 .event edge, v0000000002972250_0, v0000000002971210_0, v0000000002971210_1, v0000000002971210_2;
v0000000002971210_3 .array/port v0000000002971210, 3;
v0000000002971210_4 .array/port v0000000002971210, 4;
v0000000002971210_5 .array/port v0000000002971210, 5;
v0000000002971210_6 .array/port v0000000002971210, 6;
E_00000000028ad2b0/1 .event edge, v0000000002971210_3, v0000000002971210_4, v0000000002971210_5, v0000000002971210_6;
v0000000002971210_7 .array/port v0000000002971210, 7;
v0000000002971210_8 .array/port v0000000002971210, 8;
v0000000002971210_9 .array/port v0000000002971210, 9;
v0000000002971210_10 .array/port v0000000002971210, 10;
E_00000000028ad2b0/2 .event edge, v0000000002971210_7, v0000000002971210_8, v0000000002971210_9, v0000000002971210_10;
v0000000002971210_11 .array/port v0000000002971210, 11;
v0000000002971210_12 .array/port v0000000002971210, 12;
v0000000002971210_13 .array/port v0000000002971210, 13;
v0000000002971210_14 .array/port v0000000002971210, 14;
E_00000000028ad2b0/3 .event edge, v0000000002971210_11, v0000000002971210_12, v0000000002971210_13, v0000000002971210_14;
v0000000002971210_15 .array/port v0000000002971210, 15;
v0000000002971210_16 .array/port v0000000002971210, 16;
v0000000002971210_17 .array/port v0000000002971210, 17;
v0000000002971210_18 .array/port v0000000002971210, 18;
E_00000000028ad2b0/4 .event edge, v0000000002971210_15, v0000000002971210_16, v0000000002971210_17, v0000000002971210_18;
v0000000002971210_19 .array/port v0000000002971210, 19;
v0000000002971210_20 .array/port v0000000002971210, 20;
v0000000002971210_21 .array/port v0000000002971210, 21;
v0000000002971210_22 .array/port v0000000002971210, 22;
E_00000000028ad2b0/5 .event edge, v0000000002971210_19, v0000000002971210_20, v0000000002971210_21, v0000000002971210_22;
v0000000002971210_23 .array/port v0000000002971210, 23;
v0000000002971210_24 .array/port v0000000002971210, 24;
v0000000002971210_25 .array/port v0000000002971210, 25;
v0000000002971210_26 .array/port v0000000002971210, 26;
E_00000000028ad2b0/6 .event edge, v0000000002971210_23, v0000000002971210_24, v0000000002971210_25, v0000000002971210_26;
v0000000002971210_27 .array/port v0000000002971210, 27;
v0000000002971210_28 .array/port v0000000002971210, 28;
v0000000002971210_29 .array/port v0000000002971210, 29;
v0000000002971210_30 .array/port v0000000002971210, 30;
E_00000000028ad2b0/7 .event edge, v0000000002971210_27, v0000000002971210_28, v0000000002971210_29, v0000000002971210_30;
v0000000002971210_31 .array/port v0000000002971210, 31;
E_00000000028ad2b0/8 .event edge, v0000000002971210_31, v0000000002970ef0_0;
E_00000000028ad2b0 .event/or E_00000000028ad2b0/0, E_00000000028ad2b0/1, E_00000000028ad2b0/2, E_00000000028ad2b0/3, E_00000000028ad2b0/4, E_00000000028ad2b0/5, E_00000000028ad2b0/6, E_00000000028ad2b0/7, E_00000000028ad2b0/8;
S_0000000002972b60 .scope module, "Register_Mux" "mux4" 3 178, 4 13 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002972390_0 .net "one", 4 0, L_00000000029d8170;  1 drivers
v0000000002972430_0 .var "result", 4 0;
v00000000029724d0_0 .net "s", 0 0, v000000000296e800_0;  alias, 1 drivers
v0000000002970950_0 .net "zero", 4 0, L_00000000029d8cb0;  1 drivers
E_00000000028adb30 .event edge, v000000000296e800_0, v0000000002970950_0, v0000000002972390_0;
S_0000000002973d60 .scope module, "addFour" "addplus4" 3 198, 7 3 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000297faa0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002971990_0 .net/2u *"_s0", 31 0, L_000000000297faa0;  1 drivers
v00000000029709f0_0 .net "pc", 31 0, v0000000002971a30_0;  alias, 1 drivers
v0000000002970a90_0 .net "result", 31 0, L_00000000029d92f0;  alias, 1 drivers
L_00000000029d92f0 .arith/sum 32, v0000000002971a30_0, L_000000000297faa0;
S_0000000002974360 .scope module, "adder" "adder" 3 199, 7 8 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002970bd0_0 .net "entry0", 31 0, v00000000029746f0_0;  alias, 1 drivers
v0000000002971cb0_0 .net "entry1", 31 0, L_00000000029d92f0;  alias, 1 drivers
v0000000002970c70_0 .var "result", 31 0;
E_00000000028adff0 .event edge, v0000000002970bd0_0, v000000000296f480_0;
S_0000000002972860 .scope module, "alu" "ALU" 3 188, 8 1 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v0000000002970e50_0 .var "Result", 31 0;
v0000000002970f90_0 .net "a", 31 0, v00000000029708b0_0;  alias, 1 drivers
v0000000002971030_0 .net "aluCode", 2 0, v000000000296f0c0_0;  alias, 1 drivers
v00000000029710d0_0 .net "b", 31 0, v000000000296fd40_0;  alias, 1 drivers
v00000000029712b0_0 .var/i "counter", 31 0;
v0000000002971350_0 .var/i "index", 31 0;
v00000000029715d0_0 .net "operation", 5 0, L_00000000029d9a70;  1 drivers
v0000000002971d50_0 .var "tempVar", 31 0;
v0000000002971710_0 .var/i "var", 31 0;
v00000000029718f0_0 .var "zeroFlag", 0 0;
E_00000000028ae6f0 .event edge, v00000000029715d0_0, v000000000296fd40_0, v00000000029708b0_0;
S_00000000029741e0 .scope module, "ram" "RAM" 3 191, 9 1 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000028e7800 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000028e7838 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000028e7870 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v00000000029717b0_0 .net "address", 31 0, v0000000002970e50_0;  alias, 1 drivers
v0000000002975af0_0 .net "clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v0000000002975ff0_0 .net "dataIn", 31 0, v00000000029713f0_0;  alias, 1 drivers
v0000000002976310 .array "mem", 31 0, 31 0;
v0000000002976590_0 .var "output_destination", 31 0;
v0000000002974b50_0 .net "read", 0 0, v000000000296fe80_0;  alias, 1 drivers
v0000000002975b90_0 .net "write", 0 0, v000000000296f520_0;  alias, 1 drivers
S_00000000029738e0 .scope module, "shftJump" "shftLeft28" 3 196, 7 20 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029754b0_0 .net "in", 25 0, L_00000000029d9750;  1 drivers
v0000000002976130_0 .var "result", 27 0;
E_00000000028ae1f0 .event edge, v00000000029754b0_0;
S_0000000002973ee0 .scope module, "shftLeft" "shftLeft" 3 197, 7 42 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002975eb0_0 .net "in", 31 0, v0000000002976270_0;  alias, 1 drivers
v00000000029746f0_0 .var "result", 31 0;
E_00000000028ae1b0 .event edge, v000000000296f840_0;
S_0000000002972e60 .scope module, "signExt" "signExtender" 3 195, 7 27 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002975a50_0 .net "ins", 15 0, L_00000000029d9110;  1 drivers
v0000000002976270_0 .var "result", 31 0;
v0000000002974fb0_0 .var "tempOnes", 15 0;
v0000000002974f10_0 .var "tempZero", 15 0;
v0000000002975730_0 .net "unSign", 0 0, v000000000296f160_0;  alias, 1 drivers
E_00000000028adc70 .event edge, v0000000002975a50_0;
S_0000000002972ce0 .scope module, "simpleAND" "AND" 3 200, 7 14 0, S_000000000296d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v0000000002974bf0_0 .net "Z_flag", 0 0, v00000000029718f0_0;  alias, 1 drivers
v0000000002975d70_0 .net "branch", 0 0, v000000000296f7a0_0;  alias, 1 drivers
v00000000029761d0_0 .var "result", 0 0;
E_00000000028ae530 .event edge, v00000000029718f0_0, v000000000296f7a0_0;
S_0000000002974060 .scope module, "CPU_Test3" "mipsCPUData3" 2 12, 3 211 0, S_00000000028c7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002979a80_0 .net *"_s7", 3 0, L_00000000029d8c10;  1 drivers
v000000000297aa20_0 .net "aluCode", 2 0, v0000000002977240_0;  1 drivers
v000000000297a8e0_0 .net "aluMuxOut", 31 0, v0000000002976a20_0;  1 drivers
v000000000297aac0_0 .net "aluOut", 31 0, v000000000297a340_0;  1 drivers
v00000000029798a0_0 .net "aluSource", 0 0, v00000000029771a0_0;  1 drivers
v0000000002979940_0 .net "andOut", 0 0, v0000000002978d60_0;  1 drivers
v0000000002979d00_0 .net "branch", 0 0, v00000000029772e0_0;  1 drivers
v0000000002979ee0_0 .net "branchAddOut", 31 0, v000000000297ade0_0;  1 drivers
v0000000002979300_0 .net "branchMuxOut", 31 0, v00000000029777e0_0;  1 drivers
v00000000029789a0_0 .net "clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v0000000002978900_0 .net "instruction", 31 0, L_00000000029d9c50;  1 drivers
v0000000002978a40_0 .net "jump", 0 0, v00000000029783c0_0;  1 drivers
v00000000029799e0_0 .net "memRead", 0 0, v0000000002976ca0_0;  1 drivers
v0000000002979bc0_0 .net "memWrite", 0 0, v0000000002977740_0;  1 drivers
v000000000297c500_0 .net "mem_to_reg", 0 0, v00000000029767a0_0;  1 drivers
v000000000297bf60_0 .net "next", 31 0, v0000000002977560_0;  1 drivers
v000000000297c1e0_0 .net "pcAdd4", 31 0, L_00000000029d8210;  1 drivers
v000000000297b920_0 .net "pcOut", 31 0, v0000000002976b60_0;  1 drivers
v000000000297bd80_0 .net "ramMuxOut", 31 0, v0000000002977060_0;  1 drivers
v000000000297c140_0 .net "ramOut", 31 0, v0000000002979080_0;  1 drivers
v000000000297c3c0_0 .net "regMuxOut", 4 0, v0000000002978cc0_0;  1 drivers
v000000000297b9c0_0 .net "regOutA", 31 0, v0000000002979c60_0;  1 drivers
v000000000297b1a0_0 .net "regOutB", 31 0, v0000000002979f80_0;  1 drivers
v000000000297bc40_0 .net "reg_dst", 0 0, v0000000002976840_0;  1 drivers
v000000000297b420_0 .net "reg_write", 0 0, v0000000002977880_0;  1 drivers
v000000000297bb00_0 .net "reset", 0 0, v000000000297b060_0;  alias, 1 drivers
v000000000297b560_0 .net "shftLeft28Out", 27 0, v000000000297a700_0;  1 drivers
v000000000297c000_0 .net "shftLeftOut", 31 0, v00000000029796c0_0;  1 drivers
v000000000297c5a0_0 .net "signExtOut", 31 0, v00000000029787c0_0;  1 drivers
v000000000297ba60_0 .net "unSign", 0 0, v00000000029781e0_0;  1 drivers
v000000000297b240_0 .net "zFlag", 0 0, v000000000297ae80_0;  1 drivers
L_00000000029d9d90 .part L_00000000029d9c50, 26, 6;
L_00000000029d7e50 .part L_00000000029d9c50, 16, 5;
L_00000000029d7d10 .part L_00000000029d9c50, 11, 5;
L_00000000029d8c10 .part L_00000000029d8210, 28, 4;
L_00000000029d9070 .concat [ 28 4 0 0], v000000000297a700_0, L_00000000029d8c10;
L_00000000029d8850 .part L_00000000029d9c50, 21, 5;
L_00000000029d7db0 .part L_00000000029d9c50, 16, 5;
L_00000000029d8e90 .part L_00000000029d9c50, 0, 6;
L_00000000029d7ef0 .part L_00000000029d9c50, 0, 16;
L_00000000029d83f0 .part L_00000000029d9c50, 0, 26;
S_00000000029744e0 .scope module, "ALU_Mux" "mux32" 3 284, 4 23 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029759b0_0 .net "one", 31 0, v00000000029787c0_0;  alias, 1 drivers
v0000000002976a20_0 .var "result", 31 0;
v0000000002976700_0 .net "s", 0 0, v00000000029771a0_0;  alias, 1 drivers
v0000000002977ec0_0 .net "zero", 31 0, v0000000002979f80_0;  alias, 1 drivers
E_00000000028ae7f0 .event edge, v0000000002976700_0, v0000000002977ec0_0, v00000000029759b0_0;
S_0000000002973460 .scope module, "Branch_Mux" "mux32" 3 286, 4 23 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002978140_0 .net "one", 31 0, v000000000297ade0_0;  alias, 1 drivers
v00000000029777e0_0 .var "result", 31 0;
v0000000002976de0_0 .net "s", 0 0, v0000000002978d60_0;  alias, 1 drivers
v0000000002977f60_0 .net "zero", 31 0, L_00000000029d8210;  alias, 1 drivers
E_00000000028ae270 .event edge, v0000000002976de0_0, v0000000002977f60_0, v0000000002978140_0;
S_00000000029726e0 .scope module, "Control_Unit" "control" 3 277, 5 1 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v0000000002977240_0 .var "aluCode", 2 0;
v00000000029771a0_0 .var "alu_src", 0 0;
v00000000029772e0_0 .var "branch", 0 0;
v0000000002977420_0 .net "clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v00000000029783c0_0 .var "jump", 0 0;
v0000000002976ca0_0 .var "memRead", 0 0;
v0000000002977740_0 .var "memWrite", 0 0;
v00000000029767a0_0 .var "mem_to_reg", 0 0;
v00000000029779c0_0 .net "opcode", 5 0, L_00000000029d9d90;  1 drivers
v0000000002976840_0 .var "reg_dst", 0 0;
v0000000002977880_0 .var "reg_write", 0 0;
v0000000002977d80_0 .net "reset", 0 0, v000000000297b060_0;  alias, 1 drivers
v00000000029781e0_0 .var "unSign", 0 0;
E_00000000028ae830 .event edge, v0000000002962300_0, v00000000029779c0_0;
S_0000000002972fe0 .scope module, "Instruction_Memory" "instructMemTest3" 3 274, 5 344 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v0000000002977c40_0 .net "Enable", 0 0, v000000000297afc0_0;  alias, 1 drivers
v0000000002977380_0 .net "Instruction", 31 0, L_00000000029d9c50;  alias, 1 drivers
v0000000002976d40 .array "Mem", 511 0, 7 0;
v00000000029774c0_0 .net "PC", 31 0, v0000000002976b60_0;  alias, 1 drivers
v0000000002977a60_0 .net *"_s0", 7 0, L_00000000029d7c70;  1 drivers
v0000000002978000_0 .net *"_s10", 32 0, L_00000000029d8d50;  1 drivers
v00000000029780a0_0 .net *"_s12", 7 0, L_00000000029d8b70;  1 drivers
v0000000002977e20_0 .net *"_s14", 32 0, L_00000000029d78b0;  1 drivers
L_000000000297fb78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002978280_0 .net *"_s17", 0 0, L_000000000297fb78;  1 drivers
L_000000000297fbc0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002977920_0 .net/2u *"_s18", 32 0, L_000000000297fbc0;  1 drivers
v0000000002977b00_0 .net *"_s2", 7 0, L_00000000029d80d0;  1 drivers
v0000000002976e80_0 .net *"_s20", 32 0, L_00000000029d8df0;  1 drivers
v00000000029785a0_0 .net *"_s22", 7 0, L_00000000029d94d0;  1 drivers
v0000000002978460_0 .net *"_s24", 32 0, L_00000000029d9570;  1 drivers
L_000000000297fc08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002978500_0 .net *"_s27", 0 0, L_000000000297fc08;  1 drivers
L_000000000297fc50 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002976f20_0 .net/2u *"_s28", 32 0, L_000000000297fc50;  1 drivers
v0000000002977600_0 .net *"_s30", 32 0, L_00000000029d9bb0;  1 drivers
v0000000002977ba0_0 .net *"_s4", 32 0, L_00000000029d7bd0;  1 drivers
L_000000000297fae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029776a0_0 .net *"_s7", 0 0, L_000000000297fae8;  1 drivers
L_000000000297fb30 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000029768e0_0 .net/2u *"_s8", 32 0, L_000000000297fb30;  1 drivers
L_00000000029d7c70 .array/port v0000000002976d40, v0000000002976b60_0;
L_00000000029d80d0 .array/port v0000000002976d40, L_00000000029d8d50;
L_00000000029d7bd0 .concat [ 32 1 0 0], v0000000002976b60_0, L_000000000297fae8;
L_00000000029d8d50 .arith/sum 33, L_00000000029d7bd0, L_000000000297fb30;
L_00000000029d8b70 .array/port v0000000002976d40, L_00000000029d8df0;
L_00000000029d78b0 .concat [ 32 1 0 0], v0000000002976b60_0, L_000000000297fb78;
L_00000000029d8df0 .arith/sum 33, L_00000000029d78b0, L_000000000297fbc0;
L_00000000029d94d0 .array/port v0000000002976d40, L_00000000029d9bb0;
L_00000000029d9570 .concat [ 32 1 0 0], v0000000002976b60_0, L_000000000297fc08;
L_00000000029d9bb0 .arith/sum 33, L_00000000029d9570, L_000000000297fc50;
L_00000000029d9c50 .concat [ 8 8 8 8], L_00000000029d94d0, L_00000000029d8b70, L_00000000029d80d0, L_00000000029d7c70;
S_00000000029732e0 .scope module, "Jump_Mux" "mux32" 3 287, 4 23 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002978320_0 .net "one", 31 0, L_00000000029d9070;  1 drivers
v0000000002977560_0 .var "result", 31 0;
v0000000002977ce0_0 .net "s", 0 0, v00000000029783c0_0;  alias, 1 drivers
v0000000002976c00_0 .net "zero", 31 0, v00000000029777e0_0;  alias, 1 drivers
E_00000000028ae8b0 .event edge, v00000000029783c0_0, v00000000029777e0_0, v0000000002978320_0;
S_0000000002973160 .scope module, "Program_Counter" "ProgramCounter" 3 270, 5 354 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002976980_0 .net "Clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v0000000002976ac0_0 .net "PCNext", 31 0, v0000000002977560_0;  alias, 1 drivers
v0000000002976b60_0 .var "PCResult", 31 0;
v0000000002976fc0_0 .net "Reset", 0 0, v000000000297b060_0;  alias, 1 drivers
S_00000000029729e0 .scope module, "RAM_Mux" "mux32" 3 285, 4 23 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002977100_0 .net "one", 31 0, v000000000297a340_0;  alias, 1 drivers
v0000000002977060_0 .var "result", 31 0;
v0000000002979440_0 .net "s", 0 0, v00000000029767a0_0;  alias, 1 drivers
v0000000002978e00_0 .net "zero", 31 0, v0000000002979080_0;  alias, 1 drivers
E_00000000028addf0 .event edge, v00000000029767a0_0, v0000000002978e00_0, v0000000002977100_0;
S_00000000029735e0 .scope module, "Register_File" "RegisterFile" 3 290, 6 1 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v000000000297a020_0 .net "A_Address", 4 0, L_00000000029d8850;  1 drivers
v0000000002979c60_0 .var "A_Data", 31 0;
v000000000297a520_0 .net "B_Address", 4 0, L_00000000029d7db0;  1 drivers
v0000000002979f80_0 .var "B_Data", 31 0;
v000000000297ab60_0 .net "C_Address", 4 0, v0000000002978cc0_0;  alias, 1 drivers
v0000000002978ae0_0 .net "C_Data", 31 0, v0000000002977060_0;  alias, 1 drivers
v0000000002978f40_0 .net "Clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v000000000297ad40 .array "Registers", 31 0, 31 0;
v000000000297a3e0_0 .net "Write", 0 0, v00000000029767a0_0;  alias, 1 drivers
v000000000297ad40_0 .array/port v000000000297ad40, 0;
v000000000297ad40_1 .array/port v000000000297ad40, 1;
v000000000297ad40_2 .array/port v000000000297ad40, 2;
E_00000000028ae630/0 .event edge, v000000000297a020_0, v000000000297ad40_0, v000000000297ad40_1, v000000000297ad40_2;
v000000000297ad40_3 .array/port v000000000297ad40, 3;
v000000000297ad40_4 .array/port v000000000297ad40, 4;
v000000000297ad40_5 .array/port v000000000297ad40, 5;
v000000000297ad40_6 .array/port v000000000297ad40, 6;
E_00000000028ae630/1 .event edge, v000000000297ad40_3, v000000000297ad40_4, v000000000297ad40_5, v000000000297ad40_6;
v000000000297ad40_7 .array/port v000000000297ad40, 7;
v000000000297ad40_8 .array/port v000000000297ad40, 8;
v000000000297ad40_9 .array/port v000000000297ad40, 9;
v000000000297ad40_10 .array/port v000000000297ad40, 10;
E_00000000028ae630/2 .event edge, v000000000297ad40_7, v000000000297ad40_8, v000000000297ad40_9, v000000000297ad40_10;
v000000000297ad40_11 .array/port v000000000297ad40, 11;
v000000000297ad40_12 .array/port v000000000297ad40, 12;
v000000000297ad40_13 .array/port v000000000297ad40, 13;
v000000000297ad40_14 .array/port v000000000297ad40, 14;
E_00000000028ae630/3 .event edge, v000000000297ad40_11, v000000000297ad40_12, v000000000297ad40_13, v000000000297ad40_14;
v000000000297ad40_15 .array/port v000000000297ad40, 15;
v000000000297ad40_16 .array/port v000000000297ad40, 16;
v000000000297ad40_17 .array/port v000000000297ad40, 17;
v000000000297ad40_18 .array/port v000000000297ad40, 18;
E_00000000028ae630/4 .event edge, v000000000297ad40_15, v000000000297ad40_16, v000000000297ad40_17, v000000000297ad40_18;
v000000000297ad40_19 .array/port v000000000297ad40, 19;
v000000000297ad40_20 .array/port v000000000297ad40, 20;
v000000000297ad40_21 .array/port v000000000297ad40, 21;
v000000000297ad40_22 .array/port v000000000297ad40, 22;
E_00000000028ae630/5 .event edge, v000000000297ad40_19, v000000000297ad40_20, v000000000297ad40_21, v000000000297ad40_22;
v000000000297ad40_23 .array/port v000000000297ad40, 23;
v000000000297ad40_24 .array/port v000000000297ad40, 24;
v000000000297ad40_25 .array/port v000000000297ad40, 25;
v000000000297ad40_26 .array/port v000000000297ad40, 26;
E_00000000028ae630/6 .event edge, v000000000297ad40_23, v000000000297ad40_24, v000000000297ad40_25, v000000000297ad40_26;
v000000000297ad40_27 .array/port v000000000297ad40, 27;
v000000000297ad40_28 .array/port v000000000297ad40, 28;
v000000000297ad40_29 .array/port v000000000297ad40, 29;
v000000000297ad40_30 .array/port v000000000297ad40, 30;
E_00000000028ae630/7 .event edge, v000000000297ad40_27, v000000000297ad40_28, v000000000297ad40_29, v000000000297ad40_30;
v000000000297ad40_31 .array/port v000000000297ad40, 31;
E_00000000028ae630/8 .event edge, v000000000297ad40_31, v000000000297a520_0;
E_00000000028ae630 .event/or E_00000000028ae630/0, E_00000000028ae630/1, E_00000000028ae630/2, E_00000000028ae630/3, E_00000000028ae630/4, E_00000000028ae630/5, E_00000000028ae630/6, E_00000000028ae630/7, E_00000000028ae630/8;
S_0000000002973760 .scope module, "Register_Mux" "mux4" 3 283, 4 13 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v000000000297ac00_0 .net "one", 4 0, L_00000000029d7d10;  1 drivers
v0000000002978cc0_0 .var "result", 4 0;
v0000000002979da0_0 .net "s", 0 0, v0000000002976840_0;  alias, 1 drivers
v000000000297a7a0_0 .net "zero", 4 0, L_00000000029d7e50;  1 drivers
E_00000000028ae3b0 .event edge, v0000000002976840_0, v000000000297a7a0_0, v000000000297ac00_0;
S_000000000297dc20 .scope module, "addFour" "addplus4" 3 303, 7 3 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000297fc98 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002978ea0_0 .net/2u *"_s0", 31 0, L_000000000297fc98;  1 drivers
v000000000297a480_0 .net "pc", 31 0, v0000000002976b60_0;  alias, 1 drivers
v0000000002979b20_0 .net "result", 31 0, L_00000000029d8210;  alias, 1 drivers
L_00000000029d8210 .arith/sum 32, v0000000002976b60_0, L_000000000297fc98;
S_000000000297e220 .scope module, "adder" "adder" 3 304, 7 8 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000297a200_0 .net "entry0", 31 0, v00000000029796c0_0;  alias, 1 drivers
v0000000002979760_0 .net "entry1", 31 0, L_00000000029d8210;  alias, 1 drivers
v000000000297ade0_0 .var "result", 31 0;
E_00000000028ada30 .event edge, v000000000297a200_0, v0000000002977f60_0;
S_000000000297e0a0 .scope module, "alu" "ALU" 3 293, 8 1 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v000000000297a340_0 .var "Result", 31 0;
v00000000029791c0_0 .net "a", 31 0, v0000000002979c60_0;  alias, 1 drivers
v0000000002978720_0 .net "aluCode", 2 0, v0000000002977240_0;  alias, 1 drivers
v000000000297aca0_0 .net "b", 31 0, v0000000002976a20_0;  alias, 1 drivers
v0000000002979120_0 .var/i "counter", 31 0;
v0000000002978fe0_0 .var/i "index", 31 0;
v000000000297a0c0_0 .net "operation", 5 0, L_00000000029d8e90;  1 drivers
v00000000029794e0_0 .var "tempVar", 31 0;
v0000000002979580_0 .var/i "var", 31 0;
v000000000297ae80_0 .var "zeroFlag", 0 0;
E_00000000028ad930 .event edge, v000000000297a0c0_0, v0000000002976a20_0, v0000000002979c60_0;
S_000000000297d7a0 .scope module, "ram" "RAM" 3 296, 9 1 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000028e43d0 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000028e4408 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000028e4440 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v000000000297a5c0_0 .net "address", 31 0, v000000000297a340_0;  alias, 1 drivers
v0000000002979e40_0 .net "clk", 0 0, v000000000297afc0_0;  alias, 1 drivers
v0000000002978c20_0 .net "dataIn", 31 0, v0000000002979f80_0;  alias, 1 drivers
v000000000297a2a0 .array "mem", 31 0, 31 0;
v0000000002979080_0 .var "output_destination", 31 0;
v000000000297a160_0 .net "read", 0 0, v0000000002976ca0_0;  alias, 1 drivers
v0000000002979620_0 .net "write", 0 0, v0000000002977740_0;  alias, 1 drivers
S_000000000297ca20 .scope module, "shftJump" "shftLeft28" 3 301, 7 20 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v000000000297a660_0 .net "in", 25 0, L_00000000029d83f0;  1 drivers
v000000000297a700_0 .var "result", 27 0;
E_00000000028ae670 .event edge, v000000000297a660_0;
S_000000000297cba0 .scope module, "shftLeft" "shftLeft" 3 302, 7 42 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002978b80_0 .net "in", 31 0, v00000000029787c0_0;  alias, 1 drivers
v00000000029796c0_0 .var "result", 31 0;
E_00000000028ae4f0 .event edge, v00000000029759b0_0;
S_000000000297cd20 .scope module, "signExt" "signExtender" 3 300, 7 27 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002978860_0 .net "ins", 15 0, L_00000000029d7ef0;  1 drivers
v00000000029787c0_0 .var "result", 31 0;
v0000000002979800_0 .var "tempOnes", 15 0;
v00000000029793a0_0 .var "tempZero", 15 0;
v000000000297a980_0 .net "unSign", 0 0, v00000000029781e0_0;  alias, 1 drivers
E_00000000028ae3f0 .event edge, v0000000002978860_0;
S_000000000297d920 .scope module, "simpleAND" "AND" 3 305, 7 14 0, S_0000000002974060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v0000000002979260_0 .net "Z_flag", 0 0, v000000000297ae80_0;  alias, 1 drivers
v000000000297a840_0 .net "branch", 0 0, v00000000029772e0_0;  alias, 1 drivers
v0000000002978d60_0 .var "result", 0 0;
E_00000000028ae430 .event edge, v000000000297ae80_0, v00000000029772e0_0;
S_00000000028e02c0 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o000000000291b5d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000297c0a0_0 .net "one", 4 0, o000000000291b5d8;  0 drivers
v000000000297c280_0 .var "result", 4 0;
o000000000291b638 .functor BUFZ 2, C4<zz>; HiZ drive
v000000000297af20_0 .net "s", 1 0, o000000000291b638;  0 drivers
o000000000291b668 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000297b100_0 .net "two", 4 0, o000000000291b668;  0 drivers
o000000000291b698 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000297b880_0 .net "zero", 4 0, o000000000291b698;  0 drivers
E_00000000028ae330 .event edge, v000000000297af20_0, v000000000297b880_0, v000000000297c0a0_0, v000000000297b100_0;
    .scope S_000000000088ab90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002961720_0, 0;
    %end;
    .thread T_0;
    .scope S_000000000088ab90;
T_1 ;
    %wait E_00000000028b7330;
    %load/vec4 v0000000002961fe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002961720_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002962bc0_0;
    %assign/vec4 v0000000002961720_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000028f7400;
T_2 ;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 44, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 96, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 253, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 25, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029623a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000000028f7280;
T_3 ;
    %wait E_00000000028b5330;
    %load/vec4 v0000000002962300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002961b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002962b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002962b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029628a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028c2770_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028c1910_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284d180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029629e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002885c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002884ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961ea0_0, 0, 1;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000869dd0;
T_4 ;
    %wait E_00000000028a9570;
    %load/vec4 v0000000002961a40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000000000296d4a0_0;
    %store/vec4 v00000000029619a0_0, 0, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002961900_0;
    %store/vec4 v00000000029619a0_0, 0, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000028eccc0;
T_5 ;
    %wait E_00000000028b4c30;
    %load/vec4 v00000000028c2590_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000028c1410_0;
    %store/vec4 v00000000028c2270_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000028c1370_0;
    %store/vec4 v00000000028c2270_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000087d0a0;
T_6 ;
    %wait E_00000000028a93b0;
    %load/vec4 v00000000029621c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000000002962260_0;
    %store/vec4 v0000000002962d00_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002963480_0;
    %store/vec4 v0000000002962d00_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000028f4fe0;
T_7 ;
    %wait E_00000000028b4ff0;
    %load/vec4 v00000000028c1870_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000028c23b0_0;
    %store/vec4 v00000000028c2310_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000028c1550_0;
    %store/vec4 v00000000028c2310_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000088aa10;
T_8 ;
    %wait E_00000000028b7170;
    %load/vec4 v0000000002961d60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000002962e40_0;
    %store/vec4 v0000000002962a80_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002962120_0;
    %store/vec4 v0000000002962a80_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000087d220;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
    %end;
    .thread T_9;
    .scope S_000000000087d220;
T_10 ;
    %wait E_00000000028b7330;
    %load/vec4 v0000000002961860_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000029633e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000002963520_0;
    %load/vec4 v00000000029633e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029617c0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000087d220;
T_11 ;
    %wait E_00000000028a90b0;
    %load/vec4 v00000000029630c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029617c0, 4;
    %assign/vec4 v00000000029624e0_0, 0;
    %load/vec4 v0000000002962620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029617c0, 4;
    %assign/vec4 v0000000002963340_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000008c4f80;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000296cbe0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_00000000008c4f80;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000296bce0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_00000000008c4f80;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c6e0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000008c4f80;
T_15 ;
    %wait E_00000000028abf70;
    %load/vec4 v000000000296d360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296c820_0;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296c6e0_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c6e0_0, 0, 1;
T_15.9 ;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296c820_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %load/vec4 v000000000296bec0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v000000000296c6e0_0, 0, 1;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v000000000296c820_0;
    %load/vec4 v000000000296c000_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %load/vec4 v000000000296bec0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %store/vec4 v000000000296c6e0_0, 0, 1;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v000000000296d400_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_15.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000296caa0_0, 0, 32;
T_15.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000296caa0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.21, 5;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296caa0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000296bce0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000296caa0_0, 0, 32;
T_15.22 ;
    %load/vec4 v000000000296bce0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.24, 4;
    %load/vec4 v000000000296cbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000296cbe0_0, 0, 32;
T_15.24 ;
    %load/vec4 v000000000296caa0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000296caa0_0, 0, 32;
    %jmp T_15.20;
T_15.21 ;
    %load/vec4 v000000000296cbe0_0;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v000000000296d400_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_15.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000296caa0_0, 0, 32;
T_15.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000296caa0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.29, 5;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296caa0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000296bce0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000296caa0_0, 0, 32;
T_15.30 ;
    %load/vec4 v000000000296bce0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.32, 4;
    %load/vec4 v000000000296cbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000296cbe0_0, 0, 32;
T_15.32 ;
    %load/vec4 v000000000296caa0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000296caa0_0, 0, 32;
    %jmp T_15.28;
T_15.29 ;
    %load/vec4 v000000000296cbe0_0;
    %store/vec4 v000000000296bec0_0, 0, 32;
T_15.26 ;
T_15.19 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296c820_0;
    %add;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296c820_0;
    %add;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v000000000296d400_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_15.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_15.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_15.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_15.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_15.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_15.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_15.52, 6;
    %jmp T_15.53;
T_15.34 ;
    %load/vec4 v000000000296c820_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.54, 4;
    %load/vec4 v000000000296c000_0;
    %store/vec4 v000000000296bec0_0, 0, 32;
T_15.54 ;
    %jmp T_15.53;
T_15.35 ;
    %load/vec4 v000000000296c820_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.56, 4;
    %load/vec4 v000000000296c000_0;
    %store/vec4 v000000000296bec0_0, 0, 32;
T_15.56 ;
    %jmp T_15.53;
T_15.36 ;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296c820_0;
    %and;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.53;
T_15.37 ;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296c820_0;
    %or;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.53;
T_15.38 ;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296c820_0;
    %xor;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.53;
T_15.39 ;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296c820_0;
    %or;
    %inv;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.53;
T_15.40 ;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296c820_0;
    %add;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.53;
T_15.41 ;
    %jmp T_15.53;
T_15.42 ;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296c820_0;
    %add;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %load/vec4 v000000000296bec0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.59, 8;
T_15.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.59, 8;
 ; End of false expr.
    %blend;
T_15.59;
    %store/vec4 v000000000296c6e0_0, 0, 1;
    %jmp T_15.53;
T_15.43 ;
    %load/vec4 v000000000296c820_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000296bc40_0, 0, 32;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296bc40_0;
    %add;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %load/vec4 v000000000296bec0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.61, 8;
T_15.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.61, 8;
 ; End of false expr.
    %blend;
T_15.61;
    %store/vec4 v000000000296c6e0_0, 0, 1;
    %jmp T_15.53;
T_15.44 ;
    %load/vec4 v000000000296c820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.53;
T_15.45 ;
    %load/vec4 v000000000296c820_0;
    %ix/getv 4, v000000000296c000_0;
    %shiftl 4;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.53;
T_15.46 ;
    %load/vec4 v000000000296c820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.53;
T_15.47 ;
    %load/vec4 v000000000296c820_0;
    %ix/getv 4, v000000000296c000_0;
    %shiftr 4;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.53;
T_15.48 ;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296c820_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.63;
T_15.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000296bec0_0, 0, 32;
T_15.63 ;
    %jmp T_15.53;
T_15.49 ;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296c820_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.65;
T_15.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000296bec0_0, 0, 32;
T_15.65 ;
    %jmp T_15.53;
T_15.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000296caa0_0, 0, 32;
T_15.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000296caa0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.67, 5;
    %load/vec4 v000000000296c000_0;
    %load/vec4 v000000000296caa0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000296bce0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000296caa0_0, 0, 32;
T_15.68 ;
    %load/vec4 v000000000296bce0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.70, 4;
    %load/vec4 v000000000296cbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000296cbe0_0, 0, 32;
T_15.70 ;
    %load/vec4 v000000000296caa0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000296caa0_0, 0, 32;
    %jmp T_15.66;
T_15.67 ;
    %load/vec4 v000000000296cbe0_0;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.53;
T_15.51 ;
    %load/vec4 v000000000296c000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.53;
T_15.52 ;
    %load/vec4 v000000000296c000_0;
    %ix/getv 4, v000000000296c820_0;
    %shiftr 4;
    %store/vec4 v000000000296bec0_0, 0, 32;
    %jmp T_15.53;
T_15.53 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000008ac930;
T_16 ;
    %wait E_00000000028b7330;
    %load/vec4 v000000000296d540_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 4, v000000000296c960_0;
    %load/vec4a v000000000296bd80, 4;
    %assign/vec4 v000000000296d040_0, 0;
T_16.0 ;
    %load/vec4 v000000000296ca00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v000000000296c8c0_0;
    %ix/getv 3, v000000000296c960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000296bd80, 0, 4;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000296e430;
T_17 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000296ce60_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_000000000296e430;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000296cf00_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_000000000296e430;
T_19 ;
    %wait E_00000000028acfb0;
    %load/vec4 v000000000296b7e0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000296cfa0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v000000000296cf00_0;
    %load/vec4 v000000000296b7e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000296d2c0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000000000296ce60_0;
    %load/vec4 v000000000296b7e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000296d2c0_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000008acab0;
T_20 ;
    %wait E_00000000028aaa30;
    %load/vec4 v000000000296cc80_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000296b740_0, 0, 28;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000000000296db30;
T_21 ;
    %wait E_00000000028acb70;
    %load/vec4 v000000000296bf60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000296cd20_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000008c4e00;
T_22 ;
    %wait E_00000000028aa370;
    %load/vec4 v000000000296bba0_0;
    %load/vec4 v000000000296c500_0;
    %add;
    %store/vec4 v000000000296c460_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000000000296d830;
T_23 ;
    %wait E_00000000028accb0;
    %load/vec4 v000000000296d0e0_0;
    %load/vec4 v000000000296c0a0_0;
    %and;
    %store/vec4 v000000000296d180_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000000000296e2b0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002971a30_0, 0;
    %end;
    .thread T_24;
    .scope S_000000000296e2b0;
T_25 ;
    %wait E_00000000028b7330;
    %load/vec4 v0000000002972570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002971a30_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000002971fd0_0;
    %assign/vec4 v0000000002971a30_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000000000296dfb0;
T_26 ;
    %vpi_call 5 339 "$readmemb", "Input/testcode_mips2.txt", v000000000296e760 {0 0 0};
    %end;
    .thread T_26;
    .scope S_000000000296de30;
T_27 ;
    %wait E_00000000028ad1f0;
    %load/vec4 v00000000029704c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000000000296f3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_27.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970420_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000296f0c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f160_0, 0, 1;
    %jmp T_27.17;
T_27.17 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000000002972b60;
T_28 ;
    %wait E_00000000028adb30;
    %load/vec4 v00000000029724d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0000000002970950_0;
    %store/vec4 v0000000002972430_0, 0, 5;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000002972390_0;
    %store/vec4 v0000000002972430_0, 0, 5;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000000000296dcb0;
T_29 ;
    %wait E_00000000028ad070;
    %load/vec4 v000000000296ef80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v000000000296f2a0_0;
    %store/vec4 v000000000296fd40_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000000000296f840_0;
    %store/vec4 v000000000296fd40_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000000002973a60;
T_30 ;
    %wait E_00000000028ad270;
    %load/vec4 v0000000002972070_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v00000000029721b0_0;
    %store/vec4 v0000000002971ad0_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000002970db0_0;
    %store/vec4 v0000000002971ad0_0, 0, 32;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000296d6b0;
T_31 ;
    %wait E_00000000028ad0b0;
    %load/vec4 v000000000296f020_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v000000000296f480_0;
    %store/vec4 v000000000296f8e0_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000000000296e6c0_0;
    %store/vec4 v000000000296f8e0_0, 0, 32;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000000000296e130;
T_32 ;
    %wait E_00000000028ad170;
    %load/vec4 v0000000002971850_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0000000002972110_0;
    %store/vec4 v0000000002970b30_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000002971e90_0;
    %store/vec4 v0000000002970b30_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000002973be0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
    %end;
    .thread T_33;
    .scope S_0000000002973be0;
T_34 ;
    %wait E_00000000028b7330;
    %load/vec4 v00000000029722f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002971c10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0000000002971b70_0;
    %load/vec4 v0000000002971c10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971210, 0, 4;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000002973be0;
T_35 ;
    %wait E_00000000028ad2b0;
    %load/vec4 v0000000002972250_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002971210, 4;
    %assign/vec4 v00000000029708b0_0, 0;
    %load/vec4 v0000000002970ef0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002971210, 4;
    %assign/vec4 v00000000029713f0_0, 0;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000002972860;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029712b0_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_0000000002972860;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002971710_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0000000002972860;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029718f0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0000000002972860;
T_39 ;
    %wait E_00000000028ae6f0;
    %load/vec4 v0000000002971030_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %jmp T_39.7;
T_39.0 ;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v00000000029710d0_0;
    %cmp/e;
    %jmp/0xz  T_39.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029718f0_0, 0, 1;
    %jmp T_39.9;
T_39.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029718f0_0, 0, 1;
T_39.9 ;
    %jmp T_39.7;
T_39.1 ;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v00000000029710d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %load/vec4 v0000000002970e50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %store/vec4 v00000000029718f0_0, 0, 1;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v00000000029710d0_0;
    %load/vec4 v0000000002970f90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_39.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.15, 8;
T_39.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.15, 8;
 ; End of false expr.
    %blend;
T_39.15;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %load/vec4 v0000000002970e50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.17, 8;
T_39.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.17, 8;
 ; End of false expr.
    %blend;
T_39.17;
    %store/vec4 v00000000029718f0_0, 0, 1;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v00000000029715d0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_39.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002971350_0, 0, 32;
T_39.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002971350_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.21, 5;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v0000000002971350_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_39.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002971710_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002971350_0, 0, 32;
T_39.22 ;
    %load/vec4 v0000000002971710_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.24, 4;
    %load/vec4 v00000000029712b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029712b0_0, 0, 32;
T_39.24 ;
    %load/vec4 v0000000002971350_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002971350_0, 0, 32;
    %jmp T_39.20;
T_39.21 ;
    %load/vec4 v00000000029712b0_0;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.19;
T_39.18 ;
    %load/vec4 v00000000029715d0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_39.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002971350_0, 0, 32;
T_39.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002971350_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.29, 5;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v0000000002971350_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_39.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002971710_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002971350_0, 0, 32;
T_39.30 ;
    %load/vec4 v0000000002971710_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.32, 4;
    %load/vec4 v00000000029712b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029712b0_0, 0, 32;
T_39.32 ;
    %load/vec4 v0000000002971350_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002971350_0, 0, 32;
    %jmp T_39.28;
T_39.29 ;
    %load/vec4 v00000000029712b0_0;
    %store/vec4 v0000000002970e50_0, 0, 32;
T_39.26 ;
T_39.19 ;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v00000000029710d0_0;
    %add;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v00000000029710d0_0;
    %add;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v00000000029715d0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_39.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_39.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_39.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_39.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_39.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_39.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_39.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_39.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_39.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_39.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_39.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_39.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_39.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_39.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_39.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_39.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_39.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_39.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_39.52, 6;
    %jmp T_39.53;
T_39.34 ;
    %load/vec4 v00000000029710d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.54, 4;
    %load/vec4 v0000000002970f90_0;
    %store/vec4 v0000000002970e50_0, 0, 32;
T_39.54 ;
    %jmp T_39.53;
T_39.35 ;
    %load/vec4 v00000000029710d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.56, 4;
    %load/vec4 v0000000002970f90_0;
    %store/vec4 v0000000002970e50_0, 0, 32;
T_39.56 ;
    %jmp T_39.53;
T_39.36 ;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v00000000029710d0_0;
    %and;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.53;
T_39.37 ;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v00000000029710d0_0;
    %or;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.53;
T_39.38 ;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v00000000029710d0_0;
    %xor;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.53;
T_39.39 ;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v00000000029710d0_0;
    %or;
    %inv;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.53;
T_39.40 ;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v00000000029710d0_0;
    %add;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.53;
T_39.41 ;
    %jmp T_39.53;
T_39.42 ;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v00000000029710d0_0;
    %add;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %load/vec4 v0000000002970e50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.59, 8;
T_39.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.59, 8;
 ; End of false expr.
    %blend;
T_39.59;
    %store/vec4 v00000000029718f0_0, 0, 1;
    %jmp T_39.53;
T_39.43 ;
    %load/vec4 v00000000029710d0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002971d50_0, 0, 32;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v0000000002971d50_0;
    %add;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %load/vec4 v0000000002970e50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.61, 8;
T_39.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.61, 8;
 ; End of false expr.
    %blend;
T_39.61;
    %store/vec4 v00000000029718f0_0, 0, 1;
    %jmp T_39.53;
T_39.44 ;
    %load/vec4 v00000000029710d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.53;
T_39.45 ;
    %load/vec4 v00000000029710d0_0;
    %ix/getv 4, v0000000002970f90_0;
    %shiftl 4;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.53;
T_39.46 ;
    %load/vec4 v00000000029710d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.53;
T_39.47 ;
    %load/vec4 v00000000029710d0_0;
    %ix/getv 4, v0000000002970f90_0;
    %shiftr 4;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.53;
T_39.48 ;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v00000000029710d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.63;
T_39.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002970e50_0, 0, 32;
T_39.63 ;
    %jmp T_39.53;
T_39.49 ;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v00000000029710d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.65;
T_39.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002970e50_0, 0, 32;
T_39.65 ;
    %jmp T_39.53;
T_39.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002971350_0, 0, 32;
T_39.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002971350_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.67, 5;
    %load/vec4 v0000000002970f90_0;
    %load/vec4 v0000000002971350_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_39.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002971710_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002971350_0, 0, 32;
T_39.68 ;
    %load/vec4 v0000000002971710_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.70, 4;
    %load/vec4 v00000000029712b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029712b0_0, 0, 32;
T_39.70 ;
    %load/vec4 v0000000002971350_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002971350_0, 0, 32;
    %jmp T_39.66;
T_39.67 ;
    %load/vec4 v00000000029712b0_0;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.53;
T_39.51 ;
    %load/vec4 v0000000002970f90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.53;
T_39.52 ;
    %load/vec4 v0000000002970f90_0;
    %ix/getv 4, v00000000029710d0_0;
    %shiftr 4;
    %store/vec4 v0000000002970e50_0, 0, 32;
    %jmp T_39.53;
T_39.53 ;
    %pop/vec4 1;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_00000000029741e0;
T_40 ;
    %wait E_00000000028b7330;
    %load/vec4 v0000000002974b50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.0, 4;
    %ix/getv 4, v00000000029717b0_0;
    %load/vec4a v0000000002976310, 4;
    %assign/vec4 v0000000002976590_0, 0;
T_40.0 ;
    %load/vec4 v0000000002975b90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.2, 4;
    %load/vec4 v0000000002975ff0_0;
    %ix/getv 3, v00000000029717b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976310, 0, 4;
T_40.2 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000000002972e60;
T_41 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002974fb0_0, 0, 16;
    %end;
    .thread T_41;
    .scope S_0000000002972e60;
T_42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002974f10_0, 0, 16;
    %end;
    .thread T_42;
    .scope S_0000000002972e60;
T_43 ;
    %wait E_00000000028adc70;
    %load/vec4 v0000000002975a50_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002975730_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0000000002974f10_0;
    %load/vec4 v0000000002975a50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002976270_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000000002974fb0_0;
    %load/vec4 v0000000002975a50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002976270_0, 0, 32;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00000000029738e0;
T_44 ;
    %wait E_00000000028ae1f0;
    %load/vec4 v00000000029754b0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002976130_0, 0, 28;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000002973ee0;
T_45 ;
    %wait E_00000000028ae1b0;
    %load/vec4 v0000000002975eb0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029746f0_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000000002974360;
T_46 ;
    %wait E_00000000028adff0;
    %load/vec4 v0000000002970bd0_0;
    %load/vec4 v0000000002971cb0_0;
    %add;
    %store/vec4 v0000000002970c70_0, 0, 32;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000002972ce0;
T_47 ;
    %wait E_00000000028ae530;
    %load/vec4 v0000000002975d70_0;
    %load/vec4 v0000000002974bf0_0;
    %and;
    %store/vec4 v00000000029761d0_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000002973160;
T_48 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002976b60_0, 0;
    %end;
    .thread T_48;
    .scope S_0000000002973160;
T_49 ;
    %wait E_00000000028b7330;
    %load/vec4 v0000000002976fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002976b60_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000000002976ac0_0;
    %assign/vec4 v0000000002976b60_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000000002972fe0;
T_50 ;
    %vpi_call 5 349 "$readmemb", "Input/testcode_mips3.txt", v0000000002976d40 {0 0 0};
    %end;
    .thread T_50;
    .scope S_00000000029726e0;
T_51 ;
    %wait E_00000000028ae830;
    %load/vec4 v0000000002977d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_51.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v00000000029779c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_51.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_51.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_51.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_51.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_51.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_51.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_51.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_51.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002976840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002976840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002977880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029771a0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002977240_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002977740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029767a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029783c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029772e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029781e0_0, 0, 1;
    %jmp T_51.17;
T_51.17 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000002973760;
T_52 ;
    %wait E_00000000028ae3b0;
    %load/vec4 v0000000002979da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v000000000297a7a0_0;
    %store/vec4 v0000000002978cc0_0, 0, 5;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000000000297ac00_0;
    %store/vec4 v0000000002978cc0_0, 0, 5;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_00000000029744e0;
T_53 ;
    %wait E_00000000028ae7f0;
    %load/vec4 v0000000002976700_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0000000002977ec0_0;
    %store/vec4 v0000000002976a20_0, 0, 32;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v00000000029759b0_0;
    %store/vec4 v0000000002976a20_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_00000000029729e0;
T_54 ;
    %wait E_00000000028addf0;
    %load/vec4 v0000000002979440_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0000000002978e00_0;
    %store/vec4 v0000000002977060_0, 0, 32;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000000002977100_0;
    %store/vec4 v0000000002977060_0, 0, 32;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0000000002973460;
T_55 ;
    %wait E_00000000028ae270;
    %load/vec4 v0000000002976de0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v0000000002977f60_0;
    %store/vec4 v00000000029777e0_0, 0, 32;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000000002978140_0;
    %store/vec4 v00000000029777e0_0, 0, 32;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_00000000029732e0;
T_56 ;
    %wait E_00000000028ae8b0;
    %load/vec4 v0000000002977ce0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v0000000002976c00_0;
    %store/vec4 v0000000002977560_0, 0, 32;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0000000002978320_0;
    %store/vec4 v0000000002977560_0, 0, 32;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_00000000029735e0;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
    %end;
    .thread T_57;
    .scope S_00000000029735e0;
T_58 ;
    %wait E_00000000028b7330;
    %load/vec4 v000000000297a3e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000297ab60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0000000002978ae0_0;
    %load/vec4 v000000000297ab60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297ad40, 0, 4;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_00000000029735e0;
T_59 ;
    %wait E_00000000028ae630;
    %load/vec4 v000000000297a020_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000297ad40, 4;
    %assign/vec4 v0000000002979c60_0, 0;
    %load/vec4 v000000000297a520_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000297ad40, 4;
    %assign/vec4 v0000000002979f80_0, 0;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_000000000297e0a0;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002979120_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_000000000297e0a0;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002979580_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_000000000297e0a0;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297ae80_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_000000000297e0a0;
T_63 ;
    %wait E_00000000028ad930;
    %load/vec4 v0000000002978720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %jmp T_63.7;
T_63.0 ;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v000000000297aca0_0;
    %cmp/e;
    %jmp/0xz  T_63.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297ae80_0, 0, 1;
    %jmp T_63.9;
T_63.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297ae80_0, 0, 1;
T_63.9 ;
    %jmp T_63.7;
T_63.1 ;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v000000000297aca0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %store/vec4 v000000000297a340_0, 0, 32;
    %load/vec4 v000000000297a340_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.13, 8;
T_63.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.13, 8;
 ; End of false expr.
    %blend;
T_63.13;
    %store/vec4 v000000000297ae80_0, 0, 1;
    %jmp T_63.7;
T_63.2 ;
    %load/vec4 v000000000297aca0_0;
    %load/vec4 v00000000029791c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_63.15, 8;
T_63.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_63.15, 8;
 ; End of false expr.
    %blend;
T_63.15;
    %store/vec4 v000000000297a340_0, 0, 32;
    %load/vec4 v000000000297a340_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.17, 8;
T_63.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.17, 8;
 ; End of false expr.
    %blend;
T_63.17;
    %store/vec4 v000000000297ae80_0, 0, 1;
    %jmp T_63.7;
T_63.3 ;
    %load/vec4 v000000000297a0c0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_63.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002978fe0_0, 0, 32;
T_63.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002978fe0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_63.21, 5;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v0000000002978fe0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_63.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002979580_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002978fe0_0, 0, 32;
T_63.22 ;
    %load/vec4 v0000000002979580_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.24, 4;
    %load/vec4 v0000000002979120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002979120_0, 0, 32;
T_63.24 ;
    %load/vec4 v0000000002978fe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002978fe0_0, 0, 32;
    %jmp T_63.20;
T_63.21 ;
    %load/vec4 v0000000002979120_0;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.19;
T_63.18 ;
    %load/vec4 v000000000297a0c0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_63.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002978fe0_0, 0, 32;
T_63.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002978fe0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_63.29, 5;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v0000000002978fe0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_63.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002979580_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002978fe0_0, 0, 32;
T_63.30 ;
    %load/vec4 v0000000002979580_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.32, 4;
    %load/vec4 v0000000002979120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002979120_0, 0, 32;
T_63.32 ;
    %load/vec4 v0000000002978fe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002978fe0_0, 0, 32;
    %jmp T_63.28;
T_63.29 ;
    %load/vec4 v0000000002979120_0;
    %store/vec4 v000000000297a340_0, 0, 32;
T_63.26 ;
T_63.19 ;
    %jmp T_63.7;
T_63.4 ;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v000000000297aca0_0;
    %add;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.7;
T_63.5 ;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v000000000297aca0_0;
    %add;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v000000000297a0c0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_63.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_63.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_63.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_63.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_63.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_63.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_63.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_63.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_63.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_63.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_63.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_63.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_63.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_63.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_63.52, 6;
    %jmp T_63.53;
T_63.34 ;
    %load/vec4 v000000000297aca0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_63.54, 4;
    %load/vec4 v00000000029791c0_0;
    %store/vec4 v000000000297a340_0, 0, 32;
T_63.54 ;
    %jmp T_63.53;
T_63.35 ;
    %load/vec4 v000000000297aca0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.56, 4;
    %load/vec4 v00000000029791c0_0;
    %store/vec4 v000000000297a340_0, 0, 32;
T_63.56 ;
    %jmp T_63.53;
T_63.36 ;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v000000000297aca0_0;
    %and;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.53;
T_63.37 ;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v000000000297aca0_0;
    %or;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.53;
T_63.38 ;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v000000000297aca0_0;
    %xor;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.53;
T_63.39 ;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v000000000297aca0_0;
    %or;
    %inv;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.53;
T_63.40 ;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v000000000297aca0_0;
    %add;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.53;
T_63.41 ;
    %jmp T_63.53;
T_63.42 ;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v000000000297aca0_0;
    %add;
    %store/vec4 v000000000297a340_0, 0, 32;
    %load/vec4 v000000000297a340_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.59, 8;
T_63.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.59, 8;
 ; End of false expr.
    %blend;
T_63.59;
    %store/vec4 v000000000297ae80_0, 0, 1;
    %jmp T_63.53;
T_63.43 ;
    %load/vec4 v000000000297aca0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000029794e0_0, 0, 32;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v00000000029794e0_0;
    %add;
    %store/vec4 v000000000297a340_0, 0, 32;
    %load/vec4 v000000000297a340_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.61, 8;
T_63.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.61, 8;
 ; End of false expr.
    %blend;
T_63.61;
    %store/vec4 v000000000297ae80_0, 0, 1;
    %jmp T_63.53;
T_63.44 ;
    %load/vec4 v000000000297aca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.53;
T_63.45 ;
    %load/vec4 v000000000297aca0_0;
    %ix/getv 4, v00000000029791c0_0;
    %shiftl 4;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.53;
T_63.46 ;
    %load/vec4 v000000000297aca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.53;
T_63.47 ;
    %load/vec4 v000000000297aca0_0;
    %ix/getv 4, v00000000029791c0_0;
    %shiftr 4;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.53;
T_63.48 ;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v000000000297aca0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.63;
T_63.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000297a340_0, 0, 32;
T_63.63 ;
    %jmp T_63.53;
T_63.49 ;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v000000000297aca0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.65;
T_63.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000297a340_0, 0, 32;
T_63.65 ;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002978fe0_0, 0, 32;
T_63.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002978fe0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_63.67, 5;
    %load/vec4 v00000000029791c0_0;
    %load/vec4 v0000000002978fe0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_63.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002979580_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002978fe0_0, 0, 32;
T_63.68 ;
    %load/vec4 v0000000002979580_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.70, 4;
    %load/vec4 v0000000002979120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002979120_0, 0, 32;
T_63.70 ;
    %load/vec4 v0000000002978fe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002978fe0_0, 0, 32;
    %jmp T_63.66;
T_63.67 ;
    %load/vec4 v0000000002979120_0;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.53;
T_63.51 ;
    %load/vec4 v00000000029791c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.53;
T_63.52 ;
    %load/vec4 v00000000029791c0_0;
    %ix/getv 4, v000000000297aca0_0;
    %shiftr 4;
    %store/vec4 v000000000297a340_0, 0, 32;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
    %jmp T_63.7;
T_63.7 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_000000000297d7a0;
T_64 ;
    %wait E_00000000028b7330;
    %load/vec4 v000000000297a160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_64.0, 4;
    %ix/getv 4, v000000000297a5c0_0;
    %load/vec4a v000000000297a2a0, 4;
    %assign/vec4 v0000000002979080_0, 0;
T_64.0 ;
    %load/vec4 v0000000002979620_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_64.2, 4;
    %load/vec4 v0000000002978c20_0;
    %ix/getv 3, v000000000297a5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000297a2a0, 0, 4;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000000000297cd20;
T_65 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002979800_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_000000000297cd20;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029793a0_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_000000000297cd20;
T_67 ;
    %wait E_00000000028ae3f0;
    %load/vec4 v0000000002978860_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000297a980_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v00000000029793a0_0;
    %load/vec4 v0000000002978860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029787c0_0, 0, 32;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0000000002979800_0;
    %load/vec4 v0000000002978860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029787c0_0, 0, 32;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_000000000297ca20;
T_68 ;
    %wait E_00000000028ae670;
    %load/vec4 v000000000297a660_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000297a700_0, 0, 28;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_000000000297cba0;
T_69 ;
    %wait E_00000000028ae4f0;
    %load/vec4 v0000000002978b80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029796c0_0, 0, 32;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000000000297e220;
T_70 ;
    %wait E_00000000028ada30;
    %load/vec4 v000000000297a200_0;
    %load/vec4 v0000000002979760_0;
    %add;
    %store/vec4 v000000000297ade0_0, 0, 32;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000000000297d920;
T_71 ;
    %wait E_00000000028ae430;
    %load/vec4 v000000000297a840_0;
    %load/vec4 v0000000002979260_0;
    %and;
    %store/vec4 v0000000002978d60_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00000000028c7a20;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297b060_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_00000000028c7a20;
T_73 ;
    %vpi_call 2 18 "$dumpfile", "results/CPUFileTest.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, v000000000297afc0_0, v000000000297b060_0, S_000000000088ab90, S_000000000296e2b0, S_0000000002973160, S_00000000028f7400, S_000000000296dfb0, S_0000000002972fe0, S_00000000028f7280, S_000000000296de30, S_00000000029726e0, S_00000000008c4f80, S_0000000002972860, S_000000000297e0a0, S_000000000087d220, S_0000000002973be0, S_00000000029735e0, S_00000000008ac930, S_00000000029741e0, S_000000000297d7a0, S_0000000000869f50, S_00000000008c4e00, S_0000000002973d60, S_0000000002974360, S_000000000297dc20, S_000000000297e220, S_000000000296e430, S_00000000008acab0, S_000000000296db30, S_000000000296d830, S_0000000002972e60, S_00000000029738e0, S_0000000002973ee0, S_0000000002972ce0, S_000000000297cd20, S_000000000297ca20, S_000000000297cba0, S_000000000297d920, S_000000000088aa10, S_00000000028eccc0, S_0000000000869dd0, S_000000000087d0a0, S_00000000028f4fe0, S_000000000296e130, S_000000000296dcb0, S_0000000002972b60, S_0000000002973a60, S_000000000296d6b0, S_00000000029732e0, S_00000000029744e0, S_0000000002973760, S_00000000029729e0, S_0000000002973460 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %vpi_call 2 98 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 99 "$display", "\012Program Counter: %d", v0000000002961720_0 {0 0 0};
    %vpi_call 2 100 "$display", "\012Current Instruction: %b", v0000000002963160_0 {0 0 0};
    %vpi_call 2 101 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 102 "$display", "\012Operation Code: %b", v0000000002961b80_0 {0 0 0};
    %vpi_call 2 103 "$display", "\012Register S Address: %d", v00000000029630c0_0 {0 0 0};
    %vpi_call 2 104 "$display", "\012Register T Adresss: %d", v0000000002962620_0 {0 0 0};
    %vpi_call 2 105 "$display", "\012Offset: %d", v000000000296b7e0_0 {0 0 0};
    %vpi_call 2 107 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 108 "$display", "\012Program Counter: %d", v0000000002971a30_0 {0 0 0};
    %vpi_call 2 109 "$display", "\012Current Instruction: %b", v0000000002970560_0 {0 0 0};
    %vpi_call 2 110 "$display", "\012Operation Code: %b", v000000000296f3e0_0 {0 0 0};
    %vpi_call 2 112 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 113 "$display", "\012Program Counter: %d", v0000000002976b60_0 {0 0 0};
    %vpi_call 2 114 "$display", "\012Current Instruction: %b", v0000000002977380_0 {0 0 0};
    %vpi_call 2 115 "$display", "\012Operation Code: %b", v00000000029779c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %vpi_call 2 118 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 119 "$display", "\012Program Counter: %d", v0000000002961720_0 {0 0 0};
    %vpi_call 2 120 "$display", "\012Current Instruction: %b", v0000000002963160_0 {0 0 0};
    %vpi_call 2 121 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 122 "$display", "\012Operation Code: %b", v0000000002961b80_0 {0 0 0};
    %vpi_call 2 123 "$display", "\012Register S Address: %d", v00000000029630c0_0 {0 0 0};
    %vpi_call 2 124 "$display", "\012Register T Adresss: %d", v0000000002962620_0 {0 0 0};
    %vpi_call 2 125 "$display", "\012Offset: %d", v000000000296b7e0_0 {0 0 0};
    %vpi_call 2 127 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 128 "$display", "\012Program Counter: %d", v0000000002971a30_0 {0 0 0};
    %vpi_call 2 129 "$display", "\012Current Instruction: %b", v0000000002970560_0 {0 0 0};
    %vpi_call 2 130 "$display", "\012Operation Code: %b", v000000000296f3e0_0 {0 0 0};
    %vpi_call 2 132 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 133 "$display", "\012Program Counter: %d", v0000000002976b60_0 {0 0 0};
    %vpi_call 2 134 "$display", "\012Current Instruction: %b", v0000000002977380_0 {0 0 0};
    %vpi_call 2 135 "$display", "\012Operation Code: %b", v00000000029779c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %vpi_call 2 138 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 139 "$display", "\012Program Counter: %d", v0000000002961720_0 {0 0 0};
    %vpi_call 2 140 "$display", "\012Current Instruction: %b", v0000000002963160_0 {0 0 0};
    %vpi_call 2 141 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 142 "$display", "\012Operation Code: %b", v0000000002961b80_0 {0 0 0};
    %vpi_call 2 143 "$display", "\012Register S Address: %d", v00000000029630c0_0 {0 0 0};
    %vpi_call 2 144 "$display", "\012Register T Adresss: %d", v0000000002962620_0 {0 0 0};
    %vpi_call 2 145 "$display", "\012Offset: %d", v000000000296b7e0_0 {0 0 0};
    %vpi_call 2 147 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 148 "$display", "\012Program Counter: %d", v0000000002971a30_0 {0 0 0};
    %vpi_call 2 149 "$display", "\012Current Instruction: %b", v0000000002970560_0 {0 0 0};
    %vpi_call 2 150 "$display", "\012Operation Code: %b", v000000000296f3e0_0 {0 0 0};
    %vpi_call 2 152 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 153 "$display", "\012Program Counter: %d", v0000000002976b60_0 {0 0 0};
    %vpi_call 2 154 "$display", "\012Current Instruction: %b", v0000000002977380_0 {0 0 0};
    %vpi_call 2 155 "$display", "\012Operation Code: %b", v00000000029779c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %vpi_call 2 158 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 159 "$display", "\012Program Counter: %d", v0000000002961720_0 {0 0 0};
    %vpi_call 2 160 "$display", "\012Current Instruction: %b", v0000000002963160_0 {0 0 0};
    %vpi_call 2 161 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 162 "$display", "\012Operation Code: %b", v0000000002961b80_0 {0 0 0};
    %vpi_call 2 163 "$display", "\012Register S Address: %d", v00000000029630c0_0 {0 0 0};
    %vpi_call 2 164 "$display", "\012Register T Adresss: %d", v0000000002962620_0 {0 0 0};
    %vpi_call 2 165 "$display", "\012Offset: %d", v000000000296b7e0_0 {0 0 0};
    %vpi_call 2 167 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 168 "$display", "\012Program Counter: %d", v0000000002971a30_0 {0 0 0};
    %vpi_call 2 169 "$display", "\012Current Instruction: %b", v0000000002970560_0 {0 0 0};
    %vpi_call 2 170 "$display", "\012Operation Code: %b", v000000000296f3e0_0 {0 0 0};
    %vpi_call 2 172 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 173 "$display", "\012Program Counter: %d", v0000000002976b60_0 {0 0 0};
    %vpi_call 2 174 "$display", "\012Current Instruction: %b", v0000000002977380_0 {0 0 0};
    %vpi_call 2 175 "$display", "\012Operation Code: %b", v00000000029779c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %vpi_call 2 178 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 179 "$display", "\012Program Counter: %d", v0000000002961720_0 {0 0 0};
    %vpi_call 2 180 "$display", "\012Current Instruction: %b", v0000000002963160_0 {0 0 0};
    %vpi_call 2 181 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 182 "$display", "\012Operation Code: %b", v0000000002961b80_0 {0 0 0};
    %vpi_call 2 183 "$display", "\012Register S Address: %d", v00000000029630c0_0 {0 0 0};
    %vpi_call 2 184 "$display", "\012Register T Adresss: %d", v0000000002962620_0 {0 0 0};
    %vpi_call 2 185 "$display", "\012Offset: %d", v000000000296b7e0_0 {0 0 0};
    %vpi_call 2 187 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 188 "$display", "\012Program Counter: %d", v0000000002971a30_0 {0 0 0};
    %vpi_call 2 189 "$display", "\012Current Instruction: %b", v0000000002970560_0 {0 0 0};
    %vpi_call 2 190 "$display", "\012Operation Code: %b", v000000000296f3e0_0 {0 0 0};
    %vpi_call 2 192 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 193 "$display", "\012Program Counter: %d", v0000000002976b60_0 {0 0 0};
    %vpi_call 2 194 "$display", "\012Current Instruction: %b", v0000000002977380_0 {0 0 0};
    %vpi_call 2 195 "$display", "\012Operation Code: %b", v00000000029779c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %vpi_call 2 198 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 199 "$display", "\012Program Counter: %d", v0000000002961720_0 {0 0 0};
    %vpi_call 2 200 "$display", "\012Current Instruction: %b", v0000000002963160_0 {0 0 0};
    %vpi_call 2 201 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 202 "$display", "\012Operation Code: %b", v0000000002961b80_0 {0 0 0};
    %vpi_call 2 203 "$display", "\012Register S Address: %d", v00000000029630c0_0 {0 0 0};
    %vpi_call 2 204 "$display", "\012Register T Adresss: %d", v0000000002962620_0 {0 0 0};
    %vpi_call 2 205 "$display", "\012Offset: %d", v000000000296b7e0_0 {0 0 0};
    %vpi_call 2 207 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 208 "$display", "\012Program Counter: %d", v0000000002971a30_0 {0 0 0};
    %vpi_call 2 209 "$display", "\012Current Instruction: %b", v0000000002970560_0 {0 0 0};
    %vpi_call 2 210 "$display", "\012Operation Code: %b", v000000000296f3e0_0 {0 0 0};
    %vpi_call 2 212 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 213 "$display", "\012Program Counter: %d", v0000000002976b60_0 {0 0 0};
    %vpi_call 2 214 "$display", "\012Current Instruction: %b", v0000000002977380_0 {0 0 0};
    %vpi_call 2 215 "$display", "\012Operation Code: %b", v00000000029779c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %vpi_call 2 218 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 219 "$display", "\012Program Counter: %d", v0000000002961720_0 {0 0 0};
    %vpi_call 2 220 "$display", "\012Current Instruction: %b", v0000000002963160_0 {0 0 0};
    %vpi_call 2 221 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 222 "$display", "\012Operation Code: %b", v0000000002961b80_0 {0 0 0};
    %vpi_call 2 223 "$display", "\012Register S Address: %d", v00000000029630c0_0 {0 0 0};
    %vpi_call 2 224 "$display", "\012Register T Adresss: %d", v0000000002962620_0 {0 0 0};
    %vpi_call 2 225 "$display", "\012Offset: %d", v000000000296b7e0_0 {0 0 0};
    %vpi_call 2 227 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 228 "$display", "\012Program Counter: %d", v0000000002971a30_0 {0 0 0};
    %vpi_call 2 229 "$display", "\012Current Instruction: %b", v0000000002970560_0 {0 0 0};
    %vpi_call 2 230 "$display", "\012Operation Code: %b", v000000000296f3e0_0 {0 0 0};
    %vpi_call 2 232 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 233 "$display", "\012Program Counter: %d", v0000000002976b60_0 {0 0 0};
    %vpi_call 2 234 "$display", "\012Current Instruction: %b", v0000000002977380_0 {0 0 0};
    %vpi_call 2 235 "$display", "\012Operation Code: %b", v00000000029779c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %vpi_call 2 238 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 239 "$display", "\012Program Counter: %d", v0000000002961720_0 {0 0 0};
    %vpi_call 2 240 "$display", "\012Current Instruction: %b", v0000000002963160_0 {0 0 0};
    %vpi_call 2 241 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 242 "$display", "\012Operation Code: %b", v0000000002961b80_0 {0 0 0};
    %vpi_call 2 243 "$display", "\012Register S Address: %d", v00000000029630c0_0 {0 0 0};
    %vpi_call 2 244 "$display", "\012Register T Adresss: %d", v0000000002962620_0 {0 0 0};
    %vpi_call 2 245 "$display", "\012Offset: %d", v000000000296b7e0_0 {0 0 0};
    %vpi_call 2 247 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 248 "$display", "\012Program Counter: %d", v0000000002971a30_0 {0 0 0};
    %vpi_call 2 249 "$display", "\012Current Instruction: %b", v0000000002970560_0 {0 0 0};
    %vpi_call 2 250 "$display", "\012Operation Code: %b", v000000000296f3e0_0 {0 0 0};
    %vpi_call 2 252 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 253 "$display", "\012Program Counter: %d", v0000000002976b60_0 {0 0 0};
    %vpi_call 2 254 "$display", "\012Current Instruction: %b", v0000000002977380_0 {0 0 0};
    %vpi_call 2 255 "$display", "\012Operation Code: %b", v00000000029779c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %vpi_call 2 258 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 259 "$display", "\012Program Counter: %d", v0000000002961720_0 {0 0 0};
    %vpi_call 2 260 "$display", "\012Current Instruction: %b", v0000000002963160_0 {0 0 0};
    %vpi_call 2 261 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 262 "$display", "\012Operation Code: %b", v0000000002961b80_0 {0 0 0};
    %vpi_call 2 263 "$display", "\012Register S Address: %d", v00000000029630c0_0 {0 0 0};
    %vpi_call 2 264 "$display", "\012Register T Adresss: %d", v0000000002962620_0 {0 0 0};
    %vpi_call 2 265 "$display", "\012Offset: %d", v000000000296b7e0_0 {0 0 0};
    %vpi_call 2 267 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 268 "$display", "\012Program Counter: %d", v0000000002971a30_0 {0 0 0};
    %vpi_call 2 269 "$display", "\012Current Instruction: %b", v0000000002970560_0 {0 0 0};
    %vpi_call 2 270 "$display", "\012Operation Code: %b", v000000000296f3e0_0 {0 0 0};
    %vpi_call 2 272 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 273 "$display", "\012Program Counter: %d", v0000000002976b60_0 {0 0 0};
    %vpi_call 2 274 "$display", "\012Current Instruction: %b", v0000000002977380_0 {0 0 0};
    %vpi_call 2 275 "$display", "\012Operation Code: %b", v00000000029779c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297afc0_0, 0, 1;
    %vpi_call 2 278 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 279 "$display", "\012Program Counter: %d", v0000000002961720_0 {0 0 0};
    %vpi_call 2 280 "$display", "\012Current Instruction: %b", v0000000002963160_0 {0 0 0};
    %vpi_call 2 281 "$display", "\012Intrction Type: Imidiate" {0 0 0};
    %vpi_call 2 282 "$display", "\012Operation Code: %b", v0000000002961b80_0 {0 0 0};
    %vpi_call 2 283 "$display", "\012Register S Address: %d", v00000000029630c0_0 {0 0 0};
    %vpi_call 2 284 "$display", "\012Register T Adresss: %d", v0000000002962620_0 {0 0 0};
    %vpi_call 2 285 "$display", "\012Offset: %d", v000000000296b7e0_0 {0 0 0};
    %vpi_call 2 287 "$display", "\012---------TEST BENCH 2-----------\012" {0 0 0};
    %vpi_call 2 288 "$display", "\012Program Counter: %d", v0000000002971a30_0 {0 0 0};
    %vpi_call 2 289 "$display", "\012Current Instruction: %b", v0000000002970560_0 {0 0 0};
    %vpi_call 2 290 "$display", "\012Operation Code: %b", v000000000296f3e0_0 {0 0 0};
    %vpi_call 2 292 "$display", "\012---------TEST BENCH 3-----------\012" {0 0 0};
    %vpi_call 2 293 "$display", "\012Program Counter: %d", v0000000002976b60_0 {0 0 0};
    %vpi_call 2 294 "$display", "\012Current Instruction: %b", v0000000002977380_0 {0 0 0};
    %vpi_call 2 295 "$display", "\012Operation Code: %b", v00000000029779c0_0 {0 0 0};
    %end;
    .thread T_73;
    .scope S_00000000028e02c0;
T_74 ;
    %wait E_00000000028ae330;
    %load/vec4 v000000000297af20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %load/vec4 v000000000297b880_0;
    %store/vec4 v000000000297c280_0, 0, 5;
    %jmp T_74.4;
T_74.0 ;
    %load/vec4 v000000000297b880_0;
    %store/vec4 v000000000297c280_0, 0, 5;
    %jmp T_74.4;
T_74.1 ;
    %load/vec4 v000000000297c0a0_0;
    %store/vec4 v000000000297c280_0, 0, 5;
    %jmp T_74.4;
T_74.2 ;
    %load/vec4 v000000000297b100_0;
    %store/vec4 v000000000297c280_0, 0, 5;
    %jmp T_74.4;
T_74.4 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "CPUTest.vl";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "RegisterFile.v";
    "UtilModules.v";
    "ALUModule.v";
    "RamModules.v";
