

================================================================
== Vivado HLS Report for 'conv2'
================================================================
* Date:           Tue Jul  9 15:58:44 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1063242|  1063242|  1063242|  1063242|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1               |  1056220|  1056220|    105622|          -|          -|    10|    no    |
        | + Loop 1.1            |   105620|   105620|     10562|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1        |    10560|    10560|      2112|          -|          -|     5|    no    |
        |   +++ conv2_w3        |     2110|     2110|       422|          -|          -|     5|    no    |
        |    ++++ conv2_w3.1    |      420|      420|       210|          -|          -|     2|    no    |
        |     +++++ conv2_w1    |      208|      208|        26|          -|          -|     8|    no    |
        |      ++++++ conv2_w2  |       24|       24|         4|          -|          -|     6|    no    |
        |- Loop 2               |     7020|     7020|       702|          -|          -|    10|    no    |
        | + conv2_b             |      700|      700|        70|          -|          -|    10|    no    |
        |  ++ conv2_b.1         |       68|       68|        34|          -|          -|     2|    no    |
        |   +++ conv2_b1        |       32|       32|         4|          -|          -|     8|    no    |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 12 
14 --> 15 13 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "br label %.loopexit14" [function.cpp:75]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %.loopexit14.loopexit ]"   --->   Operation 20 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.96ns)   --->   "%icmp_ln75 = icmp eq i4 %i_0, -6" [function.cpp:75]   --->   Operation 21 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.99ns)   --->   "%i = add i4 %i_0, 1" [function.cpp:75]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.preheader207.preheader, label %.preheader211.preheader" [function.cpp:75]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [function.cpp:89]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i7 %tmp_s to i8" [function.cpp:89]   --->   Operation 26 'zext' 'zext_ln1265' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [function.cpp:89]   --->   Operation 27 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i5 %tmp_3 to i8" [function.cpp:89]   --->   Operation 28 'zext' 'zext_ln1265_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.31ns)   --->   "%add_ln1265 = add i8 %zext_ln1265_1, %zext_ln1265" [function.cpp:89]   --->   Operation 29 'add' 'add_ln1265' <Predicate = (!icmp_ln75)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.46ns)   --->   "br label %.preheader211" [function.cpp:77]   --->   Operation 30 'br' <Predicate = (!icmp_ln75)> <Delay = 0.46>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "br label %.preheader207" [function.cpp:98]   --->   Operation 31 'br' <Predicate = (icmp_ln75)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.30>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %.preheader211.preheader ], [ %j, %.preheader211.loopexit ]"   --->   Operation 32 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.96ns)   --->   "%icmp_ln77 = icmp eq i4 %j_0, -6" [function.cpp:77]   --->   Operation 33 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 34 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.99ns)   --->   "%j = add i4 %j_0, 1" [function.cpp:77]   --->   Operation 35 'add' 'j' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %.loopexit14.loopexit, label %.preheader210.preheader" [function.cpp:77]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1265_4 = zext i4 %j_0 to i8" [function.cpp:89]   --->   Operation 37 'zext' 'zext_ln1265_4' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.30ns)   --->   "%add_ln1265_2 = add i8 %zext_ln1265_4, %add_ln1265" [function.cpp:89]   --->   Operation 38 'add' 'add_ln1265_2' <Predicate = (!icmp_ln77)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.46ns)   --->   "br label %.preheader210" [function.cpp:79]   --->   Operation 39 'br' <Predicate = (!icmp_ln77)> <Delay = 0.46>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.loopexit14"   --->   Operation 40 'br' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.30>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ 0, %.preheader210.preheader ], [ %x, %.preheader210.loopexit ]"   --->   Operation 41 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i3 %x_0 to i4" [function.cpp:79]   --->   Operation 42 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.98ns)   --->   "%icmp_ln79 = icmp eq i3 %x_0, -3" [function.cpp:79]   --->   Operation 43 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 44 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.76ns)   --->   "%x = add i3 %x_0, 1" [function.cpp:79]   --->   Operation 45 'add' 'x' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %.preheader211.loopexit, label %.preheader209.preheader" [function.cpp:79]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.99ns)   --->   "%add_ln89 = add i4 %zext_ln79, %i_0" [function.cpp:89]   --->   Operation 47 'add' 'add_ln89' <Predicate = (!icmp_ln79)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln89, i4 0)" [function.cpp:89]   --->   Operation 48 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %tmp_6 to i9" [function.cpp:89]   --->   Operation 49 'zext' 'zext_ln1116' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln89, i1 false)" [function.cpp:89]   --->   Operation 50 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i5 %tmp_9 to i9" [function.cpp:89]   --->   Operation 51 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.30ns)   --->   "%sub_ln1116 = sub i9 %zext_ln1116, %zext_ln1116_5" [function.cpp:89]   --->   Operation 52 'sub' 'sub_ln1116' <Predicate = (!icmp_ln79)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i9 %sub_ln1116 to i10" [function.cpp:89]   --->   Operation 53 'sext' 'sext_ln1116' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i3 %x_0 to i64" [function.cpp:89]   --->   Operation 54 'zext' 'zext_ln89' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.46ns)   --->   "br label %.preheader209" [function.cpp:81]   --->   Operation 55 'br' <Predicate = (!icmp_ln79)> <Delay = 0.46>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader211"   --->   Operation 56 'br' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ %y, %conv2_w3_end ], [ 0, %.preheader209.preheader ]"   --->   Operation 57 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i3 %y_0 to i4" [function.cpp:81]   --->   Operation 58 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.98ns)   --->   "%icmp_ln81 = icmp eq i3 %y_0, -3" [function.cpp:81]   --->   Operation 59 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 60 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.76ns)   --->   "%y = add i3 %y_0, 1" [function.cpp:81]   --->   Operation 61 'add' 'y' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %.preheader210.loopexit, label %conv2_w3_begin" [function.cpp:81]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind" [function.cpp:82]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str6)" [function.cpp:82]   --->   Operation 64 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.99ns)   --->   "%add_ln89_1 = add i4 %zext_ln81, %j_0" [function.cpp:89]   --->   Operation 65 'add' 'add_ln89_1' <Predicate = (!icmp_ln81)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i4 %add_ln89_1 to i10" [function.cpp:89]   --->   Operation 66 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.36ns)   --->   "%add_ln1116 = add i10 %sext_ln1116, %zext_ln1116_6" [function.cpp:89]   --->   Operation 67 'add' 'add_ln1116' <Predicate = (!icmp_ln81)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i10 %add_ln1116 to i9" [function.cpp:89]   --->   Operation 68 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %trunc_ln1116, i3 0)" [function.cpp:89]   --->   Operation 69 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1116, i1 false)" [function.cpp:89]   --->   Operation 70 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i11 %tmp_13 to i12" [function.cpp:89]   --->   Operation 71 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.54ns)   --->   "%sub_ln1116_1 = sub i12 %p_shl4_cast, %sext_ln1116_1" [function.cpp:89]   --->   Operation 72 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln81)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i3 %y_0 to i13" [function.cpp:83]   --->   Operation 73 'zext' 'zext_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.46ns)   --->   "br label %.loopexit13" [function.cpp:83]   --->   Operation 74 'br' <Predicate = (!icmp_ln81)> <Delay = 0.46>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader210"   --->   Operation 75 'br' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.63>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%set_0 = phi i2 [ 0, %conv2_w3_begin ], [ %set_1, %.loopexit13.loopexit ]"   --->   Operation 76 'phi' 'set_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.50ns)   --->   "%icmp_ln83 = icmp eq i2 %set_0, -2" [function.cpp:83]   --->   Operation 77 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 78 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.63ns)   --->   "%set_1 = add i2 %set_0, 1" [function.cpp:83]   --->   Operation 79 'add' 'set_1' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln83, label %conv2_w3_end, label %.preheader208.preheader" [function.cpp:83]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i2 %set_0 to i1" [function.cpp:89]   --->   Operation 81 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %trunc_ln89, i3 0)" [function.cpp:89]   --->   Operation 82 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.46ns)   --->   "br label %.preheader208" [function.cpp:85]   --->   Operation 83 'br' <Predicate = (!icmp_ln83)> <Delay = 0.46>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str6, i32 %tmp_7)" [function.cpp:93]   --->   Operation 84 'specregionend' 'empty_50' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader209" [function.cpp:81]   --->   Operation 85 'br' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.31>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ %k_1, %conv2_w1_end ], [ 0, %.preheader208.preheader ]"   --->   Operation 86 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.96ns)   --->   "%icmp_ln85 = icmp eq i4 %k_0, -8" [function.cpp:85]   --->   Operation 87 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 88 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.99ns)   --->   "%k_1 = add i4 %k_0, 1" [function.cpp:85]   --->   Operation 89 'add' 'k_1' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %.loopexit13.loopexit, label %conv2_w1_begin" [function.cpp:85]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind" [function.cpp:86]   --->   Operation 91 'specloopname' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str7)" [function.cpp:86]   --->   Operation 92 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.99ns)   --->   "%add_ln89_2 = add i4 %k_0, %shl_ln3" [function.cpp:89]   --->   Operation 93 'add' 'add_ln89_2' <Predicate = (!icmp_ln85)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln89_2, i3 0)" [function.cpp:89]   --->   Operation 94 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i7 %tmp_10 to i8" [function.cpp:89]   --->   Operation 95 'zext' 'zext_ln1117' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln89_2, i1 false)" [function.cpp:89]   --->   Operation 96 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i5 %tmp_11 to i8" [function.cpp:89]   --->   Operation 97 'zext' 'zext_ln1117_8' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.31ns)   --->   "%sub_ln1117 = sub i8 %zext_ln1117, %zext_ln1117_8" [function.cpp:89]   --->   Operation 98 'sub' 'sub_ln1117' <Predicate = (!icmp_ln85)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i8 %sub_ln1117 to i9" [function.cpp:89]   --->   Operation 99 'sext' 'sext_ln1117' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_17 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1265_2, i4 %add_ln89_2)" [function.cpp:89]   --->   Operation 100 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1265_7 = zext i12 %tmp_17 to i64" [function.cpp:89]   --->   Operation 101 'zext' 'zext_ln1265_7' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%out_V_addr_4 = getelementptr [1600 x i16]* %out_V, i64 0, i64 %zext_ln1265_7" [function.cpp:89]   --->   Operation 102 'getelementptr' 'out_V_addr_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.46ns)   --->   "br label %1" [function.cpp:87]   --->   Operation 103 'br' <Predicate = (!icmp_ln85)> <Delay = 0.46>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "br label %.loopexit13"   --->   Operation 104 'br' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.48>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %conv2_w1_begin ], [ %c, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 105 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.98ns)   --->   "%icmp_ln87 = icmp eq i3 %c_0, -2" [function.cpp:87]   --->   Operation 106 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 107 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.76ns)   --->   "%c = add i3 %c_0, 1" [function.cpp:87]   --->   Operation 108 'add' 'c' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %conv2_w1_end, label %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [function.cpp:87]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i3 %c_0 to i12" [function.cpp:89]   --->   Operation 110 'zext' 'zext_ln1117_9' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i3 %c_0 to i9" [function.cpp:89]   --->   Operation 111 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.30ns)   --->   "%add_ln1117 = add i9 %sext_ln1117, %zext_ln1117_10" [function.cpp:89]   --->   Operation 112 'add' 'add_ln1117' <Predicate = (!icmp_ln87)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i9 %add_ln1117 to i64" [function.cpp:89]   --->   Operation 113 'sext' 'sext_ln1117_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln1117, i2 0)" [function.cpp:89]   --->   Operation 114 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i11 %tmp_18 to i64" [function.cpp:89]   --->   Operation 115 'sext' 'sext_ln1117_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_5 = add i64 %sext_ln1117_2, %sext_ln1117_3" [function.cpp:89]   --->   Operation 116 'add' 'add_ln1117_5' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln1117_6 = add i64 %add_ln1117_5, %zext_ln89" [function.cpp:89]   --->   Operation 117 'add' 'add_ln1117_6' <Predicate = (!icmp_ln87)> <Delay = 3.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i64 %add_ln1117_6 to i13" [function.cpp:89]   --->   Operation 118 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln1117_2 = trunc i64 %add_ln1117_6 to i11" [function.cpp:89]   --->   Operation 119 'trunc' 'trunc_ln1117_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln1117_2, i2 0)" [function.cpp:89]   --->   Operation 120 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_7 = add i13 %trunc_ln1117, %p_shl8_cast" [function.cpp:89]   --->   Operation 121 'add' 'add_ln1117_7' <Predicate = (!icmp_ln87)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 122 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln1117_8 = add i13 %add_ln1117_7, %zext_ln83" [function.cpp:89]   --->   Operation 122 'add' 'add_ln1117_8' <Predicate = (!icmp_ln87)> <Delay = 3.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 123 [1/1] (1.54ns)   --->   "%add_ln1116_3 = add i12 %sub_ln1116_1, %zext_ln1117_9" [function.cpp:89]   --->   Operation 123 'add' 'add_ln1116_3' <Predicate = (!icmp_ln87)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str7, i32 %tmp_8)" [function.cpp:91]   --->   Operation 124 'specregionend' 'empty_49' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader208" [function.cpp:85]   --->   Operation 125 'br' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i13 %add_ln1117_8 to i64" [function.cpp:89]   --->   Operation 126 'zext' 'zext_ln1117_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%K2_W_V_addr = getelementptr [2400 x i9]* @K2_W_V, i64 0, i64 %zext_ln1117_11" [function.cpp:89]   --->   Operation 127 'getelementptr' 'K2_W_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i12 %add_ln1116_3 to i64" [function.cpp:89]   --->   Operation 128 'zext' 'zext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%P1_out_V_addr = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_7" [function.cpp:89]   --->   Operation 129 'getelementptr' 'P1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [2/2] (2.77ns)   --->   "%P1_out_V_load = load i16* %P1_out_V_addr, align 2" [function.cpp:89]   --->   Operation 130 'load' 'P1_out_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>
ST_9 : Operation 131 [2/2] (2.77ns)   --->   "%K2_W_V_load = load i9* %K2_W_V_addr, align 2" [function.cpp:89]   --->   Operation 131 'load' 'K2_W_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_9 : Operation 132 [2/2] (2.77ns)   --->   "%p_Val2_12 = load i16* %out_V_addr_4, align 2" [function.cpp:89]   --->   Operation 132 'load' 'p_Val2_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>

State 10 <SV = 9> <Delay = 8.32>
ST_10 : Operation 133 [1/2] (2.77ns)   --->   "%P1_out_V_load = load i16* %P1_out_V_addr, align 2" [function.cpp:89]   --->   Operation 133 'load' 'P1_out_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1117_4 = sext i16 %P1_out_V_load to i25" [function.cpp:89]   --->   Operation 134 'sext' 'sext_ln1117_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/2] (2.77ns)   --->   "%K2_W_V_load = load i9* %K2_W_V_addr, align 2" [function.cpp:89]   --->   Operation 135 'load' 'K2_W_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %K2_W_V_load to i25" [function.cpp:89]   --->   Operation 136 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (2.82ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i25 %sext_ln1192, %sext_ln1117_4" [function.cpp:89]   --->   Operation 137 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 138 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%sext_ln1192_4 = sext i25 %mul_ln1192 to i26" [function.cpp:89]   --->   Operation 138 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/2] (2.77ns)   --->   "%p_Val2_12 = load i16* %out_V_addr_4, align 2" [function.cpp:89]   --->   Operation 139 'load' 'p_Val2_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_12, i10 0)" [function.cpp:89]   --->   Operation 140 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V = add i26 %sext_ln1192_4, %lhs_V" [function.cpp:89]   --->   Operation 141 'add' 'ret_V' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V, i32 10, i32 25)" [function.cpp:89]   --->   Operation 142 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind" [function.cpp:88]   --->   Operation 143 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (2.77ns)   --->   "store i16 %trunc_ln, i16* %out_V_addr_4, align 2" [function.cpp:89]   --->   Operation 144 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "br label %1" [function.cpp:87]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 1.31>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_5, %.preheader207.loopexit ], [ 0, %.preheader207.preheader ]"   --->   Operation 146 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.96ns)   --->   "%icmp_ln98 = icmp eq i4 %i1_0, -6" [function.cpp:98]   --->   Operation 147 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 148 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.99ns)   --->   "%i_5 = add i4 %i1_0, 1" [function.cpp:98]   --->   Operation 149 'add' 'i_5' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %2, label %.preheader206.preheader" [function.cpp:98]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i1_0, i3 0)" [function.cpp:106]   --->   Operation 151 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i7 %tmp_4 to i8" [function.cpp:106]   --->   Operation 152 'zext' 'zext_ln1265_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i1_0, i1 false)" [function.cpp:106]   --->   Operation 153 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i5 %tmp_5 to i8" [function.cpp:106]   --->   Operation 154 'zext' 'zext_ln1265_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (1.31ns)   --->   "%add_ln1265_1 = add i8 %zext_ln1265_3, %zext_ln1265_2" [function.cpp:106]   --->   Operation 155 'add' 'add_ln1265_1' <Predicate = (!icmp_ln98)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.46ns)   --->   "br label %.preheader206" [function.cpp:100]   --->   Operation 156 'br' <Predicate = (!icmp_ln98)> <Delay = 0.46>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "ret void" [function.cpp:115]   --->   Operation 157 'ret' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.30>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%j2_0 = phi i4 [ %j_1, %conv2_b_end ], [ 0, %.preheader206.preheader ]"   --->   Operation 158 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.96ns)   --->   "%icmp_ln100 = icmp eq i4 %j2_0, -6" [function.cpp:100]   --->   Operation 159 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 160 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.99ns)   --->   "%j_1 = add i4 %j2_0, 1" [function.cpp:100]   --->   Operation 161 'add' 'j_1' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %.preheader207.loopexit, label %conv2_b_begin" [function.cpp:100]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str9) nounwind" [function.cpp:101]   --->   Operation 163 'specloopname' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str9)" [function.cpp:101]   --->   Operation 164 'specregionbegin' 'tmp' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1265_5 = zext i4 %j2_0 to i8" [function.cpp:106]   --->   Operation 165 'zext' 'zext_ln1265_5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (1.30ns)   --->   "%add_ln1265_3 = add i8 %zext_ln1265_5, %add_ln1265_1" [function.cpp:106]   --->   Operation 166 'add' 'add_ln1265_3' <Predicate = (!icmp_ln100)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.46ns)   --->   "br label %.loopexit" [function.cpp:102]   --->   Operation 167 'br' <Predicate = (!icmp_ln100)> <Delay = 0.46>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader207"   --->   Operation 168 'br' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 0.63>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%set3_0 = phi i2 [ 0, %conv2_b_begin ], [ %set, %.loopexit.loopexit ]"   --->   Operation 169 'phi' 'set3_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.50ns)   --->   "%icmp_ln102 = icmp eq i2 %set3_0, -2" [function.cpp:102]   --->   Operation 170 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 171 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.63ns)   --->   "%set = add i2 %set3_0, 1" [function.cpp:102]   --->   Operation 172 'add' 'set' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %conv2_b_end, label %.preheader.preheader" [function.cpp:102]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i2 %set3_0 to i1" [function.cpp:106]   --->   Operation 174 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %trunc_ln106, i3 0)" [function.cpp:106]   --->   Operation 175 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.46ns)   --->   "br label %.preheader" [function.cpp:104]   --->   Operation 176 'br' <Predicate = (!icmp_ln102)> <Delay = 0.46>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str9, i32 %tmp)" [function.cpp:113]   --->   Operation 177 'specregionend' 'empty_55' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader206" [function.cpp:100]   --->   Operation 178 'br' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 15 <SV = 5> <Delay = 3.76>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%k4_0 = phi i4 [ %k, %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 179 'phi' 'k4_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.96ns)   --->   "%icmp_ln104 = icmp eq i4 %k4_0, -8" [function.cpp:104]   --->   Operation 180 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 181 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.99ns)   --->   "%k = add i4 %k4_0, 1" [function.cpp:104]   --->   Operation 182 'add' 'k' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln104, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i" [function.cpp:104]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.99ns)   --->   "%add_ln106 = add i4 %shl_ln, %k4_0" [function.cpp:106]   --->   Operation 184 'add' 'add_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i4 %add_ln106 to i64" [function.cpp:106]   --->   Operation 185 'zext' 'zext_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_14 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1265_3, i4 %add_ln106)" [function.cpp:106]   --->   Operation 186 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1265_6 = zext i12 %tmp_14 to i64" [function.cpp:106]   --->   Operation 187 'zext' 'zext_ln1265_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [1600 x i16]* %out_V, i64 0, i64 %zext_ln1265_6" [function.cpp:106]   --->   Operation 188 'getelementptr' 'out_V_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 189 [2/2] (2.77ns)   --->   "%p_Val2_s = load i16* %out_V_addr, align 2" [function.cpp:106]   --->   Operation 189 'load' 'p_Val2_s' <Predicate = (!icmp_ln104)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%K2_B_V_addr = getelementptr [16 x i8]* @K2_B_V, i64 0, i64 %zext_ln106" [function.cpp:106]   --->   Operation 190 'getelementptr' 'K2_B_V_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 191 [2/2] (2.77ns)   --->   "%p_Val2_11 = load i8* %K2_B_V_addr, align 1" [function.cpp:106]   --->   Operation 191 'load' 'p_Val2_11' <Predicate = (!icmp_ln104)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_15 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1265_3, i4 %k4_0)" [function.cpp:107]   --->   Operation 192 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i12 %tmp_15 to i64" [function.cpp:107]   --->   Operation 193 'zext' 'zext_ln1495' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%out_V_addr_3 = getelementptr [1600 x i16]* %out_V, i64 0, i64 %zext_ln1495" [function.cpp:107]   --->   Operation 194 'getelementptr' 'out_V_addr_3' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 195 'br' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 16 <SV = 6> <Delay = 7.08>
ST_16 : Operation 196 [1/2] (2.77ns)   --->   "%p_Val2_s = load i16* %out_V_addr, align 2" [function.cpp:106]   --->   Operation 196 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>
ST_16 : Operation 197 [1/2] (2.77ns)   --->   "%p_Val2_11 = load i8* %K2_B_V_addr, align 1" [function.cpp:106]   --->   Operation 197 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_11 to i16" [function.cpp:106]   --->   Operation 198 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (1.54ns)   --->   "%add_ln703 = add i16 %p_Val2_s, %sext_ln1265" [function.cpp:106]   --->   Operation 199 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (2.77ns)   --->   "store i16 %add_ln703, i16* %out_V_addr, align 2" [function.cpp:106]   --->   Operation 200 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>

State 17 <SV = 7> <Delay = 2.77>
ST_17 : Operation 201 [2/2] (2.77ns)   --->   "%out_V_load = load i16* %out_V_addr_3, align 2" [function.cpp:107]   --->   Operation 201 'load' 'out_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>

State 18 <SV = 8> <Delay = 2.77>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str10) nounwind" [function.cpp:105]   --->   Operation 202 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/2] (2.77ns)   --->   "%out_V_load = load i16* %out_V_addr_3, align 2" [function.cpp:107]   --->   Operation 203 'load' 'out_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_V_load, i32 15)" [function.cpp:107]   --->   Operation 204 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit, label %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge" [function.cpp:107]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (2.77ns)   --->   "store i16 0, i16* %out_V_addr_3, align 2" [function.cpp:109]   --->   Operation 206 'store' <Predicate = (tmp_16)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge" [function.cpp:110]   --->   Operation 207 'br' <Predicate = (tmp_16)> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "br label %.preheader" [function.cpp:104]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', function.cpp:75) [7]  (0.466 ns)

 <State 2>: 1.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:75) [7]  (0 ns)
	'add' operation ('add_ln1265', function.cpp:89) [17]  (1.32 ns)

 <State 3>: 1.31ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', function.cpp:77) [20]  (0 ns)
	'add' operation ('add_ln1265_2', function.cpp:89) [27]  (1.31 ns)

 <State 4>: 2.3ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', function.cpp:79) [30]  (0 ns)
	'add' operation ('add_ln89', function.cpp:89) [37]  (0.997 ns)
	'sub' operation ('sub_ln1116', function.cpp:89) [42]  (1.31 ns)

 <State 5>: 3.9ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', function.cpp:81) [47]  (0 ns)
	'add' operation ('add_ln89_1', function.cpp:89) [56]  (0.997 ns)
	'add' operation ('add_ln1116', function.cpp:89) [58]  (1.36 ns)
	'sub' operation ('sub_ln1116_1', function.cpp:89) [63]  (1.55 ns)

 <State 6>: 0.632ns
The critical path consists of the following:
	'phi' operation ('set') with incoming values : ('set', function.cpp:83) [67]  (0 ns)
	'add' operation ('set', function.cpp:83) [70]  (0.632 ns)

 <State 7>: 2.31ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', function.cpp:85) [77]  (0 ns)
	'add' operation ('add_ln89_2', function.cpp:89) [85]  (0.997 ns)
	'sub' operation ('sub_ln1117', function.cpp:89) [90]  (1.32 ns)

 <State 8>: 7.49ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', function.cpp:87) [97]  (0 ns)
	'add' operation ('add_ln1117', function.cpp:89) [106]  (1.31 ns)
	'add' operation ('add_ln1117_5', function.cpp:89) [110]  (0 ns)
	'add' operation ('add_ln1117_6', function.cpp:89) [111]  (3.08 ns)
	'add' operation ('add_ln1117_7', function.cpp:89) [115]  (0 ns)
	'add' operation ('add_ln1117_8', function.cpp:89) [116]  (3.1 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('K2_W_V_addr', function.cpp:89) [118]  (0 ns)
	'load' operation ('K2_W_V_load', function.cpp:89) on array 'K2_W_V' [124]  (2.77 ns)

 <State 10>: 8.32ns
The critical path consists of the following:
	'load' operation ('P1_out_V_load', function.cpp:89) on array 'P1_out_V' [122]  (2.77 ns)
	'mul' operation of DSP[130] ('mul_ln1192', function.cpp:89) [126]  (2.82 ns)
	'add' operation of DSP[130] ('ret.V', function.cpp:89) [130]  (2.73 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln89', function.cpp:89) of variable 'trunc_ln', function.cpp:89 on array 'out_V' [132]  (2.77 ns)

 <State 12>: 1.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:98) [151]  (0 ns)
	'add' operation ('add_ln1265_1', function.cpp:106) [161]  (1.32 ns)

 <State 13>: 1.31ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', function.cpp:100) [164]  (0 ns)
	'add' operation ('add_ln1265_3', function.cpp:106) [173]  (1.31 ns)

 <State 14>: 0.632ns
The critical path consists of the following:
	'phi' operation ('set') with incoming values : ('set', function.cpp:102) [176]  (0 ns)
	'add' operation ('set', function.cpp:102) [179]  (0.632 ns)

 <State 15>: 3.77ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', function.cpp:104) [186]  (0 ns)
	'add' operation ('add_ln106', function.cpp:106) [193]  (0.997 ns)
	'getelementptr' operation ('out_V_addr', function.cpp:106) [197]  (0 ns)
	'load' operation ('__Val2__', function.cpp:106) on array 'out_V' [198]  (2.77 ns)

 <State 16>: 7.09ns
The critical path consists of the following:
	'load' operation ('__Val2__', function.cpp:106) on array 'out_V' [198]  (2.77 ns)
	'add' operation ('add_ln703', function.cpp:106) [202]  (1.54 ns)
	'store' operation ('store_ln106', function.cpp:106) of variable 'add_ln703', function.cpp:106 on array 'out_V' [203]  (2.77 ns)

 <State 17>: 2.77ns
The critical path consists of the following:
	'load' operation ('out_V_load', function.cpp:107) on array 'out_V' [207]  (2.77 ns)

 <State 18>: 2.77ns
The critical path consists of the following:
	'load' operation ('out_V_load', function.cpp:107) on array 'out_V' [207]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
