//! **************************************************************************
// Written by: Map P.20131013 on Thu Nov 14 08:03:40 2019
//! **************************************************************************

SCHEMATIC START;
COMP "CAM_VSYNC" LOCATE = SITE "G1" LEVEL 1;
COMP "VGA_R<0>" LOCATE = SITE "A3" LEVEL 1;
COMP "VGA_R<1>" LOCATE = SITE "B4" LEVEL 1;
COMP "VGA_R<2>" LOCATE = SITE "C5" LEVEL 1;
COMP "VGA_R<3>" LOCATE = SITE "A4" LEVEL 1;
COMP "clk" LOCATE = SITE "E3" LEVEL 1;
COMP "CAM_xclk" LOCATE = SITE "G6" LEVEL 1;
COMP "VGA_G<0>" LOCATE = SITE "C6" LEVEL 1;
COMP "CAM_pwdn" LOCATE = SITE "E7" LEVEL 1;
COMP "VGA_G<1>" LOCATE = SITE "A5" LEVEL 1;
COMP "CAM_D0" LOCATE = SITE "G3" LEVEL 1;
COMP "CAM_D1" LOCATE = SITE "H2" LEVEL 1;
COMP "VGA_G<2>" LOCATE = SITE "B6" LEVEL 1;
COMP "CAM_D2" LOCATE = SITE "G4" LEVEL 1;
COMP "CAM_D3" LOCATE = SITE "G2" LEVEL 1;
COMP "VGA_G<3>" LOCATE = SITE "A6" LEVEL 1;
COMP "CAM_D4" LOCATE = SITE "F3" LEVEL 1;
COMP "CAM_D5" LOCATE = SITE "K1" LEVEL 1;
COMP "CAM_D6" LOCATE = SITE "F6" LEVEL 1;
COMP "CAM_D7" LOCATE = SITE "J2" LEVEL 1;
COMP "CAM_HREF" LOCATE = SITE "H1" LEVEL 1;
COMP "VGA_Vsync_n" LOCATE = SITE "B12" LEVEL 1;
COMP "CAM_PCLK" LOCATE = SITE "H4" LEVEL 1;
PIN CAM_PCLK_pin<0> = BEL "CAM_PCLK" PINNAME PAD;
PIN "CAM_PCLK_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "VGA_B<0>" LOCATE = SITE "B7" LEVEL 1;
COMP "VGA_B<1>" LOCATE = SITE "C7" LEVEL 1;
COMP "VGA_Hsync_n" LOCATE = SITE "B11" LEVEL 1;
COMP "VGA_B<2>" LOCATE = SITE "D7" LEVEL 1;
COMP "CAM_reset" LOCATE = SITE "J3" LEVEL 1;
COMP "VGA_B<3>" LOCATE = SITE "D8" LEVEL 1;
COMP "rst" LOCATE = SITE "M17" LEVEL 1;
SCHEMATIC END;

