{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1489871101905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1489871101906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 23:05:01 2017 " "Processing started: Sat Mar 18 23:05:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1489871101906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1489871101906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shift_reg -c shift_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off shift_reg -c shift_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1489871101906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1489871102898 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "D_FF shift_reg.v(8) " "Verilog Module Declaration warning at shift_reg.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"D_FF\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1489871103151 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "shift_reg shift_reg.v(34) " "Verilog Module Declaration warning at shift_reg.v(34): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"shift_reg\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 34 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1489871103151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489871103155 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_reg " "Found entity 2: shift_reg" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1489871103155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1489871103155 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 shift_reg.v(42) " "Verilog HDL Implicit Net warning at shift_reg.v(42): created implicit net for \"Q1\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1489871103156 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 shift_reg.v(43) " "Verilog HDL Implicit Net warning at shift_reg.v(43): created implicit net for \"Q2\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1489871103156 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3 shift_reg.v(44) " "Verilog HDL Implicit Net warning at shift_reg.v(44): created implicit net for \"Q3\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1489871103156 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift_reg " "Elaborating entity \"shift_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1489871103245 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ll_out shift_reg.v(38) " "Output port \"ll_out\" at shift_reg.v(38) has no driver" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1489871103253 "|shift_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:ff1 " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:ff1\"" {  } { { "shift_reg.v" "ff1" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1489871103264 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ll_out\[0\] GND " "Pin \"ll_out\[0\]\" is stuck at GND" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1489871105166 "|shift_reg|ll_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ll_out\[1\] GND " "Pin \"ll_out\[1\]\" is stuck at GND" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1489871105166 "|shift_reg|ll_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ll_out\[2\] GND " "Pin \"ll_out\[2\]\" is stuck at GND" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1489871105166 "|shift_reg|ll_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ll_out\[3\] GND " "Pin \"ll_out\[3\]\" is stuck at GND" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1489871105166 "|shift_reg|ll_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1489871105166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1489871105769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1489871106599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1489871106599 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP " "No output dependent on input pin \"OP\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1489871106723 "|shift_reg|OP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ll_in\[0\] " "No output dependent on input pin \"ll_in\[0\]\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1489871106723 "|shift_reg|ll_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ll_in\[1\] " "No output dependent on input pin \"ll_in\[1\]\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1489871106723 "|shift_reg|ll_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ll_in\[2\] " "No output dependent on input pin \"ll_in\[2\]\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1489871106723 "|shift_reg|ll_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ll_in\[3\] " "No output dependent on input pin \"ll_in\[3\]\"" {  } { { "shift_reg.v" "" { Text "K:/Verilog Projects/Shiftred_struct/shift_reg.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1489871106723 "|shift_reg|ll_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1489871106723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1489871106725 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1489871106725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1489871106725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1489871106725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1489871106789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 23:05:06 2017 " "Processing ended: Sat Mar 18 23:05:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1489871106789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1489871106789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1489871106789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1489871106789 ""}
