0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sim_1/new/Controller_tb.v,1633892972,verilog,,,,Controller_tb,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sim_1/new/Mux32Bit3To1_tb.v,1633844341,verilog,,,,Mux32Bit3to1_tb,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v,1634274653,verilog,,,,TopLevel_tb,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v,1633846679,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Adder.v,,ALU32Bit,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Adder.v,1633926401,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v,,Adder,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v,1633926401,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Controller.v,,AndGate,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Controller.v,1634277022,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v,,Controller,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v,1633846679,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v,,DataMemory,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v,1633846679,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v,,HiLoReg,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v,1634274443,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v,,InstructionMemory,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v,1633801657,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v,,Mux32Bit2To1,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v,1633844341,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v,,Mux32Bit3to1,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v,1633926401,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v,,PCAdder,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v,1633926401,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v,,ProgramCounter,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v,1634267260,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v,,RegEX_MEM,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v,1634277443,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v,,RegID_EX,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v,1633926401,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v,,RegIF_ID,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v,1634161902,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v,,RegMEM_WB,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v,1634276535,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v,,RegisterFile,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v,1633926401,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v,,ShiftLeft2,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v,1633801684,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v,,SignExtension,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v,1634323405,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v,,TopLevel,,,,,,,,
C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v,1633926401,verilog,,C:/Users/rrine/VivadoProjects/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v,,ZeroExtention,,,,,,,,
