Running : C:\Xilinx\10.1\ISE\bin\nt\unwrapped\fuse.exe -ise F:/Design Project
2/XilinxCode/RegFile/xi/xi/RegFile2/RegFile2.ise -intstyle ise -incremental -o
TBREGFILE_isim_beh.exe -prj TBREGFILE_beh.prj -top TBREGFILE
Determining compilation order of HDL files
Analyzing VHDL file SignExtend.vhd
Restoring VHDL parse-tree ieee.std_logic_1164 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_1164.vdb
Restoring VHDL parse-tree std.standard from
c:/xilinx/10.1/ise/vhdl/hdp/nt/std/standard.vdb
Restoring VHDL parse-tree ieee.std_logic_arith from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_arith.vdb
Restoring VHDL parse-tree ieee.std_logic_unsigned from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_unsigned.vdb
Restoring VHDL parse-tree ieee.numeric_std from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/numeric_std.vdb
Analyzing VHDL file D32Flip.vhf
Restoring VHDL parse-tree unisim.vcomponents from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Analyzing VHDL file Mux32Bit.vhf
Analyzing VHDL file MemUnit32Bit.vhf
Analyzing VHDL file Decoder32Bit.vhf
Analyzing VHDL file RegFile.vhf
Analyzing VHDL file TBREGFILE.vhw
Restoring VHDL parse-tree ieee.std_logic_textio from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_textio.vdb
Restoring VHDL parse-tree std.textio from
c:/xilinx/10.1/ise/vhdl/hdp/nt/std/textio.vdb
Saving VHDL parse-tree work.signextend into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/signextend.vdb
Saving VHDL parse-tree work.fd_mxilinx_d32flip into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/fd_mxilinx_d32flip.vdb
Saving VHDL parse-tree work.d32flip into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/d32flip.vdb
Saving VHDL parse-tree work.m2_1_mxilinx_mux32bit into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/m2_1_mxilinx_mux32bit.vdb
Saving VHDL parse-tree work.m2_1e_mxilinx_mux32bit into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/m2_1e_mxilinx_mux32bit.vdb
Saving VHDL parse-tree work.m16_1e_mxilinx_mux32bit into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/m16_1e_mxilinx_mux32bit.vdb
Saving VHDL parse-tree work.mux32bit into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/mux32bit.vdb
Saving VHDL parse-tree work.m2_1_mxilinx_memunit32bit into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/m2_1_mxilinx_memunit32bit.vdb
Saving VHDL parse-tree work.memunit32bit into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/memunit32bit.vdb
Saving VHDL parse-tree work.d4_16e_mxilinx_decoder32bit into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/d4_16e_mxilinx_decoder32bit.vdb
Saving VHDL parse-tree work.decoder32bit into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/decoder32bit.vdb
Saving VHDL parse-tree work.regfile into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/regfile.vdb
Saving VHDL parse-tree work.tbregfile into f:/design project
2/xilinxcode/regfile/xi/xi/regfile2/isim/work/tbregfile.vdb
Starting static elaboration
Restoring VHDL parse-tree unisim.and5b3 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.and5b2 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.and5b1 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.and5 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.and5b4 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.and2 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.inv from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.gnd from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.fdcp from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.and2b1 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.or2 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.and3 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.and3b1 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Completed static elaboration
Fuse Memory Usage: 121040 Kb
Fuse CPU Usage: 2682 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Using precompiled package textio from library std
Using precompiled package std_logic_textio from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling package vcomponents
Compiling architecture and5b3_v of entity and5b3 [and5b3_default]
Compiling architecture and5b2_v of entity and5b2 [and5b2_default]
Compiling architecture and5b1_v of entity and5b1 [and5b1_default]
Compiling architecture and5_v of entity and5 [and5_default]
Compiling architecture and5b4_v of entity and5b4 [and5b4_default]
Compiling architecture behavioral of entity d4_16e_mxilinx_decoder32bit
[d4_16e_mxilinx_decoder32bit_defa...]
Compiling architecture and2_v of entity and2 [and2_default]
Compiling architecture inv_v of entity inv [inv_default]
Compiling architecture behavioral of entity decoder32bit [decoder32bit_default]
Compiling architecture gnd_v of entity gnd [gnd_default]
Compiling architecture fdcp_v of entity fdcp [\FDCP('0')\]
Compiling architecture behavioral of entity fd_mxilinx_d32flip
[fd_mxilinx_d32flip_default]
Compiling architecture behavioral of entity d32flip [d32flip_default]
Compiling architecture and2b1_v of entity and2b1 [and2b1_default]
Compiling architecture or2_v of entity or2 [or2_default]
Compiling architecture behavioral of entity m2_1_mxilinx_memunit32bit
[m2_1_mxilinx_memunit32bit_defaul...]
Compiling architecture behavioral of entity signextend [signextend_default]
Compiling architecture behavioral of entity memunit32bit [memunit32bit_default]
Compiling architecture behavioral of entity m2_1_mxilinx_mux32bit
[m2_1_mxilinx_mux32bit_default]
Compiling architecture and3_v of entity and3 [and3_default]
Compiling architecture and3b1_v of entity and3b1 [and3b1_default]
Compiling architecture behavioral of entity m2_1e_mxilinx_mux32bit
[m2_1e_mxilinx_mux32bit_default]
Compiling architecture behavioral of entity m16_1e_mxilinx_mux32bit
[m16_1e_mxilinx_mux32bit_default]
Compiling architecture behavioral of entity mux32bit [mux32bit_default]
Compiling architecture behavioral of entity regfile [regfile_default]
Compiling architecture testbench_arch of entity tbregfile
Compiled 59 VHDL Units
Built simulation executable TBREGFILE_isim_beh.exe
Fuse Memory Usage: 122428 Kb
Fuse CPU Usage: 3993 ms
