
4_UART_Transmiter_Receiver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002b0  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000444  0800044c  0000144c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000444  08000444  0000144c  2**0
                  CONTENTS
  4 .ARM          00000000  08000444  08000444  0000144c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000444  0800044c  0000144c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000444  08000444  00001444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000448  08000448  00001448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  0000144c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  0800044c  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  0800044c  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000144c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000007a0  00000000  00000000  0000147c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000027d  00000000  00000000  00001c1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000090  00000000  00000000  00001ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000005e  00000000  00000000  00001f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ea5f  00000000  00000000  00001f8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000f46  00000000  00000000  000109ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000532d7  00000000  00000000  00011933  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00064c0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000013c  00000000  00000000  00064c50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00064d8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800042c 	.word	0x0800042c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	0800042c 	.word	0x0800042c

080001d4 <main>:
#define GPIOA_5		(1U<<5)
#define LED_PIN		GPIOA_5

char key;

int main(void){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0

	//Enable clock access to GPIOA
	RCC->AHB1ENR |= GPIOAEN;
 80001d8:	4b15      	ldr	r3, [pc, #84]	@ (8000230 <main+0x5c>)
 80001da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001dc:	4a14      	ldr	r2, [pc, #80]	@ (8000230 <main+0x5c>)
 80001de:	f043 0301 	orr.w	r3, r3, #1
 80001e2:	6313      	str	r3, [r2, #48]	@ 0x30

	//Set PA5 as output pin
	GPIOA->MODER |= (1U<<10);
 80001e4:	4b13      	ldr	r3, [pc, #76]	@ (8000234 <main+0x60>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a12      	ldr	r2, [pc, #72]	@ (8000234 <main+0x60>)
 80001ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80001ee:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U<<11);
 80001f0:	4b10      	ldr	r3, [pc, #64]	@ (8000234 <main+0x60>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a0f      	ldr	r2, [pc, #60]	@ (8000234 <main+0x60>)
 80001f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80001fa:	6013      	str	r3, [r2, #0]

	uart2_rxtx_init();
 80001fc:	f000 f858 	bl	80002b0 <uart2_rxtx_init>

	while(1){

		key = uart_receive();
 8000200:	f000 f842 	bl	8000288 <uart_receive>
 8000204:	4603      	mov	r3, r0
 8000206:	461a      	mov	r2, r3
 8000208:	4b0b      	ldr	r3, [pc, #44]	@ (8000238 <main+0x64>)
 800020a:	701a      	strb	r2, [r3, #0]

		if(key == '1'){
 800020c:	4b0a      	ldr	r3, [pc, #40]	@ (8000238 <main+0x64>)
 800020e:	781b      	ldrb	r3, [r3, #0]
 8000210:	2b31      	cmp	r3, #49	@ 0x31
 8000212:	d106      	bne.n	8000222 <main+0x4e>
			GPIOA->ODR |= LED_PIN;
 8000214:	4b07      	ldr	r3, [pc, #28]	@ (8000234 <main+0x60>)
 8000216:	695b      	ldr	r3, [r3, #20]
 8000218:	4a06      	ldr	r2, [pc, #24]	@ (8000234 <main+0x60>)
 800021a:	f043 0320 	orr.w	r3, r3, #32
 800021e:	6153      	str	r3, [r2, #20]
 8000220:	e7ee      	b.n	8000200 <main+0x2c>
		}
		else{
			GPIOA->ODR &= ~LED_PIN;
 8000222:	4b04      	ldr	r3, [pc, #16]	@ (8000234 <main+0x60>)
 8000224:	695b      	ldr	r3, [r3, #20]
 8000226:	4a03      	ldr	r2, [pc, #12]	@ (8000234 <main+0x60>)
 8000228:	f023 0320 	bic.w	r3, r3, #32
 800022c:	6153      	str	r3, [r2, #20]
		key = uart_receive();
 800022e:	e7e7      	b.n	8000200 <main+0x2c>
 8000230:	40023800 	.word	0x40023800
 8000234:	40020000 	.word	0x40020000
 8000238:	2000001c 	.word	0x2000001c

0800023c <compute_divisor>:
#define BAUD_RATE			115200

#define TX_EMPTY			(1U<<7)
#define RX_NEMPTY			(1U<<5)

static uint16_t compute_divisor(uint32_t PeriphClk, uint32_t BaudRate){
 800023c:	b480      	push	{r7}
 800023e:	b083      	sub	sp, #12
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
 8000244:	6039      	str	r1, [r7, #0]

	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	085a      	lsrs	r2, r3, #1
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	441a      	add	r2, r3
 800024e:	683b      	ldr	r3, [r7, #0]
 8000250:	fbb2 f3f3 	udiv	r3, r2, r3
 8000254:	b29b      	uxth	r3, r3
}
 8000256:	4618      	mov	r0, r3
 8000258:	370c      	adds	r7, #12
 800025a:	46bd      	mov	sp, r7
 800025c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000260:	4770      	bx	lr

08000262 <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate){
 8000262:	b580      	push	{r7, lr}
 8000264:	b084      	sub	sp, #16
 8000266:	af00      	add	r7, sp, #0
 8000268:	60f8      	str	r0, [r7, #12]
 800026a:	60b9      	str	r1, [r7, #8]
 800026c:	607a      	str	r2, [r7, #4]

	USARTx->BRR = compute_divisor(PeriphClk,BaudRate);
 800026e:	6879      	ldr	r1, [r7, #4]
 8000270:	68b8      	ldr	r0, [r7, #8]
 8000272:	f7ff ffe3 	bl	800023c <compute_divisor>
 8000276:	4603      	mov	r3, r0
 8000278:	461a      	mov	r2, r3
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	609a      	str	r2, [r3, #8]
}
 800027e:	bf00      	nop
 8000280:	3710      	adds	r7, #16
 8000282:	46bd      	mov	sp, r7
 8000284:	bd80      	pop	{r7, pc}
	...

08000288 <uart_receive>:

	//Write to transmit data register
	USART2->DR = (ch & 0xFF);	//Bitwise and to ensure that only 8 bits are transmitted
}

char uart_receive(void){
 8000288:	b480      	push	{r7}
 800028a:	af00      	add	r7, sp, #0

	//Ensure receive read data register is not empty
	while(!(USART2->SR & RX_NEMPTY)){}
 800028c:	bf00      	nop
 800028e:	4b07      	ldr	r3, [pc, #28]	@ (80002ac <uart_receive+0x24>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	f003 0320 	and.w	r3, r3, #32
 8000296:	2b00      	cmp	r3, #0
 8000298:	d0f9      	beq.n	800028e <uart_receive+0x6>

	return USART2->DR;
 800029a:	4b04      	ldr	r3, [pc, #16]	@ (80002ac <uart_receive+0x24>)
 800029c:	685b      	ldr	r3, [r3, #4]
 800029e:	b2db      	uxtb	r3, r3
}
 80002a0:	4618      	mov	r0, r3
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	40004400 	.word	0x40004400

080002b0 <uart2_rxtx_init>:

void uart2_rxtx_init(){
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0

	/****Configure UART GPIO pin ****/

	//Enable clock access
	RCC->AHB1ENR |= AHB1_CLK_EN;
 80002b4:	4b32      	ldr	r3, [pc, #200]	@ (8000380 <uart2_rxtx_init+0xd0>)
 80002b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002b8:	4a31      	ldr	r2, [pc, #196]	@ (8000380 <uart2_rxtx_init+0xd0>)
 80002ba:	f043 0301 	orr.w	r3, r3, #1
 80002be:	6313      	str	r3, [r2, #48]	@ 0x30

	//Set PA2 register mode to alternate function mode
	GPIOA->MODER &= ~(1U<<4);
 80002c0:	4b30      	ldr	r3, [pc, #192]	@ (8000384 <uart2_rxtx_init+0xd4>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a2f      	ldr	r2, [pc, #188]	@ (8000384 <uart2_rxtx_init+0xd4>)
 80002c6:	f023 0310 	bic.w	r3, r3, #16
 80002ca:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 80002cc:	4b2d      	ldr	r3, [pc, #180]	@ (8000384 <uart2_rxtx_init+0xd4>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a2c      	ldr	r2, [pc, #176]	@ (8000384 <uart2_rxtx_init+0xd4>)
 80002d2:	f043 0320 	orr.w	r3, r3, #32
 80002d6:	6013      	str	r3, [r2, #0]

	//Specify the alternate function for PA2 (Alternate function low register)
	GPIOA->AFR[0] |= (1U<<8);
 80002d8:	4b2a      	ldr	r3, [pc, #168]	@ (8000384 <uart2_rxtx_init+0xd4>)
 80002da:	6a1b      	ldr	r3, [r3, #32]
 80002dc:	4a29      	ldr	r2, [pc, #164]	@ (8000384 <uart2_rxtx_init+0xd4>)
 80002de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002e2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 80002e4:	4b27      	ldr	r3, [pc, #156]	@ (8000384 <uart2_rxtx_init+0xd4>)
 80002e6:	6a1b      	ldr	r3, [r3, #32]
 80002e8:	4a26      	ldr	r2, [pc, #152]	@ (8000384 <uart2_rxtx_init+0xd4>)
 80002ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002ee:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 80002f0:	4b24      	ldr	r3, [pc, #144]	@ (8000384 <uart2_rxtx_init+0xd4>)
 80002f2:	6a1b      	ldr	r3, [r3, #32]
 80002f4:	4a23      	ldr	r2, [pc, #140]	@ (8000384 <uart2_rxtx_init+0xd4>)
 80002f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80002fa:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<11);
 80002fc:	4b21      	ldr	r3, [pc, #132]	@ (8000384 <uart2_rxtx_init+0xd4>)
 80002fe:	6a1b      	ldr	r3, [r3, #32]
 8000300:	4a20      	ldr	r2, [pc, #128]	@ (8000384 <uart2_rxtx_init+0xd4>)
 8000302:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000306:	6213      	str	r3, [r2, #32]

	//Set PA3 register mode to alternate function mode
	GPIOA->MODER &= ~(1U<<6);
 8000308:	4b1e      	ldr	r3, [pc, #120]	@ (8000384 <uart2_rxtx_init+0xd4>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a1d      	ldr	r2, [pc, #116]	@ (8000384 <uart2_rxtx_init+0xd4>)
 800030e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000312:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<7);
 8000314:	4b1b      	ldr	r3, [pc, #108]	@ (8000384 <uart2_rxtx_init+0xd4>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a1a      	ldr	r2, [pc, #104]	@ (8000384 <uart2_rxtx_init+0xd4>)
 800031a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800031e:	6013      	str	r3, [r2, #0]

	//Specify the alternate function for PA3 (Alternate function low register)
	GPIOA->AFR[0] |= (1U<<12);
 8000320:	4b18      	ldr	r3, [pc, #96]	@ (8000384 <uart2_rxtx_init+0xd4>)
 8000322:	6a1b      	ldr	r3, [r3, #32]
 8000324:	4a17      	ldr	r2, [pc, #92]	@ (8000384 <uart2_rxtx_init+0xd4>)
 8000326:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800032a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<13);
 800032c:	4b15      	ldr	r3, [pc, #84]	@ (8000384 <uart2_rxtx_init+0xd4>)
 800032e:	6a1b      	ldr	r3, [r3, #32]
 8000330:	4a14      	ldr	r2, [pc, #80]	@ (8000384 <uart2_rxtx_init+0xd4>)
 8000332:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000336:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<14);
 8000338:	4b12      	ldr	r3, [pc, #72]	@ (8000384 <uart2_rxtx_init+0xd4>)
 800033a:	6a1b      	ldr	r3, [r3, #32]
 800033c:	4a11      	ldr	r2, [pc, #68]	@ (8000384 <uart2_rxtx_init+0xd4>)
 800033e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000342:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<15);
 8000344:	4b0f      	ldr	r3, [pc, #60]	@ (8000384 <uart2_rxtx_init+0xd4>)
 8000346:	6a1b      	ldr	r3, [r3, #32]
 8000348:	4a0e      	ldr	r2, [pc, #56]	@ (8000384 <uart2_rxtx_init+0xd4>)
 800034a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800034e:	6213      	str	r3, [r2, #32]

	/****Configure UART****/

	//Enable clock access to uart2
	RCC->APB1ENR |= UART2_CLK_EN;
 8000350:	4b0b      	ldr	r3, [pc, #44]	@ (8000380 <uart2_rxtx_init+0xd0>)
 8000352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000354:	4a0a      	ldr	r2, [pc, #40]	@ (8000380 <uart2_rxtx_init+0xd0>)
 8000356:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800035a:	6413      	str	r3, [r2, #64]	@ 0x40

	//Set baud rate
	uart_set_baudrate(USART2, APB1_CLK, BAUD_RATE);
 800035c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000360:	4909      	ldr	r1, [pc, #36]	@ (8000388 <uart2_rxtx_init+0xd8>)
 8000362:	480a      	ldr	r0, [pc, #40]	@ (800038c <uart2_rxtx_init+0xdc>)
 8000364:	f7ff ff7d 	bl	8000262 <uart_set_baudrate>

	//Configure transfer direction (Enable transmitter)
	USART2->CR1 =  (CR1_TE | CR1_RE);
 8000368:	4b08      	ldr	r3, [pc, #32]	@ (800038c <uart2_rxtx_init+0xdc>)
 800036a:	220c      	movs	r2, #12
 800036c:	60da      	str	r2, [r3, #12]

	//Enable UART module
	USART2->CR1 |= CR1_UE;
 800036e:	4b07      	ldr	r3, [pc, #28]	@ (800038c <uart2_rxtx_init+0xdc>)
 8000370:	68db      	ldr	r3, [r3, #12]
 8000372:	4a06      	ldr	r2, [pc, #24]	@ (800038c <uart2_rxtx_init+0xdc>)
 8000374:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000378:	60d3      	str	r3, [r2, #12]
}
 800037a:	bf00      	nop
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	40023800 	.word	0x40023800
 8000384:	40020000 	.word	0x40020000
 8000388:	00f42400 	.word	0x00f42400
 800038c:	40004400 	.word	0x40004400

08000390 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000390:	480d      	ldr	r0, [pc, #52]	@ (80003c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000392:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000394:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000398:	480c      	ldr	r0, [pc, #48]	@ (80003cc <LoopForever+0x6>)
  ldr r1, =_edata
 800039a:	490d      	ldr	r1, [pc, #52]	@ (80003d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800039c:	4a0d      	ldr	r2, [pc, #52]	@ (80003d4 <LoopForever+0xe>)
  movs r3, #0
 800039e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003a0:	e002      	b.n	80003a8 <LoopCopyDataInit>

080003a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003a6:	3304      	adds	r3, #4

080003a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003ac:	d3f9      	bcc.n	80003a2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ae:	4a0a      	ldr	r2, [pc, #40]	@ (80003d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003b0:	4c0a      	ldr	r4, [pc, #40]	@ (80003dc <LoopForever+0x16>)
  movs r3, #0
 80003b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003b4:	e001      	b.n	80003ba <LoopFillZerobss>

080003b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003b8:	3204      	adds	r2, #4

080003ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003bc:	d3fb      	bcc.n	80003b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003be:	f000 f811 	bl	80003e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003c2:	f7ff ff07 	bl	80001d4 <main>

080003c6 <LoopForever>:

LoopForever:
  b LoopForever
 80003c6:	e7fe      	b.n	80003c6 <LoopForever>
  ldr   r0, =_estack
 80003c8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80003cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003d0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003d4:	0800044c 	.word	0x0800044c
  ldr r2, =_sbss
 80003d8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003dc:	20000020 	.word	0x20000020

080003e0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003e0:	e7fe      	b.n	80003e0 <ADC_IRQHandler>
	...

080003e4 <__libc_init_array>:
 80003e4:	b570      	push	{r4, r5, r6, lr}
 80003e6:	4d0d      	ldr	r5, [pc, #52]	@ (800041c <__libc_init_array+0x38>)
 80003e8:	4c0d      	ldr	r4, [pc, #52]	@ (8000420 <__libc_init_array+0x3c>)
 80003ea:	1b64      	subs	r4, r4, r5
 80003ec:	10a4      	asrs	r4, r4, #2
 80003ee:	2600      	movs	r6, #0
 80003f0:	42a6      	cmp	r6, r4
 80003f2:	d109      	bne.n	8000408 <__libc_init_array+0x24>
 80003f4:	4d0b      	ldr	r5, [pc, #44]	@ (8000424 <__libc_init_array+0x40>)
 80003f6:	4c0c      	ldr	r4, [pc, #48]	@ (8000428 <__libc_init_array+0x44>)
 80003f8:	f000 f818 	bl	800042c <_init>
 80003fc:	1b64      	subs	r4, r4, r5
 80003fe:	10a4      	asrs	r4, r4, #2
 8000400:	2600      	movs	r6, #0
 8000402:	42a6      	cmp	r6, r4
 8000404:	d105      	bne.n	8000412 <__libc_init_array+0x2e>
 8000406:	bd70      	pop	{r4, r5, r6, pc}
 8000408:	f855 3b04 	ldr.w	r3, [r5], #4
 800040c:	4798      	blx	r3
 800040e:	3601      	adds	r6, #1
 8000410:	e7ee      	b.n	80003f0 <__libc_init_array+0xc>
 8000412:	f855 3b04 	ldr.w	r3, [r5], #4
 8000416:	4798      	blx	r3
 8000418:	3601      	adds	r6, #1
 800041a:	e7f2      	b.n	8000402 <__libc_init_array+0x1e>
 800041c:	08000444 	.word	0x08000444
 8000420:	08000444 	.word	0x08000444
 8000424:	08000444 	.word	0x08000444
 8000428:	08000448 	.word	0x08000448

0800042c <_init>:
 800042c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800042e:	bf00      	nop
 8000430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000432:	bc08      	pop	{r3}
 8000434:	469e      	mov	lr, r3
 8000436:	4770      	bx	lr

08000438 <_fini>:
 8000438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800043a:	bf00      	nop
 800043c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800043e:	bc08      	pop	{r3}
 8000440:	469e      	mov	lr, r3
 8000442:	4770      	bx	lr
