// Seed: 141221599
program module_0 (
    input tri1 id_0,
    output wand id_1,
    input supply1 id_2,
    input wire id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    output supply1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    output supply1 id_14,
    input tri0 id_15
    , id_20,
    output tri id_16,
    input tri1 id_17,
    input supply0 id_18
);
  wire id_21;
endprogram
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wire id_2,
    output supply0 id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    input wand id_8,
    input wor id_9,
    input tri0 id_10,
    input wand id_11,
    output wire id_12,
    output uwire id_13,
    output uwire id_14,
    input supply0 id_15,
    input tri0 id_16,
    input wor id_17
);
  logic [7:0] id_19;
  wire id_20;
  wire id_21 = id_20;
  assign id_19[1'b0] = 1;
  module_0(
      id_0,
      id_13,
      id_7,
      id_8,
      id_3,
      id_8,
      id_6,
      id_0,
      id_0,
      id_16,
      id_16,
      id_12,
      id_9,
      id_7,
      id_3,
      id_7,
      id_12,
      id_7,
      id_1
  ); id_22(
      .id_0(id_21), .id_1(1), .id_2(1), .id_3(), .id_4(id_8)
  );
endmodule
