#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c15da0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c15f30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c21de0 .functor NOT 1, L_0x1c4cb30, C4<0>, C4<0>, C4<0>;
L_0x1c4c890 .functor XOR 1, L_0x1c4c750, L_0x1c4c7f0, C4<0>, C4<0>;
L_0x1c4ca20 .functor XOR 1, L_0x1c4c890, L_0x1c4c950, C4<0>, C4<0>;
v0x1c489f0_0 .net *"_ivl_10", 0 0, L_0x1c4c950;  1 drivers
v0x1c48af0_0 .net *"_ivl_12", 0 0, L_0x1c4ca20;  1 drivers
v0x1c48bd0_0 .net *"_ivl_2", 0 0, L_0x1c4c6b0;  1 drivers
v0x1c48c90_0 .net *"_ivl_4", 0 0, L_0x1c4c750;  1 drivers
v0x1c48d70_0 .net *"_ivl_6", 0 0, L_0x1c4c7f0;  1 drivers
v0x1c48ea0_0 .net *"_ivl_8", 0 0, L_0x1c4c890;  1 drivers
v0x1c48f80_0 .net "a", 0 0, v0x1c456f0_0;  1 drivers
v0x1c49020_0 .net "b", 0 0, v0x1c45790_0;  1 drivers
v0x1c490c0_0 .net "c", 0 0, v0x1c45830_0;  1 drivers
v0x1c49160_0 .var "clk", 0 0;
v0x1c49200_0 .net "d", 0 0, v0x1c45970_0;  1 drivers
v0x1c492a0_0 .net "q_dut", 0 0, L_0x1c4c550;  1 drivers
v0x1c49340_0 .net "q_ref", 0 0, L_0x1c499e0;  1 drivers
v0x1c493e0_0 .var/2u "stats1", 159 0;
v0x1c49480_0 .var/2u "strobe", 0 0;
v0x1c49520_0 .net "tb_match", 0 0, L_0x1c4cb30;  1 drivers
v0x1c495e0_0 .net "tb_mismatch", 0 0, L_0x1c21de0;  1 drivers
v0x1c496a0_0 .net "wavedrom_enable", 0 0, v0x1c45a60_0;  1 drivers
v0x1c49740_0 .net "wavedrom_title", 511 0, v0x1c45b00_0;  1 drivers
L_0x1c4c6b0 .concat [ 1 0 0 0], L_0x1c499e0;
L_0x1c4c750 .concat [ 1 0 0 0], L_0x1c499e0;
L_0x1c4c7f0 .concat [ 1 0 0 0], L_0x1c4c550;
L_0x1c4c950 .concat [ 1 0 0 0], L_0x1c499e0;
L_0x1c4cb30 .cmp/eeq 1, L_0x1c4c6b0, L_0x1c4ca20;
S_0x1c160c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1c15f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c01ea0 .functor NOT 1, v0x1c456f0_0, C4<0>, C4<0>, C4<0>;
L_0x1c16820 .functor XOR 1, L_0x1c01ea0, v0x1c45790_0, C4<0>, C4<0>;
L_0x1c21e50 .functor XOR 1, L_0x1c16820, v0x1c45830_0, C4<0>, C4<0>;
L_0x1c499e0 .functor XOR 1, L_0x1c21e50, v0x1c45970_0, C4<0>, C4<0>;
v0x1c22050_0 .net *"_ivl_0", 0 0, L_0x1c01ea0;  1 drivers
v0x1c220f0_0 .net *"_ivl_2", 0 0, L_0x1c16820;  1 drivers
v0x1c01ff0_0 .net *"_ivl_4", 0 0, L_0x1c21e50;  1 drivers
v0x1c02090_0 .net "a", 0 0, v0x1c456f0_0;  alias, 1 drivers
v0x1c44ab0_0 .net "b", 0 0, v0x1c45790_0;  alias, 1 drivers
v0x1c44bc0_0 .net "c", 0 0, v0x1c45830_0;  alias, 1 drivers
v0x1c44c80_0 .net "d", 0 0, v0x1c45970_0;  alias, 1 drivers
v0x1c44d40_0 .net "q", 0 0, L_0x1c499e0;  alias, 1 drivers
S_0x1c44ea0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1c15f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c456f0_0 .var "a", 0 0;
v0x1c45790_0 .var "b", 0 0;
v0x1c45830_0 .var "c", 0 0;
v0x1c458d0_0 .net "clk", 0 0, v0x1c49160_0;  1 drivers
v0x1c45970_0 .var "d", 0 0;
v0x1c45a60_0 .var "wavedrom_enable", 0 0;
v0x1c45b00_0 .var "wavedrom_title", 511 0;
E_0x1c10d00/0 .event negedge, v0x1c458d0_0;
E_0x1c10d00/1 .event posedge, v0x1c458d0_0;
E_0x1c10d00 .event/or E_0x1c10d00/0, E_0x1c10d00/1;
E_0x1c10f50 .event posedge, v0x1c458d0_0;
E_0x1bfa9f0 .event negedge, v0x1c458d0_0;
S_0x1c451f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c44ea0;
 .timescale -12 -12;
v0x1c453f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c454f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c44ea0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c45c60 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1c15f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c49c50 .functor AND 1, L_0x1c49b10, L_0x1c49bb0, C4<1>, C4<1>;
L_0x1c49db0 .functor AND 1, L_0x1c49c50, L_0x1c49d10, C4<1>, C4<1>;
L_0x1c49f90 .functor AND 1, L_0x1c49db0, L_0x1c49ec0, C4<1>, C4<1>;
L_0x1c4a140 .functor AND 1, L_0x1c4a0a0, v0x1c45790_0, C4<1>, C4<1>;
L_0x1c4a230 .functor AND 1, L_0x1c4a140, v0x1c45830_0, C4<1>, C4<1>;
L_0x1c4a3d0 .functor AND 1, L_0x1c4a230, L_0x1c4a2f0, C4<1>, C4<1>;
L_0x1c4a520 .functor OR 1, L_0x1c49f90, L_0x1c4a3d0, C4<0>, C4<0>;
L_0x1c4a7c0 .functor AND 1, L_0x1c4a630, L_0x1c4a6d0, C4<1>, C4<1>;
L_0x1c4a920 .functor AND 1, L_0x1c4a7c0, v0x1c45830_0, C4<1>, C4<1>;
L_0x1c4a9e0 .functor AND 1, L_0x1c4a920, v0x1c45970_0, C4<1>, C4<1>;
L_0x1c4ab00 .functor OR 1, L_0x1c4a520, L_0x1c4a9e0, C4<0>, C4<0>;
L_0x1c4abc0 .functor AND 1, v0x1c456f0_0, v0x1c45790_0, C4<1>, C4<1>;
L_0x1c4b070 .functor AND 1, L_0x1c4abc0, L_0x1c4aec0, C4<1>, C4<1>;
L_0x1c4b390 .functor AND 1, L_0x1c4b070, L_0x1c4b180, C4<1>, C4<1>;
L_0x1c4ae50 .functor OR 1, L_0x1c4ab00, L_0x1c4b390, C4<0>, C4<0>;
L_0x1c4b610 .functor AND 1, v0x1c456f0_0, L_0x1c4b570, C4<1>, C4<1>;
L_0x1c4b760 .functor AND 1, L_0x1c4b610, v0x1c45830_0, C4<1>, C4<1>;
L_0x1c4b930 .functor AND 1, L_0x1c4b760, L_0x1c4b820, C4<1>, C4<1>;
L_0x1c4bae0 .functor OR 1, L_0x1c4ae50, L_0x1c4b930, C4<0>, C4<0>;
L_0x1c4bc90 .functor AND 1, v0x1c456f0_0, L_0x1c4bbf0, C4<1>, C4<1>;
L_0x1c4b8c0 .functor AND 1, L_0x1c4bc90, L_0x1c4ba40, C4<1>, C4<1>;
L_0x1c4bf20 .functor AND 1, L_0x1c4b8c0, v0x1c45970_0, C4<1>, C4<1>;
L_0x1c4c0a0 .functor OR 1, L_0x1c4bae0, L_0x1c4bf20, C4<0>, C4<0>;
L_0x1c4c1b0 .functor AND 1, v0x1c456f0_0, v0x1c45790_0, C4<1>, C4<1>;
L_0x1c4c2f0 .functor AND 1, L_0x1c4c1b0, v0x1c45830_0, C4<1>, C4<1>;
L_0x1c4c3b0 .functor AND 1, L_0x1c4c2f0, v0x1c45970_0, C4<1>, C4<1>;
L_0x1c4c550 .functor OR 1, L_0x1c4c0a0, L_0x1c4c3b0, C4<0>, C4<0>;
v0x1c45f50_0 .net *"_ivl_1", 0 0, L_0x1c49b10;  1 drivers
v0x1c46010_0 .net *"_ivl_11", 0 0, L_0x1c49ec0;  1 drivers
v0x1c460d0_0 .net *"_ivl_12", 0 0, L_0x1c49f90;  1 drivers
v0x1c461c0_0 .net *"_ivl_15", 0 0, L_0x1c4a0a0;  1 drivers
v0x1c46280_0 .net *"_ivl_16", 0 0, L_0x1c4a140;  1 drivers
v0x1c463b0_0 .net *"_ivl_18", 0 0, L_0x1c4a230;  1 drivers
v0x1c46490_0 .net *"_ivl_21", 0 0, L_0x1c4a2f0;  1 drivers
v0x1c46550_0 .net *"_ivl_22", 0 0, L_0x1c4a3d0;  1 drivers
v0x1c46630_0 .net *"_ivl_24", 0 0, L_0x1c4a520;  1 drivers
v0x1c46710_0 .net *"_ivl_27", 0 0, L_0x1c4a630;  1 drivers
v0x1c467d0_0 .net *"_ivl_29", 0 0, L_0x1c4a6d0;  1 drivers
v0x1c46890_0 .net *"_ivl_3", 0 0, L_0x1c49bb0;  1 drivers
v0x1c46950_0 .net *"_ivl_30", 0 0, L_0x1c4a7c0;  1 drivers
v0x1c46a30_0 .net *"_ivl_32", 0 0, L_0x1c4a920;  1 drivers
v0x1c46b10_0 .net *"_ivl_34", 0 0, L_0x1c4a9e0;  1 drivers
v0x1c46bf0_0 .net *"_ivl_36", 0 0, L_0x1c4ab00;  1 drivers
v0x1c46cd0_0 .net *"_ivl_38", 0 0, L_0x1c4abc0;  1 drivers
v0x1c46db0_0 .net *"_ivl_4", 0 0, L_0x1c49c50;  1 drivers
v0x1c46e90_0 .net *"_ivl_41", 0 0, L_0x1c4aec0;  1 drivers
v0x1c46f50_0 .net *"_ivl_42", 0 0, L_0x1c4b070;  1 drivers
v0x1c47030_0 .net *"_ivl_45", 0 0, L_0x1c4b180;  1 drivers
v0x1c470f0_0 .net *"_ivl_46", 0 0, L_0x1c4b390;  1 drivers
v0x1c471d0_0 .net *"_ivl_48", 0 0, L_0x1c4ae50;  1 drivers
v0x1c472b0_0 .net *"_ivl_51", 0 0, L_0x1c4b570;  1 drivers
v0x1c47370_0 .net *"_ivl_52", 0 0, L_0x1c4b610;  1 drivers
v0x1c47450_0 .net *"_ivl_54", 0 0, L_0x1c4b760;  1 drivers
v0x1c47530_0 .net *"_ivl_57", 0 0, L_0x1c4b820;  1 drivers
v0x1c475f0_0 .net *"_ivl_58", 0 0, L_0x1c4b930;  1 drivers
v0x1c476d0_0 .net *"_ivl_60", 0 0, L_0x1c4bae0;  1 drivers
v0x1c477b0_0 .net *"_ivl_63", 0 0, L_0x1c4bbf0;  1 drivers
v0x1c47870_0 .net *"_ivl_64", 0 0, L_0x1c4bc90;  1 drivers
v0x1c47950_0 .net *"_ivl_67", 0 0, L_0x1c4ba40;  1 drivers
v0x1c47a10_0 .net *"_ivl_68", 0 0, L_0x1c4b8c0;  1 drivers
v0x1c47d00_0 .net *"_ivl_7", 0 0, L_0x1c49d10;  1 drivers
v0x1c47dc0_0 .net *"_ivl_70", 0 0, L_0x1c4bf20;  1 drivers
v0x1c47ea0_0 .net *"_ivl_72", 0 0, L_0x1c4c0a0;  1 drivers
v0x1c47f80_0 .net *"_ivl_74", 0 0, L_0x1c4c1b0;  1 drivers
v0x1c48060_0 .net *"_ivl_76", 0 0, L_0x1c4c2f0;  1 drivers
v0x1c48140_0 .net *"_ivl_78", 0 0, L_0x1c4c3b0;  1 drivers
v0x1c48220_0 .net *"_ivl_8", 0 0, L_0x1c49db0;  1 drivers
v0x1c48300_0 .net "a", 0 0, v0x1c456f0_0;  alias, 1 drivers
v0x1c483a0_0 .net "b", 0 0, v0x1c45790_0;  alias, 1 drivers
v0x1c48490_0 .net "c", 0 0, v0x1c45830_0;  alias, 1 drivers
v0x1c48580_0 .net "d", 0 0, v0x1c45970_0;  alias, 1 drivers
v0x1c48670_0 .net "q", 0 0, L_0x1c4c550;  alias, 1 drivers
L_0x1c49b10 .reduce/nor v0x1c456f0_0;
L_0x1c49bb0 .reduce/nor v0x1c45790_0;
L_0x1c49d10 .reduce/nor v0x1c45830_0;
L_0x1c49ec0 .reduce/nor v0x1c45970_0;
L_0x1c4a0a0 .reduce/nor v0x1c456f0_0;
L_0x1c4a2f0 .reduce/nor v0x1c45970_0;
L_0x1c4a630 .reduce/nor v0x1c456f0_0;
L_0x1c4a6d0 .reduce/nor v0x1c45790_0;
L_0x1c4aec0 .reduce/nor v0x1c45830_0;
L_0x1c4b180 .reduce/nor v0x1c45970_0;
L_0x1c4b570 .reduce/nor v0x1c45790_0;
L_0x1c4b820 .reduce/nor v0x1c45970_0;
L_0x1c4bbf0 .reduce/nor v0x1c45790_0;
L_0x1c4ba40 .reduce/nor v0x1c45830_0;
S_0x1c487d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c15f30;
 .timescale -12 -12;
E_0x1c10aa0 .event anyedge, v0x1c49480_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c49480_0;
    %nor/r;
    %assign/vec4 v0x1c49480_0, 0;
    %wait E_0x1c10aa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c44ea0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c45970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c45830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c45790_0, 0;
    %assign/vec4 v0x1c456f0_0, 0;
    %wait E_0x1bfa9f0;
    %wait E_0x1c10f50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c45970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c45830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c45790_0, 0;
    %assign/vec4 v0x1c456f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c10d00;
    %load/vec4 v0x1c456f0_0;
    %load/vec4 v0x1c45790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c45830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c45970_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c45970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c45830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c45790_0, 0;
    %assign/vec4 v0x1c456f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c454f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c10d00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c45970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c45830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c45790_0, 0;
    %assign/vec4 v0x1c456f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c15f30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c49160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c49480_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c15f30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c49160_0;
    %inv;
    %store/vec4 v0x1c49160_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c15f30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c458d0_0, v0x1c495e0_0, v0x1c48f80_0, v0x1c49020_0, v0x1c490c0_0, v0x1c49200_0, v0x1c49340_0, v0x1c492a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c15f30;
T_7 ;
    %load/vec4 v0x1c493e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c493e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c493e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c493e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c493e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c493e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c493e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c15f30;
T_8 ;
    %wait E_0x1c10d00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c493e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c493e0_0, 4, 32;
    %load/vec4 v0x1c49520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c493e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c493e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c493e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c493e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c49340_0;
    %load/vec4 v0x1c49340_0;
    %load/vec4 v0x1c492a0_0;
    %xor;
    %load/vec4 v0x1c49340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c493e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c493e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c493e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c493e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/circuit2/iter0/response0/top_module.sv";
