Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 29 08:46:13 2024
| Host         : Islam running 64-bit major release  (build 9200)
| Command      : report_methodology -file NEXYS4_DDR_methodology_drc_routed.rpt -pb NEXYS4_DDR_methodology_drc_routed.pb -rpx NEXYS4_DDR_methodology_drc_routed.rpx
| Design       : NEXYS4_DDR
| Device       : xc7a100tcsg324-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 134
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 65         |
| TIMING-18 | Warning          | Missing input or output delay                  | 35         |
| TIMING-20 | Warning          | Non-clocked latch                              | 32         |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_sys_clk and clk_out1_sys_clk_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_sys_clk] -to [get_clocks clk_out1_sys_clk_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_sys_clk_1 and clk_out1_sys_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_sys_clk_1] -to [get_clocks clk_out1_sys_clk]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[0]_C/CLR, ms/current_state_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[10]_C/CLR, ms/current_state_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[11]_C/CLR, ms/current_state_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[12]_C/CLR, ms/current_state_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[13]_C/CLR, ms/current_state_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[14]_C/CLR, ms/current_state_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[15]_C/CLR, ms/current_state_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[16]_C/CLR, ms/current_state_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[17]_C/CLR, ms/current_state_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[18]_C/CLR, ms/current_state_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[19]_C/CLR, ms/current_state_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[1]_C/CLR, ms/current_state_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[20]_C/CLR, ms/current_state_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[21]_C/CLR, ms/current_state_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[22]_C/CLR, ms/current_state_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[23]_C/CLR, ms/current_state_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[24]_C/CLR, ms/current_state_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[25]_C/CLR, ms/current_state_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[26]_C/CLR, ms/current_state_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[27]_C/CLR, ms/current_state_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[28]_C/CLR, ms/current_state_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[29]_C/CLR, ms/current_state_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[2]_C/CLR, ms/current_state_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[30]_C/CLR, ms/current_state_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[31]_C/CLR, ms/current_state_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[3]_C/CLR, ms/current_state_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[4]_C/CLR, ms/current_state_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[5]_C/CLR, ms/current_state_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[6]_C/CLR, ms/current_state_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[7]_C/CLR, ms/current_state_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[8]_C/CLR, ms/current_state_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell reset_sync/current_state_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ms/current_state_reg[9]_C/CLR, ms/current_state_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell reset_sync/reset_syncbuf[3]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) reset_sync/reset_syncbuf_reg[0]/PRE, reset_sync/reset_syncbuf_reg[1]/PRE, reset_sync/reset_syncbuf_reg[2]/PRE, reset_sync/reset_syncbuf_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on UART_TXD_IN relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on LED[10] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on LED[11] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on LED[12] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on LED[13] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on LED[14] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on LED[15] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on LED[8] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on LED[9] relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on UART_RXD_OUT relative to clock(s) CLK100MHZ, sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch ms/current_state_reg[0]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch ms/current_state_reg[10]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch ms/current_state_reg[11]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch ms/current_state_reg[12]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch ms/current_state_reg[13]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch ms/current_state_reg[14]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch ms/current_state_reg[15]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch ms/current_state_reg[16]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch ms/current_state_reg[17]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch ms/current_state_reg[18]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch ms/current_state_reg[19]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch ms/current_state_reg[1]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch ms/current_state_reg[20]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch ms/current_state_reg[21]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch ms/current_state_reg[22]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch ms/current_state_reg[23]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch ms/current_state_reg[24]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch ms/current_state_reg[25]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch ms/current_state_reg[26]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch ms/current_state_reg[27]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch ms/current_state_reg[28]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch ms/current_state_reg[29]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch ms/current_state_reg[2]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch ms/current_state_reg[30]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch ms/current_state_reg[31]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch ms/current_state_reg[3]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch ms/current_state_reg[4]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch ms/current_state_reg[5]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch ms/current_state_reg[6]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch ms/current_state_reg[7]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch ms/current_state_reg[8]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch ms/current_state_reg[9]_LDC cannot be properly analyzed as its control pin ms/current_state_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


