

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Tue Nov  8 11:11:01 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  6.081 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       12|       13|  0.120 us|  0.130 us|    8|    8|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |       12|       12|         7|          2|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   1|      -|     -|    -|
|Expression       |        -|   -|      0|    70|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|   135|    -|
|Register         |        -|   -|    391|    64|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   1|    391|   269|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   2|      2|     3|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------------+---------------------------------------+---------------------+
    |                 Instance                 |                 Module                |      Expression     |
    +------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_17s_17s_16s_32ns_32_4_1_U1  |ama_addmuladd_17s_17s_16s_32ns_32_4_1  |  i0 + (i1 + i2) * i3|
    +------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |i_fu_280_p2         |         +|   0|  0|  10|           2|           1|
    |tmp4_fu_303_p2      |         +|   0|  0|  24|          17|          17|
    |tmp5_fu_313_p2      |         +|   0|  0|  24|          17|          17|
    |ap_condition_180    |       and|   0|  0|   2|           1|           1|
    |icmp_ln9_fu_274_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  70|          40|          40|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------+----+-----------+-----+-----------+
    |                             Name                             | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                     |  17|          4|    1|          4|
    |ap_enable_reg_pp0_iter0                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                                       |   9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_149_p6                                   |  13|          3|    2|          6|
    |ap_phi_reg_pp0_iter1_firstVector_arr_load_1_cast_phi_reg_244  |  13|          3|   17|         51|
    |ap_phi_reg_pp0_iter1_firstVector_arr_load_2_cast_phi_reg_232  |  13|          3|   17|         51|
    |ap_phi_reg_pp0_iter1_firstVector_arr_load_cast_phi_reg_256    |  13|          3|   17|         51|
    |ap_phi_reg_pp0_iter1_sext_ln9_phi_reg_220                     |  13|          3|   17|         51|
    |firstVector_arr_address0                                      |  13|          3|    2|          6|
    |firstVector_arr_address1                                      |  13|          3|    2|          6|
    |i1_reg_145                                                    |   9|          2|    2|          4|
    +--------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                         | 135|         31|   79|        234|
    +--------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_firstVector_arr_load_1_cast_phi_reg_244  |  17|   0|   17|          0|
    |ap_phi_reg_pp0_iter1_firstVector_arr_load_2_cast_phi_reg_232  |  17|   0|   17|          0|
    |ap_phi_reg_pp0_iter1_firstVector_arr_load_cast_phi_reg_256    |  17|   0|   17|          0|
    |ap_phi_reg_pp0_iter1_sext_ln9_phi_reg_220                     |  17|   0|   17|          0|
    |do_init_reg_129                                               |   1|   0|    1|          0|
    |firstVector_arr_load_1_cast_phi_reg_244                       |  17|   0|   17|          0|
    |firstVector_arr_load_1_reg_365                                |  16|   0|   16|          0|
    |firstVector_arr_load_2_cast_phi_reg_232                       |  17|   0|   17|          0|
    |firstVector_arr_load_cast_phi_reg_256                         |  17|   0|   17|          0|
    |firstVector_arr_load_reg_360                                  |  16|   0|   16|          0|
    |i1_reg_145                                                    |   2|   0|    2|          0|
    |i_reg_390                                                     |   2|   0|    2|          0|
    |icmp_ln9_reg_356                                              |   1|   0|    1|          0|
    |resultVecror_arr_addr_reg_350                                 |   2|   0|    2|          0|
    |resultVecror_arr_load_reg_385                                 |  32|   0|   32|          0|
    |resultVecror_arr_load_reg_385_pp0_iter1_reg                   |  32|   0|   32|          0|
    |secondVector_arr_load_reg_380                                 |  16|   0|   16|          0|
    |sext_ln9_phi_reg_220                                          |  17|   0|   17|          0|
    |icmp_ln9_reg_356                                              |  64|  32|    1|          0|
    |resultVecror_arr_addr_reg_350                                 |  64|  32|    2|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 391|  64|  266|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_local_block             |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_local_deadlock          |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_clk                     |   in|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|firstVector_arr_address0   |  out|    2|   ap_memory|   firstVector_arr|         array|
|firstVector_arr_ce0        |  out|    1|   ap_memory|   firstVector_arr|         array|
|firstVector_arr_q0         |   in|   16|   ap_memory|   firstVector_arr|         array|
|firstVector_arr_address1   |  out|    2|   ap_memory|   firstVector_arr|         array|
|firstVector_arr_ce1        |  out|    1|   ap_memory|   firstVector_arr|         array|
|firstVector_arr_q1         |   in|   16|   ap_memory|   firstVector_arr|         array|
|secondVector_arr_address0  |  out|    2|   ap_memory|  secondVector_arr|         array|
|secondVector_arr_ce0       |  out|    1|   ap_memory|  secondVector_arr|         array|
|secondVector_arr_q0        |   in|   16|   ap_memory|  secondVector_arr|         array|
|resultVecror_arr_address0  |  out|    2|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_ce0       |  out|    1|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_we0       |  out|    1|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_d0        |  out|   32|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_address1  |  out|    2|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_ce1       |  out|    1|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_q1        |   in|   32|   ap_memory|  resultVecror_arr|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %firstVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %secondVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %resultVecror_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%br_ln9 = br void %rewind_header" [./source/lab4_z1.c:9]   --->   Operation 12 'br' 'br_ln9' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split, i1 1, void"   --->   Operation 13 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i1 = phi i2 0, void, i2 %i, void %.split, i2 0, void"   --->   Operation 14 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%firstVector_arr_addr = getelementptr i16 %firstVector_arr, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'firstVector_arr_addr' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.15ns)   --->   "%firstVector_arr_load = load i2 %firstVector_arr_addr"   --->   Operation 16 'load' 'firstVector_arr_load' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%firstVector_arr_addr_1 = getelementptr i16 %firstVector_arr, i64 0, i64 1"   --->   Operation 17 'getelementptr' 'firstVector_arr_addr_1' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.15ns)   --->   "%firstVector_arr_load_1 = load i2 %firstVector_arr_addr_1"   --->   Operation 18 'load' 'firstVector_arr_load_1' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i2 %i1" [./source/lab4_z1.c:9]   --->   Operation 19 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%secondVector_arr_addr = getelementptr i16 %secondVector_arr, i64 0, i64 %zext_ln9" [./source/lab4_z1.c:14]   --->   Operation 20 'getelementptr' 'secondVector_arr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.15ns)   --->   "%secondVector_arr_load = load i2 %secondVector_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 21 'load' 'secondVector_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%resultVecror_arr_addr = getelementptr i32 %resultVecror_arr, i64 0, i64 %zext_ln9" [./source/lab4_z1.c:14]   --->   Operation 22 'getelementptr' 'resultVecror_arr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.15ns)   --->   "%resultVecror_arr_load = load i2 %resultVecror_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 23 'load' 'resultVecror_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 24 [1/1] (0.93ns)   --->   "%icmp_ln9 = icmp_eq  i2 %i1, i2 3" [./source/lab4_z1.c:9]   --->   Operation 24 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %rewind_header, void" [./source/lab4_z1.c:9]   --->   Operation 25 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 26 [1/2] (2.15ns)   --->   "%firstVector_arr_load = load i2 %firstVector_arr_addr"   --->   Operation 26 'load' 'firstVector_arr_load' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 27 [1/2] (2.15ns)   --->   "%firstVector_arr_load_1 = load i2 %firstVector_arr_addr_1"   --->   Operation 27 'load' 'firstVector_arr_load_1' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%firstVector_arr_addr_2 = getelementptr i16 %firstVector_arr, i64 0, i64 2"   --->   Operation 28 'getelementptr' 'firstVector_arr_addr_2' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.15ns)   --->   "%firstVector_arr_load_2 = load i2 %firstVector_arr_addr_2"   --->   Operation 29 'load' 'firstVector_arr_load_2' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%firstVector_arr_addr_3 = getelementptr i16 %firstVector_arr, i64 0, i64 3"   --->   Operation 30 'getelementptr' 'firstVector_arr_addr_3' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.15ns)   --->   "%firstVector_arr_load_3 = load i2 %firstVector_arr_addr_3"   --->   Operation 31 'load' 'firstVector_arr_load_3' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 32 [1/2] (2.15ns)   --->   "%secondVector_arr_load = load i2 %secondVector_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 32 'load' 'secondVector_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 33 [1/2] (2.15ns)   --->   "%resultVecror_arr_load = load i2 %resultVecror_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 33 'load' 'resultVecror_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%i = add i2 %i1, i2 1" [./source/lab4_z1.c:9]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln17 = br void %rewind_header" [./source/lab4_z1.c:17]   --->   Operation 35 'br' 'br_ln17' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln9_rewind = phi i17 0, void, i17 %sext_ln9_phi, void %.split, i17 0, void" [./source/lab4_z1.c:9]   --->   Operation 36 'phi' 'sext_ln9_rewind' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%firstVector_arr_load_2_cast_rewind = phi i17 0, void, i17 %firstVector_arr_load_2_cast_phi, void %.split, i17 0, void"   --->   Operation 37 'phi' 'firstVector_arr_load_2_cast_rewind' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%firstVector_arr_load_1_cast_rewind = phi i17 0, void, i17 %firstVector_arr_load_1_cast_phi, void %.split, i17 0, void"   --->   Operation 38 'phi' 'firstVector_arr_load_1_cast_rewind' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%firstVector_arr_load_cast_rewind = phi i17 0, void, i17 %firstVector_arr_load_cast_phi, void %.split, i17 0, void"   --->   Operation 39 'phi' 'firstVector_arr_load_cast_rewind' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 41 'spectopmodule' 'spectopmodule_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %firstVector_arr"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %secondVector_arr"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %resultVecror_arr"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%firstVector_arr_load_cast = sext i16 %firstVector_arr_load"   --->   Operation 45 'sext' 'firstVector_arr_load_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%firstVector_arr_load_1_cast = sext i16 %firstVector_arr_load_1"   --->   Operation 46 'sext' 'firstVector_arr_load_1_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (2.15ns)   --->   "%firstVector_arr_load_2 = load i2 %firstVector_arr_addr_2"   --->   Operation 47 'load' 'firstVector_arr_load_2' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%firstVector_arr_load_2_cast = sext i16 %firstVector_arr_load_2"   --->   Operation 48 'sext' 'firstVector_arr_load_2_cast' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (2.15ns)   --->   "%firstVector_arr_load_3 = load i2 %firstVector_arr_addr_3"   --->   Operation 49 'load' 'firstVector_arr_load_3' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i16 %firstVector_arr_load_3" [./source/lab4_z1.c:9]   --->   Operation 50 'sext' 'sext_ln9' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.61ns)   --->   "%br_ln9 = br void %.split" [./source/lab4_z1.c:9]   --->   Operation 51 'br' 'br_ln9' <Predicate = (do_init)> <Delay = 1.61>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln9_phi = phi i17 %sext_ln9, void %rewind_init, i17 %sext_ln9_rewind, void %rewind_header" [./source/lab4_z1.c:9]   --->   Operation 52 'phi' 'sext_ln9_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%firstVector_arr_load_2_cast_phi = phi i17 %firstVector_arr_load_2_cast, void %rewind_init, i17 %firstVector_arr_load_2_cast_rewind, void %rewind_header"   --->   Operation 53 'phi' 'firstVector_arr_load_2_cast_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%firstVector_arr_load_1_cast_phi = phi i17 %firstVector_arr_load_1_cast, void %rewind_init, i17 %firstVector_arr_load_1_cast_rewind, void %rewind_header"   --->   Operation 54 'phi' 'firstVector_arr_load_1_cast_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%firstVector_arr_load_cast_phi = phi i17 %firstVector_arr_load_cast, void %rewind_init, i17 %firstVector_arr_load_cast_rewind, void %rewind_header"   --->   Operation 55 'phi' 'firstVector_arr_load_cast_phi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i16 %secondVector_arr_load" [./source/lab4_z1.c:14]   --->   Operation 56 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.18ns)   --->   "%tmp4 = add i17 %firstVector_arr_load_1_cast_phi, i17 %firstVector_arr_load_cast_phi"   --->   Operation 57 'add' 'tmp4' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i17 %tmp4"   --->   Operation 58 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.18ns)   --->   "%tmp5 = add i17 %firstVector_arr_load_2_cast_phi, i17 %sext_ln9_phi" [./source/lab4_z1.c:9]   --->   Operation 59 'add' 'tmp5' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i17 %tmp5" [./source/lab4_z1.c:9]   --->   Operation 60 'sext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.45ns) (grouped into DSP with root node add_ln14)   --->   "%tmp2 = add i18 %tmp5_cast, i18 %tmp4_cast" [./source/lab4_z1.c:9]   --->   Operation 61 'add' 'tmp2' <Predicate = true> <Delay = 2.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into DSP with root node add_ln14)   --->   "%tmp2_cast = sext i18 %tmp2" [./source/lab4_z1.c:9]   --->   Operation 62 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [3/3] (1.45ns) (grouped into DSP with root node add_ln14)   --->   "%tmp3 = mul i32 %tmp2_cast, i32 %sext_ln14" [./source/lab4_z1.c:9]   --->   Operation 63 'mul' 'tmp3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 64 [2/3] (1.45ns) (grouped into DSP with root node add_ln14)   --->   "%tmp3 = mul i32 %tmp2_cast, i32 %sext_ln14" [./source/lab4_z1.c:9]   --->   Operation 64 'mul' 'tmp3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln14)   --->   "%tmp3 = mul i32 %tmp2_cast, i32 %sext_ln14" [./source/lab4_z1.c:9]   --->   Operation 65 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 66 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14 = add i32 %resultVecror_arr_load, i32 %tmp3" [./source/lab4_z1.c:14]   --->   Operation 66 'add' 'add_ln14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.25>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 67 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [./source/lab4_z1.c:6]   --->   Operation 68 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab4_z1.c:6]   --->   Operation 69 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln14 = add i32 %resultVecror_arr_load, i32 %tmp3" [./source/lab4_z1.c:14]   --->   Operation 70 'add' 'add_ln14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 71 [1/1] (2.15ns)   --->   "%store_ln14 = store i32 %add_ln14, i2 %resultVecror_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 71 'store' 'store_ln14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%return_ln17 = return void @_ssdm_op_Return" [./source/lab4_z1.c:17]   --->   Operation 72 'return' 'return_ln17' <Predicate = (icmp_ln9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ firstVector_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ secondVector_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ resultVecror_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                  (specinterface    ) [ 000000000]
specinterface_ln0                  (specinterface    ) [ 000000000]
specinterface_ln0                  (specinterface    ) [ 000000000]
br_ln9                             (br               ) [ 011111111]
do_init                            (phi              ) [ 001111111]
i1                                 (phi              ) [ 001111111]
firstVector_arr_addr               (getelementptr    ) [ 000100000]
firstVector_arr_addr_1             (getelementptr    ) [ 000100000]
zext_ln9                           (zext             ) [ 000000000]
secondVector_arr_addr              (getelementptr    ) [ 000100000]
resultVecror_arr_addr              (getelementptr    ) [ 001111111]
icmp_ln9                           (icmp             ) [ 001111111]
br_ln9                             (br               ) [ 011111111]
firstVector_arr_load               (load             ) [ 001010000]
firstVector_arr_load_1             (load             ) [ 001010000]
firstVector_arr_addr_2             (getelementptr    ) [ 001010000]
firstVector_arr_addr_3             (getelementptr    ) [ 001010000]
secondVector_arr_load              (load             ) [ 001111000]
resultVecror_arr_load              (load             ) [ 001111111]
i                                  (add              ) [ 011111111]
br_ln17                            (br               ) [ 011111111]
sext_ln9_rewind                    (phi              ) [ 001111000]
firstVector_arr_load_2_cast_rewind (phi              ) [ 001111000]
firstVector_arr_load_1_cast_rewind (phi              ) [ 001111000]
firstVector_arr_load_cast_rewind   (phi              ) [ 001111000]
br_ln0                             (br               ) [ 001111111]
spectopmodule_ln0                  (spectopmodule    ) [ 000000000]
specbitsmap_ln0                    (specbitsmap      ) [ 000000000]
specbitsmap_ln0                    (specbitsmap      ) [ 000000000]
specbitsmap_ln0                    (specbitsmap      ) [ 000000000]
firstVector_arr_load_cast          (sext             ) [ 001111111]
firstVector_arr_load_1_cast        (sext             ) [ 001111111]
firstVector_arr_load_2             (load             ) [ 000000000]
firstVector_arr_load_2_cast        (sext             ) [ 001111111]
firstVector_arr_load_3             (load             ) [ 000000000]
sext_ln9                           (sext             ) [ 001111111]
br_ln9                             (br               ) [ 001111111]
sext_ln9_phi                       (phi              ) [ 011111111]
firstVector_arr_load_2_cast_phi    (phi              ) [ 011111111]
firstVector_arr_load_1_cast_phi    (phi              ) [ 011111111]
firstVector_arr_load_cast_phi      (phi              ) [ 011111111]
sext_ln14                          (sext             ) [ 001100110]
tmp4                               (add              ) [ 000000000]
tmp4_cast                          (sext             ) [ 000000000]
tmp5                               (add              ) [ 000000000]
tmp5_cast                          (sext             ) [ 000000000]
tmp2                               (add              ) [ 000000000]
tmp2_cast                          (sext             ) [ 001100110]
tmp3                               (mul              ) [ 001000001]
empty                              (speclooptripcount) [ 000000000]
specpipeline_ln6                   (specpipeline     ) [ 000000000]
specloopname_ln6                   (specloopname     ) [ 000000000]
add_ln14                           (add              ) [ 000000000]
store_ln14                         (store            ) [ 000000000]
return_ln17                        (return           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="firstVector_arr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstVector_arr"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="secondVector_arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondVector_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="resultVecror_arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resultVecror_arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="firstVector_arr_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstVector_arr_addr/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="2" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="0"/>
<pin id="67" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="68" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="69" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="16" slack="0"/>
<pin id="70" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="firstVector_arr_load/2 firstVector_arr_load_1/2 firstVector_arr_load_2/3 firstVector_arr_load_3/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="firstVector_arr_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstVector_arr_addr_1/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="secondVector_arr_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="2" slack="0"/>
<pin id="85" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secondVector_arr_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="secondVector_arr_load/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="resultVecror_arr_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="2" slack="0"/>
<pin id="98" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resultVecror_arr_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="6"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="109" dir="1" index="7" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="resultVecror_arr_load/2 store_ln14/8 "/>
</bind>
</comp>

<comp id="111" class="1004" name="firstVector_arr_addr_2_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstVector_arr_addr_2/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="firstVector_arr_addr_3_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstVector_arr_addr_3/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="do_init_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="do_init_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="4" bw="1" slack="1"/>
<pin id="139" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="1"/>
<pin id="147" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i1_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="2" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="4" bw="1" slack="1"/>
<pin id="155" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="sext_ln9_rewind_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="1"/>
<pin id="162" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln9_rewind (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln9_rewind_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="3"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="17" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="4" bw="1" slack="1"/>
<pin id="170" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="6" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sext_ln9_rewind/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="firstVector_arr_load_2_cast_rewind_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="17" slack="1"/>
<pin id="177" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_load_2_cast_rewind (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="firstVector_arr_load_2_cast_rewind_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="3"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="17" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="4" bw="1" slack="1"/>
<pin id="185" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="6" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="firstVector_arr_load_2_cast_rewind/4 "/>
</bind>
</comp>

<comp id="190" class="1005" name="firstVector_arr_load_1_cast_rewind_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="17" slack="1"/>
<pin id="192" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_load_1_cast_rewind (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="firstVector_arr_load_1_cast_rewind_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="3"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="17" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="4" bw="1" slack="1"/>
<pin id="200" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="6" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="firstVector_arr_load_1_cast_rewind/4 "/>
</bind>
</comp>

<comp id="205" class="1005" name="firstVector_arr_load_cast_rewind_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="17" slack="1"/>
<pin id="207" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_load_cast_rewind (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="firstVector_arr_load_cast_rewind_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="3"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="17" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="4" bw="1" slack="1"/>
<pin id="215" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="6" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="firstVector_arr_load_cast_rewind/4 "/>
</bind>
</comp>

<comp id="220" class="1005" name="sext_ln9_phi_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="17" slack="1"/>
<pin id="222" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln9_phi (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln9_phi_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="17" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sext_ln9_phi/5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="firstVector_arr_load_2_cast_phi_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="17" slack="1"/>
<pin id="234" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_load_2_cast_phi (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="firstVector_arr_load_2_cast_phi_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="17" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="firstVector_arr_load_2_cast_phi/5 "/>
</bind>
</comp>

<comp id="244" class="1005" name="firstVector_arr_load_1_cast_phi_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="1"/>
<pin id="246" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_load_1_cast_phi (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="firstVector_arr_load_1_cast_phi_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="17" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="firstVector_arr_load_1_cast_phi/5 "/>
</bind>
</comp>

<comp id="256" class="1005" name="firstVector_arr_load_cast_phi_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="17" slack="1"/>
<pin id="258" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_load_cast_phi (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="firstVector_arr_load_cast_phi_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="17" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="firstVector_arr_load_cast_phi/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln9_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln9_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="1"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="firstVector_arr_load_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="1"/>
<pin id="288" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="firstVector_arr_load_cast/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="firstVector_arr_load_1_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="1"/>
<pin id="291" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="firstVector_arr_load_1_cast/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="firstVector_arr_load_2_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="firstVector_arr_load_2_cast/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln9_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln14_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="2"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="17" slack="0"/>
<pin id="305" dir="0" index="1" bw="17" slack="0"/>
<pin id="306" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp4_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="17" slack="0"/>
<pin id="311" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="17" slack="0"/>
<pin id="315" dir="0" index="1" bw="17" slack="0"/>
<pin id="316" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp5_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="17" slack="0"/>
<pin id="321" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="return_ln17_fu_323">
<pin_list>
<pin id="324" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln17/8 "/>
</bind>
</comp>

<comp id="325" class="1007" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="17" slack="0"/>
<pin id="327" dir="0" index="1" bw="17" slack="0"/>
<pin id="328" dir="0" index="2" bw="16" slack="0"/>
<pin id="329" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp2/5 tmp2_cast/5 tmp3/5 add_ln14/7 "/>
</bind>
</comp>

<comp id="335" class="1005" name="firstVector_arr_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="1"/>
<pin id="337" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="firstVector_arr_addr_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="1"/>
<pin id="342" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_addr_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="secondVector_arr_addr_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="1"/>
<pin id="347" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="secondVector_arr_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="resultVecror_arr_addr_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="1"/>
<pin id="352" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="resultVecror_arr_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="icmp_ln9_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="360" class="1005" name="firstVector_arr_load_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="1"/>
<pin id="362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_load "/>
</bind>
</comp>

<comp id="365" class="1005" name="firstVector_arr_load_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="1"/>
<pin id="367" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_load_1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="firstVector_arr_addr_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="1"/>
<pin id="372" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_addr_2 "/>
</bind>
</comp>

<comp id="375" class="1005" name="firstVector_arr_addr_3_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="1"/>
<pin id="377" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_addr_3 "/>
</bind>
</comp>

<comp id="380" class="1005" name="secondVector_arr_load_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="2"/>
<pin id="382" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="secondVector_arr_load "/>
</bind>
</comp>

<comp id="385" class="1005" name="resultVecror_arr_load_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="4"/>
<pin id="387" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="resultVecror_arr_load "/>
</bind>
</comp>

<comp id="390" class="1005" name="i_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="1"/>
<pin id="392" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="395" class="1005" name="firstVector_arr_load_cast_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="17" slack="1"/>
<pin id="397" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_load_cast "/>
</bind>
</comp>

<comp id="400" class="1005" name="firstVector_arr_load_1_cast_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="17" slack="1"/>
<pin id="402" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_load_1_cast "/>
</bind>
</comp>

<comp id="405" class="1005" name="firstVector_arr_load_2_cast_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="17" slack="1"/>
<pin id="407" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="firstVector_arr_load_2_cast "/>
</bind>
</comp>

<comp id="410" class="1005" name="sext_ln9_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="17" slack="1"/>
<pin id="412" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln9 "/>
</bind>
</comp>

<comp id="415" class="1005" name="sext_ln14_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="22" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="71"><net_src comp="54" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="80"><net_src comp="72" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="94" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="111" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="128"><net_src comp="120" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="129" pin="1"/><net_sink comp="133" pin=4"/></net>

<net id="144"><net_src comp="133" pin="6"/><net_sink comp="129" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="159"><net_src comp="149" pin="6"/><net_sink comp="145" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="174"><net_src comp="164" pin="6"/><net_sink comp="160" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="175" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="189"><net_src comp="179" pin="6"/><net_sink comp="175" pin=0"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="190" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="204"><net_src comp="194" pin="6"/><net_sink comp="190" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="205" pin="1"/><net_sink comp="209" pin=4"/></net>

<net id="219"><net_src comp="209" pin="6"/><net_sink comp="205" pin=0"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="230"><net_src comp="160" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="242"><net_src comp="175" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="254"><net_src comp="190" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="266"><net_src comp="205" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="271"><net_src comp="149" pin="6"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="278"><net_src comp="149" pin="6"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="145" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="295"><net_src comp="62" pin="7"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="62" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="248" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="260" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="236" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="224" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="331"><net_src comp="319" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="309" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="300" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="325" pin="4"/><net_sink comp="101" pin=1"/></net>

<net id="338"><net_src comp="54" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="343"><net_src comp="72" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="348"><net_src comp="81" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="353"><net_src comp="94" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="359"><net_src comp="274" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="62" pin="7"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="368"><net_src comp="62" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="373"><net_src comp="111" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="378"><net_src comp="120" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="383"><net_src comp="88" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="388"><net_src comp="101" pin="7"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="393"><net_src comp="280" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="398"><net_src comp="286" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="403"><net_src comp="289" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="408"><net_src comp="292" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="413"><net_src comp="296" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="418"><net_src comp="300" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="325" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resultVecror_arr | {8 }
 - Input state : 
	Port: lab4_z1 : firstVector_arr | {2 3 4 }
	Port: lab4_z1 : secondVector_arr | {2 3 }
	Port: lab4_z1 : resultVecror_arr | {2 3 }
  - Chain level:
	State 1
	State 2
		firstVector_arr_load : 1
		firstVector_arr_load_1 : 1
		zext_ln9 : 1
		secondVector_arr_addr : 2
		secondVector_arr_load : 3
		resultVecror_arr_addr : 2
		resultVecror_arr_load : 3
		icmp_ln9 : 1
		br_ln9 : 2
	State 3
		firstVector_arr_load_2 : 1
		firstVector_arr_load_3 : 1
	State 4
		firstVector_arr_load_2_cast : 1
		sext_ln9 : 1
	State 5
		tmp4 : 1
		tmp4_cast : 2
		tmp5 : 1
		tmp5_cast : 2
		tmp2 : 3
		tmp2_cast : 4
		tmp3 : 5
	State 6
	State 7
		add_ln14 : 1
	State 8
		store_ln14 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |              i_fu_280              |    0    |    0    |    10   |
|    add   |             tmp4_fu_303            |    0    |    0    |    24   |
|          |             tmp5_fu_313            |    0    |    0    |    24   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln9_fu_274          |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
| addmuladd|             grp_fu_325             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   zext   |           zext_ln9_fu_268          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |  firstVector_arr_load_cast_fu_286  |    0    |    0    |    0    |
|          | firstVector_arr_load_1_cast_fu_289 |    0    |    0    |    0    |
|          | firstVector_arr_load_2_cast_fu_292 |    0    |    0    |    0    |
|   sext   |           sext_ln9_fu_296          |    0    |    0    |    0    |
|          |          sext_ln14_fu_300          |    0    |    0    |    0    |
|          |          tmp4_cast_fu_309          |    0    |    0    |    0    |
|          |          tmp5_cast_fu_319          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  return  |         return_ln17_fu_323         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    1    |    0    |    66   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|              do_init_reg_129             |    1   |
|      firstVector_arr_addr_1_reg_340      |    2   |
|      firstVector_arr_addr_2_reg_370      |    2   |
|      firstVector_arr_addr_3_reg_375      |    2   |
|       firstVector_arr_addr_reg_335       |    2   |
|  firstVector_arr_load_1_cast_phi_reg_244 |   17   |
|    firstVector_arr_load_1_cast_reg_400   |   17   |
|firstVector_arr_load_1_cast_rewind_reg_190|   17   |
|      firstVector_arr_load_1_reg_365      |   16   |
|  firstVector_arr_load_2_cast_phi_reg_232 |   17   |
|    firstVector_arr_load_2_cast_reg_405   |   17   |
|firstVector_arr_load_2_cast_rewind_reg_175|   17   |
|   firstVector_arr_load_cast_phi_reg_256  |   17   |
|     firstVector_arr_load_cast_reg_395    |   17   |
| firstVector_arr_load_cast_rewind_reg_205 |   17   |
|       firstVector_arr_load_reg_360       |   16   |
|                i1_reg_145                |    2   |
|                 i_reg_390                |    2   |
|             icmp_ln9_reg_356             |    1   |
|       resultVecror_arr_addr_reg_350      |    2   |
|       resultVecror_arr_load_reg_385      |   32   |
|       secondVector_arr_addr_reg_345      |    2   |
|       secondVector_arr_load_reg_380      |   16   |
|             sext_ln14_reg_415            |   32   |
|           sext_ln9_phi_reg_220           |   17   |
|             sext_ln9_reg_410             |   17   |
|          sext_ln9_rewind_reg_160         |   17   |
+------------------------------------------+--------+
|                   Total                  |   334  |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_62              |  p0  |   4  |   2  |    8   ||    17   |
|              grp_access_fu_62              |  p2  |   4  |   0  |    0   ||    17   |
|              grp_access_fu_88              |  p0  |   2  |   2  |    4   ||    9    |
|              grp_access_fu_101             |  p2  |   2  |   0  |    0   ||    9    |
|               do_init_reg_129              |  p0  |   2  |   1  |    2   ||    9    |
|                 i1_reg_145                 |  p0  |   2  |   2  |    4   ||    9    |
|           sext_ln9_rewind_reg_160          |  p0  |   2  |  17  |   34   ||    9    |
| firstVector_arr_load_2_cast_rewind_reg_175 |  p0  |   2  |  17  |   34   ||    9    |
| firstVector_arr_load_1_cast_rewind_reg_190 |  p0  |   2  |  17  |   34   ||    9    |
|  firstVector_arr_load_cast_rewind_reg_205  |  p0  |   2  |  17  |   34   ||    9    |
|                 grp_fu_325                 |  p0  |   2  |  17  |   34   ||    9    |
|                 grp_fu_325                 |  p1  |   2  |  17  |   34   ||    9    |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   222  || 19.4497 ||   124   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   66   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   124  |
|  Register |    -   |    -   |   334  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   19   |   334  |   190  |
+-----------+--------+--------+--------+--------+
