{"Source Block": ["hdl/library/util_sync_reset/util_sync_reset.v@5:15@HdlIdDef", "\tinput clk,\n\toutput sync_resetn\n);\n\n// Keep it asserted for three clock cycles\nreg [2:0] reset = 3'b111;\n\nassign sync_resetn = reset[2];\n\nalways @(posedge clk or negedge async_resetn) begin\n\tif (async_resetn == 1'b0) begin\n"], "Clone Blocks": [["hdl/library/util_sync_reset/util_sync_reset.v@7:17", ");\n\n// Keep it asserted for three clock cycles\nreg [2:0] reset = 3'b111;\n\nassign sync_resetn = reset[2];\n\nalways @(posedge clk or negedge async_resetn) begin\n\tif (async_resetn == 1'b0) begin\n\t\treset <= 3'b111;\n\tend else begin\n"]], "Diff Content": {"Delete": [[10, "reg [2:0] reset = 3'b111;\n"]], "Add": [[10, "reg [2:0] resetn = 3'b000;\n"]]}}