1 11 comparator4 4 fast 63 D:/FPGA/verilog-labs/03-comparator-4/simulation/questa/rtl_work 0 0 0 0 25 0
1 9 testbench 4 fast 63 D:/FPGA/verilog-labs/03-comparator-4/simulation/questa/rtl_work 0 0 0 0 47 0
