\hypertarget{structDMA__Stream__TypeDef}{}\doxysection{DMA\+\_\+\+Stream\+\_\+\+Type\+Def Struct Reference}
\label{structDMA__Stream__TypeDef}\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}


DMA Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaf893adc5e821b15d813237b2bfe4378b}{CR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga2cc2a52628182f9e79ab1e49bb78a1eb}{NDTR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gadbeac1d47cb85ab52dac71d520273947}{PAR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga965da718db7d0303bff185d367d96fd6}{M0\+AR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga142ca5a1145ba9cf4cfa557655af1c13}{M1\+AR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaad3d78ab35e7af48951be5be53392f9f}{FCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Controller. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
CMSIS/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
