-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

-- DATE "07/19/2022 15:45:35"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	system IS
    PORT (
	reset_led : OUT std_logic;
	reset : IN std_logic;
	clock_led : OUT std_logic;
	pin_name1 : IN std_logic;
	seg_1_A : OUT std_logic;
	REGISTER_ADDR : IN std_logic_vector(4 DOWNTO 0);
	seg_1_B : OUT std_logic;
	seg_1_C : OUT std_logic;
	seg_1_D : OUT std_logic;
	seg_1_E : OUT std_logic;
	seg_1_F : OUT std_logic;
	seg_1_G : OUT std_logic;
	seg_2_A : OUT std_logic;
	seg_2_B : OUT std_logic;
	seg_2_C : OUT std_logic;
	seg_2_D : OUT std_logic;
	seg_2_E : OUT std_logic;
	seg_2_F : OUT std_logic;
	seg_2_G : OUT std_logic;
	read : OUT std_logic;
	write : OUT std_logic;
	LCD_RW : OUT std_logic;
	LCD_EN : OUT std_logic;
	LCD_RS : OUT std_logic;
	DEBUG_CONTROL : OUT std_logic_vector(6 DOWNTO 0);
	LCD_DATA : OUT std_logic_vector(7 DOWNTO 0);
	pc : OUT std_logic_vector(31 DOWNTO 0)
	);
END system;

-- Design Ports Information
-- reset_led	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_led	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_1_A	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_1_B	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_1_C	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_1_D	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_1_E	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_1_F	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_1_G	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_2_A	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_2_B	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_2_C	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_2_D	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_2_E	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_2_F	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg_2_G	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_CONTROL[6]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_CONTROL[5]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_CONTROL[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_CONTROL[3]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_CONTROL[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_CONTROL[1]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DEBUG_CONTROL[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[31]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[30]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[29]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[28]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[27]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[26]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[25]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[24]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[23]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[22]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[21]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[20]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[19]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[18]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[17]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[16]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[15]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[14]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[13]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[12]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[11]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[10]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[9]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[8]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pc[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- REGISTER_ADDR[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- REGISTER_ADDR[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- REGISTER_ADDR[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- REGISTER_ADDR[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- REGISTER_ADDR[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name1	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF system IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset_led : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_clock_led : std_logic;
SIGNAL ww_pin_name1 : std_logic;
SIGNAL ww_seg_1_A : std_logic;
SIGNAL ww_REGISTER_ADDR : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_seg_1_B : std_logic;
SIGNAL ww_seg_1_C : std_logic;
SIGNAL ww_seg_1_D : std_logic;
SIGNAL ww_seg_1_E : std_logic;
SIGNAL ww_seg_1_F : std_logic;
SIGNAL ww_seg_1_G : std_logic;
SIGNAL ww_seg_2_A : std_logic;
SIGNAL ww_seg_2_B : std_logic;
SIGNAL ww_seg_2_C : std_logic;
SIGNAL ww_seg_2_D : std_logic;
SIGNAL ww_seg_2_E : std_logic;
SIGNAL ww_seg_2_F : std_logic;
SIGNAL ww_seg_2_G : std_logic;
SIGNAL ww_read : std_logic;
SIGNAL ww_write : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_LCD_EN : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_DEBUG_CONTROL : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LCD_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_pc : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \pin_name1~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|clk_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|myAlu|INTER_ADD[4]~8_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[9]~18_combout\ : std_logic;
SIGNAL \inst3|Add0~10_combout\ : std_logic;
SIGNAL \inst3|Add0~14_combout\ : std_logic;
SIGNAL \inst3|Add0~40_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[3]~29_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[5]~33_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[6]~35_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[8]~39_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[12]~47_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[18]~59_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[22]~67_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[24]~71_combout\ : std_logic;
SIGNAL \inst6|PR_IMMEDIATE_SELECT_OUT[17]~2_combout\ : std_logic;
SIGNAL \inst6|PR_IMMEDIATE_SELECT_OUT[13]~5_combout\ : std_logic;
SIGNAL \inst1|Mux0_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst1|Mux0_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst1|Mux0_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst|u0|Add0~0_combout\ : std_logic;
SIGNAL \inst|u0|Add0~4_combout\ : std_logic;
SIGNAL \inst|u0|Add0~6_combout\ : std_logic;
SIGNAL \inst|mDLY[6]~30_combout\ : std_logic;
SIGNAL \inst|mDLY[8]~34_combout\ : std_logic;
SIGNAL \inst|mDLY[12]~43_combout\ : std_logic;
SIGNAL \inst|mDLY[15]~49_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][0]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][0]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux95~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][0]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux95~1_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux94~0_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux94~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][2]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux93~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][2]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux93~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][3]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux92~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][3]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux92~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][4]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux91~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][6]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux89~2_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux89~3_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[30]~2_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[28]~6_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[27]~8_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~0_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~1_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~2_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~3_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~4_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~6_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~11_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~18_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[17]~14_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[13]~18_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~1_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux3~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux3~1_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux5~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~40_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux14~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux24~1_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~96_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux25~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux26~5_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux27~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux29~1_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux29~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux30~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~105_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~106_combout\ : std_logic;
SIGNAL \inst3|Equal0~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][19]~1_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][31]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][31]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][31]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][31]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][31]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux0~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][31]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux0~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~5_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~0_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][30]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][30]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux1~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][29]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux2~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][28]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][28]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][28]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~16_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][28]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~17_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][28]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux3~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][28]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux3~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][28]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux3~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~18_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][28]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux3~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~19_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~20_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~9_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~10_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~11_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~4_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~4_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][27]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux4~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~23_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~24_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][26]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][26]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][26]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~26_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][26]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~27_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][26]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux5~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~28_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][25]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux6~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][24]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][24]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][24]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~36_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][24]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~37_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][24]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux7~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~38_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~39_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~40_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][23]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][23]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][23]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~41_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][23]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~42_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][23]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux8~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][23]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux8~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][23]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux8~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~43_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][23]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux8~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~44_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~45_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~24_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~25_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~26_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][22]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux9~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~48_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~27_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~10_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][21]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][21]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][21]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~51_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][21]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~52_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][21]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux10~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~30_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~31_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~32_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~11_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][20]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][20]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][20]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~56_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][20]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~57_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][20]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux11~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][20]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux11~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][20]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux11~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~58_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][20]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux11~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~59_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~60_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~33_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~34_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~35_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][19]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][19]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~61_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][19]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux12~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~36_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~37_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~38_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~13_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][18]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][18]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][18]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~66_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][18]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~67_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][18]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux13~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][18]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux13~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][18]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux13~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~68_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][18]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux13~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~69_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~70_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~39_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~40_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][17]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][17]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][17]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~71_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][17]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~72_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][17]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux14~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][16]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][16]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux15~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~78_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][16]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux15~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~79_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][15]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux16~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][14]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][14]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux17~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][13]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][13]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~91_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][13]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux18~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~93_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~19_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~21_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][12]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][12]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][12]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~96_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][12]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~97_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][12]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux19~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][11]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][11]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][11]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~101_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][11]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~102_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][11]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux20~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~103_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~104_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~105_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][10]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux21~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][9]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][9]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux22~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][9]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux22~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~113_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~66_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~67_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~68_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~23_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][8]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][8]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][8]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~116_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][8]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~117_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][8]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux23~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][8]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux23~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~118_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~119_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~120_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~24_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux24~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~126_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~127_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux25~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~128_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux25~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~129_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~130_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~26_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~131_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~132_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux26~1_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux26~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~133_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~134_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~135_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~78_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~136_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~137_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux27~0_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux27~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~81_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~28_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~141_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~142_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux28~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~143_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~144_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~145_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~146_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~147_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux29~0_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux29~1_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux29~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~148_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux29~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~149_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~150_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~87_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~88_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux30~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~90_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~91_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~92_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~156_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~157_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux31~0_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux31~1_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux31~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~158_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux31~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~159_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~160_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~31_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~93_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~94_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~95_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~3_combout\ : std_logic;
SIGNAL \inst6|myImmediate|Mux31~1_combout\ : std_logic;
SIGNAL \inst6|myImmediate|Mux31~2_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~25_combout\ : std_logic;
SIGNAL \inst3|count~0_combout\ : std_logic;
SIGNAL \inst3|count~3_combout\ : std_logic;
SIGNAL \inst3|count~5_combout\ : std_logic;
SIGNAL \inst3|count~6_combout\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_EN_S2~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[155][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[139][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[163][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[147][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[131][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[179][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[175][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[159][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[143][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[191][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[103][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[99][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[111][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[87][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[91][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[83][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[95][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[75][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[71][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[67][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[79][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~15_combout\ : std_logic;
SIGNAL \inst2|Mux24~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[119][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[123][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[115][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[127][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~18_combout\ : std_logic;
SIGNAL \inst2|Mux24~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[39][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[15][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[51][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[35][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[11][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[31][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[23][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[231][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[235][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[227][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[239][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[219][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[215][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[211][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[223][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[199][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[203][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[195][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[207][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~36_combout\ : std_logic;
SIGNAL \inst2|Mux24~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[251][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[247][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[243][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~39_combout\ : std_logic;
SIGNAL \inst2|Mux24~40_combout\ : std_logic;
SIGNAL \inst2|memory_array[103][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[55][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[39][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[119][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[59][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[43][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[123][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[99][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[51][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[35][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[115][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~5_combout\ : std_logic;
SIGNAL \inst2|Mux25~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[111][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[63][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[47][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[127][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~8_combout\ : std_logic;
SIGNAL \inst2|Mux25~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[211][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[155][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[147][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[219][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[199][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[143][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[135][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[207][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[195][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[139][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[131][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[203][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~15_combout\ : std_logic;
SIGNAL \inst2|Mux25~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[159][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[151][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[223][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~18_combout\ : std_logic;
SIGNAL \inst2|Mux25~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[71][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[23][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[7][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[87][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[75][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[27][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[11][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[91][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[67][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[19][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[3][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[83][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~25_combout\ : std_logic;
SIGNAL \inst2|Mux25~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[79][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[31][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[15][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[95][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~28_combout\ : std_logic;
SIGNAL \inst2|Mux25~29_combout\ : std_logic;
SIGNAL \inst2|Mux25~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[243][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[183][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[179][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[247][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[235][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[175][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[171][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[239][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[167][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[163][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[231][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~36_combout\ : std_logic;
SIGNAL \inst2|Mux25~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[251][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[191][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[187][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][6]~q\ : std_logic;
SIGNAL \inst2|Mux25~39_combout\ : std_logic;
SIGNAL \inst2|Mux25~40_combout\ : std_logic;
SIGNAL \inst2|Mux25~41_combout\ : std_logic;
SIGNAL \inst2|memory_array[199][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[87][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[71][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[203][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[91][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[75][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[219][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[195][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[83][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[67][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[211][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~5_combout\ : std_logic;
SIGNAL \inst2|Mux26~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[207][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[95][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[79][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[223][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~8_combout\ : std_logic;
SIGNAL \inst2|Mux26~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[179][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[55][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[51][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[183][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[171][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[47][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[43][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[175][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[163][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[39][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[35][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[167][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~15_combout\ : std_logic;
SIGNAL \inst2|Mux26~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[187][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[63][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[59][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[191][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~18_combout\ : std_logic;
SIGNAL \inst2|Mux26~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[147][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[27][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[19][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[155][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[135][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[15][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[7][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[143][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[131][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[11][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[3][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[139][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~25_combout\ : std_logic;
SIGNAL \inst2|Mux26~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[151][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[31][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[23][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[159][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~28_combout\ : std_logic;
SIGNAL \inst2|Mux26~29_combout\ : std_logic;
SIGNAL \inst2|Mux26~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[243][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[123][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[115][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[251][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[231][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[111][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[103][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[239][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[107][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[99][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[235][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~36_combout\ : std_logic;
SIGNAL \inst2|Mux26~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[247][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[127][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[119][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][5]~q\ : std_logic;
SIGNAL \inst2|Mux26~39_combout\ : std_logic;
SIGNAL \inst2|Mux26~40_combout\ : std_logic;
SIGNAL \inst2|Mux26~41_combout\ : std_logic;
SIGNAL \inst2|memory_array[179][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[155][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[147][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[187][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[167][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[163][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[139][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[131][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[171][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[71][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[123][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[39][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[23][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[7][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[55][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[43][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[27][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[11][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[59][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[35][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[19][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[3][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[51][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~25_combout\ : std_logic;
SIGNAL \inst2|Mux27~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[47][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[31][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[15][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[63][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~28_combout\ : std_logic;
SIGNAL \inst2|Mux27~29_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[199][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[235][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[211][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[195][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[239][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[223][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[207][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~39_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[103][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[55][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[39][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[119][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[59][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[43][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[123][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[99][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[51][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[35][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[115][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~5_combout\ : std_logic;
SIGNAL \inst2|Mux28~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[111][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[63][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[47][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[127][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~8_combout\ : std_logic;
SIGNAL \inst2|Mux28~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[211][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[155][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[147][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[219][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[199][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[143][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[135][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[207][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[195][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[139][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[131][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[203][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~15_combout\ : std_logic;
SIGNAL \inst2|Mux28~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[159][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[151][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[223][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~18_combout\ : std_logic;
SIGNAL \inst2|Mux28~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[75][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[15][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[11][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[79][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[83][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[23][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[19][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[87][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[67][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[7][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[3][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[71][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~25_combout\ : std_logic;
SIGNAL \inst2|Mux28~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[91][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[31][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[27][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[95][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~28_combout\ : std_logic;
SIGNAL \inst2|Mux28~29_combout\ : std_logic;
SIGNAL \inst2|Mux28~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[235][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[175][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[171][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[239][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[243][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[183][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[179][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[247][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[167][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[163][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[231][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~36_combout\ : std_logic;
SIGNAL \inst2|Mux28~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[251][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[191][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[187][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][3]~q\ : std_logic;
SIGNAL \inst2|Mux28~39_combout\ : std_logic;
SIGNAL \inst2|Mux28~40_combout\ : std_logic;
SIGNAL \inst2|Mux28~41_combout\ : std_logic;
SIGNAL \inst2|memory_array[87][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[71][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[203][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[91][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[75][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[219][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[195][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[83][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[67][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[211][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~5_combout\ : std_logic;
SIGNAL \inst2|Mux29~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[179][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[55][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[51][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[183][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[63][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[59][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[147][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[27][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[19][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[155][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[135][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[15][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[7][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[143][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[131][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[11][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[3][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[139][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~25_combout\ : std_logic;
SIGNAL \inst2|Mux29~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[151][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[31][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[23][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[159][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~28_combout\ : std_logic;
SIGNAL \inst2|Mux29~29_combout\ : std_logic;
SIGNAL \inst2|memory_array[243][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[123][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[115][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[251][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[231][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[111][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[103][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[239][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[107][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[99][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[235][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~36_combout\ : std_logic;
SIGNAL \inst2|Mux29~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[247][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[127][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[119][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~39_combout\ : std_logic;
SIGNAL \inst2|Mux29~40_combout\ : std_logic;
SIGNAL \inst2|memory_array[155][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[147][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[167][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[139][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[183][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[159][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[151][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[191][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[79][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[75][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[111][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[71][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[123][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[95][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[39][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[43][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[27][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[11][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[59][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[35][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[47][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[31][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[15][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[63][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~28_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[199][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[239][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[223][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[207][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~39_combout\ : std_logic;
SIGNAL \inst2|memory_array[119][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[99][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[51][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[35][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[115][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[111][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[63][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[47][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[127][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[211][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[155][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[147][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[219][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[143][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[135][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[195][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[139][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[131][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[203][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~15_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[75][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[15][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[11][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[79][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[83][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[23][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[19][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[87][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[67][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[7][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[91][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[239][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[183][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[179][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[167][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[163][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[191][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[187][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[90][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[74][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[194][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[82][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[206][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[94][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[78][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[222][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[170][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[46][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[42][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[174][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[178][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[54][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[50][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[182][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[162][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[38][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[34][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[166][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~15_combout\ : std_logic;
SIGNAL \inst2|Mux16~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[62][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[58][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[190][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~18_combout\ : std_logic;
SIGNAL \inst2|Mux16~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[146][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[26][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[18][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[154][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[134][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[14][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[6][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[142][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[130][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[10][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[2][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[138][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~25_combout\ : std_logic;
SIGNAL \inst2|Mux16~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[150][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[30][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[22][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[158][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~28_combout\ : std_logic;
SIGNAL \inst2|Mux16~29_combout\ : std_logic;
SIGNAL \inst2|Mux16~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[230][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[110][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[102][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[238][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[106][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[98][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[234][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~36_combout\ : std_logic;
SIGNAL \inst2|Mux16~37_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~25_combout\ : std_logic;
SIGNAL \inst2|memory_array[178][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[154][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[146][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[166][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[162][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[138][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[130][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[170][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[114][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[86][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[82][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[118][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[98][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[70][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[66][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[102][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~15_combout\ : std_logic;
SIGNAL \inst2|Mux17~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[94][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[90][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[38][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[42][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[26][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[10][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[58][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[34][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[18][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[2][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[50][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~25_combout\ : std_logic;
SIGNAL \inst2|Mux17~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[30][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[14][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[230][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[214][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[198][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[246][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[234][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[218][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[202][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[210][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[194][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[242][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~36_combout\ : std_logic;
SIGNAL \inst2|Mux17~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[238][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[222][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[206][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~39_combout\ : std_logic;
SIGNAL \inst2|Mux17~40_combout\ : std_logic;
SIGNAL \inst2|memory_array[102][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[54][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[38][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[118][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[106][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[58][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[42][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[122][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[98][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[50][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[34][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[114][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~5_combout\ : std_logic;
SIGNAL \inst2|Mux18~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[110][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[62][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[46][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[126][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~8_combout\ : std_logic;
SIGNAL \inst2|Mux18~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[210][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[154][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[146][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[218][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[198][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[142][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[134][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[206][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[194][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[138][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[130][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[202][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~15_combout\ : std_logic;
SIGNAL \inst2|Mux18~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[158][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[150][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[222][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~18_combout\ : std_logic;
SIGNAL \inst2|Mux18~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[74][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[14][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[10][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[78][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[82][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[22][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[18][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[86][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[66][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[6][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[2][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[70][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~25_combout\ : std_logic;
SIGNAL \inst2|Mux18~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[90][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[30][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[26][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[94][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~28_combout\ : std_logic;
SIGNAL \inst2|Mux18~29_combout\ : std_logic;
SIGNAL \inst2|Mux18~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[234][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[174][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[170][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[238][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[242][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[182][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[178][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[246][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[166][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[162][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[230][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~36_combout\ : std_logic;
SIGNAL \inst2|Mux18~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[190][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[186][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][5]~q\ : std_logic;
SIGNAL \inst2|Mux18~39_combout\ : std_logic;
SIGNAL \inst2|Mux18~40_combout\ : std_logic;
SIGNAL \inst2|Mux18~41_combout\ : std_logic;
SIGNAL \inst2|memory_array[198][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[86][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[70][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[202][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[90][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[74][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[218][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[194][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[82][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[66][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[210][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~5_combout\ : std_logic;
SIGNAL \inst2|Mux19~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[206][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[94][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[78][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[222][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~8_combout\ : std_logic;
SIGNAL \inst2|Mux19~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[170][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[46][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[42][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[174][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[178][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[54][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[50][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[182][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[162][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[38][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[34][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[166][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~15_combout\ : std_logic;
SIGNAL \inst2|Mux19~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[62][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[58][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[190][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~18_combout\ : std_logic;
SIGNAL \inst2|Mux19~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[146][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[26][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[18][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[154][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[134][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[14][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[6][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[142][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[130][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[10][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[2][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[138][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~25_combout\ : std_logic;
SIGNAL \inst2|Mux19~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[150][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[30][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[22][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[158][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~28_combout\ : std_logic;
SIGNAL \inst2|Mux19~29_combout\ : std_logic;
SIGNAL \inst2|Mux19~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[242][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[122][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[114][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[230][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[110][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[102][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[238][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[106][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[98][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[234][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~36_combout\ : std_logic;
SIGNAL \inst2|Mux19~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[246][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[126][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[118][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][4]~q\ : std_logic;
SIGNAL \inst2|Mux19~39_combout\ : std_logic;
SIGNAL \inst2|Mux19~40_combout\ : std_logic;
SIGNAL \inst2|Mux19~41_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~28_combout\ : std_logic;
SIGNAL \inst2|memory_array[154][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[166][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[142][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[134][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[174][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[162][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[182][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[158][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[150][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[190][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[114][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[70][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[66][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[122][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[94][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[90][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[126][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~18_combout\ : std_logic;
SIGNAL \inst2|memory_array[38][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[22][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[6][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[54][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[42][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[26][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[10][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[58][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[18][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[2][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[30][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[14][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[230][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[214][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[198][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[246][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[234][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[218][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[202][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[210][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[194][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[242][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~36_combout\ : std_logic;
SIGNAL \inst2|Mux20~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[238][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[222][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[206][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~39_combout\ : std_logic;
SIGNAL \inst2|Mux20~40_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[102][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[54][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[38][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[118][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[106][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[58][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[42][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[122][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[98][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[50][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[34][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[114][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~5_combout\ : std_logic;
SIGNAL \inst2|Mux21~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[110][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[62][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[46][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[126][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~8_combout\ : std_logic;
SIGNAL \inst2|Mux21~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[210][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[154][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[146][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[218][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[198][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[142][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[134][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[206][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[194][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[138][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[130][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[202][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~15_combout\ : std_logic;
SIGNAL \inst2|Mux21~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[158][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[150][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[222][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~18_combout\ : std_logic;
SIGNAL \inst2|Mux21~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[74][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[14][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[10][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[78][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[82][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[22][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[18][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[86][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[66][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[6][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[2][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[70][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~25_combout\ : std_logic;
SIGNAL \inst2|Mux21~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[90][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[30][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[26][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[94][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~28_combout\ : std_logic;
SIGNAL \inst2|Mux21~29_combout\ : std_logic;
SIGNAL \inst2|Mux21~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[234][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[174][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[170][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[238][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[242][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[182][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[178][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[246][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[166][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[162][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[230][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~36_combout\ : std_logic;
SIGNAL \inst2|Mux21~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[190][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[186][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][2]~q\ : std_logic;
SIGNAL \inst2|Mux21~39_combout\ : std_logic;
SIGNAL \inst2|Mux21~40_combout\ : std_logic;
SIGNAL \inst2|Mux21~41_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[86][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[70][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[202][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[90][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[74][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[218][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[194][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[82][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[66][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[210][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~5_combout\ : std_logic;
SIGNAL \inst2|Mux22~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[94][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[78][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[170][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[46][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[42][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[174][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[178][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[54][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[50][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[182][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[162][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[38][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[34][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[166][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~15_combout\ : std_logic;
SIGNAL \inst2|Mux22~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[62][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[58][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[190][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~18_combout\ : std_logic;
SIGNAL \inst2|Mux22~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[146][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[26][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[18][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[154][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[134][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[14][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[6][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[142][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[130][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[10][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[2][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[138][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~25_combout\ : std_logic;
SIGNAL \inst2|Mux22~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[150][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[30][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[22][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[158][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~28_combout\ : std_logic;
SIGNAL \inst2|Mux22~29_combout\ : std_logic;
SIGNAL \inst2|Mux22~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[230][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[106][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[98][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[126][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[178][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[154][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[146][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[166][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[142][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[134][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[174][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[162][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[138][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[130][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[170][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~5_combout\ : std_logic;
SIGNAL \inst2|Mux23~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[182][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[158][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[150][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[190][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~8_combout\ : std_logic;
SIGNAL \inst2|Mux23~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[86][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[82][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[98][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[70][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[66][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[102][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~15_combout\ : std_logic;
SIGNAL \inst2|memory_array[122][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[94][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[90][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[126][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~18_combout\ : std_logic;
SIGNAL \inst2|memory_array[38][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[22][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[6][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[54][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[42][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[26][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[10][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[58][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[34][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[18][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[2][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[50][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~25_combout\ : std_logic;
SIGNAL \inst2|Mux23~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[46][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[30][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[14][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[62][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~28_combout\ : std_logic;
SIGNAL \inst2|Mux23~29_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[198][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[218][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[202][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[210][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[238][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[254][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[101][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[53][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[37][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[117][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[97][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[125][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[209][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[153][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[145][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[217][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[197][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[141][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[133][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[205][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[193][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[137][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[129][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[201][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~15_combout\ : std_logic;
SIGNAL \inst2|Mux8~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[213][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[157][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[149][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[221][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~18_combout\ : std_logic;
SIGNAL \inst2|Mux8~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[13][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[9][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[21][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[17][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[89][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[29][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[25][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[93][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~28_combout\ : std_logic;
SIGNAL \inst2|memory_array[165][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[201][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[89][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[73][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[217][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[193][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[81][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[65][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[209][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[93][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[221][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[169][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[45][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[41][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[173][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[177][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[53][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[49][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[181][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[161][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[185][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[61][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[145][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[25][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[17][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[153][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[133][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[13][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[5][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[141][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[129][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[9][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[1][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[137][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~25_combout\ : std_logic;
SIGNAL \inst2|Mux9~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[149][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[29][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[21][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[157][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~28_combout\ : std_logic;
SIGNAL \inst2|Mux9~29_combout\ : std_logic;
SIGNAL \inst2|memory_array[241][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[121][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[113][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[249][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[229][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[109][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[101][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[237][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[105][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[97][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[233][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~36_combout\ : std_logic;
SIGNAL \inst2|Mux9~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[245][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[125][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[117][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[253][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~39_combout\ : std_logic;
SIGNAL \inst2|Mux9~40_combout\ : std_logic;
SIGNAL \inst2|memory_array[177][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[153][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[145][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[185][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[165][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[141][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[133][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[173][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[161][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[137][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[129][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[169][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~5_combout\ : std_logic;
SIGNAL \inst2|Mux10~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[181][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[157][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[149][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[189][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~8_combout\ : std_logic;
SIGNAL \inst2|Mux10~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[77][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[73][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[109][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[113][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[85][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[81][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[117][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[97][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[69][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[65][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[101][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~15_combout\ : std_logic;
SIGNAL \inst2|Mux10~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[121][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[93][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[89][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[125][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~18_combout\ : std_logic;
SIGNAL \inst2|Mux10~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[37][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[21][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[5][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[53][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[41][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[25][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[9][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[57][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[33][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[17][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[1][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[49][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~25_combout\ : std_logic;
SIGNAL \inst2|Mux10~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[45][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[29][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[13][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[61][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~28_combout\ : std_logic;
SIGNAL \inst2|Mux10~29_combout\ : std_logic;
SIGNAL \inst2|Mux10~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[213][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[229][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[197][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[245][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[233][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[217][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[201][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[249][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[209][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[193][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[241][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~36_combout\ : std_logic;
SIGNAL \inst2|Mux10~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[221][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[237][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[205][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[253][5]~q\ : std_logic;
SIGNAL \inst2|Mux10~39_combout\ : std_logic;
SIGNAL \inst2|Mux10~40_combout\ : std_logic;
SIGNAL \inst2|Mux10~41_combout\ : std_logic;
SIGNAL \inst2|memory_array[101][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[53][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[37][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[117][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[57][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[41][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[121][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[97][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[49][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[33][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[113][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~5_combout\ : std_logic;
SIGNAL \inst2|Mux11~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[109][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[61][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[45][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[125][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~8_combout\ : std_logic;
SIGNAL \inst2|Mux11~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[197][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[141][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[133][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[205][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[209][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[153][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[145][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[217][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[193][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[137][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[129][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[201][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~15_combout\ : std_logic;
SIGNAL \inst2|Mux11~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[213][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[157][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[149][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[221][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~18_combout\ : std_logic;
SIGNAL \inst2|Mux11~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[73][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[13][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[9][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[77][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[81][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[21][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[17][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[85][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[65][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[5][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[1][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[69][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~25_combout\ : std_logic;
SIGNAL \inst2|Mux11~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[89][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[29][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[25][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[93][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~28_combout\ : std_logic;
SIGNAL \inst2|Mux11~29_combout\ : std_logic;
SIGNAL \inst2|Mux11~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[233][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[173][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[169][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[237][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[181][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[241][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[177][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[245][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[165][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[161][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[229][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~36_combout\ : std_logic;
SIGNAL \inst2|Mux11~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[189][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[249][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[185][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[253][4]~q\ : std_logic;
SIGNAL \inst2|Mux11~39_combout\ : std_logic;
SIGNAL \inst2|Mux11~40_combout\ : std_logic;
SIGNAL \inst2|Mux11~41_combout\ : std_logic;
SIGNAL \inst2|memory_array[81][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[65][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[205][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[93][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[77][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[221][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[169][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[45][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[41][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[173][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[177][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[53][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[49][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[181][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[61][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[57][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[145][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[25][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[17][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[153][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[133][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[13][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[5][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[141][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[129][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[9][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[1][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[137][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~25_combout\ : std_logic;
SIGNAL \inst2|Mux12~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[149][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[29][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[21][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[157][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~28_combout\ : std_logic;
SIGNAL \inst2|Mux12~29_combout\ : std_logic;
SIGNAL \inst2|memory_array[241][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[121][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[113][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[249][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[229][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[109][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[101][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[237][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[105][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[97][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[233][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~36_combout\ : std_logic;
SIGNAL \inst2|Mux12~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[245][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[125][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[117][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[253][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~39_combout\ : std_logic;
SIGNAL \inst2|Mux12~40_combout\ : std_logic;
SIGNAL \inst2|memory_array[177][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[153][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[145][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[185][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[165][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[141][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[133][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[173][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[137][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[129][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[77][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[73][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[113][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[85][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[81][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[117][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[69][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[65][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[121][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[21][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[5][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[17][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[45][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[29][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[13][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[61][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~28_combout\ : std_logic;
SIGNAL \inst2|memory_array[229][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[213][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[197][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[245][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[217][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[233][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[201][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[249][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[221][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[253][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[101][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[53][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[37][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[117][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[57][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[41][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[121][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[97][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[49][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[33][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[113][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~5_combout\ : std_logic;
SIGNAL \inst2|Mux14~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[109][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[61][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[45][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[125][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~8_combout\ : std_logic;
SIGNAL \inst2|Mux14~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[209][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[153][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[145][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[217][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[197][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[193][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[137][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[13][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[9][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[81][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[65][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[5][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[89][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[233][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[169][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[241][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[181][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[177][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[245][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[161][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[249][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[189][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[185][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[253][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~39_combout\ : std_logic;
SIGNAL \inst2|memory_array[201][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[89][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[73][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[217][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[197][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[85][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[69][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[213][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[193][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[81][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[65][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[209][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~5_combout\ : std_logic;
SIGNAL \inst2|Mux15~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[205][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[93][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[77][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[221][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~8_combout\ : std_logic;
SIGNAL \inst2|Mux15~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[169][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[45][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[41][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[173][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[177][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[53][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[49][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[181][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[161][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[37][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[33][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[165][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~15_combout\ : std_logic;
SIGNAL \inst2|Mux15~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[185][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[61][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[57][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[189][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~18_combout\ : std_logic;
SIGNAL \inst2|Mux15~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[145][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[25][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[17][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[153][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[133][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[13][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[5][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[141][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[129][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[9][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[1][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[137][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~25_combout\ : std_logic;
SIGNAL \inst2|Mux15~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[149][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[29][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[21][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[157][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~28_combout\ : std_logic;
SIGNAL \inst2|Mux15~29_combout\ : std_logic;
SIGNAL \inst2|Mux15~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[241][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[121][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[113][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[249][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[229][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[109][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[101][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[237][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[105][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[97][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[233][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~36_combout\ : std_logic;
SIGNAL \inst2|Mux15~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[245][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[125][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[117][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[253][0]~q\ : std_logic;
SIGNAL \inst2|Mux15~39_combout\ : std_logic;
SIGNAL \inst2|Mux15~40_combout\ : std_logic;
SIGNAL \inst2|Mux15~41_combout\ : std_logic;
SIGNAL \inst2|memory_array[176][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[152][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[144][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[184][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[164][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[140][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[132][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[172][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[160][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[136][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[128][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[168][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~5_combout\ : std_logic;
SIGNAL \inst2|Mux0~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[180][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[156][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[148][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[188][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~8_combout\ : std_logic;
SIGNAL \inst2|Mux0~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[104][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[76][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[72][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[108][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[112][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[84][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[80][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[116][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[96][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[68][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[64][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[100][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~15_combout\ : std_logic;
SIGNAL \inst2|Mux0~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[120][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[92][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[88][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[124][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~18_combout\ : std_logic;
SIGNAL \inst2|Mux0~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[36][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[20][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[4][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[52][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[40][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[24][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[8][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[56][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[32][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[16][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[0][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[48][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~25_combout\ : std_logic;
SIGNAL \inst2|Mux0~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[44][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[28][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[12][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[60][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~28_combout\ : std_logic;
SIGNAL \inst2|Mux0~29_combout\ : std_logic;
SIGNAL \inst2|Mux0~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[228][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[212][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[196][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[244][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[216][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[232][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[200][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[248][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[208][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[224][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[192][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[240][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~36_combout\ : std_logic;
SIGNAL \inst2|Mux0~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[236][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[220][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[204][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[252][7]~q\ : std_logic;
SIGNAL \inst2|Mux0~39_combout\ : std_logic;
SIGNAL \inst2|Mux0~40_combout\ : std_logic;
SIGNAL \inst2|Mux0~41_combout\ : std_logic;
SIGNAL \inst2|memory_array[48][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[32][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[108][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[60][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[44][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[124][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[196][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[140][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[132][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[204][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[208][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[152][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[144][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[216][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[192][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[136][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[128][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[200][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~15_combout\ : std_logic;
SIGNAL \inst2|Mux1~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[212][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[156][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[148][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[220][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~18_combout\ : std_logic;
SIGNAL \inst2|Mux1~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[72][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[12][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[8][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[76][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[80][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[20][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[16][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[84][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[64][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[4][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[0][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[68][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~25_combout\ : std_logic;
SIGNAL \inst2|Mux1~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[88][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[28][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[24][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[92][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~28_combout\ : std_logic;
SIGNAL \inst2|Mux1~29_combout\ : std_logic;
SIGNAL \inst2|Mux1~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[236][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[240][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[176][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[224][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[248][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[184][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~38_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~25_combout\ : std_logic;
SIGNAL \inst2|memory_array[200][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[88][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[72][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[216][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[196][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[84][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[68][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[212][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[192][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[80][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[64][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[208][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~5_combout\ : std_logic;
SIGNAL \inst2|Mux2~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[204][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[92][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[76][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[220][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~8_combout\ : std_logic;
SIGNAL \inst2|Mux2~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[168][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[44][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[40][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[172][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[176][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[52][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[48][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[180][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[160][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[36][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[32][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[164][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~15_combout\ : std_logic;
SIGNAL \inst2|Mux2~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[184][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[60][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[56][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[188][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~18_combout\ : std_logic;
SIGNAL \inst2|Mux2~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[144][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[24][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[16][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[152][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[132][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[12][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[4][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[140][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[128][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[8][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[0][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[136][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~25_combout\ : std_logic;
SIGNAL \inst2|Mux2~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[148][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[28][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[20][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[156][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~28_combout\ : std_logic;
SIGNAL \inst2|Mux2~29_combout\ : std_logic;
SIGNAL \inst2|Mux2~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[240][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[120][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[112][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[248][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[228][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[108][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[100][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[236][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[224][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[104][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[96][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[232][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~36_combout\ : std_logic;
SIGNAL \inst2|Mux2~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[244][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[124][5]~q\ : std_logic;
SIGNAL \inst2|memory_array[116][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[252][5]~q\ : std_logic;
SIGNAL \inst2|Mux2~39_combout\ : std_logic;
SIGNAL \inst2|Mux2~40_combout\ : std_logic;
SIGNAL \inst2|Mux2~41_combout\ : std_logic;
SIGNAL \inst2|memory_array[176][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[152][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[144][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[184][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[140][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[132][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[136][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[128][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[104][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[76][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[72][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[108][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[112][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[84][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[80][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[116][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[96][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[68][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[64][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[100][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~15_combout\ : std_logic;
SIGNAL \inst2|Mux3~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[120][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[92][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[88][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[124][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~18_combout\ : std_logic;
SIGNAL \inst2|Mux3~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[36][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[20][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[4][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[52][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[40][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[24][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[8][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[56][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[32][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[16][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[0][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[48][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~25_combout\ : std_logic;
SIGNAL \inst2|Mux3~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[44][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[28][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[12][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[60][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~28_combout\ : std_logic;
SIGNAL \inst2|Mux3~29_combout\ : std_logic;
SIGNAL \inst2|Mux3~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[232][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[216][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[200][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[248][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[224][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[220][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[236][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[204][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[252][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~39_combout\ : std_logic;
SIGNAL \inst2|memory_array[100][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[164][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[36][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[228][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[176][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[112][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[48][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[240][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[160][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[96][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[32][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[224][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~5_combout\ : std_logic;
SIGNAL \inst2|Mux4~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[116][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[180][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[52][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[244][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~8_combout\ : std_logic;
SIGNAL \inst2|Mux4~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[76][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[140][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[12][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[204][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[88][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[152][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[24][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[216][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[72][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[136][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[8][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[200][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~15_combout\ : std_logic;
SIGNAL \inst2|Mux4~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[92][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[156][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[28][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[220][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~18_combout\ : std_logic;
SIGNAL \inst2|Mux4~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[68][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[132][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[4][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[196][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[80][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[144][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[16][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[208][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[64][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[128][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[0][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[192][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~25_combout\ : std_logic;
SIGNAL \inst2|Mux4~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[84][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[148][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[20][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[212][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~28_combout\ : std_logic;
SIGNAL \inst2|Mux4~29_combout\ : std_logic;
SIGNAL \inst2|Mux4~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[184][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[120][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[56][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[248][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[108][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[172][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[44][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[236][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[168][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[104][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[40][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[232][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~36_combout\ : std_logic;
SIGNAL \inst2|Mux4~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[124][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[188][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[60][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[252][3]~q\ : std_logic;
SIGNAL \inst2|Mux4~39_combout\ : std_logic;
SIGNAL \inst2|Mux4~40_combout\ : std_logic;
SIGNAL \inst2|Mux4~41_combout\ : std_logic;
SIGNAL \inst2|memory_array[152][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[56][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[24][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[184][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[112][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[208][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[80][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[240][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[48][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[144][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[16][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[176][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~5_combout\ : std_logic;
SIGNAL \inst2|Mux5~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[120][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[216][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[88][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[248][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~8_combout\ : std_logic;
SIGNAL \inst2|Mux5~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[44][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[76][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[12][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[108][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[196][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[164][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[132][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[228][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[68][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[36][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[4][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[100][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~15_combout\ : std_logic;
SIGNAL \inst2|Mux5~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[204][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[172][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[140][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[236][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~18_combout\ : std_logic;
SIGNAL \inst2|Mux5~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[40][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[72][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[8][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[104][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[160][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[192][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[128][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[224][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[32][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[64][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[0][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[96][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~25_combout\ : std_logic;
SIGNAL \inst2|Mux5~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[168][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[200][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[136][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[232][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~28_combout\ : std_logic;
SIGNAL \inst2|Mux5~29_combout\ : std_logic;
SIGNAL \inst2|Mux5~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[156][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[60][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[28][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[188][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[212][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[116][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[84][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[244][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[148][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[52][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[20][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[180][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~36_combout\ : std_logic;
SIGNAL \inst2|Mux5~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[220][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[124][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[92][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[252][2]~q\ : std_logic;
SIGNAL \inst2|Mux5~39_combout\ : std_logic;
SIGNAL \inst2|Mux5~40_combout\ : std_logic;
SIGNAL \inst2|Mux5~41_combout\ : std_logic;
SIGNAL \inst2|memory_array[112][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[80][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[96][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[64][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[92][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[116][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[84][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[124][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[148][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[164][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[132][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[180][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[152][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[168][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[136][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[184][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[144][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[160][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[128][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[176][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~15_combout\ : std_logic;
SIGNAL \inst2|Mux6~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[156][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[172][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[140][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[188][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~18_combout\ : std_logic;
SIGNAL \inst2|Mux6~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[40][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[8][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[20][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[48][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[16][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[52][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[4][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[32][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[0][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[36][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~25_combout\ : std_logic;
SIGNAL \inst2|Mux6~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[204][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[232][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[200][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[236][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[212][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[240][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[208][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[244][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[196][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[224][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[192][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[228][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~36_combout\ : std_logic;
SIGNAL \inst2|Mux6~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[220][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[248][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[216][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[252][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~39_combout\ : std_logic;
SIGNAL \inst2|Mux6~40_combout\ : std_logic;
SIGNAL \inst2|memory_array[112][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[176][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[48][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[240][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[164][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[100][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[36][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[228][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[160][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[96][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[32][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[224][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~5_combout\ : std_logic;
SIGNAL \inst2|Mux7~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[116][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[180][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[52][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[244][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~8_combout\ : std_logic;
SIGNAL \inst2|Mux7~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[88][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[152][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[24][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[216][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[140][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[76][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[12][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[204][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[136][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[72][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[8][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[200][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~15_combout\ : std_logic;
SIGNAL \inst2|Mux7~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[92][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[156][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[28][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[220][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~18_combout\ : std_logic;
SIGNAL \inst2|Mux7~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[80][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[144][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[16][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[208][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[132][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[68][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[4][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[196][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[64][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[128][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[0][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[192][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~25_combout\ : std_logic;
SIGNAL \inst2|Mux7~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[84][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[148][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[20][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[212][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~28_combout\ : std_logic;
SIGNAL \inst2|Mux7~29_combout\ : std_logic;
SIGNAL \inst2|Mux7~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[120][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[184][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[56][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[248][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[172][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[108][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[44][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[236][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[168][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[104][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[40][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[232][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~36_combout\ : std_logic;
SIGNAL \inst2|Mux7~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[124][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[188][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[60][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[252][0]~q\ : std_logic;
SIGNAL \inst2|Mux7~39_combout\ : std_logic;
SIGNAL \inst2|Mux7~40_combout\ : std_logic;
SIGNAL \inst2|Mux7~41_combout\ : std_logic;
SIGNAL \inst|LUT_DATA[6]~4_combout\ : std_logic;
SIGNAL \inst|Mux3~6_combout\ : std_logic;
SIGNAL \inst|hex6c|Decoder0~0_combout\ : std_logic;
SIGNAL \inst|hex12c|Decoder0~0_combout\ : std_logic;
SIGNAL \inst|Mux5~6_combout\ : std_logic;
SIGNAL \inst|Mux5~7_combout\ : std_logic;
SIGNAL \inst|Mux6~11_combout\ : std_logic;
SIGNAL \inst|Mux6~12_combout\ : std_logic;
SIGNAL \inst|hex6c|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|hex11c|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|hex12c|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|hex11c|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|hex4c|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|hex3c|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|LUT_DATA[6]~11_combout\ : std_logic;
SIGNAL \inst|hex11c|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|Mux8~9_combout\ : std_logic;
SIGNAL \inst|Mux8~10_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~2_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~3_combout\ : std_logic;
SIGNAL \inst6|muxjump|RESULT[18]~8_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~13_combout\ : std_logic;
SIGNAL \inst6|muxjump|RESULT[8]~9_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~23_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~25_combout\ : std_logic;
SIGNAL \inst6|muxjump|RESULT[2]~10_combout\ : std_logic;
SIGNAL \inst6|muxjump|RESULT[2]~11_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~31_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~32_combout\ : std_logic;
SIGNAL \inst|Selector0~0_combout\ : std_logic;
SIGNAL \inst2|LessThan0~0_combout\ : std_logic;
SIGNAL \inst2|LessThan0~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[153][0]~4_combout\ : std_logic;
SIGNAL \inst2|memory_array~73_combout\ : std_logic;
SIGNAL \inst2|memory_array~74_combout\ : std_logic;
SIGNAL \inst2|memory_array~76_combout\ : std_logic;
SIGNAL \inst2|memory_array~82_combout\ : std_logic;
SIGNAL \inst2|memory_array~83_combout\ : std_logic;
SIGNAL \inst2|memory_array~85_combout\ : std_logic;
SIGNAL \inst2|memory_array~90_combout\ : std_logic;
SIGNAL \inst2|memory_array~91_combout\ : std_logic;
SIGNAL \inst2|memory_array~95_combout\ : std_logic;
SIGNAL \inst2|memory_array~96_combout\ : std_logic;
SIGNAL \inst2|memory_array~98_combout\ : std_logic;
SIGNAL \inst2|memory_array~100_combout\ : std_logic;
SIGNAL \inst2|memory_array~101_combout\ : std_logic;
SIGNAL \inst2|memory_array~103_combout\ : std_logic;
SIGNAL \inst|u0|Selector5~0_combout\ : std_logic;
SIGNAL \inst|u0|Selector5~1_combout\ : std_logic;
SIGNAL \inst|u0|Selector6~0_combout\ : std_logic;
SIGNAL \inst|u0|Selector8~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~4_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~6_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~10_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~11_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~12_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~13_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~18_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~19_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~20_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~23_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~24_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~25_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~26_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~27_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~28_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~29_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~30_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~31_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux18~5_combout\ : std_logic;
SIGNAL \inst|Mux5~18_combout\ : std_logic;
SIGNAL \inst|Mux2~20_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[2]~87_combout\ : std_logic;
SIGNAL \inst6|REG_READ_ADDR2_S3[0]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][0]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][0]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][2]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][2]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][3]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][3]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][4]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][6]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][31]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][31]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][30]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][28]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][28]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][26]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][26]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][24]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][24]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][23]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][23]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][21]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][21]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][20]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][20]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][19]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][18]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][18]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][17]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][17]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][16]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][14]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][13]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][12]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][12]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][11]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][11]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][9]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][8]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][8]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[239][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[247][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[159][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[163][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[155][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[75][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[203][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[191][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[235][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[15][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[51][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[31][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[123][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[147][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[35][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[71][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[199][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[91][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[39][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[119][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[219][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[103][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[11][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[67][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[19][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[51][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[63][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[127][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[75][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[23][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[79][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[99][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[119][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[55][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[31][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[59][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[155][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[27][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[159][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[191][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[183][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[247][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[235][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[167][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[175][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[139][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[199][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[211][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[143][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[71][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[195][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[179][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[187][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[95][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[203][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[223][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[83][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[251][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[195][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[231][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[163][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[171][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[147][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[15][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[11][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[123][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[111][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[47][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[63][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[131][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[135][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[39][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[91][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[151][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[27][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[31][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[55][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[127][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[87][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[39][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[47][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[31][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[167][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[155][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[35][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[123][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[19][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[187][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[163][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[139][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[235][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[211][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[27][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[43][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[223][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[23][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[71][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[243][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[239][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[167][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[191][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[175][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[183][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[99][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[211][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[155][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[67][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[199][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[143][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[195][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[139][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[63][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[31][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[51][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[91][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[55][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[159][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[59][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[127][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[119][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[15][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[83][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[7][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[75][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[23][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[131][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[123][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[127][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[63][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[151][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[27][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[31][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[179][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[91][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[83][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[147][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[55][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[87][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[231][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[203][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[251][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[111][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[135][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[11][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[15][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[167][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[155][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[27][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[43][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[71][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[35][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[123][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[31][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[47][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[191][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[159][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[139][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[79][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[95][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[223][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[39][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[127][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[183][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[239][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[167][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[155][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[67][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[211][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[83][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[23][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[195][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[139][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[191][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[99][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[51][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[63][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[75][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[7][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[143][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[119][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[15][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[91][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[38][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[162][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[10][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[46][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[30][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[62][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[54][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[130][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[14][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[230][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[178][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[134][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[106][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[146][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[150][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[26][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[110][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[170][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[194][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[82][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[90][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[94][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[222][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[234][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[246][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[138][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[162][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[166][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[218][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[210][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[18][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[30][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[34][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[154][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[222][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[26][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[38][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[42][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[114][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[98][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[70][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[94][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[86][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[182][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[238][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[198][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[190][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[154][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[194][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[174][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[50][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[126][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[62][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[158][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[22][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[30][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[106][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[14][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[74][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[90][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[58][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[242][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[142][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[54][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[98][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[118][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[82][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[66][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[6][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[166][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[138][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[210][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[150][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[162][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[230][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[178][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[222][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[94][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[202][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[194][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[170][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[38][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[46][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[134][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[14][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[130][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[10][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[110][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[54][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[122][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[126][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[106][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[26][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[30][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[62][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[146][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[82][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[86][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[142][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[218][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[210][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[162][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[18][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[122][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[190][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[234][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[158][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[166][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[154][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[222][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[22][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[38][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[70][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[246][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[30][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[26][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[42][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[94][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[114][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[238][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[242][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[58][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[62][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[98][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[54][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[50][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[106][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[14][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[118][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[182][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[90][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[126][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[30][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[158][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[154][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[142][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[174][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[198][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[210][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[166][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[194][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[138][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[190][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[6][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[66][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[82][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[74][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[22][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[162][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[230][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[170][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[10][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[130][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[14][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[146][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[134][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[54][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[178][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[46][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[62][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[150][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[26][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[30][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[202][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[90][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[82][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[38][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[126][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[86][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[106][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[194][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[94][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[138][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[162][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[166][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[238][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[218][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[210][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[142][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[34][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[122][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[158][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[154][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[18][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[46][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[26][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[30][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[42][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[86][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[94][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[22][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[38][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[190][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[70][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[98][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[197][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[141][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[157][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[117][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[153][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[165][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[193][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[125][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[13][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[97][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[209][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[137][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[213][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[89][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[53][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[29][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[21][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[133][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[249][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[169][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[161][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[217][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[185][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[53][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[229][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[193][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[81][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[93][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[109][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[125][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[89][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[129][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[9][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[13][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[45][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[61][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[25][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[149][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[29][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[177][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[121][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[145][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[221][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[153][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[17][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[93][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[217][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[209][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[77][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[229][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[245][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[189][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[253][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[157][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[137][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[165][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[141][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[237][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[233][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[121][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[45][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[185][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[33][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[29][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[21][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[41][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[25][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[37][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[97][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[85][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[161][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[113][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[69][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[181][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[49][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[237][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[157][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[249][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[165][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[53][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[125][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[241][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[209][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[153][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[29][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[57][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[117][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[197][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[213][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[141][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[173][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[193][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[137][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[13][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[61][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[5][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[89][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[73][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[81][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[21][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[133][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[177][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[13][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[29][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[9][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[253][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[81][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[221][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[229][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[249][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[93][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[109][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[169][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[129][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[121][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[125][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[149][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[25][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[45][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[61][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[145][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[53][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[45][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[85][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[213][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[165][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[137][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[245][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[185][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[29][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[21][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[153][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[221][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[253][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[217][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[141][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[233][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[77][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[69][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[113][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[121][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[61][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[49][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[125][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[181][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[153][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[97][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[13][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[53][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[89][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[81][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[65][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[5][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[209][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[57][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[117][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[241][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[253][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[189][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[197][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[193][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[137][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[233][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[9][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[121][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[129][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[149][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[185][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[29][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[221][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[109][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[125][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[93][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[193][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[197][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[85][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[81][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[133][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[61][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[25][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[53][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[145][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[45][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[13][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[217][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[249][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[169][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[229][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[253][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[37][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[177][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[89][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[161][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[156][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[92][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[120][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[68][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[20][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[112][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[104][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[220][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[96][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[84][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[36][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[76][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[32][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[44][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[28][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[152][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[188][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[24][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[40][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[16][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[252][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[232][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[224][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[160][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[212][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[184][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[244][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[208][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[216][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[140][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[164][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[248][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[124][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[236][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[240][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[60][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[48][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[156][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[28][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[88][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[20][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[80][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[12][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[136][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[140][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[192][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[224][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[152][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[208][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[64][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[196][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[4][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[72][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[212][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[184][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[168][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[192][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[36][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[128][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[12][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[44][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[132][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[148][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[176][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[108][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[120][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[124][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[52][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[88][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[228][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[104][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[160][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[224][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[216][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[80][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[8][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[196][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[220][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[248][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[24][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[84][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[92][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[60][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[28][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[144][5]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[152][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[184][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[32][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[16][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[236][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[136][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[140][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[216][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[232][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[224][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[44][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[104][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[36][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[40][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[28][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[120][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[20][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[92][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[84][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[24][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[112][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[96][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[76][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[68][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[120][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[140][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[164][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[252][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[72][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[132][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[176][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[156][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[172][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[80][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[168][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[136][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[128][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[160][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[84][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[96][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[112][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[180][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[188][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[64][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[144][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[148][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[228][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[88][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[76][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[244][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[104][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[92][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[152][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[248][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[108][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[252][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[148][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[48][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[216][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[248][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[184][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[68][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[204][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[32][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[124][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[212][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[208][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[112][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[196][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[164][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[44][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[168][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[172][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[200][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[52][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[40][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[36][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[60][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[188][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[144][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[56][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[64][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[72][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[76][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[116][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[192][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[160][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[152][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[48][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[248][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[40][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[196][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[148][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[156][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[32][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[112][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[172][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[164][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[224][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[160][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[232][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[240][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[168][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[236][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[212][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[144][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[20][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[124][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[96][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[4][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[116][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[248][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[244][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[240][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[96][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[100][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[88][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[92][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[68][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[104][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[72][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[172][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[164][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[168][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[140][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[160][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[128][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[64][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[136][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[132][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[176][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[156][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[188][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[152][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[144][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[148][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[76][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[180][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[184][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[108][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[84][0]~feeder_combout\ : std_logic;
SIGNAL \reset_led~output_o\ : std_logic;
SIGNAL \clock_led~output_o\ : std_logic;
SIGNAL \seg_1_A~output_o\ : std_logic;
SIGNAL \seg_1_B~output_o\ : std_logic;
SIGNAL \seg_1_C~output_o\ : std_logic;
SIGNAL \seg_1_D~output_o\ : std_logic;
SIGNAL \seg_1_E~output_o\ : std_logic;
SIGNAL \seg_1_F~output_o\ : std_logic;
SIGNAL \seg_1_G~output_o\ : std_logic;
SIGNAL \seg_2_A~output_o\ : std_logic;
SIGNAL \seg_2_B~output_o\ : std_logic;
SIGNAL \seg_2_C~output_o\ : std_logic;
SIGNAL \seg_2_D~output_o\ : std_logic;
SIGNAL \seg_2_E~output_o\ : std_logic;
SIGNAL \seg_2_F~output_o\ : std_logic;
SIGNAL \seg_2_G~output_o\ : std_logic;
SIGNAL \read~output_o\ : std_logic;
SIGNAL \write~output_o\ : std_logic;
SIGNAL \LCD_RW~output_o\ : std_logic;
SIGNAL \LCD_EN~output_o\ : std_logic;
SIGNAL \LCD_RS~output_o\ : std_logic;
SIGNAL \DEBUG_CONTROL[6]~output_o\ : std_logic;
SIGNAL \DEBUG_CONTROL[5]~output_o\ : std_logic;
SIGNAL \DEBUG_CONTROL[4]~output_o\ : std_logic;
SIGNAL \DEBUG_CONTROL[3]~output_o\ : std_logic;
SIGNAL \DEBUG_CONTROL[2]~output_o\ : std_logic;
SIGNAL \DEBUG_CONTROL[1]~output_o\ : std_logic;
SIGNAL \DEBUG_CONTROL[0]~output_o\ : std_logic;
SIGNAL \LCD_DATA[7]~output_o\ : std_logic;
SIGNAL \LCD_DATA[6]~output_o\ : std_logic;
SIGNAL \LCD_DATA[5]~output_o\ : std_logic;
SIGNAL \LCD_DATA[4]~output_o\ : std_logic;
SIGNAL \LCD_DATA[3]~output_o\ : std_logic;
SIGNAL \LCD_DATA[2]~output_o\ : std_logic;
SIGNAL \LCD_DATA[1]~output_o\ : std_logic;
SIGNAL \LCD_DATA[0]~output_o\ : std_logic;
SIGNAL \pc[31]~output_o\ : std_logic;
SIGNAL \pc[30]~output_o\ : std_logic;
SIGNAL \pc[29]~output_o\ : std_logic;
SIGNAL \pc[28]~output_o\ : std_logic;
SIGNAL \pc[27]~output_o\ : std_logic;
SIGNAL \pc[26]~output_o\ : std_logic;
SIGNAL \pc[25]~output_o\ : std_logic;
SIGNAL \pc[24]~output_o\ : std_logic;
SIGNAL \pc[23]~output_o\ : std_logic;
SIGNAL \pc[22]~output_o\ : std_logic;
SIGNAL \pc[21]~output_o\ : std_logic;
SIGNAL \pc[20]~output_o\ : std_logic;
SIGNAL \pc[19]~output_o\ : std_logic;
SIGNAL \pc[18]~output_o\ : std_logic;
SIGNAL \pc[17]~output_o\ : std_logic;
SIGNAL \pc[16]~output_o\ : std_logic;
SIGNAL \pc[15]~output_o\ : std_logic;
SIGNAL \pc[14]~output_o\ : std_logic;
SIGNAL \pc[13]~output_o\ : std_logic;
SIGNAL \pc[12]~output_o\ : std_logic;
SIGNAL \pc[11]~output_o\ : std_logic;
SIGNAL \pc[10]~output_o\ : std_logic;
SIGNAL \pc[9]~output_o\ : std_logic;
SIGNAL \pc[8]~output_o\ : std_logic;
SIGNAL \pc[7]~output_o\ : std_logic;
SIGNAL \pc[6]~output_o\ : std_logic;
SIGNAL \pc[5]~output_o\ : std_logic;
SIGNAL \pc[4]~output_o\ : std_logic;
SIGNAL \pc[3]~output_o\ : std_logic;
SIGNAL \pc[2]~output_o\ : std_logic;
SIGNAL \pc[1]~output_o\ : std_logic;
SIGNAL \pc[0]~output_o\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \pin_name1~input_o\ : std_logic;
SIGNAL \pin_name1~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst3|Add0~0_combout\ : std_logic;
SIGNAL \inst3|Add0~1\ : std_logic;
SIGNAL \inst3|Add0~2_combout\ : std_logic;
SIGNAL \inst3|Add0~3\ : std_logic;
SIGNAL \inst3|Add0~4_combout\ : std_logic;
SIGNAL \inst3|Add0~5\ : std_logic;
SIGNAL \inst3|Add0~6_combout\ : std_logic;
SIGNAL \inst3|Equal0~0_combout\ : std_logic;
SIGNAL \inst3|Add0~7\ : std_logic;
SIGNAL \inst3|Add0~8_combout\ : std_logic;
SIGNAL \inst3|Add0~9\ : std_logic;
SIGNAL \inst3|Add0~11\ : std_logic;
SIGNAL \inst3|Add0~12_combout\ : std_logic;
SIGNAL \inst3|Add0~13\ : std_logic;
SIGNAL \inst3|Add0~15\ : std_logic;
SIGNAL \inst3|Add0~16_combout\ : std_logic;
SIGNAL \inst3|Add0~17\ : std_logic;
SIGNAL \inst3|Add0~18_combout\ : std_logic;
SIGNAL \inst3|Add0~19\ : std_logic;
SIGNAL \inst3|Add0~21\ : std_logic;
SIGNAL \inst3|Add0~22_combout\ : std_logic;
SIGNAL \inst3|Add0~20_combout\ : std_logic;
SIGNAL \inst3|Equal0~2_combout\ : std_logic;
SIGNAL \inst3|Add0~23\ : std_logic;
SIGNAL \inst3|Add0~24_combout\ : std_logic;
SIGNAL \inst3|Add0~25\ : std_logic;
SIGNAL \inst3|Add0~26_combout\ : std_logic;
SIGNAL \inst3|Add0~27\ : std_logic;
SIGNAL \inst3|Add0~28_combout\ : std_logic;
SIGNAL \inst3|Add0~29\ : std_logic;
SIGNAL \inst3|Add0~30_combout\ : std_logic;
SIGNAL \inst3|Equal0~3_combout\ : std_logic;
SIGNAL \inst3|Equal0~4_combout\ : std_logic;
SIGNAL \inst3|Add0~60_combout\ : std_logic;
SIGNAL \inst3|Add0~58_combout\ : std_logic;
SIGNAL \inst3|Add0~54_combout\ : std_logic;
SIGNAL \inst3|Add0~34_combout\ : std_logic;
SIGNAL \inst3|Equal0~5_combout\ : std_logic;
SIGNAL \inst3|Add0~42_combout\ : std_logic;
SIGNAL \inst3|Add0~46_combout\ : std_logic;
SIGNAL \inst3|Equal0~6_combout\ : std_logic;
SIGNAL \inst3|Equal0~7_combout\ : std_logic;
SIGNAL \inst3|Equal0~8_combout\ : std_logic;
SIGNAL \inst3|Equal0~9_combout\ : std_logic;
SIGNAL \inst3|count~4_combout\ : std_logic;
SIGNAL \inst3|Add0~31\ : std_logic;
SIGNAL \inst3|Add0~32_combout\ : std_logic;
SIGNAL \inst3|Add0~33\ : std_logic;
SIGNAL \inst3|Add0~35\ : std_logic;
SIGNAL \inst3|Add0~36_combout\ : std_logic;
SIGNAL \inst3|count~2_combout\ : std_logic;
SIGNAL \inst3|Add0~37\ : std_logic;
SIGNAL \inst3|Add0~38_combout\ : std_logic;
SIGNAL \inst3|count~1_combout\ : std_logic;
SIGNAL \inst3|Add0~39\ : std_logic;
SIGNAL \inst3|Add0~41\ : std_logic;
SIGNAL \inst3|Add0~43\ : std_logic;
SIGNAL \inst3|Add0~44_combout\ : std_logic;
SIGNAL \inst3|Add0~45\ : std_logic;
SIGNAL \inst3|Add0~47\ : std_logic;
SIGNAL \inst3|Add0~48_combout\ : std_logic;
SIGNAL \inst3|Add0~49\ : std_logic;
SIGNAL \inst3|Add0~50_combout\ : std_logic;
SIGNAL \inst3|Add0~51\ : std_logic;
SIGNAL \inst3|Add0~52_combout\ : std_logic;
SIGNAL \inst3|Add0~53\ : std_logic;
SIGNAL \inst3|Add0~55\ : std_logic;
SIGNAL \inst3|Add0~56_combout\ : std_logic;
SIGNAL \inst3|Add0~57\ : std_logic;
SIGNAL \inst3|Add0~59\ : std_logic;
SIGNAL \inst3|Add0~61\ : std_logic;
SIGNAL \inst3|Add0~62_combout\ : std_logic;
SIGNAL \inst3|Add0~63\ : std_logic;
SIGNAL \inst3|Add0~64_combout\ : std_logic;
SIGNAL \inst3|clk_out~0_combout\ : std_logic;
SIGNAL \inst3|clk_out~feeder_combout\ : std_logic;
SIGNAL \inst3|clk_out~q\ : std_logic;
SIGNAL \REGISTER_ADDR[2]~input_o\ : std_logic;
SIGNAL \REGISTER_ADDR[4]~input_o\ : std_logic;
SIGNAL \REGISTER_ADDR[3]~input_o\ : std_logic;
SIGNAL \inst6|myreg|Mux95~4_combout\ : std_logic;
SIGNAL \inst3|clk_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst6|PR_BRANCH_SELECT_S2~0_combout\ : std_logic;
SIGNAL \inst6|PR_BRANCH_SELECT_S2~2_combout\ : std_logic;
SIGNAL \inst6|PR_BRANCH_SELECT_S2[0]~feeder_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[3]~30\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[4]~31_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2[26]~4_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux24~4_combout\ : std_logic;
SIGNAL \inst6|PR_IMMEDIATE_SELECT_OUT~6_combout\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_SELECT_S3~1_combout\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_SELECT_S4~1_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~19_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[12]~38_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~19_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~19_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[12]~39_combout\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~5_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~36_combout\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~11_combout\ : std_logic;
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S2~0_combout\ : std_logic;
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S3~0_combout\ : std_logic;
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S4~1_combout\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_EN_S2~1_combout\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_EN_S2~q\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_EN_S3~0_combout\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_EN_S3~q\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_EN_S4~0_combout\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_EN_S4~q\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_EN_S5~q\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~1_combout\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~0_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~23_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~23_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~23_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~27_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~27_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~27_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~27_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~34_combout\ : std_logic;
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S2~2_combout\ : std_logic;
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S3~2_combout\ : std_logic;
SIGNAL \inst1|Mux10~0_combout\ : std_logic;
SIGNAL \inst1|Mux10~1_combout\ : std_logic;
SIGNAL \inst1|Mux16~0_combout\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~4_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|always0~3_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|always0~4_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~2_combout\ : std_logic;
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S4~2_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~3_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[4]~32\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[5]~34\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[6]~36\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[7]~38\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[8]~40\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[9]~41_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~22_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~22_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~22_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~22_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux0~2_combout\ : std_logic;
SIGNAL \inst6|myImmediate|Mux2~0_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~0_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~0_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~0_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~0_combout\ : std_logic;
SIGNAL \inst2|memory_array~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[187][7]~feeder_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~27_combout\ : std_logic;
SIGNAL \inst6|PR_MEM_READ_S2~0_combout\ : std_logic;
SIGNAL \inst6|PR_MEM_READ_S3~0_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~26_combout\ : std_logic;
SIGNAL \inst1|Mux0_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~8_combout\ : std_logic;
SIGNAL \inst6|myControl|Equal10~1_combout\ : std_logic;
SIGNAL \inst6|PR_MEM_WRITE_S2~0_combout\ : std_logic;
SIGNAL \inst6|PR_MEM_WRITE_S3~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[169][0]~1_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~30_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~3_combout\ : std_logic;
SIGNAL \inst6|stage4_forward_unit|MUX_OUT~0_combout\ : std_logic;
SIGNAL \inst6|PR_MEM_READ_S4[3]~feeder_combout\ : std_logic;
SIGNAL \inst6|stage4_forward_unit|MUX_OUT~1_combout\ : std_logic;
SIGNAL \inst6|stage4_forward_unit|MUX_OUT~2_combout\ : std_logic;
SIGNAL \inst2|memory_array~75_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|Decoder3~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][5]~58_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][4]~q\ : std_logic;
SIGNAL \inst2|Decoder3~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[243][5]~71_combout\ : std_logic;
SIGNAL \inst2|memory_array[243][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~36_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~29_combout\ : std_logic;
SIGNAL \inst2|DEBUG_WRITE_ACC~combout\ : std_logic;
SIGNAL \inst2|memory_array[219][1]~60_combout\ : std_logic;
SIGNAL \inst2|Decoder3~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[200][4]~66_combout\ : std_logic;
SIGNAL \inst2|memory_array[203][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[219][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[219][1]~61_combout\ : std_logic;
SIGNAL \inst2|memory_array[219][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[231][5]~55_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][1]~69_combout\ : std_logic;
SIGNAL \inst2|memory_array[251][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~34_combout\ : std_logic;
SIGNAL \inst2|Mux27~37_combout\ : std_logic;
SIGNAL \inst2|Decoder3~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[231][5]~56_combout\ : std_logic;
SIGNAL \inst2|memory_array[231][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[247][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|Decoder3~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[245][5]~70_combout\ : std_logic;
SIGNAL \inst2|memory_array[247][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~32_combout\ : std_logic;
SIGNAL \inst2|Mux27~40_combout\ : std_logic;
SIGNAL \inst2|Decoder3~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][3]~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[111][3]~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[111][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[85][4]~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[74][6]~29_combout\ : std_logic;
SIGNAL \inst2|memory_array[75][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[79][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[78][3]~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[79][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~10_combout\ : std_logic;
SIGNAL \inst2|Mux27~11_combout\ : std_logic;
SIGNAL \inst2|Decoder3~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[125][0]~36_combout\ : std_logic;
SIGNAL \inst2|memory_array[127][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[91][3]~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[91][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[95][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[93][5]~28_combout\ : std_logic;
SIGNAL \inst2|memory_array[95][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~17_combout\ : std_logic;
SIGNAL \inst2|Mux27~18_combout\ : std_logic;
SIGNAL \inst2|memory_array[115][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[113][2]~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[115][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[116][3]~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[119][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[87][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[85][4]~25_combout\ : std_logic;
SIGNAL \inst2|memory_array[87][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[82][2]~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[83][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~12_combout\ : std_logic;
SIGNAL \inst2|Mux27~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[99][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[98][5]~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[99][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[103][6]~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[103][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[65][4]~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[67][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~14_combout\ : std_logic;
SIGNAL \inst2|Mux27~15_combout\ : std_logic;
SIGNAL \inst2|Mux27~16_combout\ : std_logic;
SIGNAL \inst2|Mux27~19_combout\ : std_logic;
SIGNAL \inst2|Mux27~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[143][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[153][0]~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[141][0]~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[143][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[133][0]~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[135][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[173][0]~15_combout\ : std_logic;
SIGNAL \inst2|memory_array[175][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~3_combout\ : std_logic;
SIGNAL \inst2|Mux27~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[191][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[189][7]~18_combout\ : std_logic;
SIGNAL \inst2|memory_array[191][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[181][1]~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[183][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[149][0]~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[151][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[159][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[157][0]~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[159][4]~q\ : std_logic;
SIGNAL \inst2|Mux27~7_combout\ : std_logic;
SIGNAL \inst2|Mux27~8_combout\ : std_logic;
SIGNAL \inst2|Mux27~9_combout\ : std_logic;
SIGNAL \inst2|Mux27~41_combout\ : std_logic;
SIGNAL \inst2|readdata[31]~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~3_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~3_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[28]~6_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~3_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~3_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[28]~7_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[28]~7_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[28]~3_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~28_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~28_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~28_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[3]~56_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[3]~57_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~12_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][9]~8_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][3]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux28~2_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux28~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~84_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][26]~9_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][3]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux28~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~85_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~86_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[3]~56_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[3]~57_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[3]~28_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~7_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~7_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~7_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~7_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~24_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][24]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux7~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][24]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux7~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~21_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][24]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux7~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~22_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~23_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[24]~14_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[24]~15_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~7_combout\ : std_logic;
SIGNAL \inst2|memory_array~79_combout\ : std_logic;
SIGNAL \inst2|memory_array[38][6]~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[42][6]~50_combout\ : std_logic;
SIGNAL \inst2|memory_array[43][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[59][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[56][2]~46_combout\ : std_logic;
SIGNAL \inst2|memory_array[59][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[123][2]~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[123][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[107][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][3]~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[107][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~3_combout\ : std_logic;
SIGNAL \inst2|Mux31~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[103][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[55][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[54][3]~51_combout\ : std_logic;
SIGNAL \inst2|memory_array[55][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[38][6]~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[39][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~0_combout\ : std_logic;
SIGNAL \inst2|Mux31~1_combout\ : std_logic;
SIGNAL \inst2|Mux31~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[251][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[255][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][0]~72_combout\ : std_logic;
SIGNAL \inst2|memory_array[255][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~39_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[227][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[231][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~36_combout\ : std_logic;
SIGNAL \inst2|memory_array[247][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[243][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[243][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~34_combout\ : std_logic;
SIGNAL \inst2|Mux31~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[169][0]~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[171][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[175][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[175][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[233][2]~57_combout\ : std_logic;
SIGNAL \inst2|memory_array[235][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~32_combout\ : std_logic;
SIGNAL \inst2|Mux31~40_combout\ : std_logic;
SIGNAL \inst2|memory_array[95][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[31][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[14][6]~39_combout\ : std_logic;
SIGNAL \inst2|memory_array[30][6]~52_combout\ : std_logic;
SIGNAL \inst2|memory_array[31][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[26][6]~44_combout\ : std_logic;
SIGNAL \inst2|memory_array[27][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~27_combout\ : std_logic;
SIGNAL \inst2|Mux31~28_combout\ : std_logic;
SIGNAL \inst2|memory_array[70][7]~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[71][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[0][2]~49_combout\ : std_logic;
SIGNAL \inst2|memory_array[3][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~24_combout\ : std_logic;
SIGNAL \inst2|Mux31~25_combout\ : std_logic;
SIGNAL \inst2|Mux31~26_combout\ : std_logic;
SIGNAL \inst2|Mux31~29_combout\ : std_logic;
SIGNAL \inst2|memory_array[151][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[159][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[159][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[221][4]~64_combout\ : std_logic;
SIGNAL \inst2|memory_array[223][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~18_combout\ : std_logic;
SIGNAL \inst2|memory_array[199][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[198][6]~65_combout\ : std_logic;
SIGNAL \inst2|memory_array[199][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[204][1]~68_combout\ : std_logic;
SIGNAL \inst2|memory_array[207][0]~q\ : std_logic;
SIGNAL \inst2|Mux31~13_combout\ : std_logic;
SIGNAL \inst2|Mux31~16_combout\ : std_logic;
SIGNAL \inst2|Mux31~19_combout\ : std_logic;
SIGNAL \inst2|Mux31~30_combout\ : std_logic;
SIGNAL \inst2|Mux31~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~7_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~9_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~7_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[24]~14_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[24]~15_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|always0~1_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|always0~0_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|always0~2_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[24]~14_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[24]~15_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[24]~7_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[24]~7_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux7~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux0~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux7~3_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~2_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~2_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~19_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][29]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux2~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~6_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][29]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux2~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][29]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux2~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~7_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~8_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[29]~4_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[29]~5_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[29]~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[28]~57\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[29]~58_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~4_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~2_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[29]~4_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[29]~5_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][29]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][19]~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][29]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][6]~5_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][29]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][29]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][7]~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][29]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][29]~4_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][29]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~11_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~12_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~13_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~14_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~15_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[29]~4_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[29]~5_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[29]~2_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[28]~6_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[28]~7_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[28]~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~15_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~5_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~5_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~5_combout\ : std_logic;
SIGNAL \inst2|memory_array~77_combout\ : std_logic;
SIGNAL \inst2|memory_array[191][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[187][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[187][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~18_combout\ : std_logic;
SIGNAL \inst2|memory_array[171][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[171][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[175][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[43][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[47][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[46][6]~42_combout\ : std_logic;
SIGNAL \inst2|memory_array[47][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~10_combout\ : std_logic;
SIGNAL \inst2|Mux29~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[163][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[161][0]~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[163][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[165][0]~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[167][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[35][0]~47_combout\ : std_logic;
SIGNAL \inst2|memory_array[35][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[39][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[39][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~14_combout\ : std_logic;
SIGNAL \inst2|Mux29~15_combout\ : std_logic;
SIGNAL \inst2|Mux29~16_combout\ : std_logic;
SIGNAL \inst2|Mux29~19_combout\ : std_logic;
SIGNAL \inst2|Mux29~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[79][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[95][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[95][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[207][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[223][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[223][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[199][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[215][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][0]~62_combout\ : std_logic;
SIGNAL \inst2|memory_array[215][2]~q\ : std_logic;
SIGNAL \inst2|Mux29~1_combout\ : std_logic;
SIGNAL \inst2|Mux29~9_combout\ : std_logic;
SIGNAL \inst2|Mux29~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~5_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~7_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~5_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[26]~10_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[26]~11_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~22_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][26]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux5~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][26]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux5~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][26]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux5~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~15_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~16_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~17_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[26]~10_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[26]~11_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[26]~5_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[25]~73_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[24]~49\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[25]~50_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~17_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[27]~78\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[28]~80\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[29]~82\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[30]~83_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[29]~59\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[30]~60_combout\ : std_logic;
SIGNAL \inst6|muxjump|RESULT[30]~0_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~1_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~1_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[31]~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~10_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~9_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~11_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~1_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~1_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[30]~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~18_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][30]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux1~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][30]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux1~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][18]~7_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][30]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux1~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~4_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~5_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[30]~2_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[30]~3_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[30]~1_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux1~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux1~1_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~8_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~9_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][30]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][30]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][30]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][30]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~6_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~7_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~10_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[30]~2_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[30]~3_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[30]~1_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~18_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~20_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~21_combout\ : std_logic;
SIGNAL \inst6|myImmediate|Mux31~0_combout\ : std_logic;
SIGNAL \inst6|myImmediate|Mux13~0_combout\ : std_logic;
SIGNAL \inst6|PR_IMMEDIATE_SELECT_OUT[16]~3_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~15_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~15_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~15_combout\ : std_logic;
SIGNAL \inst2|memory_array~87_combout\ : std_logic;
SIGNAL \inst2|memory_array[114][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[114][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[118][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~13_combout\ : std_logic;
SIGNAL \inst2|Mux23~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[74][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[78][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[78][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~10_combout\ : std_logic;
SIGNAL \inst2|memory_array[110][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[106][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[106][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~11_combout\ : std_logic;
SIGNAL \inst2|Mux23~19_combout\ : std_logic;
SIGNAL \inst2|Mux23~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[222][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[206][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~38_combout\ : std_logic;
SIGNAL \inst2|Mux23~39_combout\ : std_logic;
SIGNAL \inst2|memory_array[246][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[246][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[230][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[250][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[234][0]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[234][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[242][0]~q\ : std_logic;
SIGNAL \inst2|memory_array[193][1]~67_combout\ : std_logic;
SIGNAL \inst2|memory_array[194][0]~q\ : std_logic;
SIGNAL \inst2|Mux23~35_combout\ : std_logic;
SIGNAL \inst2|Mux23~36_combout\ : std_logic;
SIGNAL \inst2|Mux23~37_combout\ : std_logic;
SIGNAL \inst2|Mux23~40_combout\ : std_logic;
SIGNAL \inst2|Mux23~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~15_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~29_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~30_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~31_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~32_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~37_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[18]~37\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[19]~38_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~14_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~12_combout\ : std_logic;
SIGNAL \inst2|memory_array~84_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[177][0]~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[178][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[145][0]~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[146][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~0_combout\ : std_logic;
SIGNAL \inst2|Mux20~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[138][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[137][0]~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[138][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[129][0]~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[130][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~4_combout\ : std_logic;
SIGNAL \inst2|memory_array[170][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~5_combout\ : std_logic;
SIGNAL \inst2|Mux20~6_combout\ : std_logic;
SIGNAL \inst2|Mux20~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[106][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[106][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[110][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[78][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[78][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[74][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~10_combout\ : std_logic;
SIGNAL \inst2|Mux20~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[86][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[86][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[82][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[118][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[102][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[98][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[98][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~15_combout\ : std_logic;
SIGNAL \inst2|Mux20~16_combout\ : std_logic;
SIGNAL \inst2|Mux20~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[34][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[34][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[48][7]~43_combout\ : std_logic;
SIGNAL \inst2|memory_array[50][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~25_combout\ : std_logic;
SIGNAL \inst2|Mux20~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[62][3]~54_combout\ : std_logic;
SIGNAL \inst2|memory_array[62][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[46][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[46][3]~q\ : std_logic;
SIGNAL \inst2|Mux20~28_combout\ : std_logic;
SIGNAL \inst2|Mux20~29_combout\ : std_logic;
SIGNAL \inst2|Mux20~30_combout\ : std_logic;
SIGNAL \inst2|Mux20~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~12_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~12_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[19]~24_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[19]~25_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[19]~24_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[19]~25_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[19]~12_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux12~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[20]~41\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[21]~42_combout\ : std_logic;
SIGNAL \inst6|muxjump|RESULT[21]~5_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~10_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~10_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~10_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~10_combout\ : std_logic;
SIGNAL \inst6|PR_IMMEDIATE_SELECT_OUT[21]~0_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[21]~20_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[21]~21_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[21]~10_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux10~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~33_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~43_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~44_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~45_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux10~1_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~12_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~10_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[21]~20_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[21]~21_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~27_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][21]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux10~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][21]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux10~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][21]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux10~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~53_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~54_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~55_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[21]~20_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[21]~21_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[21]~10_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~42_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~51_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~26_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~34_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~52_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~53_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux12~1_combout\ : std_logic;
SIGNAL \inst6|muxjump|RESULT[19]~7_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~12_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~12_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~29_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][19]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][19]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][19]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~62_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][19]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux12~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][19]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux12~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~63_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][19]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux12~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~64_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~65_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[19]~24_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[19]~25_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[19]~12_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[19]~39\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[20]~40_combout\ : std_logic;
SIGNAL \inst6|PR_IMMEDIATE_SELECT_OUT[20]~1_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~11_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~11_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~13_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~11_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[20]~22_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[20]~23_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[20]~22_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[20]~23_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[20]~11_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux11~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~48_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~49_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux11~1_combout\ : std_logic;
SIGNAL \inst6|PC[20]~52_combout\ : std_logic;
SIGNAL \inst6|PC[20]~27_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux13~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~25_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~54_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~55_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~38_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~56_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~57_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux13~1_combout\ : std_logic;
SIGNAL \inst6|PC[18]~54_combout\ : std_logic;
SIGNAL \inst6|PC[18]~29_combout\ : std_logic;
SIGNAL \inst6|PC[12]~35_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[9]~42\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[10]~43_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~21_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~21_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~21_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~21_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~38_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][10]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][10]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux21~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][10]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux21~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][10]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux21~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~63_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~64_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~65_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[10]~42_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[10]~43_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~21_combout\ : std_logic;
SIGNAL \inst2|memory_array~93_combout\ : std_logic;
SIGNAL \inst2|memory_array[149][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[157][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[157][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[181][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[189][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[189][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[161][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[161][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[169][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~5_combout\ : std_logic;
SIGNAL \inst2|Mux13~6_combout\ : std_logic;
SIGNAL \inst2|Mux13~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[53][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[37][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[37][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[1][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[49][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[33][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[33][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~25_combout\ : std_logic;
SIGNAL \inst2|memory_array[41][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[41][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[57][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[10][6]~48_combout\ : std_logic;
SIGNAL \inst2|memory_array[9][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[25][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[25][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~22_combout\ : std_logic;
SIGNAL \inst2|Mux13~23_combout\ : std_logic;
SIGNAL \inst2|Mux13~26_combout\ : std_logic;
SIGNAL \inst2|Mux13~29_combout\ : std_logic;
SIGNAL \inst2|memory_array[89][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[93][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[93][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~17_combout\ : std_logic;
SIGNAL \inst2|memory_array[125][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~18_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[109][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~11_combout\ : std_logic;
SIGNAL \inst2|memory_array[101][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[97][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[97][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~15_combout\ : std_logic;
SIGNAL \inst2|Mux13~16_combout\ : std_logic;
SIGNAL \inst2|Mux13~19_combout\ : std_logic;
SIGNAL \inst2|Mux13~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[209][2]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[208][0]~63_combout\ : std_logic;
SIGNAL \inst2|memory_array[209][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[241][2]~q\ : std_logic;
SIGNAL \inst2|memory_array[193][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~35_combout\ : std_logic;
SIGNAL \inst2|Mux13~36_combout\ : std_logic;
SIGNAL \inst2|Mux13~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[205][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[239][5]~59_combout\ : std_logic;
SIGNAL \inst2|memory_array[237][2]~q\ : std_logic;
SIGNAL \inst2|Mux13~39_combout\ : std_logic;
SIGNAL \inst2|Mux13~40_combout\ : std_logic;
SIGNAL \inst2|Mux13~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~21_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux17~8_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~72_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux17~4_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~12_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~13_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~14_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[11]~45_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[11]~40_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[11]~41_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[11]~20_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux20~5_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~73_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~79_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~80_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~81_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~82_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[7]~37_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~24_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~24_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~24_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~24_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~24_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[7]~48_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[7]~49_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~16_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][7]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux24~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][7]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux24~1_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux24~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~72_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~73_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~74_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[7]~48_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[7]~49_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[7]~24_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~25_combout\ : std_logic;
SIGNAL \inst2|memory_array~97_combout\ : std_logic;
SIGNAL \inst2|memory_array[172][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[172][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[168][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[232][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[244][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[180][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[180][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[164][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[164][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[228][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[160][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~35_combout\ : std_logic;
SIGNAL \inst2|Mux1~36_combout\ : std_logic;
SIGNAL \inst2|Mux1~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[188][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[252][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[252][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~39_combout\ : std_logic;
SIGNAL \inst2|Mux1~40_combout\ : std_logic;
SIGNAL \inst2|memory_array[120][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[120][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[104][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[40][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[56][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[56][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~0_combout\ : std_logic;
SIGNAL \inst2|Mux1~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[52][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[52][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[36][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[116][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[100][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[100][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[96][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[96][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[112][6]~q\ : std_logic;
SIGNAL \inst2|Mux1~5_combout\ : std_logic;
SIGNAL \inst2|Mux1~6_combout\ : std_logic;
SIGNAL \inst2|Mux1~9_combout\ : std_logic;
SIGNAL \inst2|Mux1~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~25_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~25_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[6]~50_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[6]~51_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[6]~50_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[6]~51_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[6]~25_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[2]~58_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[2]~59_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[2]~29_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~33_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[0]~62_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[0]~63_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[0]~31_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[0]~1\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[1]~3\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[2]~5\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[3]~7\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[4]~9\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[5]~11\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[6]~13\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[7]~15\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[8]~17\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[9]~19\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[10]~21\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[11]~22_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux20~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux20~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux20~4_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~20_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~20_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~20_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~20_combout\ : std_logic;
SIGNAL \inst2|memory_array~92_combout\ : std_logic;
SIGNAL \inst2|memory_array[73][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[89][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[89][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~0_combout\ : std_logic;
SIGNAL \inst2|memory_array[201][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[217][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[217][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[197][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[197][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[213][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[69][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[85][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[85][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~2_combout\ : std_logic;
SIGNAL \inst2|Mux12~3_combout\ : std_logic;
SIGNAL \inst2|memory_array[193][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[193][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[209][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~5_combout\ : std_logic;
SIGNAL \inst2|Mux12~6_combout\ : std_logic;
SIGNAL \inst2|Mux12~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[189][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[185][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[185][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~18_combout\ : std_logic;
SIGNAL \inst2|memory_array[161][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[161][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[165][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[37][3]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[37][3]~q\ : std_logic;
SIGNAL \inst2|memory_array[33][3]~q\ : std_logic;
SIGNAL \inst2|Mux12~14_combout\ : std_logic;
SIGNAL \inst2|Mux12~15_combout\ : std_logic;
SIGNAL \inst2|Mux12~16_combout\ : std_logic;
SIGNAL \inst2|Mux12~19_combout\ : std_logic;
SIGNAL \inst2|Mux12~30_combout\ : std_logic;
SIGNAL \inst2|Mux12~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~20_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~22_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~20_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[11]~40_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[11]~41_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~37_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][11]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux20~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][11]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux20~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~60_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][11]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux20~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~61_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~62_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[11]~40_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[11]~41_combout\ : std_logic;
SIGNAL \inst6|myImmediate|Mux11~0_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[11]~20_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[11]~23\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[12]~25\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[13]~26_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux18~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux18~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux18~4_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~18_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~18_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~18_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~18_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~18_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~20_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~18_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[13]~36_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[13]~37_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~35_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][13]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux18~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][13]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux18~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~94_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][13]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][13]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][13]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~92_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~95_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[13]~36_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[13]~37_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[13]~18_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[13]~27\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[14]~28_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux17~5_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux17~6_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux17~7_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~17_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~17_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~17_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~17_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~17_combout\ : std_logic;
SIGNAL \inst2|memory_array~89_combout\ : std_logic;
SIGNAL \inst2|memory_array[77][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~7_combout\ : std_logic;
SIGNAL \inst2|memory_array[205][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[197][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[197][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[213][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[85][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[85][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[69][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~2_combout\ : std_logic;
SIGNAL \inst2|Mux9~3_combout\ : std_logic;
SIGNAL \inst2|Mux9~6_combout\ : std_logic;
SIGNAL \inst2|Mux9~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[189][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[57][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~17_combout\ : std_logic;
SIGNAL \inst2|Mux9~18_combout\ : std_logic;
SIGNAL \inst2|memory_array[33][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[37][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[37][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~14_combout\ : std_logic;
SIGNAL \inst2|memory_array[165][6]~q\ : std_logic;
SIGNAL \inst2|Mux9~15_combout\ : std_logic;
SIGNAL \inst2|Mux9~16_combout\ : std_logic;
SIGNAL \inst2|Mux9~19_combout\ : std_logic;
SIGNAL \inst2|Mux9~30_combout\ : std_logic;
SIGNAL \inst2|Mux9~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~17_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~19_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~17_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[14]~34_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[14]~35_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~34_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][14]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][14]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][14]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][14]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~86_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~87_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][14]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux17~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][14]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux17~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~88_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~89_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~90_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[14]~34_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[14]~35_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[14]~17_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux16~5_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~69_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[14]~29\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[15]~30_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux16~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~35_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux16~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux16~4_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~16_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~16_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~16_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~16_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~33_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][15]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux16~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][15]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux16~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][15]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux16~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~48_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~49_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~50_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[15]~32_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[15]~33_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~16_combout\ : std_logic;
SIGNAL \inst2|memory_array~88_combout\ : std_logic;
SIGNAL \inst2|memory_array[73][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[73][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[77][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[65][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[65][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[69][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[5][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[6][6]~41_combout\ : std_logic;
SIGNAL \inst2|memory_array[5][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[1][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~24_combout\ : std_logic;
SIGNAL \inst2|Mux8~25_combout\ : std_logic;
SIGNAL \inst2|memory_array[81][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[81][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[85][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~23_combout\ : std_logic;
SIGNAL \inst2|Mux8~26_combout\ : std_logic;
SIGNAL \inst2|Mux8~29_combout\ : std_logic;
SIGNAL \inst2|Mux8~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[237][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[237][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[233][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[173][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[173][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[169][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~31_combout\ : std_logic;
SIGNAL \inst2|Mux8~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[185][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[249][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[249][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~38_combout\ : std_logic;
SIGNAL \inst2|memory_array[189][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[253][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[253][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~39_combout\ : std_logic;
SIGNAL \inst2|memory_array[241][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[241][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[245][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[177][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[181][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[181][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~33_combout\ : std_logic;
SIGNAL \inst2|Mux8~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[161][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[229][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[225][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[225][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~36_combout\ : std_logic;
SIGNAL \inst2|Mux8~37_combout\ : std_logic;
SIGNAL \inst2|Mux8~40_combout\ : std_logic;
SIGNAL \inst2|memory_array[113][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[33][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[49][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[49][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~4_combout\ : std_logic;
SIGNAL \inst2|Mux8~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[105][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[121][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[57][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[57][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[41][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~2_combout\ : std_logic;
SIGNAL \inst2|Mux8~3_combout\ : std_logic;
SIGNAL \inst2|Mux8~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[109][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[45][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[61][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[61][7]~q\ : std_logic;
SIGNAL \inst2|Mux8~7_combout\ : std_logic;
SIGNAL \inst2|Mux8~8_combout\ : std_logic;
SIGNAL \inst2|Mux8~9_combout\ : std_logic;
SIGNAL \inst2|Mux8~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~16_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~18_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~16_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[15]~32_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[15]~33_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][15]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][15]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][15]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][15]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][15]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][15]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~81_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~82_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~83_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~84_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~85_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[15]~32_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[15]~33_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[15]~16_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~70_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~62_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~71_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~85_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~86_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[10]~20_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux21~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux21~3_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~23_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~21_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[10]~42_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[10]~43_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~108_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~109_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][10]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][10]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][10]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~106_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][10]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][10]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][10]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~107_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~110_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[10]~42_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[10]~43_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[10]~21_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[10]~21_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux21~5_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux21~4_combout\ : std_logic;
SIGNAL \inst6|PC[10]~37_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[10]~44\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[11]~46\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[12]~48\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[13]~49_combout\ : std_logic;
SIGNAL \inst6|PC[13]~34_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[13]~50\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[14]~52\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[15]~54\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[16]~56\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[17]~58\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[18]~60\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[19]~62\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[20]~63_combout\ : std_logic;
SIGNAL \inst6|muxjump|RESULT[20]~6_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~11_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~11_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[20]~22_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[20]~23_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[20]~11_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~46_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~47_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~63_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~64_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~65_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[15]~31\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[16]~32_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux15~2_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~17_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~15_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[16]~30_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[16]~31_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~32_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][16]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux15~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][16]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux15~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~45_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~46_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~47_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[16]~30_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[16]~31_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[16]~15_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux15~4_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux15~3_combout\ : std_logic;
SIGNAL \inst6|PC[16]~31_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[16]~55_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~15_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~15_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][16]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~76_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][16]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][16]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][16]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~77_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~80_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[16]~30_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[16]~31_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[16]~15_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[16]~33\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[17]~34_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~60_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~61_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux14~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux14~4_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~14_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~14_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~16_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~14_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~14_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[17]~28_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][17]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux14~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][17]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux14~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~42_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~43_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~44_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[17]~29_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~14_combout\ : std_logic;
SIGNAL \inst2|memory_array~86_combout\ : std_logic;
SIGNAL \inst2|memory_array[222][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[222][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[206][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[214][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[198][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~1_combout\ : std_logic;
SIGNAL \inst2|Mux22~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[242][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[114][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[122][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[122][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~31_combout\ : std_logic;
SIGNAL \inst2|Mux22~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[238][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[102][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[110][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[110][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~33_combout\ : std_logic;
SIGNAL \inst2|Mux22~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[234][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[226][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[226][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~36_combout\ : std_logic;
SIGNAL \inst2|Mux22~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[246][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[118][1]~q\ : std_logic;
SIGNAL \inst2|Mux22~38_combout\ : std_logic;
SIGNAL \inst2|Mux22~39_combout\ : std_logic;
SIGNAL \inst2|Mux22~40_combout\ : std_logic;
SIGNAL \inst2|Mux22~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~14_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~14_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[17]~28_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[17]~29_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~31_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][17]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux14~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~73_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~74_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~75_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[17]~28_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[17]~29_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[17]~14_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[17]~35\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[18]~36_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~15_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~41_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[18]~26_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~13_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~13_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~13_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[18]~26_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[18]~27_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[18]~27_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[18]~13_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~3_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~6_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~6_combout\ : std_logic;
SIGNAL \inst2|memory_array~78_combout\ : std_logic;
SIGNAL \inst2|memory_array[179][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[187][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[187][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[163][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[163][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[171][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[131][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~4_combout\ : std_logic;
SIGNAL \inst2|Mux30~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[135][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[143][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[143][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[175][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~3_combout\ : std_logic;
SIGNAL \inst2|Mux30~6_combout\ : std_logic;
SIGNAL \inst2|Mux30~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[127][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[91][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~17_combout\ : std_logic;
SIGNAL \inst2|Mux30~18_combout\ : std_logic;
SIGNAL \inst2|memory_array[99][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[99][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[103][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[67][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~14_combout\ : std_logic;
SIGNAL \inst2|Mux30~15_combout\ : std_logic;
SIGNAL \inst2|memory_array[87][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[87][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[83][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~12_combout\ : std_logic;
SIGNAL \inst2|memory_array[119][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[115][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[115][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~13_combout\ : std_logic;
SIGNAL \inst2|Mux30~16_combout\ : std_logic;
SIGNAL \inst2|Mux30~19_combout\ : std_logic;
SIGNAL \inst2|memory_array[23][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[22][6]~53_combout\ : std_logic;
SIGNAL \inst2|memory_array[23][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[7][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~20_combout\ : std_logic;
SIGNAL \inst2|memory_array[55][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[51][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[19][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[18][6]~45_combout\ : std_logic;
SIGNAL \inst2|memory_array[19][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[3][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~24_combout\ : std_logic;
SIGNAL \inst2|Mux30~25_combout\ : std_logic;
SIGNAL \inst2|Mux30~26_combout\ : std_logic;
SIGNAL \inst2|Mux30~29_combout\ : std_logic;
SIGNAL \inst2|Mux30~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[231][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[247][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[247][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[203][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[219][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[219][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~33_combout\ : std_logic;
SIGNAL \inst2|memory_array[251][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[235][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[235][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~34_combout\ : std_logic;
SIGNAL \inst2|memory_array[211][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[211][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[195][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~35_combout\ : std_logic;
SIGNAL \inst2|memory_array[243][1]~q\ : std_logic;
SIGNAL \inst2|Mux30~36_combout\ : std_logic;
SIGNAL \inst2|Mux30~37_combout\ : std_logic;
SIGNAL \inst2|Mux30~40_combout\ : std_logic;
SIGNAL \inst2|Mux30~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~6_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~8_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~6_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[25]~12_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[25]~13_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~23_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][25]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux6~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][25]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux6~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~18_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][25]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux6~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~19_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~20_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[25]~12_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[25]~13_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[25]~6_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~4_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux8~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~36_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux8~1_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~10_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[23]~16_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[23]~17_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[23]~8_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~5_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~26_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][22]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux9~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][22]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux9~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~28_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~29_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[22]~18_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[22]~19_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[22]~9_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~6_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~22_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux4~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux4~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux4~4_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[26]~53\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[27]~54_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux4~5_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~6_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~21_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][27]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][27]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][27]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~21_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][27]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][27]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][27]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~22_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~25_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[27]~8_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[27]~9_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[27]~4_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~19_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~27_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~28_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux6~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux6~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux6~4_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~6_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~6_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~33_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~34_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][25]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][25]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][25]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][25]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][25]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][25]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~31_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~32_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~35_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[25]~12_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[25]~13_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[25]~6_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[25]~51\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[26]~52_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux5~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux5~4_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~5_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~5_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~29_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~30_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[26]~10_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[26]~11_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[26]~5_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~23_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~24_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~39_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~41_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux9~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux9~1_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[21]~43\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[22]~44_combout\ : std_logic;
SIGNAL \inst6|muxjump|RESULT[22]~4_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~9_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~9_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~9_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~9_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~9_combout\ : std_logic;
SIGNAL \inst2|memory_array~81_combout\ : std_logic;
SIGNAL \inst2|memory_array[134][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[142][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[142][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~2_combout\ : std_logic;
SIGNAL \inst2|memory_array[174][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~3_combout\ : std_logic;
SIGNAL \inst2|Mux17~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[190][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[190][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[182][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[150][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[158][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[158][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~7_combout\ : std_logic;
SIGNAL \inst2|Mux17~8_combout\ : std_logic;
SIGNAL \inst2|Mux17~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[54][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[22][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[22][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[6][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~20_combout\ : std_logic;
SIGNAL \inst2|Mux17~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[46][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[46][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[62][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~28_combout\ : std_logic;
SIGNAL \inst2|Mux17~29_combout\ : std_logic;
SIGNAL \inst2|memory_array[126][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[122][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[122][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~18_combout\ : std_logic;
SIGNAL \inst2|memory_array[106][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[106][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[110][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[78][6]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[78][6]~q\ : std_logic;
SIGNAL \inst2|memory_array[74][6]~q\ : std_logic;
SIGNAL \inst2|Mux17~10_combout\ : std_logic;
SIGNAL \inst2|Mux17~11_combout\ : std_logic;
SIGNAL \inst2|Mux17~19_combout\ : std_logic;
SIGNAL \inst2|Mux17~30_combout\ : std_logic;
SIGNAL \inst2|Mux17~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~9_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~11_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~9_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[22]~18_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[22]~19_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][22]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][22]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][22]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~46_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][22]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][22]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][22]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~47_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][22]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux9~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~49_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~50_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[22]~18_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[22]~19_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[22]~9_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[22]~45\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[23]~46_combout\ : std_logic;
SIGNAL \inst6|muxjump|RESULT[23]~3_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~8_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~8_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~8_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~8_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~8_combout\ : std_logic;
SIGNAL \inst2|memory_array~80_combout\ : std_logic;
SIGNAL \inst2|memory_array[198][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[70][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[86][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[86][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~0_combout\ : std_logic;
SIGNAL \inst2|Mux16~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[210][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[66][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~4_combout\ : std_logic;
SIGNAL \inst2|Mux16~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[202][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[202][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[218][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~3_combout\ : std_logic;
SIGNAL \inst2|Mux16~6_combout\ : std_logic;
SIGNAL \inst2|Mux16~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[254][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[246][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[118][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[126][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[126][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~38_combout\ : std_logic;
SIGNAL \inst2|Mux16~39_combout\ : std_logic;
SIGNAL \inst2|memory_array[122][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[122][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[114][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[242][7]~q\ : std_logic;
SIGNAL \inst2|Mux16~32_combout\ : std_logic;
SIGNAL \inst2|Mux16~40_combout\ : std_logic;
SIGNAL \inst2|Mux16~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~8_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~8_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[23]~16_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[23]~17_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[23]~16_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[23]~17_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[23]~8_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[23]~47\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[24]~48_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux7~4_combout\ : std_logic;
SIGNAL \inst6|PC[24]~23_combout\ : std_logic;
SIGNAL \inst6|PC[22]~50_combout\ : std_logic;
SIGNAL \inst6|PC[22]~25_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[20]~64\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[21]~66\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[22]~68\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[23]~70\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[24]~72\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[25]~74\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[26]~75_combout\ : std_logic;
SIGNAL \inst6|PC[26]~21_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[26]~76\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[27]~77_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~4_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~4_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~4_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~4_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[27]~9_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][27]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux4~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][27]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux4~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][27]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux4~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~12_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~13_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~14_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[27]~8_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[27]~9_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[27]~4_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[27]~55\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[28]~56_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~5_combout\ : std_logic;
SIGNAL \inst2|LessThan0~6_combout\ : std_logic;
SIGNAL \inst2|LessThan0~3_combout\ : std_logic;
SIGNAL \inst2|LessThan0~1_combout\ : std_logic;
SIGNAL \inst2|LessThan0~2_combout\ : std_logic;
SIGNAL \inst2|LessThan0~4_combout\ : std_logic;
SIGNAL \inst2|LessThan0~7_combout\ : std_logic;
SIGNAL \inst2|Decoder3~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[186][3]~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[187][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[171][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~1_combout\ : std_logic;
SIGNAL \inst2|memory_array[167][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[167][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[183][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[151][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[151][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[135][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~2_combout\ : std_logic;
SIGNAL \inst2|Mux24~3_combout\ : std_logic;
SIGNAL \inst2|Mux24~6_combout\ : std_logic;
SIGNAL \inst2|Mux24~9_combout\ : std_logic;
SIGNAL \inst2|memory_array[47][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[7][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~20_combout\ : std_logic;
SIGNAL \inst2|Mux24~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[27][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[27][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[19][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~22_combout\ : std_logic;
SIGNAL \inst2|memory_array[59][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~23_combout\ : std_logic;
SIGNAL \inst2|memory_array[43][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[3][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~24_combout\ : std_logic;
SIGNAL \inst2|Mux24~25_combout\ : std_logic;
SIGNAL \inst2|Mux24~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[63][7]~q\ : std_logic;
SIGNAL \inst2|memory_array[55][7]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[55][7]~q\ : std_logic;
SIGNAL \inst2|Mux24~28_combout\ : std_logic;
SIGNAL \inst2|Mux24~29_combout\ : std_logic;
SIGNAL \inst2|Mux24~30_combout\ : std_logic;
SIGNAL \inst2|Mux24~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~0_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~0_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[31]~0_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[31]~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~17_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][31]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux0~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][31]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux0~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~2_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[31]~0_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[31]~1_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[31]~0_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~13_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[18]~26_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[18]~27_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[18]~13_combout\ : std_logic;
SIGNAL \inst6|PR_IMMEDIATE_SELECT_OUT[15]~4_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[15]~16_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[8]~46_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[8]~47_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[8]~23_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~15_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][6]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux25~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~75_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux25~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~76_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~77_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[6]~50_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[6]~51_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[6]~25_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~14_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][5]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux26~0_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux26~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~79_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~80_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~26_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~26_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~26_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[5]~52_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[5]~53_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[5]~52_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[5]~53_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[5]~26_combout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~1_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~3_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~5_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~7_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~9_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~11_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~13_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~15_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~17_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~19_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~21_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~23_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~25_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~27_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~29_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~31_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~33_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~35_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~37_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~39_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~41_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~43_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~45_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~47_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~49_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~51_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~53_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~55_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~57_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~59_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~61_cout\ : std_logic;
SIGNAL \inst6|myAlu|LessThan0~62_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[0]~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~87_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~88_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~66_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~74_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~89_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~90_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux17~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux22~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux22~3_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~24_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~39_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][9]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux22~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][9]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux22~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~114_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][9]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][9]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][9]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~111_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][9]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~112_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~115_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[9]~44_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[9]~45_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[9]~22_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~91_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~83_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~92_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~77_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~93_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~101_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][7]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][7]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][7]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~121_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][7]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][7]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][7]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~122_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~123_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~124_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~125_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[7]~48_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[7]~49_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[7]~24_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~97_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~102_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~109_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[3]~56_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[3]~57_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[3]~28_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~104_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~110_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~111_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~112_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~113_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux31~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux31~1_combout\ : std_logic;
SIGNAL \inst6|PC[0]~48_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~31_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~31_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~31_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~31_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[0]~62_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[0]~63_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[0]~62_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[0]~63_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[0]~64_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[0]~31_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~50_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~59_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~75_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~95_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~99_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~100_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux26~4_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux26~10_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux26~7_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux26~8_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux26~9_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~26_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~26_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[5]~52_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[5]~53_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[5]~26_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[5]~10_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux26~6_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~28_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S3~22_combout\ : std_logic;
SIGNAL \inst2|memory_array~94_combout\ : std_logic;
SIGNAL \inst2|memory_array[1][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~24_combout\ : std_logic;
SIGNAL \inst2|memory_array[69][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~25_combout\ : std_logic;
SIGNAL \inst2|memory_array[85][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[17][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[21][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[21][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~22_combout\ : std_logic;
SIGNAL \inst2|Mux14~23_combout\ : std_logic;
SIGNAL \inst2|Mux14~26_combout\ : std_logic;
SIGNAL \inst2|memory_array[29][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[29][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[25][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~27_combout\ : std_logic;
SIGNAL \inst2|memory_array[93][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~28_combout\ : std_logic;
SIGNAL \inst2|memory_array[73][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[73][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[77][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~21_combout\ : std_logic;
SIGNAL \inst2|Mux14~29_combout\ : std_logic;
SIGNAL \inst2|memory_array[205][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[141][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[141][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[133][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~12_combout\ : std_logic;
SIGNAL \inst2|Mux14~13_combout\ : std_logic;
SIGNAL \inst2|memory_array[201][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[129][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~14_combout\ : std_logic;
SIGNAL \inst2|Mux14~15_combout\ : std_logic;
SIGNAL \inst2|Mux14~16_combout\ : std_logic;
SIGNAL \inst2|memory_array[213][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[213][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[221][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[149][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[157][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[157][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~17_combout\ : std_logic;
SIGNAL \inst2|Mux14~18_combout\ : std_logic;
SIGNAL \inst2|Mux14~19_combout\ : std_logic;
SIGNAL \inst2|Mux14~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[165][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[165][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[229][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~36_combout\ : std_logic;
SIGNAL \inst2|Mux14~37_combout\ : std_logic;
SIGNAL \inst2|memory_array[237][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[237][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[173][1]~q\ : std_logic;
SIGNAL \inst2|Mux14~32_combout\ : std_logic;
SIGNAL \inst2|Mux14~40_combout\ : std_logic;
SIGNAL \inst2|Mux14~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~22_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~22_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[9]~44_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[9]~45_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[9]~44_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[9]~45_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[9]~22_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux22~5_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux22~4_combout\ : std_logic;
SIGNAL \inst6|PC[9]~38_combout\ : std_logic;
SIGNAL \inst1|Mux0_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~10_combout\ : std_logic;
SIGNAL \inst6|myImmediate|Mux0~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~89_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[2]~58_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[2]~59_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[2]~29_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux29~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux29~4_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux29~5_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~29_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[2]~4_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux29~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux29~6_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux29~7_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~31_combout\ : std_logic;
SIGNAL \inst2|memory_array~99_combout\ : std_logic;
SIGNAL \inst2|memory_array[228][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[228][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[196][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~31_combout\ : std_logic;
SIGNAL \inst2|memory_array[212][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[244][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[244][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~32_combout\ : std_logic;
SIGNAL \inst2|memory_array[208][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[208][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[240][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[192][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~35_combout\ : std_logic;
SIGNAL \inst2|Mux3~36_combout\ : std_logic;
SIGNAL \inst2|Mux3~37_combout\ : std_logic;
SIGNAL \inst2|Mux3~40_combout\ : std_logic;
SIGNAL \inst2|memory_array[188][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[188][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[180][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[148][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[156][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[156][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~7_combout\ : std_logic;
SIGNAL \inst2|Mux3~8_combout\ : std_logic;
SIGNAL \inst2|memory_array[168][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[160][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[160][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[164][4]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[164][4]~q\ : std_logic;
SIGNAL \inst2|memory_array[172][4]~q\ : std_logic;
SIGNAL \inst2|Mux3~3_combout\ : std_logic;
SIGNAL \inst2|Mux3~6_combout\ : std_logic;
SIGNAL \inst2|Mux3~9_combout\ : std_logic;
SIGNAL \inst2|Mux3~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~27_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~27_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[4]~54_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[4]~55_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~13_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][4]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux27~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][4]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux27~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~82_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~83_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[4]~54_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[4]~55_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[4]~27_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux17~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~94_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[8]~16_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux23~1_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux23~2_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~25_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~23_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[8]~46_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[8]~47_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~40_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][8]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux23~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~69_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][8]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux23~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~70_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~71_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[8]~46_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[8]~47_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[8]~23_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux23~0_combout\ : std_logic;
SIGNAL \inst6|PC[8]~39_combout\ : std_logic;
SIGNAL \inst6|PC[8]~40_combout\ : std_logic;
SIGNAL \inst1|Mux0_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~1_combout\ : std_logic;
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S5[0]~feeder_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~0_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~2_combout\ : std_logic;
SIGNAL \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~30_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~30_combout\ : std_logic;
SIGNAL \inst2|memory_array~102_combout\ : std_logic;
SIGNAL \inst2|memory_array[12][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[14][6]~40_combout\ : std_logic;
SIGNAL \inst2|memory_array[12][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[44][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~21_combout\ : std_logic;
SIGNAL \inst2|memory_array[28][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[28][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[60][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[24][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[56][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[56][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~27_combout\ : std_logic;
SIGNAL \inst2|Mux6~28_combout\ : std_logic;
SIGNAL \inst2|Mux6~29_combout\ : std_logic;
SIGNAL \inst2|Mux6~30_combout\ : std_logic;
SIGNAL \inst2|memory_array[104][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[72][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[72][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~5_combout\ : std_logic;
SIGNAL \inst2|memory_array[76][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[76][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[108][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[100][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[100][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[68][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~2_combout\ : std_logic;
SIGNAL \inst2|Mux6~3_combout\ : std_logic;
SIGNAL \inst2|Mux6~6_combout\ : std_logic;
SIGNAL \inst2|memory_array[88][1]~q\ : std_logic;
SIGNAL \inst2|memory_array[120][1]~feeder_combout\ : std_logic;
SIGNAL \inst2|memory_array[120][1]~q\ : std_logic;
SIGNAL \inst2|Mux6~1_combout\ : std_logic;
SIGNAL \inst2|Mux6~9_combout\ : std_logic;
SIGNAL \inst2|Mux6~41_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~30_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~30_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[1]~60_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[1]~61_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~10_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][1]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux30~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][1]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux30~2_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux30~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~153_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~154_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][1]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][1]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][1]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][1]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][1]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~151_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][1]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][1]~q\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~152_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~155_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[1]~60_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[1]~61_combout\ : std_logic;
SIGNAL \inst6|PC[1]~47_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~30_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[1]~30_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[1]~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~107_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~108_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux30~1_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux30~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux30~3_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~32_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[1]~60_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[1]~61_combout\ : std_logic;
SIGNAL \inst6|myImmediate|Mux1~0_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[1]~30_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~58_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~67_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~68_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux24~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux24~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[7]~14_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux24~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux24~5_combout\ : std_logic;
SIGNAL \inst6|PC[7]~41_combout\ : std_logic;
SIGNAL \inst1|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~12_combout\ : std_logic;
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S2~1_combout\ : std_logic;
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S3~1_combout\ : std_logic;
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S4~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][8]~6_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][12]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux19~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~57_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][12]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][12]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux19~3_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~58_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~59_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[12]~38_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[12]~39_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[12]~19_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux19~5_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~78_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~16_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[12]~24_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux19~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux19~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux19~4_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~19_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~19_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][12]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux19~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~98_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~99_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~100_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[12]~38_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[12]~39_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[12]~19_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~76_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~84_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~98_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux25~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux25~4_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[6]~12_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux25~6_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux25~5_combout\ : std_logic;
SIGNAL \inst6|PC[6]~42_combout\ : std_logic;
SIGNAL \inst1|Mux0_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~2_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~138_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~139_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_1_S2~140_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[4]~54_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[4]~55_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux|RESULT[4]~27_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux27~1_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux27~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux27~3_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux27~4_combout\ : std_logic;
SIGNAL \inst6|PC[4]~44_combout\ : std_logic;
SIGNAL \inst1|Mux0_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~9_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_SELECT~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux0~4_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux0~5_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[30]~61\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[31]~62_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux0~6_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S3~2_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[31]~0_combout\ : std_logic;
SIGNAL \inst6|oparand1_mux_haz|RESULT[31]~1_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~1_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~3_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~5_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~7_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~9_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~11_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~13_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~15_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~17_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~19_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~21_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~23_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~25_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~27_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~29_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~31_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~33_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~35_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~37_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~39_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~41_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~43_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~45_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~47_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~49_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~51_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~53_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~55_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~57_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~59_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~61_cout\ : std_logic;
SIGNAL \inst6|myBranchSelect|LessThan1~62_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~28_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~29_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S1~30_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S2~28_combout\ : std_logic;
SIGNAL \inst6|myAlu|INTER_ADD[3]~6_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux28~2_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~103_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux28~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux28~1_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux28~3_combout\ : std_logic;
SIGNAL \inst6|PC[3]~55_combout\ : std_logic;
SIGNAL \inst6|PC[3]~45_combout\ : std_logic;
SIGNAL \inst1|Mux0_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~7_combout\ : std_logic;
SIGNAL \inst6|myControl|Equal10~0_combout\ : std_logic;
SIGNAL \inst6|PR_BRANCH_SELECT_S2~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][13]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux18~1_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~54_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~55_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~56_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[13]~36_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[13]~37_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~7_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][14]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux17~0_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~51_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~52_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_2_S2~53_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[14]~34_combout\ : std_logic;
SIGNAL \inst6|oparand2_mux_haz|RESULT[14]~35_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~8_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~5_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~9_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~15_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Equal0~0_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~16_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~13_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~10_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~12_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~14_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~17_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~19_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|Mux0~20_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|MUX_OUT~0_combout\ : std_logic;
SIGNAL \inst6|PC[5]~43_combout\ : std_logic;
SIGNAL \inst1|Mux10~2_combout\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~3_combout\ : std_logic;
SIGNAL \inst6|myControl|oparand_2_select~0_combout\ : std_logic;
SIGNAL \inst6|PR_OPERAND2_SEL~q\ : std_logic;
SIGNAL \inst6|oparand2_mux|RESULT[14]~17_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~7_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|ShiftRight0~8_combout\ : std_logic;
SIGNAL \inst6|PC[2]~56_combout\ : std_logic;
SIGNAL \inst6|PC[2]~46_combout\ : std_logic;
SIGNAL \inst1|Mux6~0_combout\ : std_logic;
SIGNAL \inst1|Mux6~1_combout\ : std_logic;
SIGNAL \inst6|PR_INSTRUCTION~6_combout\ : std_logic;
SIGNAL \inst6|myControl|Equal13~0_combout\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_SELECT_S2~0_combout\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_SELECT_S3~0_combout\ : std_logic;
SIGNAL \inst6|PR_REG_WRITE_SELECT_S4~0_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S3~29_combout\ : std_logic;
SIGNAL \inst6|PR_PC_S4~29_combout\ : std_logic;
SIGNAL \inst6|PR_DATA_CACHE_OUT~29_combout\ : std_logic;
SIGNAL \inst6|PR_ALU_OUT_S4~29_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[2]~58_combout\ : std_logic;
SIGNAL \inst6|regWriteSelMUX|RESULT[2]~59_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~11_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][2]~q\ : std_logic;
SIGNAL \REGISTER_ADDR[1]~input_o\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][2]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][2]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux93~2_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux93~3_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux93~4_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][1]~q\ : std_logic;
SIGNAL \REGISTER_ADDR[0]~input_o\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][1]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux94~2_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux94~3_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux94~4_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][3]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][3]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux92~2_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux92~3_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux92~4_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][0]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][0]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][0]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux95~2_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux95~3_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux95~5_combout\ : std_logic;
SIGNAL \inst5|WideOr0~0_combout\ : std_logic;
SIGNAL \inst5|WideOr1~0_combout\ : std_logic;
SIGNAL \inst5|WideOr2~0_combout\ : std_logic;
SIGNAL \inst5|WideOr3~0_combout\ : std_logic;
SIGNAL \inst5|WideOr4~0_combout\ : std_logic;
SIGNAL \inst5|WideOr5~0_combout\ : std_logic;
SIGNAL \inst5|WideOr6~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][5]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][5]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][5]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux90~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][5]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][5]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][5]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][5]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux90~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][5]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux90~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][5]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux90~3_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux90~4_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux88~0_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux88~1_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][7]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][7]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][7]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux88~2_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux88~3_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux88~4_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][6]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[6][6]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][6]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][6]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux89~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][6]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux89~1_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux89~4_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][4]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][4]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux91~2_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux91~3_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][4]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[7][4]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][4]~q\ : std_logic;
SIGNAL \inst6|myreg|Mux91~1_combout\ : std_logic;
SIGNAL \inst6|myreg|Mux91~4_combout\ : std_logic;
SIGNAL \inst5|WideOr7~0_combout\ : std_logic;
SIGNAL \inst5|WideOr8~0_combout\ : std_logic;
SIGNAL \inst5|WideOr9~0_combout\ : std_logic;
SIGNAL \inst5|WideOr10~0_combout\ : std_logic;
SIGNAL \inst5|WideOr11~0_combout\ : std_logic;
SIGNAL \inst5|WideOr12~0_combout\ : std_logic;
SIGNAL \inst5|WideOr13~0_combout\ : std_logic;
SIGNAL \inst2|DEBUG_READ_ACC~combout\ : std_logic;
SIGNAL \inst|u0|ST~14_combout\ : std_logic;
SIGNAL \inst|u0|preStart~feeder_combout\ : std_logic;
SIGNAL \inst|u0|preStart~q\ : std_logic;
SIGNAL \inst|u0|oDone~0_combout\ : std_logic;
SIGNAL \inst|u0|oDone~1_combout\ : std_logic;
SIGNAL \inst|u0|oDone~q\ : std_logic;
SIGNAL \inst|mDLY[0]~18_combout\ : std_logic;
SIGNAL \inst|mDLY[14]~47_combout\ : std_logic;
SIGNAL \inst|LUT_INDEX[1]~4_combout\ : std_logic;
SIGNAL \inst|LUT_INDEX[2]~0_combout\ : std_logic;
SIGNAL \inst|LUT_INDEX[2]~3_combout\ : std_logic;
SIGNAL \inst|LUT_INDEX[3]~2_combout\ : std_logic;
SIGNAL \inst|LUT_INDEX[4]~1_combout\ : std_logic;
SIGNAL \inst|LUT_INDEX[5]~5_combout\ : std_logic;
SIGNAL \inst|LUT_INDEX[5]~6_combout\ : std_logic;
SIGNAL \inst|Mux1~0_combout\ : std_logic;
SIGNAL \inst|LessThan0~0_combout\ : std_logic;
SIGNAL \inst|mDLY[17]~40_combout\ : std_logic;
SIGNAL \inst|LessThan1~0_combout\ : std_logic;
SIGNAL \inst|mDLY[4]~26_combout\ : std_logic;
SIGNAL \inst|LessThan1~1_combout\ : std_logic;
SIGNAL \inst|LessThan1~2_combout\ : std_logic;
SIGNAL \inst|LessThan1~3_combout\ : std_logic;
SIGNAL \inst|LessThan1~4_combout\ : std_logic;
SIGNAL \inst|mDLY[0]~19\ : std_logic;
SIGNAL \inst|mDLY[1]~20_combout\ : std_logic;
SIGNAL \inst|mDLY[1]~21\ : std_logic;
SIGNAL \inst|mDLY[2]~22_combout\ : std_logic;
SIGNAL \inst|mDLY[2]~23\ : std_logic;
SIGNAL \inst|mDLY[3]~24_combout\ : std_logic;
SIGNAL \inst|mDLY[3]~25\ : std_logic;
SIGNAL \inst|mDLY[4]~27\ : std_logic;
SIGNAL \inst|mDLY[5]~28_combout\ : std_logic;
SIGNAL \inst|mDLY[5]~29\ : std_logic;
SIGNAL \inst|mDLY[6]~31\ : std_logic;
SIGNAL \inst|mDLY[7]~32_combout\ : std_logic;
SIGNAL \inst|mDLY[7]~33\ : std_logic;
SIGNAL \inst|mDLY[8]~35\ : std_logic;
SIGNAL \inst|mDLY[9]~36_combout\ : std_logic;
SIGNAL \inst|mDLY[9]~37\ : std_logic;
SIGNAL \inst|mDLY[10]~38_combout\ : std_logic;
SIGNAL \inst|mDLY[10]~39\ : std_logic;
SIGNAL \inst|mDLY[11]~41_combout\ : std_logic;
SIGNAL \inst|mDLY[11]~42\ : std_logic;
SIGNAL \inst|mDLY[12]~44\ : std_logic;
SIGNAL \inst|mDLY[13]~45_combout\ : std_logic;
SIGNAL \inst|mDLY[13]~46\ : std_logic;
SIGNAL \inst|mDLY[14]~48\ : std_logic;
SIGNAL \inst|mDLY[15]~50\ : std_logic;
SIGNAL \inst|mDLY[16]~51_combout\ : std_logic;
SIGNAL \inst|mDLY[16]~52\ : std_logic;
SIGNAL \inst|mDLY[17]~53_combout\ : std_logic;
SIGNAL \inst|mLCD_ST~18_combout\ : std_logic;
SIGNAL \inst|mLCD_ST~19_combout\ : std_logic;
SIGNAL \inst|mLCD_ST.000001~0_combout\ : std_logic;
SIGNAL \inst|mLCD_ST.000001~q\ : std_logic;
SIGNAL \inst|Selector3~0_combout\ : std_logic;
SIGNAL \inst|mLCD_ST.000010~q\ : std_logic;
SIGNAL \inst|Selector4~0_combout\ : std_logic;
SIGNAL \inst|mLCD_ST.000011~q\ : std_logic;
SIGNAL \inst|Selector0~1_combout\ : std_logic;
SIGNAL \inst|mLCD_Start~q\ : std_logic;
SIGNAL \inst|u0|mStart~0_combout\ : std_logic;
SIGNAL \inst|u0|mStart~q\ : std_logic;
SIGNAL \inst|u0|ST.11~q\ : std_logic;
SIGNAL \inst|u0|ST.00~0_combout\ : std_logic;
SIGNAL \inst|u0|ST.00~q\ : std_logic;
SIGNAL \inst|u0|ST.01~0_combout\ : std_logic;
SIGNAL \inst|u0|ST.01~q\ : std_logic;
SIGNAL \inst|u0|Selector4~0_combout\ : std_logic;
SIGNAL \inst|u0|Add0~1\ : std_logic;
SIGNAL \inst|u0|Add0~2_combout\ : std_logic;
SIGNAL \inst|u0|Selector2~1_combout\ : std_logic;
SIGNAL \inst|u0|Selector7~0_combout\ : std_logic;
SIGNAL \inst|u0|Add0~3\ : std_logic;
SIGNAL \inst|u0|Add0~5\ : std_logic;
SIGNAL \inst|u0|Add0~7\ : std_logic;
SIGNAL \inst|u0|Add0~8_combout\ : std_logic;
SIGNAL \inst|u0|Selector4~1_combout\ : std_logic;
SIGNAL \inst|u0|Selector2~0_combout\ : std_logic;
SIGNAL \inst|u0|ST.10~q\ : std_logic;
SIGNAL \inst|u0|Selector3~0_combout\ : std_logic;
SIGNAL \inst|u0|LCD_EN~q\ : std_logic;
SIGNAL \inst|Mux0~0_combout\ : std_logic;
SIGNAL \inst|Mux0~1_combout\ : std_logic;
SIGNAL \inst|mLCD_RS~feeder_combout\ : std_logic;
SIGNAL \inst|mLCD_ST.000000~0_combout\ : std_logic;
SIGNAL \inst|mLCD_ST.000000~q\ : std_logic;
SIGNAL \inst|mLCD_RS~0_combout\ : std_logic;
SIGNAL \inst|mLCD_RS~q\ : std_logic;
SIGNAL \inst|Mux1~2_combout\ : std_logic;
SIGNAL \inst|Mux1~1_combout\ : std_logic;
SIGNAL \inst|Mux1~3_combout\ : std_logic;
SIGNAL \inst|Mux1~4_combout\ : std_logic;
SIGNAL \inst|Mux1~5_combout\ : std_logic;
SIGNAL \inst|mLCD_DATA[7]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][2]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][2]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[5][3]~q\ : std_logic;
SIGNAL \inst|Mux3~2_combout\ : std_logic;
SIGNAL \inst|LUT_DATA[6]~7_combout\ : std_logic;
SIGNAL \inst|Mux3~1_combout\ : std_logic;
SIGNAL \inst|LUT_INDEX[0]~7_combout\ : std_logic;
SIGNAL \inst|Mux2~7_combout\ : std_logic;
SIGNAL \inst|Mux2~8_combout\ : std_logic;
SIGNAL \inst|Mux2~9_combout\ : std_logic;
SIGNAL \inst|hex7c|WideOr0~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][6]~q\ : std_logic;
SIGNAL \inst|hex8c|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|LUT_DATA[6]~5_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[2][2]~q\ : std_logic;
SIGNAL \inst|Mux3~0_combout\ : std_logic;
SIGNAL \inst|Mux2~4_combout\ : std_logic;
SIGNAL \inst|hex6c|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|Mux2~5_combout\ : std_logic;
SIGNAL \inst|Mux2~6_combout\ : std_logic;
SIGNAL \inst|Mux2~10_combout\ : std_logic;
SIGNAL \inst|LUT_DATA[6]~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][3]~q\ : std_logic;
SIGNAL \inst|Mux2~11_combout\ : std_logic;
SIGNAL \inst|LUT_DATA[6]~10_combout\ : std_logic;
SIGNAL \inst|hex3c|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|Mux2~12_combout\ : std_logic;
SIGNAL \inst|Mux2~13_combout\ : std_logic;
SIGNAL \inst|Mux5~2_combout\ : std_logic;
SIGNAL \inst|Mux2~14_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[1][6]~q\ : std_logic;
SIGNAL \inst|hex4c|WideOr0~0_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][5]~q\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[0][6]~q\ : std_logic;
SIGNAL \inst|Mux3~3_combout\ : std_logic;
SIGNAL \inst|LUT_DATA[6]~9_combout\ : std_logic;
SIGNAL \inst|LUT_DATA[6]~8_combout\ : std_logic;
SIGNAL \inst|Mux2~15_combout\ : std_logic;
SIGNAL \inst|Mux2~16_combout\ : std_logic;
SIGNAL \inst|Mux2~17_combout\ : std_logic;
SIGNAL \inst|Mux2~18_combout\ : std_logic;
SIGNAL \inst|Mux2~19_combout\ : std_logic;
SIGNAL \inst|Mux3~4_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][2]~q\ : std_logic;
SIGNAL \inst|Mux3~13_combout\ : std_logic;
SIGNAL \inst|Mux3~14_combout\ : std_logic;
SIGNAL \inst|Mux3~12_combout\ : std_logic;
SIGNAL \inst|Mux3~15_combout\ : std_logic;
SIGNAL \inst|Mux3~10_combout\ : std_logic;
SIGNAL \inst|Mux3~8_combout\ : std_logic;
SIGNAL \inst|Mux3~9_combout\ : std_logic;
SIGNAL \inst|Mux3~11_combout\ : std_logic;
SIGNAL \inst|Mux3~5_combout\ : std_logic;
SIGNAL \inst|Mux3~7_combout\ : std_logic;
SIGNAL \inst|Mux3~16_combout\ : std_logic;
SIGNAL \inst|Mux3~17_combout\ : std_logic;
SIGNAL \inst|mLCD_DATA[5]~feeder_combout\ : std_logic;
SIGNAL \inst|mLCD_DATA[4]~feeder_combout\ : std_logic;
SIGNAL \inst|hex11c|Decoder0~0_combout\ : std_logic;
SIGNAL \inst|hex8c|Decoder0~0_combout\ : std_logic;
SIGNAL \inst|hex7c|Decoder0~0_combout\ : std_logic;
SIGNAL \inst|LUT_DATA[6]~6_combout\ : std_logic;
SIGNAL \inst|Mux5~3_combout\ : std_logic;
SIGNAL \inst|Mux5~4_combout\ : std_logic;
SIGNAL \inst|Mux5~5_combout\ : std_logic;
SIGNAL \inst|Mux5~8_combout\ : std_logic;
SIGNAL \inst|LUT_DATA[3]~1_combout\ : std_logic;
SIGNAL \inst|Mux5~9_combout\ : std_logic;
SIGNAL \inst|Mux5~10_combout\ : std_logic;
SIGNAL \inst|hex4c|Decoder0~0_combout\ : std_logic;
SIGNAL \inst|hex3c|Decoder0~0_combout\ : std_logic;
SIGNAL \inst|Mux5~15_combout\ : std_logic;
SIGNAL \inst|Mux5~12_combout\ : std_logic;
SIGNAL \inst|Mux5~13_combout\ : std_logic;
SIGNAL \inst|Mux5~11_combout\ : std_logic;
SIGNAL \inst|Mux5~14_combout\ : std_logic;
SIGNAL \inst|Mux5~16_combout\ : std_logic;
SIGNAL \inst|Mux5~17_combout\ : std_logic;
SIGNAL \inst|mLCD_DATA[3]~feeder_combout\ : std_logic;
SIGNAL \inst|Mux6~23_combout\ : std_logic;
SIGNAL \inst|hex2c|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|Mux6~9_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][4]~feeder_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][4]~q\ : std_logic;
SIGNAL \inst|hex10c|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|Mux6~8_combout\ : std_logic;
SIGNAL \inst|Mux6~10_combout\ : std_logic;
SIGNAL \inst|hex3c|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|hex4c|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|Mux6~13_combout\ : std_logic;
SIGNAL \inst|Mux6~14_combout\ : std_logic;
SIGNAL \inst|Mux6~15_combout\ : std_logic;
SIGNAL \inst|hex12c|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|hex1c|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|Mux6~19_combout\ : std_logic;
SIGNAL \inst|Mux6~20_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[3][0]~q\ : std_logic;
SIGNAL \inst|hex7c|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|hex8c|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|hex5c|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|Mux6~16_combout\ : std_logic;
SIGNAL \inst|Mux6~17_combout\ : std_logic;
SIGNAL \inst|Mux6~18_combout\ : std_logic;
SIGNAL \inst|Mux6~21_combout\ : std_logic;
SIGNAL \inst|Mux6~22_combout\ : std_logic;
SIGNAL \inst|mLCD_DATA[2]~feeder_combout\ : std_logic;
SIGNAL \inst|hex7c|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|hex8c|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|hex6c|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|hex5c|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|Mux7~0_combout\ : std_logic;
SIGNAL \inst|Mux7~1_combout\ : std_logic;
SIGNAL \inst|Mux7~2_combout\ : std_logic;
SIGNAL \inst|hex1c|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|Mux7~3_combout\ : std_logic;
SIGNAL \inst|Mux7~4_combout\ : std_logic;
SIGNAL \inst|Mux7~5_combout\ : std_logic;
SIGNAL \inst|LUT_DATA[1]~2_combout\ : std_logic;
SIGNAL \inst6|myreg|REGISTERS[4][0]~q\ : std_logic;
SIGNAL \inst|hex9c|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|Mux7~6_combout\ : std_logic;
SIGNAL \inst|hex2c|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|Mux7~8_combout\ : std_logic;
SIGNAL \inst|Mux7~9_combout\ : std_logic;
SIGNAL \inst|hex10c|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|Mux7~7_combout\ : std_logic;
SIGNAL \inst|Mux7~10_combout\ : std_logic;
SIGNAL \inst|Mux7~11_combout\ : std_logic;
SIGNAL \inst|mLCD_DATA[1]~feeder_combout\ : std_logic;
SIGNAL \inst|hex7c|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|hex8c|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|hex5c|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|Mux8~0_combout\ : std_logic;
SIGNAL \inst|hex6c|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|Mux8~1_combout\ : std_logic;
SIGNAL \inst|Mux8~2_combout\ : std_logic;
SIGNAL \inst|hex12c|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|hex1c|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|Mux8~3_combout\ : std_logic;
SIGNAL \inst|Mux8~4_combout\ : std_logic;
SIGNAL \inst|Mux8~5_combout\ : std_logic;
SIGNAL \inst|LUT_DATA[0]~3_combout\ : std_logic;
SIGNAL \inst|hex3c|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|Mux8~6_combout\ : std_logic;
SIGNAL \inst|hex10c|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|Mux8~7_combout\ : std_logic;
SIGNAL \inst|Mux8~8_combout\ : std_logic;
SIGNAL \inst|hex4c|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|hex2c|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|Mux8~11_combout\ : std_logic;
SIGNAL \inst|Mux8~12_combout\ : std_logic;
SIGNAL \inst|Mux8~13_combout\ : std_logic;
SIGNAL \inst|Mux8~14_combout\ : std_logic;
SIGNAL \inst|mLCD_DATA[0]~feeder_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[30]~84\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[31]~85_combout\ : std_logic;
SIGNAL \inst6|PC[31]~16_combout\ : std_logic;
SIGNAL \inst6|PC[30]~17_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[29]~81_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux2~0_combout\ : std_logic;
SIGNAL \inst6|myAlu|Mux2~1_combout\ : std_logic;
SIGNAL \inst6|muxjump|RESULT[29]~1_combout\ : std_logic;
SIGNAL \inst6|PC[29]~18_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[28]~79_combout\ : std_logic;
SIGNAL \inst6|muxjump|RESULT[28]~2_combout\ : std_logic;
SIGNAL \inst6|PC[28]~19_combout\ : std_logic;
SIGNAL \inst6|PC[27]~20_combout\ : std_logic;
SIGNAL \inst6|PC[25]~22_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[23]~69_combout\ : std_logic;
SIGNAL \inst6|PC[23]~49_combout\ : std_logic;
SIGNAL \inst6|PC[23]~24_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[21]~65_combout\ : std_logic;
SIGNAL \inst6|PC[21]~51_combout\ : std_logic;
SIGNAL \inst6|PC[21]~26_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[19]~61_combout\ : std_logic;
SIGNAL \inst6|PC[19]~53_combout\ : std_logic;
SIGNAL \inst6|PC[19]~28_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[17]~57_combout\ : std_logic;
SIGNAL \inst6|PC[17]~30_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[15]~53_combout\ : std_logic;
SIGNAL \inst6|PC[15]~32_combout\ : std_logic;
SIGNAL \inst6|PC_PLUS_4[14]~51_combout\ : std_logic;
SIGNAL \inst6|PC[14]~33_combout\ : std_logic;
SIGNAL \inst6|PC[11]~36_combout\ : std_logic;
SIGNAL \inst3|count\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \inst6|REG_WRITE_DATA_S5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|REG_READ_ADDR2_S3\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst6|REG_READ_ADDR2_S2\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst6|REG_READ_ADDR1_S2\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst6|PR_REG_WRITE_SELECT_S4\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|PR_REG_WRITE_SELECT_S3\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|PR_REG_WRITE_SELECT_S2\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S5\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S4\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S3\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst6|PR_REGISTER_WRITE_ADDR_S2\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst6|PR_PC_S4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|PR_PC_S3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|PR_PC_S2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|PR_PC_S1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|PR_MEM_WRITE_S3\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst6|PR_MEM_WRITE_S2\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst6|PR_MEM_READ_S4\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|PR_MEM_READ_S3\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|PR_MEM_READ_S2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|PR_INSTRUCTION\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|PR_IMMEDIATE_SELECT_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|PR_DATA_CACHE_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|PR_DATA_2_S3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|PR_DATA_2_S2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|PR_DATA_1_S2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|PR_BRANCH_SELECT_S2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6|PR_ALU_SELECT\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst6|PR_ALU_OUT_S4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|PR_ALU_OUT_S3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|PC_PLUS_4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|myAlu|INTER_AND\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mLCD_DATA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|mDLY\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|LUT_INDEX\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|LUT_DATA\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|u0|Cont\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \inst5|ALT_INV_WideOr13~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \inst6|myBranchSelect|ALT_INV_MUX_OUT~0_combout\ : std_logic;

BEGIN

reset_led <= ww_reset_led;
ww_reset <= reset;
clock_led <= ww_clock_led;
ww_pin_name1 <= pin_name1;
seg_1_A <= ww_seg_1_A;
ww_REGISTER_ADDR <= REGISTER_ADDR;
seg_1_B <= ww_seg_1_B;
seg_1_C <= ww_seg_1_C;
seg_1_D <= ww_seg_1_D;
seg_1_E <= ww_seg_1_E;
seg_1_F <= ww_seg_1_F;
seg_1_G <= ww_seg_1_G;
seg_2_A <= ww_seg_2_A;
seg_2_B <= ww_seg_2_B;
seg_2_C <= ww_seg_2_C;
seg_2_D <= ww_seg_2_D;
seg_2_E <= ww_seg_2_E;
seg_2_F <= ww_seg_2_F;
seg_2_G <= ww_seg_2_G;
read <= ww_read;
write <= ww_write;
LCD_RW <= ww_LCD_RW;
LCD_EN <= ww_LCD_EN;
LCD_RS <= ww_LCD_RS;
DEBUG_CONTROL <= ww_DEBUG_CONTROL;
LCD_DATA <= ww_LCD_DATA;
pc <= ww_pc;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst6|PC[9]~38_combout\ & \inst6|PC[8]~40_combout\ & \inst6|PC[7]~41_combout\ & \inst6|PC[6]~42_combout\ & \inst6|PC[5]~43_combout\ & \inst6|PC[4]~44_combout\ & \inst6|PC[3]~45_combout\ & 
\inst6|PC[2]~46_combout\);

\inst1|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst1|Mux0_rtl_0|auto_generated|ram_block1a1\ <= \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst1|Mux0_rtl_0|auto_generated|ram_block1a2\ <= \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst1|Mux0_rtl_0|auto_generated|ram_block1a3\ <= \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst1|Mux0_rtl_0|auto_generated|ram_block1a4\ <= \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst1|Mux0_rtl_0|auto_generated|ram_block1a5\ <= \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst1|Mux0_rtl_0|auto_generated|ram_block1a6\ <= \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst1|Mux0_rtl_0|auto_generated|ram_block1a7\ <= \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst1|Mux0_rtl_0|auto_generated|ram_block1a8\ <= \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst1|Mux0_rtl_0|auto_generated|ram_block1a9\ <= \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);

\pin_name1~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pin_name1~input_o\);

\inst3|clk_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst3|clk_out~q\);
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\inst5|ALT_INV_WideOr13~0_combout\ <= NOT \inst5|WideOr13~0_combout\;
\inst5|ALT_INV_WideOr6~0_combout\ <= NOT \inst5|WideOr6~0_combout\;
\inst6|myBranchSelect|ALT_INV_MUX_OUT~0_combout\ <= NOT \inst6|myBranchSelect|MUX_OUT~0_combout\;

-- Location: FF_X65_Y54_N1
\inst6|PR_IMMEDIATE_SELECT_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_IMMEDIATE_SELECT_OUT[17]~2_combout\,
	asdata => \inst6|PR_INSTRUCTION\(12),
	sclr => \ALT_INV_reset~input_o\,
	sload => \inst6|myControl|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(17));

-- Location: FF_X65_Y54_N31
\inst6|PR_IMMEDIATE_SELECT_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_IMMEDIATE_SELECT_OUT[13]~5_combout\,
	asdata => \inst6|PR_INSTRUCTION\(12),
	sclr => \ALT_INV_reset~input_o\,
	sload => \inst6|myControl|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(13));

-- Location: LCCOMB_X59_Y51_N8
\inst6|myAlu|INTER_ADD[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[4]~8_combout\ = ((\inst6|oparand1_mux|RESULT[4]~27_combout\ $ (\inst6|oparand2_mux|RESULT[4]~27_combout\ $ (!\inst6|myAlu|INTER_ADD[3]~7\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[4]~9\ = CARRY((\inst6|oparand1_mux|RESULT[4]~27_combout\ & ((\inst6|oparand2_mux|RESULT[4]~27_combout\) # (!\inst6|myAlu|INTER_ADD[3]~7\))) # (!\inst6|oparand1_mux|RESULT[4]~27_combout\ & (\inst6|oparand2_mux|RESULT[4]~27_combout\ & 
-- !\inst6|myAlu|INTER_ADD[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[4]~27_combout\,
	datab => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[3]~7\,
	combout => \inst6|myAlu|INTER_ADD[4]~8_combout\,
	cout => \inst6|myAlu|INTER_ADD[4]~9\);

-- Location: LCCOMB_X59_Y51_N18
\inst6|myAlu|INTER_ADD[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[9]~18_combout\ = (\inst6|oparand1_mux|RESULT[9]~22_combout\ & ((\inst6|oparand2_mux|RESULT[9]~22_combout\ & (\inst6|myAlu|INTER_ADD[8]~17\ & VCC)) # (!\inst6|oparand2_mux|RESULT[9]~22_combout\ & (!\inst6|myAlu|INTER_ADD[8]~17\)))) # 
-- (!\inst6|oparand1_mux|RESULT[9]~22_combout\ & ((\inst6|oparand2_mux|RESULT[9]~22_combout\ & (!\inst6|myAlu|INTER_ADD[8]~17\)) # (!\inst6|oparand2_mux|RESULT[9]~22_combout\ & ((\inst6|myAlu|INTER_ADD[8]~17\) # (GND)))))
-- \inst6|myAlu|INTER_ADD[9]~19\ = CARRY((\inst6|oparand1_mux|RESULT[9]~22_combout\ & (!\inst6|oparand2_mux|RESULT[9]~22_combout\ & !\inst6|myAlu|INTER_ADD[8]~17\)) # (!\inst6|oparand1_mux|RESULT[9]~22_combout\ & ((!\inst6|myAlu|INTER_ADD[8]~17\) # 
-- (!\inst6|oparand2_mux|RESULT[9]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[9]~22_combout\,
	datab => \inst6|oparand2_mux|RESULT[9]~22_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[8]~17\,
	combout => \inst6|myAlu|INTER_ADD[9]~18_combout\,
	cout => \inst6|myAlu|INTER_ADD[9]~19\);

-- Location: FF_X57_Y53_N15
\inst6|PC_PLUS_4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[24]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(24));

-- Location: FF_X57_Y53_N11
\inst6|PC_PLUS_4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[22]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(22));

-- Location: FF_X57_Y53_N3
\inst6|PC_PLUS_4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[18]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(18));

-- Location: FF_X57_Y54_N23
\inst6|PC_PLUS_4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[12]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(12));

-- Location: FF_X57_Y54_N15
\inst6|PC_PLUS_4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[8]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(8));

-- Location: FF_X57_Y54_N11
\inst6|PC_PLUS_4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[6]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(6));

-- Location: FF_X57_Y54_N9
\inst6|PC_PLUS_4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[5]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(5));

-- Location: FF_X57_Y54_N5
\inst6|PC_PLUS_4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[3]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(3));

-- Location: LCCOMB_X113_Y36_N26
\inst3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~10_combout\ = (\inst3|count\(5) & (!\inst3|Add0~9\)) # (!\inst3|count\(5) & ((\inst3|Add0~9\) # (GND)))
-- \inst3|Add0~11\ = CARRY((!\inst3|Add0~9\) # (!\inst3|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(5),
	datad => VCC,
	cin => \inst3|Add0~9\,
	combout => \inst3|Add0~10_combout\,
	cout => \inst3|Add0~11\);

-- Location: LCCOMB_X113_Y36_N30
\inst3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~14_combout\ = (\inst3|count\(7) & (!\inst3|Add0~13\)) # (!\inst3|count\(7) & ((\inst3|Add0~13\) # (GND)))
-- \inst3|Add0~15\ = CARRY((!\inst3|Add0~13\) # (!\inst3|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(7),
	datad => VCC,
	cin => \inst3|Add0~13\,
	combout => \inst3|Add0~14_combout\,
	cout => \inst3|Add0~15\);

-- Location: LCCOMB_X113_Y35_N24
\inst3|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~40_combout\ = (\inst3|count\(20) & (\inst3|Add0~39\ $ (GND))) # (!\inst3|count\(20) & (!\inst3|Add0~39\ & VCC))
-- \inst3|Add0~41\ = CARRY((\inst3|count\(20) & !\inst3|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(20),
	datad => VCC,
	cin => \inst3|Add0~39\,
	combout => \inst3|Add0~40_combout\,
	cout => \inst3|Add0~41\);

-- Location: LCCOMB_X57_Y54_N4
\inst6|PC_PLUS_4[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[3]~29_combout\ = (\inst6|PC[3]~45_combout\ & (\inst6|PC[2]~46_combout\ $ (VCC))) # (!\inst6|PC[3]~45_combout\ & (\inst6|PC[2]~46_combout\ & VCC))
-- \inst6|PC_PLUS_4[3]~30\ = CARRY((\inst6|PC[3]~45_combout\ & \inst6|PC[2]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[3]~45_combout\,
	datab => \inst6|PC[2]~46_combout\,
	datad => VCC,
	combout => \inst6|PC_PLUS_4[3]~29_combout\,
	cout => \inst6|PC_PLUS_4[3]~30\);

-- Location: LCCOMB_X57_Y54_N8
\inst6|PC_PLUS_4[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[5]~33_combout\ = (\inst6|PC[5]~43_combout\ & (\inst6|PC_PLUS_4[4]~32\ $ (GND))) # (!\inst6|PC[5]~43_combout\ & (!\inst6|PC_PLUS_4[4]~32\ & VCC))
-- \inst6|PC_PLUS_4[5]~34\ = CARRY((\inst6|PC[5]~43_combout\ & !\inst6|PC_PLUS_4[4]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[5]~43_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[4]~32\,
	combout => \inst6|PC_PLUS_4[5]~33_combout\,
	cout => \inst6|PC_PLUS_4[5]~34\);

-- Location: LCCOMB_X57_Y54_N10
\inst6|PC_PLUS_4[6]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[6]~35_combout\ = (\inst6|PC[6]~42_combout\ & (!\inst6|PC_PLUS_4[5]~34\)) # (!\inst6|PC[6]~42_combout\ & ((\inst6|PC_PLUS_4[5]~34\) # (GND)))
-- \inst6|PC_PLUS_4[6]~36\ = CARRY((!\inst6|PC_PLUS_4[5]~34\) # (!\inst6|PC[6]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[6]~42_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[5]~34\,
	combout => \inst6|PC_PLUS_4[6]~35_combout\,
	cout => \inst6|PC_PLUS_4[6]~36\);

-- Location: LCCOMB_X57_Y54_N14
\inst6|PC_PLUS_4[8]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[8]~39_combout\ = (\inst6|PC[8]~40_combout\ & (!\inst6|PC_PLUS_4[7]~38\)) # (!\inst6|PC[8]~40_combout\ & ((\inst6|PC_PLUS_4[7]~38\) # (GND)))
-- \inst6|PC_PLUS_4[8]~40\ = CARRY((!\inst6|PC_PLUS_4[7]~38\) # (!\inst6|PC[8]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[8]~40_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[7]~38\,
	combout => \inst6|PC_PLUS_4[8]~39_combout\,
	cout => \inst6|PC_PLUS_4[8]~40\);

-- Location: LCCOMB_X57_Y54_N22
\inst6|PC_PLUS_4[12]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[12]~47_combout\ = (\inst6|PC[12]~35_combout\ & (!\inst6|PC_PLUS_4[11]~46\)) # (!\inst6|PC[12]~35_combout\ & ((\inst6|PC_PLUS_4[11]~46\) # (GND)))
-- \inst6|PC_PLUS_4[12]~48\ = CARRY((!\inst6|PC_PLUS_4[11]~46\) # (!\inst6|PC[12]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[12]~35_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[11]~46\,
	combout => \inst6|PC_PLUS_4[12]~47_combout\,
	cout => \inst6|PC_PLUS_4[12]~48\);

-- Location: LCCOMB_X57_Y53_N2
\inst6|PC_PLUS_4[18]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[18]~59_combout\ = (\inst6|PC[18]~29_combout\ & (!\inst6|PC_PLUS_4[17]~58\)) # (!\inst6|PC[18]~29_combout\ & ((\inst6|PC_PLUS_4[17]~58\) # (GND)))
-- \inst6|PC_PLUS_4[18]~60\ = CARRY((!\inst6|PC_PLUS_4[17]~58\) # (!\inst6|PC[18]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[18]~29_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[17]~58\,
	combout => \inst6|PC_PLUS_4[18]~59_combout\,
	cout => \inst6|PC_PLUS_4[18]~60\);

-- Location: LCCOMB_X57_Y53_N10
\inst6|PC_PLUS_4[22]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[22]~67_combout\ = (\inst6|PC[22]~25_combout\ & (!\inst6|PC_PLUS_4[21]~66\)) # (!\inst6|PC[22]~25_combout\ & ((\inst6|PC_PLUS_4[21]~66\) # (GND)))
-- \inst6|PC_PLUS_4[22]~68\ = CARRY((!\inst6|PC_PLUS_4[21]~66\) # (!\inst6|PC[22]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[22]~25_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[21]~66\,
	combout => \inst6|PC_PLUS_4[22]~67_combout\,
	cout => \inst6|PC_PLUS_4[22]~68\);

-- Location: LCCOMB_X57_Y53_N14
\inst6|PC_PLUS_4[24]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[24]~71_combout\ = (\inst6|PC[24]~23_combout\ & (!\inst6|PC_PLUS_4[23]~70\)) # (!\inst6|PC[24]~23_combout\ & ((\inst6|PC_PLUS_4[23]~70\) # (GND)))
-- \inst6|PC_PLUS_4[24]~72\ = CARRY((!\inst6|PC_PLUS_4[23]~70\) # (!\inst6|PC[24]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[24]~23_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[23]~70\,
	combout => \inst6|PC_PLUS_4[24]~71_combout\,
	cout => \inst6|PC_PLUS_4[24]~72\);

-- Location: LCCOMB_X65_Y54_N0
\inst6|PR_IMMEDIATE_SELECT_OUT[17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_IMMEDIATE_SELECT_OUT[17]~2_combout\ = (\inst6|myImmediate|Mux13~0_combout\ & ((\inst6|myImmediate|Mux31~0_combout\))) # (!\inst6|myImmediate|Mux13~0_combout\ & (\inst6|PR_INSTRUCTION\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|myImmediate|Mux31~0_combout\,
	datad => \inst6|myImmediate|Mux13~0_combout\,
	combout => \inst6|PR_IMMEDIATE_SELECT_OUT[17]~2_combout\);

-- Location: LCCOMB_X65_Y54_N30
\inst6|PR_IMMEDIATE_SELECT_OUT[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_IMMEDIATE_SELECT_OUT[13]~5_combout\ = (\inst6|myImmediate|Mux13~0_combout\ & ((\inst6|myImmediate|Mux31~0_combout\))) # (!\inst6|myImmediate|Mux13~0_combout\ & (\inst6|PR_INSTRUCTION\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(13),
	datab => \inst6|myImmediate|Mux31~0_combout\,
	datad => \inst6|myImmediate|Mux13~0_combout\,
	combout => \inst6|PR_IMMEDIATE_SELECT_OUT[13]~5_combout\);

-- Location: FF_X73_Y54_N7
\inst|mDLY[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[12]~43_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(12));

-- Location: FF_X73_Y55_N27
\inst|mDLY[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[6]~30_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(6));

-- Location: FF_X73_Y55_N31
\inst|mDLY[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[8]~34_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(8));

-- Location: FF_X73_Y54_N13
\inst|mDLY[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[15]~49_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(15));

-- Location: M9K_X64_Y54_N0
\inst1|Mux0_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00BC0000000000000000B200904022000C1802A900C840300",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RV32IM_pipeline.system0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ins_memory:inst1|altsyncram:Mux0_rtl_0|altsyncram_c311:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 10,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst3|clk_out~clkctrl_outclk\,
	ena0 => \reset~input_o\,
	portaaddr => \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X75_Y52_N12
\inst|u0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Add0~0_combout\ = \inst|u0|Cont\(0) $ (VCC)
-- \inst|u0|Add0~1\ = CARRY(\inst|u0|Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|u0|Cont\(0),
	datad => VCC,
	combout => \inst|u0|Add0~0_combout\,
	cout => \inst|u0|Add0~1\);

-- Location: LCCOMB_X75_Y52_N16
\inst|u0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Add0~4_combout\ = (\inst|u0|Cont\(2) & (\inst|u0|Add0~3\ $ (GND))) # (!\inst|u0|Cont\(2) & (!\inst|u0|Add0~3\ & VCC))
-- \inst|u0|Add0~5\ = CARRY((\inst|u0|Cont\(2) & !\inst|u0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|u0|Cont\(2),
	datad => VCC,
	cin => \inst|u0|Add0~3\,
	combout => \inst|u0|Add0~4_combout\,
	cout => \inst|u0|Add0~5\);

-- Location: LCCOMB_X75_Y52_N18
\inst|u0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Add0~6_combout\ = (\inst|u0|Cont\(3) & (!\inst|u0|Add0~5\)) # (!\inst|u0|Cont\(3) & ((\inst|u0|Add0~5\) # (GND)))
-- \inst|u0|Add0~7\ = CARRY((!\inst|u0|Add0~5\) # (!\inst|u0|Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|u0|Cont\(3),
	datad => VCC,
	cin => \inst|u0|Add0~5\,
	combout => \inst|u0|Add0~6_combout\,
	cout => \inst|u0|Add0~7\);

-- Location: LCCOMB_X73_Y55_N26
\inst|mDLY[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[6]~30_combout\ = (\inst|mDLY\(6) & (\inst|mDLY[5]~29\ $ (GND))) # (!\inst|mDLY\(6) & (!\inst|mDLY[5]~29\ & VCC))
-- \inst|mDLY[6]~31\ = CARRY((\inst|mDLY\(6) & !\inst|mDLY[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mDLY\(6),
	datad => VCC,
	cin => \inst|mDLY[5]~29\,
	combout => \inst|mDLY[6]~30_combout\,
	cout => \inst|mDLY[6]~31\);

-- Location: LCCOMB_X73_Y55_N30
\inst|mDLY[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[8]~34_combout\ = (\inst|mDLY\(8) & (\inst|mDLY[7]~33\ $ (GND))) # (!\inst|mDLY\(8) & (!\inst|mDLY[7]~33\ & VCC))
-- \inst|mDLY[8]~35\ = CARRY((\inst|mDLY\(8) & !\inst|mDLY[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mDLY\(8),
	datad => VCC,
	cin => \inst|mDLY[7]~33\,
	combout => \inst|mDLY[8]~34_combout\,
	cout => \inst|mDLY[8]~35\);

-- Location: LCCOMB_X73_Y54_N6
\inst|mDLY[12]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[12]~43_combout\ = (\inst|mDLY\(12) & (\inst|mDLY[11]~42\ $ (GND))) # (!\inst|mDLY\(12) & (!\inst|mDLY[11]~42\ & VCC))
-- \inst|mDLY[12]~44\ = CARRY((\inst|mDLY\(12) & !\inst|mDLY[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mDLY\(12),
	datad => VCC,
	cin => \inst|mDLY[11]~42\,
	combout => \inst|mDLY[12]~43_combout\,
	cout => \inst|mDLY[12]~44\);

-- Location: LCCOMB_X73_Y54_N12
\inst|mDLY[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[15]~49_combout\ = (\inst|mDLY\(15) & (!\inst|mDLY[14]~48\)) # (!\inst|mDLY\(15) & ((\inst|mDLY[14]~48\) # (GND)))
-- \inst|mDLY[15]~50\ = CARRY((!\inst|mDLY[14]~48\) # (!\inst|mDLY\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mDLY\(15),
	datad => VCC,
	cin => \inst|mDLY[14]~48\,
	combout => \inst|mDLY[15]~49_combout\,
	cout => \inst|mDLY[15]~50\);

-- Location: FF_X76_Y49_N1
\inst6|myreg|REGISTERS[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~0_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][0]~q\);

-- Location: FF_X69_Y50_N25
\inst6|myreg|REGISTERS[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][0]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][0]~q\);

-- Location: LCCOMB_X70_Y50_N16
\inst6|myreg|Mux95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux95~0_combout\ = (\REGISTER_ADDR[0]~input_o\ & (((\REGISTER_ADDR[1]~input_o\)))) # (!\REGISTER_ADDR[0]~input_o\ & ((\REGISTER_ADDR[1]~input_o\ & ((\inst6|myreg|REGISTERS[6][0]~q\))) # (!\REGISTER_ADDR[1]~input_o\ & 
-- (\inst6|myreg|REGISTERS[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \inst6|myreg|REGISTERS[4][0]~q\,
	datac => \REGISTER_ADDR[1]~input_o\,
	datad => \inst6|myreg|REGISTERS[6][0]~q\,
	combout => \inst6|myreg|Mux95~0_combout\);

-- Location: FF_X70_Y50_N27
\inst6|myreg|REGISTERS[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][0]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][0]~q\);

-- Location: LCCOMB_X70_Y50_N24
\inst6|myreg|Mux95~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux95~1_combout\ = (\REGISTER_ADDR[0]~input_o\ & ((\inst6|myreg|Mux95~0_combout\ & (\inst6|myreg|REGISTERS[7][0]~q\)) # (!\inst6|myreg|Mux95~0_combout\ & ((\inst6|myreg|REGISTERS[5][0]~q\))))) # (!\REGISTER_ADDR[0]~input_o\ & 
-- (((\inst6|myreg|Mux95~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][0]~q\,
	datab => \inst6|myreg|REGISTERS[5][0]~q\,
	datac => \REGISTER_ADDR[0]~input_o\,
	datad => \inst6|myreg|Mux95~0_combout\,
	combout => \inst6|myreg|Mux95~1_combout\);

-- Location: LCCOMB_X70_Y50_N2
\inst6|myreg|Mux94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux94~0_combout\ = (\REGISTER_ADDR[0]~input_o\ & (((\REGISTER_ADDR[1]~input_o\)))) # (!\REGISTER_ADDR[0]~input_o\ & ((\REGISTER_ADDR[1]~input_o\ & (\inst6|myreg|REGISTERS[6][1]~q\)) # (!\REGISTER_ADDR[1]~input_o\ & 
-- ((\inst6|myreg|REGISTERS[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \inst6|myreg|REGISTERS[6][1]~q\,
	datac => \inst6|myreg|REGISTERS[4][1]~q\,
	datad => \REGISTER_ADDR[1]~input_o\,
	combout => \inst6|myreg|Mux94~0_combout\);

-- Location: LCCOMB_X70_Y50_N10
\inst6|myreg|Mux94~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux94~1_combout\ = (\REGISTER_ADDR[0]~input_o\ & ((\inst6|myreg|Mux94~0_combout\ & (\inst6|myreg|REGISTERS[7][1]~q\)) # (!\inst6|myreg|Mux94~0_combout\ & ((\inst6|myreg|REGISTERS[5][1]~q\))))) # (!\REGISTER_ADDR[0]~input_o\ & 
-- (((\inst6|myreg|Mux94~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \inst6|myreg|REGISTERS[7][1]~q\,
	datac => \inst6|myreg|REGISTERS[5][1]~q\,
	datad => \inst6|myreg|Mux94~0_combout\,
	combout => \inst6|myreg|Mux94~1_combout\);

-- Location: FF_X69_Y50_N13
\inst6|myreg|REGISTERS[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][2]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][2]~q\);

-- Location: LCCOMB_X70_Y50_N0
\inst6|myreg|Mux93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux93~0_combout\ = (\REGISTER_ADDR[0]~input_o\ & (((\REGISTER_ADDR[1]~input_o\)))) # (!\REGISTER_ADDR[0]~input_o\ & ((\REGISTER_ADDR[1]~input_o\ & ((\inst6|myreg|REGISTERS[6][2]~q\))) # (!\REGISTER_ADDR[1]~input_o\ & 
-- (\inst6|myreg|REGISTERS[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \inst6|myreg|REGISTERS[4][2]~q\,
	datac => \REGISTER_ADDR[1]~input_o\,
	datad => \inst6|myreg|REGISTERS[6][2]~q\,
	combout => \inst6|myreg|Mux93~0_combout\);

-- Location: FF_X70_Y50_N31
\inst6|myreg|REGISTERS[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][2]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][2]~q\);

-- Location: LCCOMB_X70_Y50_N12
\inst6|myreg|Mux93~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux93~1_combout\ = (\inst6|myreg|Mux93~0_combout\ & ((\inst6|myreg|REGISTERS[7][2]~q\) # ((!\REGISTER_ADDR[0]~input_o\)))) # (!\inst6|myreg|Mux93~0_combout\ & (((\REGISTER_ADDR[0]~input_o\ & \inst6|myreg|REGISTERS[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][2]~q\,
	datab => \inst6|myreg|Mux93~0_combout\,
	datac => \REGISTER_ADDR[0]~input_o\,
	datad => \inst6|myreg|REGISTERS[5][2]~q\,
	combout => \inst6|myreg|Mux93~1_combout\);

-- Location: FF_X65_Y51_N31
\inst6|myreg|REGISTERS[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][3]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][3]~q\);

-- Location: LCCOMB_X65_Y50_N20
\inst6|myreg|Mux92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux92~0_combout\ = (\REGISTER_ADDR[0]~input_o\ & (\REGISTER_ADDR[1]~input_o\)) # (!\REGISTER_ADDR[0]~input_o\ & ((\REGISTER_ADDR[1]~input_o\ & (\inst6|myreg|REGISTERS[6][3]~q\)) # (!\REGISTER_ADDR[1]~input_o\ & 
-- ((\inst6|myreg|REGISTERS[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \REGISTER_ADDR[1]~input_o\,
	datac => \inst6|myreg|REGISTERS[6][3]~q\,
	datad => \inst6|myreg|REGISTERS[4][3]~q\,
	combout => \inst6|myreg|Mux92~0_combout\);

-- Location: FF_X65_Y50_N3
\inst6|myreg|REGISTERS[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][3]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][3]~q\);

-- Location: LCCOMB_X65_Y50_N28
\inst6|myreg|Mux92~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux92~1_combout\ = (\REGISTER_ADDR[0]~input_o\ & ((\inst6|myreg|Mux92~0_combout\ & ((\inst6|myreg|REGISTERS[7][3]~q\))) # (!\inst6|myreg|Mux92~0_combout\ & (\inst6|myreg|REGISTERS[5][3]~q\)))) # (!\REGISTER_ADDR[0]~input_o\ & 
-- (\inst6|myreg|Mux92~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \inst6|myreg|Mux92~0_combout\,
	datac => \inst6|myreg|REGISTERS[5][3]~q\,
	datad => \inst6|myreg|REGISTERS[7][3]~q\,
	combout => \inst6|myreg|Mux92~1_combout\);

-- Location: FF_X70_Y49_N21
\inst6|myreg|REGISTERS[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][4]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][4]~q\);

-- Location: LCCOMB_X70_Y49_N26
\inst6|myreg|Mux91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux91~0_combout\ = (\REGISTER_ADDR[1]~input_o\ & (((\REGISTER_ADDR[0]~input_o\) # (\inst6|myreg|REGISTERS[6][4]~q\)))) # (!\REGISTER_ADDR[1]~input_o\ & (\inst6|myreg|REGISTERS[4][4]~q\ & (!\REGISTER_ADDR[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[1]~input_o\,
	datab => \inst6|myreg|REGISTERS[4][4]~q\,
	datac => \REGISTER_ADDR[0]~input_o\,
	datad => \inst6|myreg|REGISTERS[6][4]~q\,
	combout => \inst6|myreg|Mux91~0_combout\);

-- Location: FF_X70_Y50_N19
\inst6|myreg|REGISTERS[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][6]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][6]~q\);

-- Location: LCCOMB_X73_Y48_N18
\inst6|myreg|Mux89~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux89~2_combout\ = (\REGISTER_ADDR[0]~input_o\ & ((\REGISTER_ADDR[1]~input_o\) # ((\inst6|myreg|REGISTERS[1][6]~q\)))) # (!\REGISTER_ADDR[0]~input_o\ & (!\REGISTER_ADDR[1]~input_o\ & (\inst6|myreg|REGISTERS[0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \REGISTER_ADDR[1]~input_o\,
	datac => \inst6|myreg|REGISTERS[0][6]~q\,
	datad => \inst6|myreg|REGISTERS[1][6]~q\,
	combout => \inst6|myreg|Mux89~2_combout\);

-- Location: LCCOMB_X75_Y48_N12
\inst6|myreg|Mux89~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux89~3_combout\ = (\REGISTER_ADDR[1]~input_o\ & ((\inst6|myreg|Mux89~2_combout\ & (\inst6|myreg|REGISTERS[3][6]~q\)) # (!\inst6|myreg|Mux89~2_combout\ & ((\inst6|myreg|REGISTERS[2][6]~q\))))) # (!\REGISTER_ADDR[1]~input_o\ & 
-- (\inst6|myreg|Mux89~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[1]~input_o\,
	datab => \inst6|myreg|Mux89~2_combout\,
	datac => \inst6|myreg|REGISTERS[3][6]~q\,
	datad => \inst6|myreg|REGISTERS[2][6]~q\,
	combout => \inst6|myreg|Mux89~3_combout\);

-- Location: LCCOMB_X62_Y50_N20
\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\ = (\inst6|REG_READ_ADDR1_S2\(1) & ((\inst6|REG_READ_ADDR1_S2\(0) $ (\inst6|PR_REGISTER_WRITE_ADDR_S4\(0))) # (!\inst6|PR_REGISTER_WRITE_ADDR_S4\(1)))) # (!\inst6|REG_READ_ADDR1_S2\(1) & 
-- ((\inst6|PR_REGISTER_WRITE_ADDR_S4\(1)) # (\inst6|REG_READ_ADDR1_S2\(0) $ (\inst6|PR_REGISTER_WRITE_ADDR_S4\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_READ_ADDR1_S2\(1),
	datab => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1),
	datac => \inst6|REG_READ_ADDR1_S2\(0),
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0),
	combout => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\);

-- Location: FF_X58_Y49_N31
\inst6|PR_DATA_1_S2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(31));

-- Location: FF_X61_Y46_N13
\inst6|PR_ALU_OUT_S4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(30));

-- Location: FF_X61_Y46_N11
\inst6|PR_DATA_CACHE_OUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(30));

-- Location: LCCOMB_X61_Y46_N12
\inst6|regWriteSelMUX|RESULT[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[30]~2_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(30)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(30),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_ALU_OUT_S4\(30),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	combout => \inst6|regWriteSelMUX|RESULT[30]~2_combout\);

-- Location: FF_X57_Y48_N17
\inst6|PR_DATA_CACHE_OUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(29));

-- Location: FF_X58_Y48_N31
\inst6|PR_DATA_1_S2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(28));

-- Location: FF_X58_Y48_N7
\inst6|PR_DATA_2_S2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(28));

-- Location: LCCOMB_X58_Y48_N6
\inst6|oparand2_mux_haz|RESULT[28]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[28]~6_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (\inst6|PR_ALU_OUT_S3\(28))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_DATA_2_S2\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(28),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datac => \inst6|PR_DATA_2_S2\(28),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[28]~6_combout\);

-- Location: FF_X63_Y51_N11
\inst6|PR_ALU_OUT_S4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(27));

-- Location: FF_X63_Y51_N9
\inst6|PR_DATA_CACHE_OUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_CACHE_OUT~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(27));

-- Location: LCCOMB_X63_Y51_N10
\inst6|regWriteSelMUX|RESULT[27]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[27]~8_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(27)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(27),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_ALU_OUT_S4\(27),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[27]~8_combout\);

-- Location: FF_X62_Y50_N3
\inst6|PR_DATA_1_S2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(24));

-- Location: FF_X62_Y48_N1
\inst6|PR_DATA_1_S2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(23));

-- Location: FF_X62_Y48_N25
\inst6|PR_DATA_2_S2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S2~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(23));

-- Location: FF_X62_Y49_N23
\inst6|PR_DATA_CACHE_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(21));

-- Location: FF_X59_Y48_N23
\inst6|PR_DATA_2_S2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S2~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(21));

-- Location: FF_X59_Y48_N27
\inst6|PR_DATA_CACHE_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_CACHE_OUT~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(20));

-- Location: FF_X66_Y48_N17
\inst6|PR_DATA_1_S2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(20));

-- Location: FF_X59_Y48_N15
\inst6|PR_DATA_2_S2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S2~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(20));

-- Location: FF_X59_Y49_N7
\inst6|PR_DATA_2_S2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~38_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(19));

-- Location: FF_X62_Y47_N7
\inst6|PR_DATA_CACHE_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_CACHE_OUT~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(18));

-- Location: FF_X59_Y49_N23
\inst6|PR_DATA_1_S2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(18));

-- Location: FF_X61_Y51_N3
\inst6|PR_DATA_CACHE_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(12));

-- Location: FF_X61_Y51_N27
\inst6|PR_ALU_OUT_S3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(12));

-- Location: FF_X62_Y51_N17
\inst6|PR_DATA_1_S2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(11));

-- Location: FF_X61_Y50_N23
\inst6|PR_DATA_2_S2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~68_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(9));

-- Location: FF_X62_Y54_N23
\inst6|PR_DATA_CACHE_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(8));

-- Location: FF_X62_Y54_N5
\inst6|PR_DATA_1_S2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(8));

-- Location: FF_X62_Y53_N9
\inst6|PR_DATA_CACHE_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_CACHE_OUT~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(7));

-- Location: FF_X61_Y53_N1
\inst6|PR_DATA_1_S2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~130_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(6));

-- Location: FF_X60_Y49_N31
\inst6|PR_DATA_CACHE_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_CACHE_OUT~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(5));

-- Location: FF_X60_Y49_N23
\inst6|PR_DATA_1_S2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(5));

-- Location: FF_X63_Y49_N1
\inst6|PR_DATA_CACHE_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(3));

-- Location: FF_X60_Y51_N5
\inst6|PR_DATA_1_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~145_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(3));

-- Location: FF_X60_Y51_N27
\inst6|PR_DATA_1_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~150_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(2));

-- Location: FF_X61_Y50_N1
\inst6|PR_DATA_2_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S2~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(1));

-- Location: FF_X63_Y52_N15
\inst6|PR_DATA_1_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(0));

-- Location: FF_X63_Y52_N31
\inst6|PR_DATA_CACHE_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(0));

-- Location: FF_X63_Y52_N27
\inst6|REG_WRITE_DATA_S5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[0]~63_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(0));

-- Location: FF_X61_Y52_N15
\inst6|PR_DATA_2_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~95_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(0));

-- Location: LCCOMB_X57_Y52_N26
\inst6|myBranchSelect|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~0_combout\ = (\inst6|oparand2_mux_haz|RESULT[0]~64_combout\ & (\inst6|oparand1_mux_haz|RESULT[0]~63_combout\ & (\inst6|oparand2_mux_haz|RESULT[1]~61_combout\ $ (!\inst6|oparand1_mux_haz|RESULT[1]~61_combout\)))) # 
-- (!\inst6|oparand2_mux_haz|RESULT[0]~64_combout\ & (!\inst6|oparand1_mux_haz|RESULT[0]~63_combout\ & (\inst6|oparand2_mux_haz|RESULT[1]~61_combout\ $ (!\inst6|oparand1_mux_haz|RESULT[1]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[0]~64_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[1]~61_combout\,
	datac => \inst6|oparand1_mux_haz|RESULT[0]~63_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[1]~61_combout\,
	combout => \inst6|myBranchSelect|Mux0~0_combout\);

-- Location: LCCOMB_X60_Y51_N22
\inst6|myBranchSelect|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~1_combout\ = (\inst6|oparand2_mux_haz|RESULT[2]~59_combout\ & (\inst6|oparand1_mux_haz|RESULT[2]~59_combout\ & (\inst6|oparand1_mux_haz|RESULT[3]~57_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[3]~57_combout\)))) # 
-- (!\inst6|oparand2_mux_haz|RESULT[2]~59_combout\ & (!\inst6|oparand1_mux_haz|RESULT[2]~59_combout\ & (\inst6|oparand1_mux_haz|RESULT[3]~57_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[3]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[2]~59_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[3]~57_combout\,
	datac => \inst6|oparand2_mux_haz|RESULT[3]~57_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[2]~59_combout\,
	combout => \inst6|myBranchSelect|Mux0~1_combout\);

-- Location: LCCOMB_X60_Y49_N8
\inst6|myBranchSelect|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~2_combout\ = (\inst6|oparand2_mux_haz|RESULT[4]~55_combout\ & (\inst6|oparand1_mux_haz|RESULT[4]~55_combout\ & (\inst6|oparand1_mux_haz|RESULT[5]~53_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[5]~53_combout\)))) # 
-- (!\inst6|oparand2_mux_haz|RESULT[4]~55_combout\ & (!\inst6|oparand1_mux_haz|RESULT[4]~55_combout\ & (\inst6|oparand1_mux_haz|RESULT[5]~53_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[5]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[4]~55_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[5]~53_combout\,
	datac => \inst6|oparand1_mux_haz|RESULT[4]~55_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[5]~53_combout\,
	combout => \inst6|myBranchSelect|Mux0~2_combout\);

-- Location: LCCOMB_X62_Y53_N24
\inst6|myBranchSelect|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~3_combout\ = (\inst6|oparand1_mux_haz|RESULT[7]~49_combout\ & (\inst6|oparand2_mux_haz|RESULT[7]~49_combout\ & (\inst6|oparand2_mux_haz|RESULT[6]~51_combout\ $ (!\inst6|oparand1_mux_haz|RESULT[6]~51_combout\)))) # 
-- (!\inst6|oparand1_mux_haz|RESULT[7]~49_combout\ & (!\inst6|oparand2_mux_haz|RESULT[7]~49_combout\ & (\inst6|oparand2_mux_haz|RESULT[6]~51_combout\ $ (!\inst6|oparand1_mux_haz|RESULT[6]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[7]~49_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[7]~49_combout\,
	datac => \inst6|oparand2_mux_haz|RESULT[6]~51_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[6]~51_combout\,
	combout => \inst6|myBranchSelect|Mux0~3_combout\);

-- Location: LCCOMB_X58_Y52_N12
\inst6|myBranchSelect|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~4_combout\ = (\inst6|myBranchSelect|Mux0~0_combout\ & (\inst6|myBranchSelect|Mux0~2_combout\ & (\inst6|myBranchSelect|Mux0~3_combout\ & \inst6|myBranchSelect|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|Mux0~0_combout\,
	datab => \inst6|myBranchSelect|Mux0~2_combout\,
	datac => \inst6|myBranchSelect|Mux0~3_combout\,
	datad => \inst6|myBranchSelect|Mux0~1_combout\,
	combout => \inst6|myBranchSelect|Mux0~4_combout\);

-- Location: LCCOMB_X62_Y51_N24
\inst6|myBranchSelect|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~6_combout\ = (\inst6|oparand1_mux_haz|RESULT[10]~43_combout\ & (\inst6|oparand2_mux_haz|RESULT[10]~43_combout\ & (\inst6|oparand1_mux_haz|RESULT[11]~41_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[11]~41_combout\)))) # 
-- (!\inst6|oparand1_mux_haz|RESULT[10]~43_combout\ & (!\inst6|oparand2_mux_haz|RESULT[10]~43_combout\ & (\inst6|oparand1_mux_haz|RESULT[11]~41_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[11]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[10]~43_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[11]~41_combout\,
	datac => \inst6|oparand2_mux_haz|RESULT[11]~41_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[10]~43_combout\,
	combout => \inst6|myBranchSelect|Mux0~6_combout\);

-- Location: LCCOMB_X59_Y49_N8
\inst6|myBranchSelect|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~11_combout\ = (\inst6|oparand1_mux_haz|RESULT[18]~27_combout\ & (\inst6|oparand2_mux_haz|RESULT[18]~27_combout\ & (\inst6|oparand1_mux_haz|RESULT[19]~25_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[19]~25_combout\)))) # 
-- (!\inst6|oparand1_mux_haz|RESULT[18]~27_combout\ & (!\inst6|oparand2_mux_haz|RESULT[18]~27_combout\ & (\inst6|oparand1_mux_haz|RESULT[19]~25_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[19]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[18]~27_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[19]~25_combout\,
	datac => \inst6|oparand2_mux_haz|RESULT[19]~25_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[18]~27_combout\,
	combout => \inst6|myBranchSelect|Mux0~11_combout\);

-- Location: LCCOMB_X58_Y49_N4
\inst6|myBranchSelect|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~18_combout\ = (\inst6|oparand1_mux_haz|RESULT[30]~3_combout\ & (\inst6|oparand2_mux_haz|RESULT[30]~3_combout\ & (\inst6|oparand1_mux_haz|RESULT[31]~1_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[31]~1_combout\)))) # 
-- (!\inst6|oparand1_mux_haz|RESULT[30]~3_combout\ & (!\inst6|oparand2_mux_haz|RESULT[30]~3_combout\ & (\inst6|oparand1_mux_haz|RESULT[31]~1_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[31]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[30]~3_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[31]~1_combout\,
	datac => \inst6|oparand2_mux_haz|RESULT[31]~1_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[30]~3_combout\,
	combout => \inst6|myBranchSelect|Mux0~18_combout\);

-- Location: FF_X57_Y48_N11
\inst6|PR_PC_S2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(28));

-- Location: FF_X59_Y49_N17
\inst6|PR_IMMEDIATE_SELECT_OUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_IMMEDIATE_SELECT_OUT~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(18));

-- Location: LCCOMB_X60_Y48_N26
\inst6|oparand2_mux|RESULT[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[17]~14_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(17))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[17]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_IMMEDIATE_SELECT_OUT\(17),
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datad => \inst6|oparand2_mux_haz|RESULT[17]~29_combout\,
	combout => \inst6|oparand2_mux|RESULT[17]~14_combout\);

-- Location: LCCOMB_X61_Y52_N22
\inst6|oparand2_mux|RESULT[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[13]~18_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|PR_IMMEDIATE_SELECT_OUT\(13)))) # (!\inst6|PR_OPERAND2_SEL~q\ & (\inst6|oparand2_mux_haz|RESULT[13]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datab => \inst6|oparand2_mux_haz|RESULT[13]~37_combout\,
	datad => \inst6|PR_IMMEDIATE_SELECT_OUT\(13),
	combout => \inst6|oparand2_mux|RESULT[13]~18_combout\);

-- Location: FF_X61_Y53_N13
\inst6|PR_PC_S2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(6));

-- Location: LCCOMB_X59_Y52_N26
\inst6|myAlu|ShiftRight0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~1_combout\ = (\inst6|oparand2_mux|RESULT[29]~2_combout\) # ((\inst6|oparand2_mux|RESULT[31]~0_combout\) # ((\inst6|oparand2_mux|RESULT[30]~1_combout\) # (\inst6|oparand2_mux|RESULT[28]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[29]~2_combout\,
	datab => \inst6|oparand2_mux|RESULT[31]~0_combout\,
	datac => \inst6|oparand2_mux|RESULT[30]~1_combout\,
	datad => \inst6|oparand2_mux|RESULT[28]~3_combout\,
	combout => \inst6|myAlu|ShiftRight0~1_combout\);

-- Location: LCCOMB_X57_Y50_N30
\inst6|myAlu|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux3~0_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand1_mux|RESULT[28]~3_combout\ & \inst6|oparand2_mux|RESULT[28]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|oparand1_mux|RESULT[28]~3_combout\,
	datac => \inst6|oparand2_mux|RESULT[28]~3_combout\,
	combout => \inst6|myAlu|Mux3~0_combout\);

-- Location: LCCOMB_X57_Y49_N12
\inst6|myAlu|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux3~1_combout\ = (\inst6|PR_ALU_SELECT\(0) & ((\inst6|myAlu|Mux3~0_combout\) # ((\inst6|myAlu|Mux0~3_combout\ & \inst6|myAlu|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux0~3_combout\,
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|myAlu|Mux3~0_combout\,
	datad => \inst6|myAlu|ShiftRight0~16_combout\,
	combout => \inst6|myAlu|Mux3~1_combout\);

-- Location: LCCOMB_X57_Y50_N12
\inst6|myAlu|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux5~2_combout\ = (\inst6|oparand1_mux|RESULT[26]~5_combout\ & (\inst6|oparand2_mux|RESULT[26]~5_combout\ & \inst6|PR_ALU_SELECT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand1_mux|RESULT[26]~5_combout\,
	datac => \inst6|oparand2_mux|RESULT[26]~5_combout\,
	datad => \inst6|PR_ALU_SELECT\(1),
	combout => \inst6|myAlu|Mux5~2_combout\);

-- Location: LCCOMB_X57_Y51_N16
\inst6|myAlu|ShiftRight0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~40_combout\ = (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[31]~0_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & 
-- ((\inst6|oparand1_mux|RESULT[30]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datab => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[31]~0_combout\,
	datad => \inst6|oparand1_mux|RESULT[30]~1_combout\,
	combout => \inst6|myAlu|ShiftRight0~40_combout\);

-- Location: LCCOMB_X57_Y52_N10
\inst6|myAlu|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux14~2_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand1_mux|RESULT[17]~14_combout\ & \inst6|oparand2_mux|RESULT[17]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|oparand1_mux|RESULT[17]~14_combout\,
	datad => \inst6|oparand2_mux|RESULT[17]~14_combout\,
	combout => \inst6|myAlu|Mux14~2_combout\);

-- Location: LCCOMB_X58_Y54_N6
\inst6|myAlu|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux24~1_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand1_mux|RESULT[7]~24_combout\ & (\inst6|oparand2_mux|RESULT[7]~24_combout\ & \inst6|PR_ALU_SELECT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|oparand1_mux|RESULT[7]~24_combout\,
	datac => \inst6|oparand2_mux|RESULT[7]~24_combout\,
	datad => \inst6|PR_ALU_SELECT\(0),
	combout => \inst6|myAlu|Mux24~1_combout\);

-- Location: LCCOMB_X61_Y54_N6
\inst6|myAlu|ShiftRight0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~96_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~87_combout\))) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~95_combout\,
	datad => \inst6|myAlu|ShiftRight0~87_combout\,
	combout => \inst6|myAlu|ShiftRight0~96_combout\);

-- Location: LCCOMB_X58_Y54_N10
\inst6|myAlu|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux25~2_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand1_mux|RESULT[6]~25_combout\ & (\inst6|oparand2_mux|RESULT[6]~25_combout\ & \inst6|PR_ALU_SELECT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|oparand1_mux|RESULT[6]~25_combout\,
	datac => \inst6|oparand2_mux|RESULT[6]~25_combout\,
	datad => \inst6|PR_ALU_SELECT\(0),
	combout => \inst6|myAlu|Mux25~2_combout\);

-- Location: LCCOMB_X58_Y50_N30
\inst6|myAlu|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux26~5_combout\ = (\inst6|PR_ALU_SELECT\(0) & (\inst6|PR_ALU_SELECT\(1) & (!\inst6|PR_OPERAND2_SEL~q\ & \inst6|oparand2_mux_haz|RESULT[5]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|PR_OPERAND2_SEL~q\,
	datad => \inst6|oparand2_mux_haz|RESULT[5]~53_combout\,
	combout => \inst6|myAlu|Mux26~5_combout\);

-- Location: LCCOMB_X59_Y53_N10
\inst6|myAlu|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux27~0_combout\ = (!\inst6|PR_ALU_SELECT\(0) & (\inst6|myAlu|INTER_ADD[4]~8_combout\ & !\inst6|PR_ALU_SELECT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|myAlu|INTER_ADD[4]~8_combout\,
	datad => \inst6|PR_ALU_SELECT\(1),
	combout => \inst6|myAlu|Mux27~0_combout\);

-- Location: LCCOMB_X55_Y51_N26
\inst6|myAlu|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux29~1_combout\ = (!\inst6|PR_ALU_SELECT\(1) & \inst6|PR_ALU_SELECT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|PR_ALU_SELECT\(0),
	combout => \inst6|myAlu|Mux29~1_combout\);

-- Location: LCCOMB_X60_Y51_N26
\inst6|myAlu|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux29~2_combout\ = \inst6|PR_ALU_SELECT\(1) $ (\inst6|PR_ALU_SELECT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|PR_ALU_SELECT\(0),
	combout => \inst6|myAlu|Mux29~2_combout\);

-- Location: FF_X56_Y52_N23
\inst6|PC_PLUS_4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[2]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(2));

-- Location: LCCOMB_X60_Y53_N22
\inst6|myAlu|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux30~0_combout\ = (\inst6|PR_ALU_SELECT\(0) & (!\inst6|myAlu|ShiftRight0~22_combout\ & (!\inst6|myAlu|ShiftRight0~5_combout\ & !\inst6|myAlu|ShiftRight0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|myAlu|ShiftRight0~22_combout\,
	datac => \inst6|myAlu|ShiftRight0~5_combout\,
	datad => \inst6|myAlu|ShiftRight0~0_combout\,
	combout => \inst6|myAlu|Mux30~0_combout\);

-- Location: LCCOMB_X60_Y53_N0
\inst6|myAlu|ShiftRight0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~105_combout\ = (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[2]~29_combout\))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & 
-- (\inst6|oparand1_mux|RESULT[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[1]~30_combout\,
	datab => \inst6|oparand1_mux|RESULT[2]~29_combout\,
	datac => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datad => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	combout => \inst6|myAlu|ShiftRight0~105_combout\);

-- Location: LCCOMB_X60_Y53_N18
\inst6|myAlu|ShiftRight0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~106_combout\ = (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~105_combout\) # ((\inst6|myAlu|ShiftRight0~103_combout\ & \inst6|oparand2_mux|RESULT[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datab => \inst6|myAlu|ShiftRight0~105_combout\,
	datac => \inst6|myAlu|ShiftRight0~103_combout\,
	datad => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	combout => \inst6|myAlu|ShiftRight0~106_combout\);

-- Location: FF_X113_Y34_N13
\inst3|count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(30));

-- Location: FF_X113_Y34_N11
\inst3|count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(29));

-- Location: FF_X113_Y34_N7
\inst3|count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(27));

-- Location: FF_X113_Y35_N31
\inst3|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(23));

-- Location: FF_X113_Y35_N27
\inst3|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(21));

-- Location: FF_X114_Y35_N7
\inst3|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(20));

-- Location: FF_X114_Y35_N3
\inst3|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|count~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(17));

-- Location: FF_X113_Y35_N13
\inst3|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(14));

-- Location: FF_X113_Y35_N11
\inst3|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(13));

-- Location: FF_X113_Y35_N7
\inst3|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(11));

-- Location: FF_X114_Y35_N31
\inst3|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(10));

-- Location: FF_X114_Y35_N1
\inst3|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|count~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(7));

-- Location: FF_X113_Y36_N27
\inst3|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(5));

-- Location: FF_X113_Y36_N23
\inst3|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(3));

-- Location: LCCOMB_X113_Y36_N6
\inst3|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~1_combout\ = (\inst3|Add0~14_combout\ & (!\inst3|Add0~10_combout\ & (!\inst3|Add0~12_combout\ & !\inst3|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~14_combout\,
	datab => \inst3|Add0~10_combout\,
	datac => \inst3|Add0~12_combout\,
	datad => \inst3|Add0~8_combout\,
	combout => \inst3|Equal0~1_combout\);

-- Location: LCCOMB_X68_Y50_N2
\inst6|myreg|REGISTERS[5][19]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][19]~1_combout\ = (\inst6|PR_REGISTER_WRITE_ADDR_S4\(2) & \inst6|PR_REG_WRITE_EN_S4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REGISTER_WRITE_ADDR_S4\(2),
	datad => \inst6|PR_REG_WRITE_EN_S4~q\,
	combout => \inst6|myreg|REGISTERS[5][19]~1_combout\);

-- Location: LCCOMB_X68_Y50_N12
\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\ = (!\inst6|PR_REGISTER_WRITE_ADDR_S4\(2) & \inst6|PR_REG_WRITE_EN_S4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REGISTER_WRITE_ADDR_S4\(2),
	datad => \inst6|PR_REG_WRITE_EN_S4~q\,
	combout => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\);

-- Location: FF_X67_Y49_N5
\inst6|myreg|REGISTERS[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~17_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][31]~q\);

-- Location: FF_X67_Y51_N5
\inst6|myreg|REGISTERS[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][31]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][31]~q\);

-- Location: FF_X66_Y51_N9
\inst6|myreg|REGISTERS[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~17_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][31]~q\);

-- Location: LCCOMB_X66_Y51_N8
\inst6|PR_DATA_1_S2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~0_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][31]~q\) # ((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & (((\inst6|myreg|REGISTERS[4][31]~q\ & !\inst6|PR_INSTRUCTION\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|myreg|REGISTERS[6][31]~q\,
	datac => \inst6|myreg|REGISTERS[4][31]~q\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~0_combout\);

-- Location: FF_X70_Y49_N9
\inst6|myreg|REGISTERS[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][31]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][31]~q\);

-- Location: LCCOMB_X67_Y49_N4
\inst6|PR_DATA_1_S2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~1_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~0_combout\ & (\inst6|myreg|REGISTERS[7][31]~q\)) # (!\inst6|PR_DATA_1_S2~0_combout\ & ((\inst6|myreg|REGISTERS[5][31]~q\))))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][31]~q\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|REGISTERS[5][31]~q\,
	datad => \inst6|PR_DATA_1_S2~0_combout\,
	combout => \inst6|PR_DATA_1_S2~1_combout\);

-- Location: FF_X68_Y49_N1
\inst6|myreg|REGISTERS[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~17_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][31]~q\);

-- Location: LCCOMB_X68_Y49_N0
\inst6|myreg|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux0~1_combout\ = (\inst6|myreg|REGISTERS[1][31]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[1][31]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux0~1_combout\);

-- Location: FF_X69_Y49_N3
\inst6|myreg|REGISTERS[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~17_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][31]~q\);

-- Location: LCCOMB_X69_Y49_N2
\inst6|myreg|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux0~2_combout\ = (\inst6|myreg|REGISTERS[0][31]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[0][31]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux0~2_combout\);

-- Location: LCCOMB_X68_Y49_N30
\inst6|PR_DATA_1_S2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~2_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|myreg|Mux0~1_combout\) # (\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux0~2_combout\ & ((!\inst6|PR_INSTRUCTION\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux0~2_combout\,
	datab => \inst6|myreg|Mux0~1_combout\,
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~2_combout\);

-- Location: LCCOMB_X68_Y49_N4
\inst6|PR_DATA_1_S2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~3_combout\ = (\inst6|PR_DATA_1_S2~2_combout\ & (((\inst6|myreg|Mux0~3_combout\) # (!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~2_combout\ & (\inst6|myreg|Mux0~0_combout\ & ((\inst6|PR_INSTRUCTION\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux0~0_combout\,
	datab => \inst6|myreg|Mux0~3_combout\,
	datac => \inst6|PR_DATA_1_S2~2_combout\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~3_combout\);

-- Location: LCCOMB_X67_Y49_N2
\inst6|PR_DATA_1_S2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~5_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~1_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_DATA_1_S2~1_combout\,
	datad => \inst6|PR_DATA_1_S2~3_combout\,
	combout => \inst6|PR_DATA_1_S2~5_combout\);

-- Location: LCCOMB_X68_Y49_N22
\inst6|PR_DATA_2_S2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~0_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20) & ((\inst6|myreg|Mux0~1_combout\))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (\inst6|myreg|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux0~2_combout\,
	datab => \inst6|myreg|Mux0~1_combout\,
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|PR_INSTRUCTION\(20),
	combout => \inst6|PR_DATA_2_S2~0_combout\);

-- Location: LCCOMB_X61_Y46_N16
\inst6|PR_ALU_OUT_S4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~1_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(30),
	combout => \inst6|PR_ALU_OUT_S4~1_combout\);

-- Location: FF_X60_Y44_N27
\inst2|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux25~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(30));

-- Location: LCCOMB_X61_Y46_N10
\inst6|PR_DATA_CACHE_OUT~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~1_combout\ = (\reset~input_o\ & \inst2|readdata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst2|readdata\(30),
	combout => \inst6|PR_DATA_CACHE_OUT~1_combout\);

-- Location: FF_X70_Y49_N31
\inst6|myreg|REGISTERS[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][30]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][30]~q\);

-- Location: FF_X68_Y49_N13
\inst6|myreg|REGISTERS[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~18_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][30]~q\);

-- Location: LCCOMB_X68_Y49_N12
\inst6|myreg|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux1~2_combout\ = (\inst6|myreg|REGISTERS[0][30]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[0][30]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux1~2_combout\);

-- Location: FF_X63_Y42_N9
\inst2|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux26~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(29));

-- Location: LCCOMB_X57_Y48_N16
\inst6|PR_DATA_CACHE_OUT~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~2_combout\ = (\inst2|readdata\(29) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|readdata\(29),
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_CACHE_OUT~2_combout\);

-- Location: FF_X65_Y52_N31
\inst6|myreg|REGISTERS[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~19_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][29]~q\);

-- Location: LCCOMB_X65_Y52_N30
\inst6|myreg|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux2~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][29]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][29]~q\,
	combout => \inst6|myreg|Mux2~1_combout\);

-- Location: FF_X67_Y50_N3
\inst6|myreg|REGISTERS[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[5][28]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][28]~q\);

-- Location: FF_X67_Y51_N19
\inst6|myreg|REGISTERS[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][28]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][28]~q\);

-- Location: FF_X66_Y51_N11
\inst6|myreg|REGISTERS[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~20_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][28]~q\);

-- Location: LCCOMB_X66_Y51_N10
\inst6|PR_DATA_1_S2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~16_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][28]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[6][28]~q\,
	datac => \inst6|myreg|REGISTERS[4][28]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~16_combout\);

-- Location: FF_X67_Y51_N13
\inst6|myreg|REGISTERS[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~20_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][28]~q\);

-- Location: LCCOMB_X67_Y51_N12
\inst6|PR_DATA_1_S2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~17_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~16_combout\ & ((\inst6|myreg|REGISTERS[7][28]~q\))) # (!\inst6|PR_DATA_1_S2~16_combout\ & (\inst6|myreg|REGISTERS[5][28]~q\)))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[5][28]~q\,
	datac => \inst6|myreg|REGISTERS[7][28]~q\,
	datad => \inst6|PR_DATA_1_S2~16_combout\,
	combout => \inst6|PR_DATA_1_S2~17_combout\);

-- Location: FF_X70_Y52_N21
\inst6|myreg|REGISTERS[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~20_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][28]~q\);

-- Location: LCCOMB_X70_Y52_N20
\inst6|myreg|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux3~0_combout\ = (\inst6|myreg|REGISTERS[2][28]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][28]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux3~0_combout\);

-- Location: FF_X69_Y52_N1
\inst6|myreg|REGISTERS[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~20_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][28]~q\);

-- Location: LCCOMB_X69_Y52_N0
\inst6|myreg|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux3~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][28]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][28]~q\,
	combout => \inst6|myreg|Mux3~1_combout\);

-- Location: FF_X70_Y52_N3
\inst6|myreg|REGISTERS[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~20_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][28]~q\);

-- Location: LCCOMB_X70_Y52_N2
\inst6|myreg|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux3~2_combout\ = (\inst6|myreg|REGISTERS[0][28]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[0][28]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux3~2_combout\);

-- Location: LCCOMB_X69_Y52_N30
\inst6|PR_DATA_1_S2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~18_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & ((\inst6|myreg|Mux3~1_combout\))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|myreg|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux3~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|myreg|Mux3~1_combout\,
	combout => \inst6|PR_DATA_1_S2~18_combout\);

-- Location: FF_X69_Y52_N21
\inst6|myreg|REGISTERS[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~20_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][28]~q\);

-- Location: LCCOMB_X69_Y52_N20
\inst6|myreg|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux3~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][28]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][28]~q\,
	combout => \inst6|myreg|Mux3~3_combout\);

-- Location: LCCOMB_X69_Y52_N10
\inst6|PR_DATA_1_S2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~19_combout\ = (\inst6|PR_DATA_1_S2~18_combout\ & ((\inst6|myreg|Mux3~3_combout\) # ((!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~18_combout\ & (((\inst6|myreg|Mux3~0_combout\ & \inst6|PR_INSTRUCTION\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~18_combout\,
	datab => \inst6|myreg|Mux3~3_combout\,
	datac => \inst6|myreg|Mux3~0_combout\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~19_combout\);

-- Location: LCCOMB_X66_Y52_N14
\inst6|PR_DATA_1_S2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~20_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~17_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~17_combout\,
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_INSTRUCTION\(17),
	datad => \inst6|PR_DATA_1_S2~19_combout\,
	combout => \inst6|PR_DATA_1_S2~20_combout\);

-- Location: LCCOMB_X69_Y52_N4
\inst6|PR_DATA_2_S2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~9_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20)) # ((\inst6|myreg|Mux3~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(21) & (!\inst6|PR_INSTRUCTION\(20) & ((\inst6|myreg|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|PR_INSTRUCTION\(20),
	datac => \inst6|myreg|Mux3~0_combout\,
	datad => \inst6|myreg|Mux3~2_combout\,
	combout => \inst6|PR_DATA_2_S2~9_combout\);

-- Location: LCCOMB_X69_Y52_N2
\inst6|PR_DATA_2_S2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~10_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_DATA_2_S2~9_combout\ & (\inst6|myreg|Mux3~3_combout\)) # (!\inst6|PR_DATA_2_S2~9_combout\ & ((\inst6|myreg|Mux3~1_combout\))))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (((\inst6|PR_DATA_2_S2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|myreg|Mux3~3_combout\,
	datac => \inst6|PR_DATA_2_S2~9_combout\,
	datad => \inst6|myreg|Mux3~1_combout\,
	combout => \inst6|PR_DATA_2_S2~10_combout\);

-- Location: LCCOMB_X67_Y48_N20
\inst6|PR_DATA_2_S2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~11_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~10_combout\,
	combout => \inst6|PR_DATA_2_S2~11_combout\);

-- Location: LCCOMB_X63_Y51_N8
\inst6|PR_ALU_OUT_S4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~4_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(27),
	combout => \inst6|PR_ALU_OUT_S4~4_combout\);

-- Location: FF_X66_Y46_N29
\inst2|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux28~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(27));

-- Location: LCCOMB_X66_Y46_N26
\inst6|PR_DATA_CACHE_OUT~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~4_combout\ = (\reset~input_o\ & \inst2|readdata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst2|readdata\(27),
	combout => \inst6|PR_DATA_CACHE_OUT~4_combout\);

-- Location: FF_X70_Y52_N5
\inst6|myreg|REGISTERS[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~21_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][27]~q\);

-- Location: LCCOMB_X70_Y52_N4
\inst6|myreg|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux4~0_combout\ = (\inst6|myreg|REGISTERS[2][27]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][27]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux4~0_combout\);

-- Location: LCCOMB_X69_Y52_N22
\inst6|PR_DATA_1_S2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~23_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16)) # ((\inst6|myreg|Mux4~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(15) & (!\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|Mux4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|Mux4~2_combout\,
	datad => \inst6|myreg|Mux4~1_combout\,
	combout => \inst6|PR_DATA_1_S2~23_combout\);

-- Location: LCCOMB_X69_Y52_N26
\inst6|PR_DATA_1_S2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~24_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~23_combout\ & ((\inst6|myreg|Mux4~3_combout\))) # (!\inst6|PR_DATA_1_S2~23_combout\ & (\inst6|myreg|Mux4~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux4~0_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_DATA_1_S2~23_combout\,
	datad => \inst6|myreg|Mux4~3_combout\,
	combout => \inst6|PR_DATA_1_S2~24_combout\);

-- Location: FF_X67_Y50_N23
\inst6|myreg|REGISTERS[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[5][26]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][26]~q\);

-- Location: FF_X67_Y51_N27
\inst6|myreg|REGISTERS[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][26]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][26]~q\);

-- Location: FF_X66_Y51_N15
\inst6|myreg|REGISTERS[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~22_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][26]~q\);

-- Location: LCCOMB_X66_Y51_N14
\inst6|PR_DATA_1_S2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~26_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][26]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[6][26]~q\,
	datac => \inst6|myreg|REGISTERS[4][26]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~26_combout\);

-- Location: FF_X67_Y51_N9
\inst6|myreg|REGISTERS[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~22_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][26]~q\);

-- Location: LCCOMB_X67_Y51_N8
\inst6|PR_DATA_1_S2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~27_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~26_combout\ & ((\inst6|myreg|REGISTERS[7][26]~q\))) # (!\inst6|PR_DATA_1_S2~26_combout\ & (\inst6|myreg|REGISTERS[5][26]~q\)))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[5][26]~q\,
	datac => \inst6|myreg|REGISTERS[7][26]~q\,
	datad => \inst6|PR_DATA_1_S2~26_combout\,
	combout => \inst6|PR_DATA_1_S2~27_combout\);

-- Location: FF_X68_Y52_N15
\inst6|myreg|REGISTERS[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~22_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][26]~q\);

-- Location: LCCOMB_X68_Y52_N14
\inst6|myreg|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux5~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][26]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][26]~q\,
	combout => \inst6|myreg|Mux5~1_combout\);

-- Location: LCCOMB_X69_Y52_N8
\inst6|PR_DATA_1_S2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~28_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux5~1_combout\)) # (!\inst6|PR_INSTRUCTION\(15) & 
-- ((\inst6|myreg|Mux5~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux5~1_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|myreg|Mux5~2_combout\,
	combout => \inst6|PR_DATA_1_S2~28_combout\);

-- Location: FF_X69_Y49_N31
\inst6|myreg|REGISTERS[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~23_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][25]~q\);

-- Location: LCCOMB_X69_Y49_N30
\inst6|myreg|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux6~0_combout\ = (\inst6|myreg|REGISTERS[2][25]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][25]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux6~0_combout\);

-- Location: FF_X67_Y50_N17
\inst6|myreg|REGISTERS[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~24_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][24]~q\);

-- Location: FF_X67_Y51_N17
\inst6|myreg|REGISTERS[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][24]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][24]~q\);

-- Location: FF_X66_Y51_N31
\inst6|myreg|REGISTERS[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~24_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][24]~q\);

-- Location: LCCOMB_X66_Y51_N30
\inst6|PR_DATA_1_S2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~36_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][24]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[6][24]~q\,
	datac => \inst6|myreg|REGISTERS[4][24]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~36_combout\);

-- Location: FF_X67_Y51_N31
\inst6|myreg|REGISTERS[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][24]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][24]~q\);

-- Location: LCCOMB_X67_Y50_N16
\inst6|PR_DATA_1_S2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~37_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~36_combout\ & (\inst6|myreg|REGISTERS[7][24]~q\)) # (!\inst6|PR_DATA_1_S2~36_combout\ & ((\inst6|myreg|REGISTERS[5][24]~q\))))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][24]~q\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|REGISTERS[5][24]~q\,
	datad => \inst6|PR_DATA_1_S2~36_combout\,
	combout => \inst6|PR_DATA_1_S2~37_combout\);

-- Location: FF_X66_Y53_N23
\inst6|myreg|REGISTERS[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~24_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][24]~q\);

-- Location: LCCOMB_X66_Y53_N22
\inst6|myreg|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux7~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][24]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][24]~q\,
	combout => \inst6|myreg|Mux7~1_combout\);

-- Location: LCCOMB_X66_Y53_N0
\inst6|PR_DATA_1_S2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~38_combout\ = (\inst6|PR_INSTRUCTION\(16) & (\inst6|PR_INSTRUCTION\(15))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux7~1_combout\)) # (!\inst6|PR_INSTRUCTION\(15) & 
-- ((\inst6|myreg|Mux7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|Mux7~1_combout\,
	datad => \inst6|myreg|Mux7~2_combout\,
	combout => \inst6|PR_DATA_1_S2~38_combout\);

-- Location: LCCOMB_X66_Y53_N26
\inst6|PR_DATA_1_S2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~39_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~38_combout\ & ((\inst6|myreg|Mux7~3_combout\))) # (!\inst6|PR_DATA_1_S2~38_combout\ & (\inst6|myreg|Mux7~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (\inst6|PR_DATA_1_S2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|PR_DATA_1_S2~38_combout\,
	datac => \inst6|myreg|Mux7~0_combout\,
	datad => \inst6|myreg|Mux7~3_combout\,
	combout => \inst6|PR_DATA_1_S2~39_combout\);

-- Location: LCCOMB_X66_Y50_N12
\inst6|PR_DATA_1_S2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~40_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~37_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2~37_combout\,
	datac => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datad => \inst6|PR_DATA_1_S2~39_combout\,
	combout => \inst6|PR_DATA_1_S2~40_combout\);

-- Location: FF_X67_Y49_N17
\inst6|myreg|REGISTERS[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[5][23]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][23]~q\);

-- Location: FF_X67_Y51_N25
\inst6|myreg|REGISTERS[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][23]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][23]~q\);

-- Location: FF_X66_Y51_N29
\inst6|myreg|REGISTERS[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~25_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][23]~q\);

-- Location: LCCOMB_X66_Y51_N28
\inst6|PR_DATA_1_S2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~41_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][23]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[6][23]~q\,
	datac => \inst6|myreg|REGISTERS[4][23]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~41_combout\);

-- Location: FF_X67_Y51_N3
\inst6|myreg|REGISTERS[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~25_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][23]~q\);

-- Location: LCCOMB_X67_Y51_N2
\inst6|PR_DATA_1_S2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~42_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~41_combout\ & ((\inst6|myreg|REGISTERS[7][23]~q\))) # (!\inst6|PR_DATA_1_S2~41_combout\ & (\inst6|myreg|REGISTERS[5][23]~q\)))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[5][23]~q\,
	datac => \inst6|myreg|REGISTERS[7][23]~q\,
	datad => \inst6|PR_DATA_1_S2~41_combout\,
	combout => \inst6|PR_DATA_1_S2~42_combout\);

-- Location: FF_X69_Y49_N25
\inst6|myreg|REGISTERS[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~25_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][23]~q\);

-- Location: LCCOMB_X69_Y49_N24
\inst6|myreg|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux8~0_combout\ = (\inst6|myreg|REGISTERS[2][23]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][23]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux8~0_combout\);

-- Location: FF_X69_Y48_N1
\inst6|myreg|REGISTERS[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~25_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][23]~q\);

-- Location: LCCOMB_X69_Y48_N0
\inst6|myreg|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux8~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][23]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][23]~q\,
	combout => \inst6|myreg|Mux8~1_combout\);

-- Location: FF_X69_Y48_N31
\inst6|myreg|REGISTERS[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~25_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][23]~q\);

-- Location: LCCOMB_X69_Y48_N30
\inst6|myreg|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux8~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][23]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][23]~q\,
	combout => \inst6|myreg|Mux8~2_combout\);

-- Location: LCCOMB_X69_Y48_N12
\inst6|PR_DATA_1_S2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~43_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16)) # ((\inst6|myreg|Mux8~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(15) & (!\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|Mux8~2_combout\,
	datad => \inst6|myreg|Mux8~1_combout\,
	combout => \inst6|PR_DATA_1_S2~43_combout\);

-- Location: FF_X67_Y49_N31
\inst6|myreg|REGISTERS[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~25_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][23]~q\);

-- Location: LCCOMB_X67_Y49_N30
\inst6|myreg|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux8~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][23]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][23]~q\,
	combout => \inst6|myreg|Mux8~3_combout\);

-- Location: LCCOMB_X69_Y48_N18
\inst6|PR_DATA_1_S2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~44_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~43_combout\ & (\inst6|myreg|Mux8~3_combout\)) # (!\inst6|PR_DATA_1_S2~43_combout\ & ((\inst6|myreg|Mux8~0_combout\))))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux8~3_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|Mux8~0_combout\,
	datad => \inst6|PR_DATA_1_S2~43_combout\,
	combout => \inst6|PR_DATA_1_S2~44_combout\);

-- Location: LCCOMB_X62_Y48_N0
\inst6|PR_DATA_1_S2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~45_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~42_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~44_combout\,
	datab => \inst6|PR_INSTRUCTION\(17),
	datac => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datad => \inst6|PR_DATA_1_S2~42_combout\,
	combout => \inst6|PR_DATA_1_S2~45_combout\);

-- Location: LCCOMB_X69_Y48_N16
\inst6|PR_DATA_2_S2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~24_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20) & ((\inst6|myreg|Mux8~1_combout\))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (\inst6|myreg|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux8~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux8~1_combout\,
	combout => \inst6|PR_DATA_2_S2~24_combout\);

-- Location: LCCOMB_X69_Y48_N10
\inst6|PR_DATA_2_S2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~25_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_DATA_2_S2~24_combout\ & (\inst6|myreg|Mux8~3_combout\)) # (!\inst6|PR_DATA_2_S2~24_combout\ & ((\inst6|myreg|Mux8~0_combout\))))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (((\inst6|PR_DATA_2_S2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux8~3_combout\,
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|myreg|Mux8~0_combout\,
	datad => \inst6|PR_DATA_2_S2~24_combout\,
	combout => \inst6|PR_DATA_2_S2~25_combout\);

-- Location: LCCOMB_X62_Y48_N24
\inst6|PR_DATA_2_S2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~26_combout\ = (\inst6|PR_DATA_2_S2~25_combout\ & (!\inst6|PR_INSTRUCTION\(12) & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~25_combout\,
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S2~26_combout\);

-- Location: FF_X67_Y52_N19
\inst6|myreg|REGISTERS[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~26_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][22]~q\);

-- Location: LCCOMB_X67_Y52_N18
\inst6|myreg|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux9~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][22]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][22]~q\,
	combout => \inst6|myreg|Mux9~2_combout\);

-- Location: LCCOMB_X67_Y48_N10
\inst6|PR_DATA_1_S2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~48_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|myreg|Mux9~1_combout\) # ((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & (((!\inst6|PR_INSTRUCTION\(16) & \inst6|myreg|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux9~1_combout\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux9~2_combout\,
	combout => \inst6|PR_DATA_1_S2~48_combout\);

-- Location: LCCOMB_X67_Y48_N30
\inst6|PR_DATA_2_S2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~27_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|PR_INSTRUCTION\(20)) # (\inst6|myreg|Mux9~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(21) & (\inst6|myreg|Mux9~2_combout\ & (!\inst6|PR_INSTRUCTION\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|myreg|Mux9~2_combout\,
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux9~0_combout\,
	combout => \inst6|PR_DATA_2_S2~27_combout\);

-- Location: FF_X63_Y41_N29
\inst2|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux18~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(21));

-- Location: LCCOMB_X62_Y49_N22
\inst6|PR_DATA_CACHE_OUT~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~10_combout\ = (\inst2|readdata\(21) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|readdata\(21),
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_CACHE_OUT~10_combout\);

-- Location: FF_X66_Y48_N23
\inst6|myreg|REGISTERS[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~27_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][21]~q\);

-- Location: FF_X66_Y52_N5
\inst6|myreg|REGISTERS[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][21]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][21]~q\);

-- Location: FF_X66_Y51_N13
\inst6|myreg|REGISTERS[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~27_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][21]~q\);

-- Location: LCCOMB_X66_Y51_N12
\inst6|PR_DATA_1_S2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~51_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][21]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[6][21]~q\,
	datac => \inst6|myreg|REGISTERS[4][21]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~51_combout\);

-- Location: FF_X67_Y51_N11
\inst6|myreg|REGISTERS[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][21]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][21]~q\);

-- Location: LCCOMB_X66_Y48_N22
\inst6|PR_DATA_1_S2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~52_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~51_combout\ & (\inst6|myreg|REGISTERS[7][21]~q\)) # (!\inst6|PR_DATA_1_S2~51_combout\ & ((\inst6|myreg|REGISTERS[5][21]~q\))))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[7][21]~q\,
	datac => \inst6|myreg|REGISTERS[5][21]~q\,
	datad => \inst6|PR_DATA_1_S2~51_combout\,
	combout => \inst6|PR_DATA_1_S2~52_combout\);

-- Location: FF_X68_Y50_N21
\inst6|myreg|REGISTERS[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~27_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][21]~q\);

-- Location: LCCOMB_X68_Y50_N20
\inst6|myreg|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux10~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][21]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[2][21]~q\,
	combout => \inst6|myreg|Mux10~0_combout\);

-- Location: LCCOMB_X67_Y50_N8
\inst6|PR_DATA_2_S2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~30_combout\ = (\inst6|PR_INSTRUCTION\(21) & (\inst6|PR_INSTRUCTION\(20))) # (!\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20) & ((\inst6|myreg|Mux10~1_combout\))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (\inst6|myreg|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|PR_INSTRUCTION\(20),
	datac => \inst6|myreg|Mux10~2_combout\,
	datad => \inst6|myreg|Mux10~1_combout\,
	combout => \inst6|PR_DATA_2_S2~30_combout\);

-- Location: LCCOMB_X67_Y50_N26
\inst6|PR_DATA_2_S2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~31_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_DATA_2_S2~30_combout\ & ((\inst6|myreg|Mux10~3_combout\))) # (!\inst6|PR_DATA_2_S2~30_combout\ & (\inst6|myreg|Mux10~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (\inst6|PR_DATA_2_S2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|PR_DATA_2_S2~30_combout\,
	datac => \inst6|myreg|Mux10~0_combout\,
	datad => \inst6|myreg|Mux10~3_combout\,
	combout => \inst6|PR_DATA_2_S2~31_combout\);

-- Location: LCCOMB_X59_Y48_N22
\inst6|PR_DATA_2_S2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~32_combout\ = (\inst6|PR_DATA_2_S2~31_combout\ & (!\inst6|PR_INSTRUCTION\(12) & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~31_combout\,
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S2~32_combout\);

-- Location: FF_X62_Y44_N13
\inst2|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux19~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(20));

-- Location: LCCOMB_X60_Y46_N24
\inst6|PR_DATA_CACHE_OUT~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~11_combout\ = (\reset~input_o\ & \inst2|readdata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|readdata\(20),
	combout => \inst6|PR_DATA_CACHE_OUT~11_combout\);

-- Location: FF_X66_Y48_N19
\inst6|myreg|REGISTERS[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~28_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][20]~q\);

-- Location: FF_X69_Y50_N31
\inst6|myreg|REGISTERS[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][20]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][20]~q\);

-- Location: FF_X69_Y50_N21
\inst6|myreg|REGISTERS[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~28_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][20]~q\);

-- Location: LCCOMB_X69_Y50_N20
\inst6|PR_DATA_1_S2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~56_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][20]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[6][20]~q\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|REGISTERS[4][20]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~56_combout\);

-- Location: FF_X67_Y48_N25
\inst6|myreg|REGISTERS[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][20]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][20]~q\);

-- Location: LCCOMB_X66_Y48_N18
\inst6|PR_DATA_1_S2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~57_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~56_combout\ & ((\inst6|myreg|REGISTERS[7][20]~q\))) # (!\inst6|PR_DATA_1_S2~56_combout\ & (\inst6|myreg|REGISTERS[5][20]~q\)))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|PR_DATA_1_S2~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_DATA_1_S2~56_combout\,
	datac => \inst6|myreg|REGISTERS[5][20]~q\,
	datad => \inst6|myreg|REGISTERS[7][20]~q\,
	combout => \inst6|PR_DATA_1_S2~57_combout\);

-- Location: FF_X69_Y49_N23
\inst6|myreg|REGISTERS[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~28_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][20]~q\);

-- Location: LCCOMB_X69_Y49_N22
\inst6|myreg|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux11~0_combout\ = (\inst6|myreg|REGISTERS[2][20]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][20]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux11~0_combout\);

-- Location: FF_X67_Y48_N3
\inst6|myreg|REGISTERS[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~28_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][20]~q\);

-- Location: LCCOMB_X67_Y48_N2
\inst6|myreg|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux11~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][20]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][20]~q\,
	combout => \inst6|myreg|Mux11~1_combout\);

-- Location: FF_X68_Y48_N17
\inst6|myreg|REGISTERS[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~28_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][20]~q\);

-- Location: LCCOMB_X68_Y48_N16
\inst6|myreg|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux11~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][20]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][20]~q\,
	combout => \inst6|myreg|Mux11~2_combout\);

-- Location: LCCOMB_X67_Y48_N28
\inst6|PR_DATA_1_S2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~58_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux11~1_combout\)) # (!\inst6|PR_INSTRUCTION\(15) & 
-- ((\inst6|myreg|Mux11~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|myreg|Mux11~1_combout\,
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|myreg|Mux11~2_combout\,
	combout => \inst6|PR_DATA_1_S2~58_combout\);

-- Location: FF_X66_Y49_N31
\inst6|myreg|REGISTERS[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~28_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][20]~q\);

-- Location: LCCOMB_X66_Y49_N30
\inst6|myreg|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux11~3_combout\ = (\inst6|myreg|REGISTERS[3][20]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[3][20]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux11~3_combout\);

-- Location: LCCOMB_X67_Y48_N14
\inst6|PR_DATA_1_S2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~59_combout\ = (\inst6|PR_DATA_1_S2~58_combout\ & ((\inst6|myreg|Mux11~3_combout\) # ((!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~58_combout\ & (((\inst6|PR_INSTRUCTION\(16) & \inst6|myreg|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux11~3_combout\,
	datab => \inst6|PR_DATA_1_S2~58_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux11~0_combout\,
	combout => \inst6|PR_DATA_1_S2~59_combout\);

-- Location: LCCOMB_X66_Y48_N16
\inst6|PR_DATA_1_S2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~60_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~57_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_DATA_1_S2~59_combout\,
	datad => \inst6|PR_DATA_1_S2~57_combout\,
	combout => \inst6|PR_DATA_1_S2~60_combout\);

-- Location: LCCOMB_X67_Y48_N0
\inst6|PR_DATA_2_S2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~33_combout\ = (\inst6|PR_INSTRUCTION\(20) & (((\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_INSTRUCTION\(21) & (\inst6|myreg|Mux11~0_combout\)) # (!\inst6|PR_INSTRUCTION\(21) & 
-- ((\inst6|myreg|Mux11~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux11~0_combout\,
	datab => \inst6|PR_INSTRUCTION\(20),
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|myreg|Mux11~2_combout\,
	combout => \inst6|PR_DATA_2_S2~33_combout\);

-- Location: LCCOMB_X67_Y48_N18
\inst6|PR_DATA_2_S2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~34_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_DATA_2_S2~33_combout\ & (\inst6|myreg|Mux11~3_combout\)) # (!\inst6|PR_DATA_2_S2~33_combout\ & ((\inst6|myreg|Mux11~1_combout\))))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (((\inst6|PR_DATA_2_S2~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux11~3_combout\,
	datab => \inst6|myreg|Mux11~1_combout\,
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|PR_DATA_2_S2~33_combout\,
	combout => \inst6|PR_DATA_2_S2~34_combout\);

-- Location: LCCOMB_X59_Y48_N14
\inst6|PR_DATA_2_S2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~35_combout\ = (\inst6|PR_DATA_2_S2~34_combout\ & (!\inst6|PR_INSTRUCTION\(12) & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~34_combout\,
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S2~35_combout\);

-- Location: FF_X65_Y49_N1
\inst6|PR_PC_S3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(19));

-- Location: FF_X69_Y50_N27
\inst6|myreg|REGISTERS[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][19]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][19]~q\);

-- Location: FF_X69_Y50_N9
\inst6|myreg|REGISTERS[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~29_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][19]~q\);

-- Location: LCCOMB_X69_Y50_N8
\inst6|PR_DATA_1_S2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~61_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][19]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[6][19]~q\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|REGISTERS[4][19]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~61_combout\);

-- Location: FF_X67_Y52_N11
\inst6|myreg|REGISTERS[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~29_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][19]~q\);

-- Location: LCCOMB_X67_Y52_N10
\inst6|myreg|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux12~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][19]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][19]~q\,
	combout => \inst6|myreg|Mux12~3_combout\);

-- Location: LCCOMB_X67_Y52_N6
\inst6|PR_DATA_2_S2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~36_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_INSTRUCTION\(21)) # ((\inst6|myreg|Mux12~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(20) & (!\inst6|PR_INSTRUCTION\(21) & (\inst6|myreg|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|myreg|Mux12~2_combout\,
	datad => \inst6|myreg|Mux12~1_combout\,
	combout => \inst6|PR_DATA_2_S2~36_combout\);

-- Location: LCCOMB_X67_Y52_N4
\inst6|PR_DATA_2_S2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~37_combout\ = (\inst6|PR_DATA_2_S2~36_combout\ & (((\inst6|myreg|Mux12~3_combout\) # (!\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_DATA_2_S2~36_combout\ & (\inst6|myreg|Mux12~0_combout\ & (\inst6|PR_INSTRUCTION\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~36_combout\,
	datab => \inst6|myreg|Mux12~0_combout\,
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|myreg|Mux12~3_combout\,
	combout => \inst6|PR_DATA_2_S2~37_combout\);

-- Location: LCCOMB_X66_Y49_N22
\inst6|PR_DATA_2_S2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~38_combout\ = (\inst6|PR_DATA_2_S2~37_combout\ & (\reset~input_o\ & !\inst6|PR_INSTRUCTION\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~37_combout\,
	datab => \reset~input_o\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|PR_DATA_2_S2~38_combout\);

-- Location: FF_X63_Y44_N23
\inst2|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux21~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(18));

-- Location: LCCOMB_X63_Y47_N8
\inst6|PR_DATA_CACHE_OUT~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~13_combout\ = (\reset~input_o\ & \inst2|readdata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst2|readdata\(18),
	combout => \inst6|PR_DATA_CACHE_OUT~13_combout\);

-- Location: FF_X68_Y47_N17
\inst6|myreg|REGISTERS[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~30_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][18]~q\);

-- Location: FF_X69_Y47_N1
\inst6|myreg|REGISTERS[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][18]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][18]~q\);

-- Location: FF_X69_Y47_N23
\inst6|myreg|REGISTERS[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~30_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][18]~q\);

-- Location: LCCOMB_X69_Y47_N22
\inst6|PR_DATA_1_S2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~66_combout\ = (\inst6|PR_INSTRUCTION\(15) & (\inst6|PR_INSTRUCTION\(16))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][18]~q\))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (\inst6|myreg|REGISTERS[4][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|REGISTERS[4][18]~q\,
	datad => \inst6|myreg|REGISTERS[6][18]~q\,
	combout => \inst6|PR_DATA_1_S2~66_combout\);

-- Location: FF_X68_Y47_N7
\inst6|myreg|REGISTERS[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][18]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][18]~q\);

-- Location: LCCOMB_X68_Y47_N16
\inst6|PR_DATA_1_S2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~67_combout\ = (\inst6|PR_DATA_1_S2~66_combout\ & ((\inst6|myreg|REGISTERS[7][18]~q\) # ((!\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_DATA_1_S2~66_combout\ & (((\inst6|myreg|REGISTERS[5][18]~q\ & \inst6|PR_INSTRUCTION\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][18]~q\,
	datab => \inst6|PR_DATA_1_S2~66_combout\,
	datac => \inst6|myreg|REGISTERS[5][18]~q\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~67_combout\);

-- Location: FF_X69_Y49_N1
\inst6|myreg|REGISTERS[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~30_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][18]~q\);

-- Location: LCCOMB_X69_Y49_N0
\inst6|myreg|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux13~0_combout\ = (\inst6|myreg|REGISTERS[2][18]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][18]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux13~0_combout\);

-- Location: FF_X69_Y51_N1
\inst6|myreg|REGISTERS[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~30_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][18]~q\);

-- Location: LCCOMB_X69_Y51_N0
\inst6|myreg|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux13~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][18]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][18]~q\,
	combout => \inst6|myreg|Mux13~1_combout\);

-- Location: FF_X69_Y49_N27
\inst6|myreg|REGISTERS[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~30_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][18]~q\);

-- Location: LCCOMB_X69_Y49_N26
\inst6|myreg|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux13~2_combout\ = (\inst6|myreg|REGISTERS[0][18]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[0][18]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux13~2_combout\);

-- Location: LCCOMB_X65_Y49_N30
\inst6|PR_DATA_1_S2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~68_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16)) # ((\inst6|myreg|Mux13~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(15) & (!\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|Mux13~2_combout\,
	datad => \inst6|myreg|Mux13~1_combout\,
	combout => \inst6|PR_DATA_1_S2~68_combout\);

-- Location: FF_X66_Y49_N1
\inst6|myreg|REGISTERS[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~30_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][18]~q\);

-- Location: LCCOMB_X66_Y49_N0
\inst6|myreg|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux13~3_combout\ = (\inst6|myreg|REGISTERS[3][18]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[3][18]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux13~3_combout\);

-- Location: LCCOMB_X65_Y49_N16
\inst6|PR_DATA_1_S2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~69_combout\ = (\inst6|PR_DATA_1_S2~68_combout\ & (((\inst6|myreg|Mux13~3_combout\)) # (!\inst6|PR_INSTRUCTION\(16)))) # (!\inst6|PR_DATA_1_S2~68_combout\ & (\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~68_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|Mux13~3_combout\,
	datad => \inst6|myreg|Mux13~0_combout\,
	combout => \inst6|PR_DATA_1_S2~69_combout\);

-- Location: LCCOMB_X59_Y49_N22
\inst6|PR_DATA_1_S2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~70_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~67_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_DATA_1_S2~67_combout\,
	datad => \inst6|PR_DATA_1_S2~69_combout\,
	combout => \inst6|PR_DATA_1_S2~70_combout\);

-- Location: LCCOMB_X65_Y49_N2
\inst6|PR_DATA_2_S2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~39_combout\ = (\inst6|PR_INSTRUCTION\(20) & (((\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_INSTRUCTION\(21) & ((\inst6|myreg|Mux13~0_combout\))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (\inst6|myreg|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux13~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(20),
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|myreg|Mux13~0_combout\,
	combout => \inst6|PR_DATA_2_S2~39_combout\);

-- Location: LCCOMB_X65_Y49_N12
\inst6|PR_DATA_2_S2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~40_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_DATA_2_S2~39_combout\ & (\inst6|myreg|Mux13~3_combout\)) # (!\inst6|PR_DATA_2_S2~39_combout\ & ((\inst6|myreg|Mux13~1_combout\))))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (\inst6|PR_DATA_2_S2~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|PR_DATA_2_S2~39_combout\,
	datac => \inst6|myreg|Mux13~3_combout\,
	datad => \inst6|myreg|Mux13~1_combout\,
	combout => \inst6|PR_DATA_2_S2~40_combout\);

-- Location: FF_X68_Y47_N21
\inst6|myreg|REGISTERS[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~31_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][17]~q\);

-- Location: FF_X69_Y50_N7
\inst6|myreg|REGISTERS[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][17]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][17]~q\);

-- Location: FF_X69_Y50_N29
\inst6|myreg|REGISTERS[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~31_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][17]~q\);

-- Location: LCCOMB_X69_Y50_N28
\inst6|PR_DATA_1_S2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~71_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][17]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[6][17]~q\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|REGISTERS[4][17]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~71_combout\);

-- Location: FF_X68_Y51_N1
\inst6|myreg|REGISTERS[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][17]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][17]~q\);

-- Location: LCCOMB_X68_Y47_N20
\inst6|PR_DATA_1_S2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~72_combout\ = (\inst6|PR_DATA_1_S2~71_combout\ & ((\inst6|myreg|REGISTERS[7][17]~q\) # ((!\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_DATA_1_S2~71_combout\ & (((\inst6|myreg|REGISTERS[5][17]~q\ & \inst6|PR_INSTRUCTION\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][17]~q\,
	datab => \inst6|PR_DATA_1_S2~71_combout\,
	datac => \inst6|myreg|REGISTERS[5][17]~q\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~72_combout\);

-- Location: FF_X69_Y48_N7
\inst6|myreg|REGISTERS[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~31_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][17]~q\);

-- Location: LCCOMB_X69_Y48_N6
\inst6|myreg|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux14~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][17]~q\,
	combout => \inst6|myreg|Mux14~2_combout\);

-- Location: FF_X69_Y50_N11
\inst6|myreg|REGISTERS[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][16]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][16]~q\);

-- Location: FF_X68_Y48_N7
\inst6|myreg|REGISTERS[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~32_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][16]~q\);

-- Location: LCCOMB_X68_Y48_N6
\inst6|myreg|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux15~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][16]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][16]~q\,
	combout => \inst6|myreg|Mux15~2_combout\);

-- Location: LCCOMB_X68_Y48_N20
\inst6|PR_DATA_1_S2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~78_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & ((\inst6|myreg|Mux15~1_combout\))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|myreg|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux15~2_combout\,
	datab => \inst6|myreg|Mux15~1_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~78_combout\);

-- Location: FF_X68_Y48_N27
\inst6|myreg|REGISTERS[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~32_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][16]~q\);

-- Location: LCCOMB_X68_Y48_N26
\inst6|myreg|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux15~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][16]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][16]~q\,
	combout => \inst6|myreg|Mux15~3_combout\);

-- Location: LCCOMB_X68_Y48_N12
\inst6|PR_DATA_1_S2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~79_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~78_combout\ & ((\inst6|myreg|Mux15~3_combout\))) # (!\inst6|PR_DATA_1_S2~78_combout\ & (\inst6|myreg|Mux15~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux15~0_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|Mux15~3_combout\,
	datad => \inst6|PR_DATA_1_S2~78_combout\,
	combout => \inst6|PR_DATA_1_S2~79_combout\);

-- Location: FF_X68_Y48_N11
\inst6|myreg|REGISTERS[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~33_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][15]~q\);

-- Location: LCCOMB_X68_Y48_N10
\inst6|myreg|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux16~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][15]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][15]~q\,
	combout => \inst6|myreg|Mux16~3_combout\);

-- Location: FF_X68_Y51_N25
\inst6|myreg|REGISTERS[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][14]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][14]~q\);

-- Location: FF_X67_Y52_N15
\inst6|myreg|REGISTERS[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~34_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][14]~q\);

-- Location: LCCOMB_X67_Y52_N14
\inst6|myreg|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux17~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][14]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][14]~q\,
	combout => \inst6|myreg|Mux17~2_combout\);

-- Location: FF_X60_Y44_N5
\inst2|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux10~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(13));

-- Location: FF_X69_Y47_N13
\inst6|myreg|REGISTERS[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][13]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][13]~q\);

-- Location: FF_X69_Y47_N31
\inst6|myreg|REGISTERS[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~35_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][13]~q\);

-- Location: LCCOMB_X69_Y47_N30
\inst6|PR_DATA_1_S2~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~91_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][13]~q\) # ((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & (((\inst6|myreg|REGISTERS[4][13]~q\ & !\inst6|PR_INSTRUCTION\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[6][13]~q\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|REGISTERS[4][13]~q\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~91_combout\);

-- Location: FF_X67_Y53_N3
\inst6|myreg|REGISTERS[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~35_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][13]~q\);

-- Location: LCCOMB_X67_Y53_N2
\inst6|myreg|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux18~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][13]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][13]~q\,
	combout => \inst6|myreg|Mux18~2_combout\);

-- Location: LCCOMB_X66_Y53_N12
\inst6|PR_DATA_1_S2~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~93_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|myreg|Mux18~1_combout\) # ((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & (((!\inst6|PR_INSTRUCTION\(16) & \inst6|myreg|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|Mux18~1_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux18~2_combout\,
	combout => \inst6|PR_DATA_1_S2~93_combout\);

-- Location: FF_X60_Y44_N19
\inst2|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux11~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(12));

-- Location: LCCOMB_X61_Y51_N2
\inst6|PR_DATA_CACHE_OUT~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~19_combout\ = (\reset~input_o\ & \inst2|readdata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst2|readdata\(12),
	combout => \inst6|PR_DATA_CACHE_OUT~19_combout\);

-- Location: LCCOMB_X61_Y51_N26
\inst6|PR_ALU_OUT_S3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~21_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux19~5_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|myAlu|Mux19~5_combout\,
	datac => \inst6|myAlu|Mux19~3_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S3~21_combout\);

-- Location: FF_X68_Y47_N15
\inst6|myreg|REGISTERS[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~36_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][12]~q\);

-- Location: FF_X69_Y47_N5
\inst6|myreg|REGISTERS[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][12]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][12]~q\);

-- Location: FF_X69_Y47_N3
\inst6|myreg|REGISTERS[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~36_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][12]~q\);

-- Location: LCCOMB_X69_Y47_N2
\inst6|PR_DATA_1_S2~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~96_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][12]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[6][12]~q\,
	datac => \inst6|myreg|REGISTERS[4][12]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~96_combout\);

-- Location: FF_X68_Y51_N27
\inst6|myreg|REGISTERS[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][12]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][12]~q\);

-- Location: LCCOMB_X68_Y47_N14
\inst6|PR_DATA_1_S2~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~97_combout\ = (\inst6|PR_DATA_1_S2~96_combout\ & ((\inst6|myreg|REGISTERS[7][12]~q\) # ((!\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_DATA_1_S2~96_combout\ & (((\inst6|myreg|REGISTERS[5][12]~q\ & \inst6|PR_INSTRUCTION\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~96_combout\,
	datab => \inst6|myreg|REGISTERS[7][12]~q\,
	datac => \inst6|myreg|REGISTERS[5][12]~q\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~97_combout\);

-- Location: FF_X69_Y51_N17
\inst6|myreg|REGISTERS[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~36_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][12]~q\);

-- Location: LCCOMB_X69_Y51_N16
\inst6|myreg|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux19~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][12]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][12]~q\,
	combout => \inst6|myreg|Mux19~2_combout\);

-- Location: FF_X68_Y47_N29
\inst6|myreg|REGISTERS[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~37_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][11]~q\);

-- Location: FF_X69_Y47_N29
\inst6|myreg|REGISTERS[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][11]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][11]~q\);

-- Location: FF_X69_Y47_N15
\inst6|myreg|REGISTERS[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~37_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][11]~q\);

-- Location: LCCOMB_X69_Y47_N14
\inst6|PR_DATA_1_S2~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~101_combout\ = (\inst6|PR_INSTRUCTION\(15) & (\inst6|PR_INSTRUCTION\(16))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][11]~q\))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (\inst6|myreg|REGISTERS[4][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|REGISTERS[4][11]~q\,
	datad => \inst6|myreg|REGISTERS[6][11]~q\,
	combout => \inst6|PR_DATA_1_S2~101_combout\);

-- Location: FF_X68_Y47_N11
\inst6|myreg|REGISTERS[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][11]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][11]~q\);

-- Location: LCCOMB_X68_Y47_N28
\inst6|PR_DATA_1_S2~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~102_combout\ = (\inst6|PR_DATA_1_S2~101_combout\ & ((\inst6|myreg|REGISTERS[7][11]~q\) # ((!\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_DATA_1_S2~101_combout\ & (((\inst6|myreg|REGISTERS[5][11]~q\ & \inst6|PR_INSTRUCTION\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][11]~q\,
	datab => \inst6|PR_DATA_1_S2~101_combout\,
	datac => \inst6|myreg|REGISTERS[5][11]~q\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~102_combout\);

-- Location: FF_X68_Y51_N15
\inst6|myreg|REGISTERS[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~37_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][11]~q\);

-- Location: LCCOMB_X68_Y51_N14
\inst6|myreg|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux20~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[2][11]~q\,
	combout => \inst6|myreg|Mux20~0_combout\);

-- Location: LCCOMB_X69_Y51_N26
\inst6|PR_DATA_1_S2~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~103_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & ((\inst6|myreg|Mux20~1_combout\))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|myreg|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|myreg|Mux20~2_combout\,
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|myreg|Mux20~1_combout\,
	combout => \inst6|PR_DATA_1_S2~103_combout\);

-- Location: LCCOMB_X69_Y51_N10
\inst6|PR_DATA_1_S2~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~104_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~103_combout\ & (\inst6|myreg|Mux20~3_combout\)) # (!\inst6|PR_DATA_1_S2~103_combout\ & ((\inst6|myreg|Mux20~0_combout\))))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux20~3_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_DATA_1_S2~103_combout\,
	datad => \inst6|myreg|Mux20~0_combout\,
	combout => \inst6|PR_DATA_1_S2~104_combout\);

-- Location: LCCOMB_X62_Y51_N16
\inst6|PR_DATA_1_S2~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~105_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~102_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~104_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datab => \inst6|PR_DATA_1_S2~102_combout\,
	datac => \inst6|PR_DATA_1_S2~104_combout\,
	datad => \inst6|PR_INSTRUCTION\(17),
	combout => \inst6|PR_DATA_1_S2~105_combout\);

-- Location: FF_X68_Y51_N9
\inst6|myreg|REGISTERS[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~38_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][10]~q\);

-- Location: LCCOMB_X68_Y51_N8
\inst6|myreg|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux21~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[2][10]~q\,
	combout => \inst6|myreg|Mux21~0_combout\);

-- Location: FF_X68_Y47_N13
\inst6|myreg|REGISTERS[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][9]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][9]~q\);

-- Location: FF_X66_Y53_N31
\inst6|myreg|REGISTERS[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~39_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][9]~q\);

-- Location: LCCOMB_X66_Y53_N30
\inst6|myreg|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux22~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][9]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][9]~q\,
	combout => \inst6|myreg|Mux22~1_combout\);

-- Location: FF_X67_Y53_N13
\inst6|myreg|REGISTERS[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~39_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][9]~q\);

-- Location: LCCOMB_X67_Y53_N12
\inst6|myreg|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux22~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][9]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][9]~q\,
	combout => \inst6|myreg|Mux22~2_combout\);

-- Location: LCCOMB_X65_Y53_N22
\inst6|PR_DATA_1_S2~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~113_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux22~1_combout\)) # (!\inst6|PR_INSTRUCTION\(15) & 
-- ((\inst6|myreg|Mux22~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux22~1_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|myreg|Mux22~2_combout\,
	combout => \inst6|PR_DATA_1_S2~113_combout\);

-- Location: LCCOMB_X65_Y53_N6
\inst6|PR_DATA_2_S2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~66_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20) & (\inst6|myreg|Mux22~1_combout\)) # (!\inst6|PR_INSTRUCTION\(20) & 
-- ((\inst6|myreg|Mux22~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux22~1_combout\,
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux22~2_combout\,
	combout => \inst6|PR_DATA_2_S2~66_combout\);

-- Location: LCCOMB_X65_Y53_N4
\inst6|PR_DATA_2_S2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~67_combout\ = (\inst6|PR_DATA_2_S2~66_combout\ & ((\inst6|myreg|Mux22~3_combout\) # ((!\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_DATA_2_S2~66_combout\ & (((\inst6|PR_INSTRUCTION\(21) & \inst6|myreg|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~66_combout\,
	datab => \inst6|myreg|Mux22~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|myreg|Mux22~0_combout\,
	combout => \inst6|PR_DATA_2_S2~67_combout\);

-- Location: LCCOMB_X65_Y53_N2
\inst6|PR_DATA_2_S2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~68_combout\ = (\inst6|PR_DATA_2_S2~67_combout\ & (!\inst6|PR_INSTRUCTION\(12) & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_DATA_2_S2~67_combout\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S2~68_combout\);

-- Location: FF_X62_Y44_N31
\inst2|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux15~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(8));

-- Location: LCCOMB_X62_Y54_N22
\inst6|PR_DATA_CACHE_OUT~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~23_combout\ = (\reset~input_o\ & \inst2|readdata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst2|readdata\(8),
	combout => \inst6|PR_DATA_CACHE_OUT~23_combout\);

-- Location: FF_X68_Y47_N23
\inst6|myreg|REGISTERS[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~40_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][8]~q\);

-- Location: FF_X69_Y47_N21
\inst6|myreg|REGISTERS[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][8]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][8]~q\);

-- Location: FF_X69_Y47_N19
\inst6|myreg|REGISTERS[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~40_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][8]~q\);

-- Location: LCCOMB_X69_Y47_N18
\inst6|PR_DATA_1_S2~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~116_combout\ = (\inst6|PR_INSTRUCTION\(15) & (\inst6|PR_INSTRUCTION\(16))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][8]~q\))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (\inst6|myreg|REGISTERS[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|REGISTERS[4][8]~q\,
	datad => \inst6|myreg|REGISTERS[6][8]~q\,
	combout => \inst6|PR_DATA_1_S2~116_combout\);

-- Location: FF_X68_Y51_N29
\inst6|myreg|REGISTERS[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][8]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][8]~q\);

-- Location: LCCOMB_X68_Y47_N22
\inst6|PR_DATA_1_S2~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~117_combout\ = (\inst6|PR_DATA_1_S2~116_combout\ & ((\inst6|myreg|REGISTERS[7][8]~q\) # ((!\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_DATA_1_S2~116_combout\ & (((\inst6|myreg|REGISTERS[5][8]~q\ & \inst6|PR_INSTRUCTION\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][8]~q\,
	datab => \inst6|PR_DATA_1_S2~116_combout\,
	datac => \inst6|myreg|REGISTERS[5][8]~q\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~117_combout\);

-- Location: FF_X69_Y49_N13
\inst6|myreg|REGISTERS[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~40_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][8]~q\);

-- Location: LCCOMB_X69_Y49_N12
\inst6|myreg|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux23~0_combout\ = (\inst6|myreg|REGISTERS[2][8]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][8]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux23~0_combout\);

-- Location: FF_X69_Y48_N15
\inst6|myreg|REGISTERS[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~40_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][8]~q\);

-- Location: LCCOMB_X69_Y48_N14
\inst6|myreg|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux23~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][8]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][8]~q\,
	combout => \inst6|myreg|Mux23~1_combout\);

-- Location: LCCOMB_X70_Y48_N2
\inst6|PR_DATA_1_S2~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~118_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux23~1_combout\)) # (!\inst6|PR_INSTRUCTION\(15) & 
-- ((\inst6|myreg|Mux23~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux23~1_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|myreg|Mux23~2_combout\,
	combout => \inst6|PR_DATA_1_S2~118_combout\);

-- Location: LCCOMB_X70_Y48_N18
\inst6|PR_DATA_1_S2~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~119_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~118_combout\ & (\inst6|myreg|Mux23~3_combout\)) # (!\inst6|PR_DATA_1_S2~118_combout\ & ((\inst6|myreg|Mux23~0_combout\))))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux23~3_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|Mux23~0_combout\,
	datad => \inst6|PR_DATA_1_S2~118_combout\,
	combout => \inst6|PR_DATA_1_S2~119_combout\);

-- Location: LCCOMB_X62_Y54_N4
\inst6|PR_DATA_1_S2~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~120_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~117_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~117_combout\,
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_INSTRUCTION\(17),
	datad => \inst6|PR_DATA_1_S2~119_combout\,
	combout => \inst6|PR_DATA_1_S2~120_combout\);

-- Location: FF_X63_Y46_N13
\inst2|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux0~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(7));

-- Location: LCCOMB_X63_Y53_N12
\inst6|PR_DATA_CACHE_OUT~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~24_combout\ = (\inst2|readdata\(7) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|readdata\(7),
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_CACHE_OUT~24_combout\);

-- Location: LCCOMB_X75_Y50_N22
\inst6|myreg|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux24~0_combout\ = (\inst6|myreg|REGISTERS[2][7]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[2][7]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux24~0_combout\);

-- Location: LCCOMB_X72_Y53_N20
\inst6|PR_DATA_1_S2~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~126_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][6]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[6][6]~q\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|REGISTERS[4][6]~q\,
	combout => \inst6|PR_DATA_1_S2~126_combout\);

-- Location: LCCOMB_X72_Y53_N18
\inst6|PR_DATA_1_S2~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~127_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~126_combout\ & (\inst6|myreg|REGISTERS[7][6]~q\)) # (!\inst6|PR_DATA_1_S2~126_combout\ & ((\inst6|myreg|REGISTERS[5][6]~q\))))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|PR_DATA_1_S2~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_DATA_1_S2~126_combout\,
	datac => \inst6|myreg|REGISTERS[7][6]~q\,
	datad => \inst6|myreg|REGISTERS[5][6]~q\,
	combout => \inst6|PR_DATA_1_S2~127_combout\);

-- Location: LCCOMB_X72_Y53_N22
\inst6|myreg|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux25~2_combout\ = (\inst6|myreg|REGISTERS[0][6]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[0][6]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux25~2_combout\);

-- Location: LCCOMB_X72_Y53_N24
\inst6|PR_DATA_1_S2~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~128_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux25~1_combout\)) # (!\inst6|PR_INSTRUCTION\(15) & 
-- ((\inst6|myreg|Mux25~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|myreg|Mux25~1_combout\,
	datac => \inst6|myreg|Mux25~2_combout\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~128_combout\);

-- Location: LCCOMB_X72_Y53_N10
\inst6|myreg|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux25~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[3][6]~q\,
	combout => \inst6|myreg|Mux25~3_combout\);

-- Location: LCCOMB_X72_Y53_N28
\inst6|PR_DATA_1_S2~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~129_combout\ = (\inst6|PR_DATA_1_S2~128_combout\ & ((\inst6|myreg|Mux25~3_combout\) # ((!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~128_combout\ & (((\inst6|PR_INSTRUCTION\(16) & \inst6|myreg|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux25~3_combout\,
	datab => \inst6|PR_DATA_1_S2~128_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux25~0_combout\,
	combout => \inst6|PR_DATA_1_S2~129_combout\);

-- Location: LCCOMB_X65_Y53_N8
\inst6|PR_DATA_1_S2~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~130_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~127_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~129_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datab => \inst6|PR_DATA_1_S2~127_combout\,
	datac => \inst6|PR_DATA_1_S2~129_combout\,
	datad => \inst6|PR_INSTRUCTION\(17),
	combout => \inst6|PR_DATA_1_S2~130_combout\);

-- Location: FF_X65_Y49_N23
\inst6|PR_PC_S3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(6));

-- Location: FF_X65_Y42_N19
\inst2|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux2~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(5));

-- Location: LCCOMB_X65_Y49_N10
\inst6|PR_DATA_CACHE_OUT~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~26_combout\ = (\reset~input_o\ & \inst2|readdata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst2|readdata\(5),
	combout => \inst6|PR_DATA_CACHE_OUT~26_combout\);

-- Location: LCCOMB_X69_Y50_N14
\inst6|PR_DATA_1_S2~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~131_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15)) # ((\inst6|myreg|REGISTERS[6][5]~q\)))) # (!\inst6|PR_INSTRUCTION\(16) & (!\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|REGISTERS[4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|REGISTERS[4][5]~q\,
	datad => \inst6|myreg|REGISTERS[6][5]~q\,
	combout => \inst6|PR_DATA_1_S2~131_combout\);

-- Location: LCCOMB_X65_Y50_N4
\inst6|PR_DATA_1_S2~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~132_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~131_combout\ & (\inst6|myreg|REGISTERS[7][5]~q\)) # (!\inst6|PR_DATA_1_S2~131_combout\ & ((\inst6|myreg|REGISTERS[5][5]~q\))))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][5]~q\,
	datab => \inst6|myreg|REGISTERS[5][5]~q\,
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|PR_DATA_1_S2~131_combout\,
	combout => \inst6|PR_DATA_1_S2~132_combout\);

-- Location: LCCOMB_X70_Y48_N10
\inst6|myreg|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux26~1_combout\ = (\inst6|myreg|REGISTERS[1][5]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][5]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux26~1_combout\);

-- Location: LCCOMB_X70_Y48_N28
\inst6|myreg|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux26~2_combout\ = (\inst6|myreg|REGISTERS[0][5]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myreg|REGISTERS[0][5]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux26~2_combout\);

-- Location: LCCOMB_X70_Y48_N22
\inst6|PR_DATA_1_S2~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~133_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux26~1_combout\)) # (!\inst6|PR_INSTRUCTION\(15) & 
-- ((\inst6|myreg|Mux26~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux26~1_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|myreg|Mux26~2_combout\,
	combout => \inst6|PR_DATA_1_S2~133_combout\);

-- Location: LCCOMB_X70_Y48_N24
\inst6|PR_DATA_1_S2~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~134_combout\ = (\inst6|PR_DATA_1_S2~133_combout\ & ((\inst6|myreg|Mux26~3_combout\) # ((!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~133_combout\ & (((\inst6|myreg|Mux26~0_combout\ & \inst6|PR_INSTRUCTION\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux26~3_combout\,
	datab => \inst6|myreg|Mux26~0_combout\,
	datac => \inst6|PR_DATA_1_S2~133_combout\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~134_combout\);

-- Location: LCCOMB_X60_Y49_N22
\inst6|PR_DATA_1_S2~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~135_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~132_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2~134_combout\,
	datac => \inst6|PR_DATA_1_S2~132_combout\,
	datad => \inst6|PR_DATA_1_S2[26]~4_combout\,
	combout => \inst6|PR_DATA_1_S2~135_combout\);

-- Location: LCCOMB_X70_Y48_N30
\inst6|PR_DATA_2_S2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~78_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20) & (\inst6|myreg|Mux26~1_combout\)) # (!\inst6|PR_INSTRUCTION\(20) & 
-- ((\inst6|myreg|Mux26~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux26~1_combout\,
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux26~2_combout\,
	combout => \inst6|PR_DATA_2_S2~78_combout\);

-- Location: LCCOMB_X70_Y49_N0
\inst6|PR_DATA_1_S2~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~136_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][4]~q\))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (\inst6|myreg|REGISTERS[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[4][4]~q\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|REGISTERS[6][4]~q\,
	combout => \inst6|PR_DATA_1_S2~136_combout\);

-- Location: LCCOMB_X70_Y49_N2
\inst6|PR_DATA_1_S2~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~137_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~136_combout\ & (\inst6|myreg|REGISTERS[7][4]~q\)) # (!\inst6|PR_DATA_1_S2~136_combout\ & ((\inst6|myreg|REGISTERS[5][4]~q\))))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[7][4]~q\,
	datac => \inst6|myreg|REGISTERS[5][4]~q\,
	datad => \inst6|PR_DATA_1_S2~136_combout\,
	combout => \inst6|PR_DATA_1_S2~137_combout\);

-- Location: LCCOMB_X75_Y50_N16
\inst6|myreg|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux27~0_combout\ = (\inst6|myreg|REGISTERS[2][4]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myreg|REGISTERS[2][4]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux27~0_combout\);

-- Location: LCCOMB_X66_Y52_N12
\inst6|myreg|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux27~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[0][4]~q\,
	combout => \inst6|myreg|Mux27~2_combout\);

-- Location: LCCOMB_X65_Y53_N26
\inst6|PR_DATA_2_S2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~81_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|myreg|Mux27~0_combout\) # ((\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & (((!\inst6|PR_INSTRUCTION\(20) & \inst6|myreg|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux27~0_combout\,
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux27~2_combout\,
	combout => \inst6|PR_DATA_2_S2~81_combout\);

-- Location: FF_X60_Y40_N1
\inst2|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux4~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(3));

-- Location: LCCOMB_X63_Y49_N0
\inst6|PR_DATA_CACHE_OUT~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~28_combout\ = (\reset~input_o\ & \inst2|readdata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst2|readdata\(3),
	combout => \inst6|PR_DATA_CACHE_OUT~28_combout\);

-- Location: LCCOMB_X65_Y50_N22
\inst6|PR_DATA_1_S2~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~141_combout\ = (\inst6|PR_INSTRUCTION\(15) & (\inst6|PR_INSTRUCTION\(16))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][3]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|REGISTERS[6][3]~q\,
	datad => \inst6|myreg|REGISTERS[4][3]~q\,
	combout => \inst6|PR_DATA_1_S2~141_combout\);

-- Location: LCCOMB_X65_Y50_N16
\inst6|PR_DATA_1_S2~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~142_combout\ = (\inst6|PR_DATA_1_S2~141_combout\ & (((\inst6|myreg|REGISTERS[7][3]~q\) # (!\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_DATA_1_S2~141_combout\ & (\inst6|myreg|REGISTERS[5][3]~q\ & (\inst6|PR_INSTRUCTION\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~141_combout\,
	datab => \inst6|myreg|REGISTERS[5][3]~q\,
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|myreg|REGISTERS[7][3]~q\,
	combout => \inst6|PR_DATA_1_S2~142_combout\);

-- Location: LCCOMB_X73_Y51_N4
\inst6|myreg|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux28~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[2][3]~q\,
	combout => \inst6|myreg|Mux28~0_combout\);

-- Location: LCCOMB_X72_Y51_N12
\inst6|PR_DATA_1_S2~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~143_combout\ = (\inst6|PR_INSTRUCTION\(16) & (\inst6|PR_INSTRUCTION\(15))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & ((\inst6|myreg|Mux28~1_combout\))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|myreg|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|Mux28~2_combout\,
	datad => \inst6|myreg|Mux28~1_combout\,
	combout => \inst6|PR_DATA_1_S2~143_combout\);

-- Location: LCCOMB_X72_Y51_N22
\inst6|PR_DATA_1_S2~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~144_combout\ = (\inst6|PR_DATA_1_S2~143_combout\ & ((\inst6|myreg|Mux28~3_combout\) # ((!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~143_combout\ & (((\inst6|PR_INSTRUCTION\(16) & \inst6|myreg|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~143_combout\,
	datab => \inst6|myreg|Mux28~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux28~0_combout\,
	combout => \inst6|PR_DATA_1_S2~144_combout\);

-- Location: LCCOMB_X65_Y51_N8
\inst6|PR_DATA_1_S2~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~145_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~142_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~144_combout\,
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_INSTRUCTION\(17),
	datad => \inst6|PR_DATA_1_S2~142_combout\,
	combout => \inst6|PR_DATA_1_S2~145_combout\);

-- Location: FF_X55_Y44_N17
\inst2|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux5~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(2));

-- Location: LCCOMB_X70_Y50_N4
\inst6|PR_DATA_1_S2~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~146_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][2]~q\))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (\inst6|myreg|REGISTERS[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[4][2]~q\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|REGISTERS[6][2]~q\,
	combout => \inst6|PR_DATA_1_S2~146_combout\);

-- Location: LCCOMB_X70_Y50_N22
\inst6|PR_DATA_1_S2~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~147_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~146_combout\ & (\inst6|myreg|REGISTERS[7][2]~q\)) # (!\inst6|PR_DATA_1_S2~146_combout\ & ((\inst6|myreg|REGISTERS[5][2]~q\))))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|PR_DATA_1_S2~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_DATA_1_S2~146_combout\,
	datac => \inst6|myreg|REGISTERS[7][2]~q\,
	datad => \inst6|myreg|REGISTERS[5][2]~q\,
	combout => \inst6|PR_DATA_1_S2~147_combout\);

-- Location: LCCOMB_X70_Y51_N10
\inst6|myreg|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux29~0_combout\ = (\inst6|myreg|REGISTERS[2][2]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[2][2]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux29~0_combout\);

-- Location: LCCOMB_X70_Y51_N16
\inst6|myreg|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux29~1_combout\ = (\inst6|myreg|REGISTERS[1][2]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][2]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux29~1_combout\);

-- Location: LCCOMB_X70_Y51_N22
\inst6|myreg|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux29~2_combout\ = (\inst6|myreg|REGISTERS[0][2]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[0][2]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux29~2_combout\);

-- Location: LCCOMB_X70_Y51_N24
\inst6|PR_DATA_1_S2~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~148_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16)) # (\inst6|myreg|Mux29~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux29~2_combout\ & (!\inst6|PR_INSTRUCTION\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux29~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux29~1_combout\,
	combout => \inst6|PR_DATA_1_S2~148_combout\);

-- Location: LCCOMB_X70_Y51_N2
\inst6|myreg|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux29~3_combout\ = (\inst6|myreg|REGISTERS[3][2]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[3][2]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux29~3_combout\);

-- Location: LCCOMB_X70_Y51_N20
\inst6|PR_DATA_1_S2~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~149_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~148_combout\ & ((\inst6|myreg|Mux29~3_combout\))) # (!\inst6|PR_DATA_1_S2~148_combout\ & (\inst6|myreg|Mux29~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux29~0_combout\,
	datab => \inst6|myreg|Mux29~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|PR_DATA_1_S2~148_combout\,
	combout => \inst6|PR_DATA_1_S2~149_combout\);

-- Location: LCCOMB_X65_Y51_N2
\inst6|PR_DATA_1_S2~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~150_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~147_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2~149_combout\,
	datac => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datad => \inst6|PR_DATA_1_S2~147_combout\,
	combout => \inst6|PR_DATA_1_S2~150_combout\);

-- Location: LCCOMB_X70_Y51_N26
\inst6|PR_DATA_2_S2~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~87_combout\ = (\inst6|PR_INSTRUCTION\(20) & (\inst6|PR_INSTRUCTION\(21))) # (!\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_INSTRUCTION\(21) & ((\inst6|myreg|Mux29~0_combout\))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (\inst6|myreg|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|myreg|Mux29~2_combout\,
	datad => \inst6|myreg|Mux29~0_combout\,
	combout => \inst6|PR_DATA_2_S2~87_combout\);

-- Location: LCCOMB_X70_Y51_N28
\inst6|PR_DATA_2_S2~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~88_combout\ = (\inst6|PR_DATA_2_S2~87_combout\ & (((\inst6|myreg|Mux29~3_combout\) # (!\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_DATA_2_S2~87_combout\ & (\inst6|myreg|Mux29~1_combout\ & (\inst6|PR_INSTRUCTION\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~87_combout\,
	datab => \inst6|myreg|Mux29~1_combout\,
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux29~3_combout\,
	combout => \inst6|PR_DATA_2_S2~88_combout\);

-- Location: LCCOMB_X67_Y50_N10
\inst6|myreg|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux30~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[2][1]~q\,
	combout => \inst6|myreg|Mux30~0_combout\);

-- Location: LCCOMB_X67_Y50_N4
\inst6|PR_DATA_2_S2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~90_combout\ = (\inst6|PR_INSTRUCTION\(21) & (\inst6|PR_INSTRUCTION\(20))) # (!\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20) & ((\inst6|myreg|Mux30~1_combout\))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (\inst6|myreg|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|PR_INSTRUCTION\(20),
	datac => \inst6|myreg|Mux30~2_combout\,
	datad => \inst6|myreg|Mux30~1_combout\,
	combout => \inst6|PR_DATA_2_S2~90_combout\);

-- Location: LCCOMB_X67_Y50_N6
\inst6|PR_DATA_2_S2~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~91_combout\ = (\inst6|PR_DATA_2_S2~90_combout\ & (((\inst6|myreg|Mux30~3_combout\) # (!\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_DATA_2_S2~90_combout\ & (\inst6|myreg|Mux30~0_combout\ & ((\inst6|PR_INSTRUCTION\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux30~0_combout\,
	datab => \inst6|myreg|Mux30~3_combout\,
	datac => \inst6|PR_DATA_2_S2~90_combout\,
	datad => \inst6|PR_INSTRUCTION\(21),
	combout => \inst6|PR_DATA_2_S2~91_combout\);

-- Location: LCCOMB_X61_Y50_N0
\inst6|PR_DATA_2_S2~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~92_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~91_combout\,
	combout => \inst6|PR_DATA_2_S2~92_combout\);

-- Location: LCCOMB_X70_Y50_N28
\inst6|PR_DATA_1_S2~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~156_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][0]~q\))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (\inst6|myreg|REGISTERS[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[4][0]~q\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|REGISTERS[6][0]~q\,
	combout => \inst6|PR_DATA_1_S2~156_combout\);

-- Location: LCCOMB_X70_Y50_N14
\inst6|PR_DATA_1_S2~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~157_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~156_combout\ & ((\inst6|myreg|REGISTERS[7][0]~q\))) # (!\inst6|PR_DATA_1_S2~156_combout\ & (\inst6|myreg|REGISTERS[5][0]~q\)))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[5][0]~q\,
	datac => \inst6|myreg|REGISTERS[7][0]~q\,
	datad => \inst6|PR_DATA_1_S2~156_combout\,
	combout => \inst6|PR_DATA_1_S2~157_combout\);

-- Location: LCCOMB_X67_Y52_N28
\inst6|myreg|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux31~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[2][0]~q\,
	combout => \inst6|myreg|Mux31~0_combout\);

-- Location: LCCOMB_X67_Y52_N2
\inst6|myreg|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux31~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[1][0]~q\,
	combout => \inst6|myreg|Mux31~1_combout\);

-- Location: LCCOMB_X70_Y51_N0
\inst6|myreg|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux31~2_combout\ = (\inst6|myreg|REGISTERS[0][0]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][0]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux31~2_combout\);

-- Location: LCCOMB_X67_Y52_N12
\inst6|PR_DATA_1_S2~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~158_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|myreg|Mux31~1_combout\) # ((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & (((!\inst6|PR_INSTRUCTION\(16) & \inst6|myreg|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|Mux31~1_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux31~2_combout\,
	combout => \inst6|PR_DATA_1_S2~158_combout\);

-- Location: LCCOMB_X68_Y52_N26
\inst6|myreg|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux31~3_combout\ = (\inst6|myreg|REGISTERS[3][0]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myreg|REGISTERS[3][0]~q\,
	datac => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux31~3_combout\);

-- Location: LCCOMB_X67_Y52_N22
\inst6|PR_DATA_1_S2~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~159_combout\ = (\inst6|PR_DATA_1_S2~158_combout\ & (((\inst6|myreg|Mux31~3_combout\) # (!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~158_combout\ & (\inst6|myreg|Mux31~0_combout\ & (\inst6|PR_INSTRUCTION\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~158_combout\,
	datab => \inst6|myreg|Mux31~0_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux31~3_combout\,
	combout => \inst6|PR_DATA_1_S2~159_combout\);

-- Location: LCCOMB_X63_Y52_N14
\inst6|PR_DATA_1_S2~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~160_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~157_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~159_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~157_combout\,
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_INSTRUCTION\(17),
	datad => \inst6|PR_DATA_1_S2~159_combout\,
	combout => \inst6|PR_DATA_1_S2~160_combout\);

-- Location: FF_X60_Y40_N31
\inst2|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux7~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(0));

-- Location: LCCOMB_X63_Y52_N30
\inst6|PR_DATA_CACHE_OUT~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~31_combout\ = (\inst2|readdata\(0) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|readdata\(0),
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_CACHE_OUT~31_combout\);

-- Location: LCCOMB_X67_Y52_N8
\inst6|PR_DATA_2_S2~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~93_combout\ = (\inst6|PR_INSTRUCTION\(20) & (((\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_INSTRUCTION\(21) & (\inst6|myreg|Mux31~0_combout\)) # (!\inst6|PR_INSTRUCTION\(21) & 
-- ((\inst6|myreg|Mux31~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|myreg|Mux31~0_combout\,
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|myreg|Mux31~2_combout\,
	combout => \inst6|PR_DATA_2_S2~93_combout\);

-- Location: LCCOMB_X67_Y52_N26
\inst6|PR_DATA_2_S2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~94_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_DATA_2_S2~93_combout\ & ((\inst6|myreg|Mux31~3_combout\))) # (!\inst6|PR_DATA_2_S2~93_combout\ & (\inst6|myreg|Mux31~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (((\inst6|PR_DATA_2_S2~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|myreg|Mux31~1_combout\,
	datac => \inst6|PR_DATA_2_S2~93_combout\,
	datad => \inst6|myreg|Mux31~3_combout\,
	combout => \inst6|PR_DATA_2_S2~94_combout\);

-- Location: LCCOMB_X66_Y52_N26
\inst6|PR_DATA_2_S2~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~95_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~94_combout\,
	combout => \inst6|PR_DATA_2_S2~95_combout\);

-- Location: FF_X57_Y48_N31
\inst6|PR_PC_S1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(29));

-- Location: FF_X57_Y49_N31
\inst6|PR_PC_S1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(28));

-- Location: LCCOMB_X57_Y48_N10
\inst6|PR_PC_S2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~3_combout\ = (\inst6|PR_PC_S1\(28) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_PC_S1\(28),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S2~3_combout\);

-- Location: LCCOMB_X65_Y51_N26
\inst6|myImmediate|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myImmediate|Mux31~1_combout\ = (\inst6|PR_INSTRUCTION\(21)) # ((\inst6|PR_INSTRUCTION\(12) & !\inst6|myControl|Equal10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myControl|Equal10~0_combout\,
	combout => \inst6|myImmediate|Mux31~1_combout\);

-- Location: LCCOMB_X66_Y54_N4
\inst6|myImmediate|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myImmediate|Mux31~2_combout\ = (\inst6|PR_INSTRUCTION\(20)) # ((\inst6|PR_INSTRUCTION\(12) & !\inst6|myControl|Equal10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myControl|Equal10~0_combout\,
	combout => \inst6|myImmediate|Mux31~2_combout\);

-- Location: FF_X56_Y53_N27
\inst6|PR_PC_S1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(18));

-- Location: FF_X62_Y54_N13
\inst6|PR_PC_S1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(8));

-- Location: FF_X58_Y54_N9
\inst6|PR_PC_S1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(6));

-- Location: LCCOMB_X61_Y55_N22
\inst6|PR_PC_S2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~25_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(6),
	combout => \inst6|PR_PC_S2~25_combout\);

-- Location: FF_X55_Y51_N31
\inst6|PR_PC_S1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(2));

-- Location: LCCOMB_X114_Y35_N6
\inst3|count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|count~0_combout\ = (\inst3|Add0~40_combout\ & ((\inst3|Add0~64_combout\) # ((!\inst3|Equal0~9_combout\) # (!\inst3|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~64_combout\,
	datab => \inst3|Add0~40_combout\,
	datac => \inst3|Equal0~4_combout\,
	datad => \inst3|Equal0~9_combout\,
	combout => \inst3|count~0_combout\);

-- Location: LCCOMB_X114_Y35_N2
\inst3|count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|count~3_combout\ = (\inst3|Add0~34_combout\ & ((\inst3|Add0~64_combout\) # ((!\inst3|Equal0~9_combout\) # (!\inst3|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~64_combout\,
	datab => \inst3|Add0~34_combout\,
	datac => \inst3|Equal0~4_combout\,
	datad => \inst3|Equal0~9_combout\,
	combout => \inst3|count~3_combout\);

-- Location: LCCOMB_X114_Y35_N30
\inst3|count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|count~5_combout\ = (\inst3|Add0~20_combout\ & ((\inst3|Add0~64_combout\) # ((!\inst3|Equal0~9_combout\) # (!\inst3|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~64_combout\,
	datab => \inst3|Add0~20_combout\,
	datac => \inst3|Equal0~4_combout\,
	datad => \inst3|Equal0~9_combout\,
	combout => \inst3|count~5_combout\);

-- Location: LCCOMB_X114_Y35_N0
\inst3|count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|count~6_combout\ = (\inst3|Add0~14_combout\ & ((\inst3|Add0~64_combout\) # ((!\inst3|Equal0~9_combout\) # (!\inst3|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~14_combout\,
	datab => \inst3|Add0~64_combout\,
	datac => \inst3|Equal0~4_combout\,
	datad => \inst3|Equal0~9_combout\,
	combout => \inst3|count~6_combout\);

-- Location: LCCOMB_X63_Y54_N30
\inst6|PR_REG_WRITE_EN_S2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REG_WRITE_EN_S2~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & (!\inst6|PR_INSTRUCTION\(4) & (\inst6|PR_INSTRUCTION\(5) $ (!\inst6|PR_INSTRUCTION\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(5),
	datab => \inst6|PR_INSTRUCTION\(0),
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_INSTRUCTION\(4),
	combout => \inst6|PR_REG_WRITE_EN_S2~0_combout\);

-- Location: FF_X60_Y45_N25
\inst2|memory_array[155][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[155][7]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[155][7]~q\);

-- Location: FF_X59_Y45_N21
\inst2|memory_array[139][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[139][7]~q\);

-- Location: LCCOMB_X59_Y45_N20
\inst2|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~0_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[155][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[139][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[155][7]~q\,
	datac => \inst2|memory_array[139][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux24~0_combout\);

-- Location: FF_X65_Y43_N27
\inst2|memory_array[163][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[163][7]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[163][7]~q\);

-- Location: FF_X57_Y45_N5
\inst2|memory_array[147][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[147][7]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[147][7]~q\);

-- Location: FF_X59_Y45_N31
\inst2|memory_array[131][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[131][7]~q\);

-- Location: LCCOMB_X59_Y45_N30
\inst2|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~4_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[147][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[131][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[147][7]~q\,
	datac => \inst2|memory_array[131][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux24~4_combout\);

-- Location: FF_X65_Y45_N7
\inst2|memory_array[179][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[179][7]~q\);

-- Location: LCCOMB_X65_Y45_N6
\inst2|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~5_combout\ = (\inst2|Mux24~4_combout\ & (((\inst2|memory_array[179][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux24~4_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[163][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux24~4_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[179][7]~q\,
	datad => \inst2|memory_array[163][7]~q\,
	combout => \inst2|Mux24~5_combout\);

-- Location: FF_X67_Y40_N5
\inst2|memory_array[175][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[175][7]~q\);

-- Location: FF_X68_Y45_N7
\inst2|memory_array[159][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[159][7]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[159][7]~q\);

-- Location: FF_X68_Y43_N19
\inst2|memory_array[143][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[143][7]~q\);

-- Location: LCCOMB_X68_Y43_N18
\inst2|Mux24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~7_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[159][7]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[143][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[143][7]~q\,
	datad => \inst2|memory_array[159][7]~q\,
	combout => \inst2|Mux24~7_combout\);

-- Location: FF_X66_Y40_N5
\inst2|memory_array[191][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[191][7]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[191][7]~q\);

-- Location: LCCOMB_X67_Y40_N4
\inst2|Mux24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~8_combout\ = (\inst2|Mux24~7_combout\ & ((\inst2|memory_array[191][7]~q\) # ((!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux24~7_combout\ & (((\inst2|memory_array[175][7]~q\ & \inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux24~7_combout\,
	datab => \inst2|memory_array[191][7]~q\,
	datac => \inst2|memory_array[175][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux24~8_combout\);

-- Location: FF_X58_Y40_N17
\inst2|memory_array[107][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[107][7]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[107][7]~q\);

-- Location: FF_X61_Y40_N29
\inst2|memory_array[103][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[103][7]~feeder_combout\,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[103][7]~q\);

-- Location: FF_X61_Y40_N19
\inst2|memory_array[99][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[99][7]~q\);

-- Location: LCCOMB_X61_Y40_N18
\inst2|Mux24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~10_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3)) # ((\inst2|memory_array[103][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[99][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[99][7]~q\,
	datad => \inst2|memory_array[103][7]~q\,
	combout => \inst2|Mux24~10_combout\);

-- Location: FF_X57_Y40_N1
\inst2|memory_array[111][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[111][7]~q\);

-- Location: LCCOMB_X57_Y40_N0
\inst2|Mux24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~11_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux24~10_combout\ & ((\inst2|memory_array[111][7]~q\))) # (!\inst2|Mux24~10_combout\ & (\inst2|memory_array[107][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[107][7]~q\,
	datac => \inst2|memory_array[111][7]~q\,
	datad => \inst2|Mux24~10_combout\,
	combout => \inst2|Mux24~11_combout\);

-- Location: FF_X56_Y37_N9
\inst2|memory_array[87][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[87][7]~q\);

-- Location: FF_X56_Y39_N13
\inst2|memory_array[91][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[91][7]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[91][7]~q\);

-- Location: FF_X56_Y39_N23
\inst2|memory_array[83][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[83][7]~q\);

-- Location: LCCOMB_X56_Y39_N22
\inst2|Mux24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[91][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[83][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[91][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[83][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux24~12_combout\);

-- Location: FF_X55_Y39_N13
\inst2|memory_array[95][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[95][7]~q\);

-- Location: LCCOMB_X55_Y39_N12
\inst2|Mux24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~13_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux24~12_combout\ & ((\inst2|memory_array[95][7]~q\))) # (!\inst2|Mux24~12_combout\ & (\inst2|memory_array[87][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[87][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[95][7]~q\,
	datad => \inst2|Mux24~12_combout\,
	combout => \inst2|Mux24~13_combout\);

-- Location: FF_X61_Y39_N17
\inst2|memory_array[75][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[75][7]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[75][7]~q\);

-- Location: FF_X61_Y37_N29
\inst2|memory_array[71][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[71][7]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[71][7]~q\);

-- Location: FF_X61_Y37_N27
\inst2|memory_array[67][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[67][7]~q\);

-- Location: LCCOMB_X61_Y37_N26
\inst2|Mux24~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~14_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[71][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[67][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[71][7]~q\,
	datac => \inst2|memory_array[67][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux24~14_combout\);

-- Location: FF_X61_Y39_N15
\inst2|memory_array[79][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[79][7]~q\);

-- Location: LCCOMB_X61_Y39_N14
\inst2|Mux24~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~15_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux24~14_combout\ & ((\inst2|memory_array[79][7]~q\))) # (!\inst2|Mux24~14_combout\ & (\inst2|memory_array[75][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[75][7]~q\,
	datac => \inst2|memory_array[79][7]~q\,
	datad => \inst2|Mux24~14_combout\,
	combout => \inst2|Mux24~15_combout\);

-- Location: LCCOMB_X60_Y39_N8
\inst2|Mux24~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~16_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux24~13_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux24~15_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux24~13_combout\,
	combout => \inst2|Mux24~16_combout\);

-- Location: FF_X57_Y41_N1
\inst2|memory_array[119][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[119][7]~feeder_combout\,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[119][7]~q\);

-- Location: FF_X58_Y46_N5
\inst2|memory_array[123][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[123][7]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[123][7]~q\);

-- Location: FF_X62_Y42_N25
\inst2|memory_array[115][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[115][7]~q\);

-- Location: LCCOMB_X62_Y42_N24
\inst2|Mux24~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~17_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[123][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[115][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[123][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[115][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux24~17_combout\);

-- Location: FF_X57_Y40_N31
\inst2|memory_array[127][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[127][7]~q\);

-- Location: LCCOMB_X57_Y40_N30
\inst2|Mux24~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~18_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux24~17_combout\ & (\inst2|memory_array[127][7]~q\)) # (!\inst2|Mux24~17_combout\ & ((\inst2|memory_array[119][7]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux24~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux24~17_combout\,
	datac => \inst2|memory_array[127][7]~q\,
	datad => \inst2|memory_array[119][7]~q\,
	combout => \inst2|Mux24~18_combout\);

-- Location: LCCOMB_X60_Y39_N10
\inst2|Mux24~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~19_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux24~16_combout\ & ((\inst2|Mux24~18_combout\))) # (!\inst2|Mux24~16_combout\ & (\inst2|Mux24~11_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux24~11_combout\,
	datac => \inst2|Mux24~16_combout\,
	datad => \inst2|Mux24~18_combout\,
	combout => \inst2|Mux24~19_combout\);

-- Location: FF_X53_Y44_N1
\inst2|memory_array[39][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[39][7]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[39][7]~q\);

-- Location: FF_X54_Y40_N1
\inst2|memory_array[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[15][7]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[15][7]~q\);

-- Location: FF_X56_Y46_N9
\inst2|memory_array[51][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[51][7]~feeder_combout\,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[51][7]~q\);

-- Location: FF_X56_Y44_N13
\inst2|memory_array[35][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[35][7]~feeder_combout\,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[35][7]~q\);

-- Location: FF_X54_Y39_N1
\inst2|memory_array[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[11][7]~feeder_combout\,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[11][7]~q\);

-- Location: FF_X53_Y43_N29
\inst2|memory_array[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[31][7]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[31][7]~q\);

-- Location: FF_X54_Y43_N13
\inst2|memory_array[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[23][7]~q\);

-- Location: LCCOMB_X54_Y43_N12
\inst2|Mux24~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~27_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[31][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[23][7]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[31][7]~q\,
	datac => \inst2|memory_array[23][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux24~27_combout\);

-- Location: FF_X67_Y44_N5
\inst2|memory_array[231][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[231][7]~q\);

-- Location: FF_X68_Y39_N5
\inst2|memory_array[235][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[235][7]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[235][7]~q\);

-- Location: FF_X68_Y39_N11
\inst2|memory_array[227][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[227][7]~q\);

-- Location: LCCOMB_X68_Y39_N10
\inst2|Mux24~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~31_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[235][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[227][7]~q\ & !\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[235][7]~q\,
	datac => \inst2|memory_array[227][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux24~31_combout\);

-- Location: FF_X66_Y44_N1
\inst2|memory_array[239][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[239][7]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[239][7]~q\);

-- Location: LCCOMB_X67_Y44_N4
\inst2|Mux24~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~32_combout\ = (\inst2|Mux24~31_combout\ & ((\inst2|memory_array[239][7]~q\) # ((!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux24~31_combout\ & (((\inst2|memory_array[231][7]~q\ & \inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[239][7]~q\,
	datab => \inst2|Mux24~31_combout\,
	datac => \inst2|memory_array[231][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux24~32_combout\);

-- Location: FF_X62_Y38_N9
\inst2|memory_array[219][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[219][7]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[219][7]~q\);

-- Location: FF_X60_Y37_N25
\inst2|memory_array[215][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[215][7]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[215][7]~q\);

-- Location: FF_X59_Y37_N25
\inst2|memory_array[211][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[211][7]~q\);

-- Location: LCCOMB_X59_Y37_N24
\inst2|Mux24~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~33_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[215][7]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[211][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[211][7]~q\,
	datad => \inst2|memory_array[215][7]~q\,
	combout => \inst2|Mux24~33_combout\);

-- Location: FF_X60_Y37_N31
\inst2|memory_array[223][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[223][7]~q\);

-- Location: LCCOMB_X60_Y37_N30
\inst2|Mux24~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~34_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux24~33_combout\ & ((\inst2|memory_array[223][7]~q\))) # (!\inst2|Mux24~33_combout\ & (\inst2|memory_array[219][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux24~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[219][7]~q\,
	datac => \inst2|memory_array[223][7]~q\,
	datad => \inst2|Mux24~33_combout\,
	combout => \inst2|Mux24~34_combout\);

-- Location: FF_X62_Y37_N1
\inst2|memory_array[199][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[199][7]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[199][7]~q\);

-- Location: FF_X67_Y37_N13
\inst2|memory_array[203][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[203][7]~feeder_combout\,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[203][7]~q\);

-- Location: FF_X67_Y37_N3
\inst2|memory_array[195][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[195][7]~q\);

-- Location: LCCOMB_X67_Y37_N2
\inst2|Mux24~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~35_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[203][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[195][7]~q\ & !\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[203][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[195][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux24~35_combout\);

-- Location: FF_X62_Y37_N7
\inst2|memory_array[207][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[207][7]~q\);

-- Location: LCCOMB_X62_Y37_N6
\inst2|Mux24~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~36_combout\ = (\inst2|Mux24~35_combout\ & (((\inst2|memory_array[207][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux24~35_combout\ & (\inst2|memory_array[199][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux24~35_combout\,
	datab => \inst2|memory_array[199][7]~q\,
	datac => \inst2|memory_array[207][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux24~36_combout\);

-- Location: LCCOMB_X61_Y37_N20
\inst2|Mux24~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~37_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux24~34_combout\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((!\inst6|PR_ALU_OUT_S3\(5) & \inst2|Mux24~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux24~34_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(5),
	datad => \inst2|Mux24~36_combout\,
	combout => \inst2|Mux24~37_combout\);

-- Location: FF_X58_Y42_N1
\inst2|memory_array[251][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[251][7]~q\);

-- Location: FF_X62_Y46_N29
\inst2|memory_array[247][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[247][7]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[247][7]~q\);

-- Location: FF_X62_Y42_N19
\inst2|memory_array[243][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[243][7]~q\);

-- Location: LCCOMB_X62_Y42_N18
\inst2|Mux24~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~38_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[247][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[243][7]~q\ & !\inst6|PR_ALU_OUT_S3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[247][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[243][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux24~38_combout\);

-- Location: FF_X62_Y46_N27
\inst2|memory_array[255][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[255][7]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[255][7]~q\);

-- Location: LCCOMB_X58_Y42_N0
\inst2|Mux24~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~39_combout\ = (\inst2|Mux24~38_combout\ & ((\inst2|memory_array[255][7]~q\) # ((!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux24~38_combout\ & (((\inst2|memory_array[251][7]~q\ & \inst6|PR_ALU_OUT_S3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[255][7]~q\,
	datab => \inst2|Mux24~38_combout\,
	datac => \inst2|memory_array[251][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux24~39_combout\);

-- Location: LCCOMB_X61_Y40_N4
\inst2|Mux24~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~40_combout\ = (\inst2|Mux24~37_combout\ & ((\inst2|Mux24~39_combout\) # ((!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux24~37_combout\ & (((\inst2|Mux24~32_combout\ & \inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux24~39_combout\,
	datab => \inst2|Mux24~37_combout\,
	datac => \inst2|Mux24~32_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux24~40_combout\);

-- Location: FF_X59_Y41_N17
\inst2|memory_array[103][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[103][6]~q\);

-- Location: FF_X56_Y41_N5
\inst2|memory_array[55][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[55][6]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[55][6]~q\);

-- Location: FF_X55_Y41_N21
\inst2|memory_array[39][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[39][6]~q\);

-- Location: LCCOMB_X55_Y41_N20
\inst2|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~0_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[55][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[39][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[39][6]~q\,
	datad => \inst2|memory_array[55][6]~q\,
	combout => \inst2|Mux25~0_combout\);

-- Location: FF_X57_Y41_N7
\inst2|memory_array[119][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[119][6]~feeder_combout\,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[119][6]~q\);

-- Location: LCCOMB_X59_Y41_N16
\inst2|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~1_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux25~0_combout\ & (\inst2|memory_array[119][6]~q\)) # (!\inst2|Mux25~0_combout\ & ((\inst2|memory_array[103][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[119][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[103][6]~q\,
	datad => \inst2|Mux25~0_combout\,
	combout => \inst2|Mux25~1_combout\);

-- Location: FF_X56_Y42_N5
\inst2|memory_array[107][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[107][6]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[107][6]~q\);

-- Location: FF_X53_Y42_N21
\inst2|memory_array[59][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[59][6]~feeder_combout\,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[59][6]~q\);

-- Location: FF_X53_Y42_N19
\inst2|memory_array[43][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[43][6]~q\);

-- Location: LCCOMB_X53_Y42_N18
\inst2|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~2_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[59][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[43][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[43][6]~q\,
	datad => \inst2|memory_array[59][6]~q\,
	combout => \inst2|Mux25~2_combout\);

-- Location: FF_X57_Y42_N17
\inst2|memory_array[123][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[123][6]~q\);

-- Location: LCCOMB_X57_Y42_N16
\inst2|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~3_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux25~2_combout\ & ((\inst2|memory_array[123][6]~q\))) # (!\inst2|Mux25~2_combout\ & (\inst2|memory_array[107][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[107][6]~q\,
	datac => \inst2|memory_array[123][6]~q\,
	datad => \inst2|Mux25~2_combout\,
	combout => \inst2|Mux25~3_combout\);

-- Location: FF_X58_Y41_N25
\inst2|memory_array[99][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[99][6]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[99][6]~q\);

-- Location: FF_X58_Y44_N5
\inst2|memory_array[51][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[51][6]~feeder_combout\,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[51][6]~q\);

-- Location: FF_X58_Y44_N19
\inst2|memory_array[35][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[35][6]~q\);

-- Location: LCCOMB_X58_Y44_N18
\inst2|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[51][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[35][6]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[51][6]~q\,
	datac => \inst2|memory_array[35][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux25~4_combout\);

-- Location: FF_X57_Y41_N17
\inst2|memory_array[115][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[115][6]~q\);

-- Location: LCCOMB_X57_Y41_N16
\inst2|Mux25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~5_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux25~4_combout\ & ((\inst2|memory_array[115][6]~q\))) # (!\inst2|Mux25~4_combout\ & (\inst2|memory_array[99][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[99][6]~q\,
	datac => \inst2|memory_array[115][6]~q\,
	datad => \inst2|Mux25~4_combout\,
	combout => \inst2|Mux25~5_combout\);

-- Location: LCCOMB_X62_Y44_N20
\inst2|Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux25~3_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux25~3_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux25~5_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux25~6_combout\);

-- Location: FF_X60_Y44_N9
\inst2|memory_array[111][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[111][6]~q\);

-- Location: FF_X55_Y43_N13
\inst2|memory_array[63][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[63][6]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[63][6]~q\);

-- Location: FF_X56_Y43_N17
\inst2|memory_array[47][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[47][6]~q\);

-- Location: LCCOMB_X56_Y43_N16
\inst2|Mux25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~7_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[63][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[47][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[47][6]~q\,
	datad => \inst2|memory_array[63][6]~q\,
	combout => \inst2|Mux25~7_combout\);

-- Location: FF_X57_Y40_N5
\inst2|memory_array[127][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[127][6]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[127][6]~q\);

-- Location: LCCOMB_X60_Y44_N8
\inst2|Mux25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~8_combout\ = (\inst2|Mux25~7_combout\ & ((\inst2|memory_array[127][6]~q\) # ((!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux25~7_combout\ & (((\inst2|memory_array[111][6]~q\ & \inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[127][6]~q\,
	datab => \inst2|Mux25~7_combout\,
	datac => \inst2|memory_array[111][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux25~8_combout\);

-- Location: LCCOMB_X60_Y44_N30
\inst2|Mux25~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~9_combout\ = (\inst2|Mux25~6_combout\ & (((\inst2|Mux25~8_combout\) # (!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux25~6_combout\ & (\inst2|Mux25~1_combout\ & (\inst6|PR_ALU_OUT_S3\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux25~6_combout\,
	datab => \inst2|Mux25~1_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux25~8_combout\,
	combout => \inst2|Mux25~9_combout\);

-- Location: FF_X62_Y38_N3
\inst2|memory_array[211][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[211][6]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[211][6]~q\);

-- Location: FF_X53_Y39_N17
\inst2|memory_array[155][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[155][6]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[155][6]~q\);

-- Location: FF_X54_Y42_N9
\inst2|memory_array[147][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[147][6]~q\);

-- Location: LCCOMB_X54_Y42_N8
\inst2|Mux25~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~10_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[155][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[147][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[155][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[147][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux25~10_combout\);

-- Location: FF_X62_Y38_N5
\inst2|memory_array[219][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[219][6]~q\);

-- Location: LCCOMB_X62_Y38_N4
\inst2|Mux25~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~11_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux25~10_combout\ & ((\inst2|memory_array[219][6]~q\))) # (!\inst2|Mux25~10_combout\ & (\inst2|memory_array[211][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[211][6]~q\,
	datac => \inst2|memory_array[219][6]~q\,
	datad => \inst2|Mux25~10_combout\,
	combout => \inst2|Mux25~11_combout\);

-- Location: FF_X62_Y37_N9
\inst2|memory_array[199][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[199][6]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[199][6]~q\);

-- Location: FF_X63_Y37_N17
\inst2|memory_array[143][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[143][6]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[143][6]~q\);

-- Location: FF_X63_Y37_N27
\inst2|memory_array[135][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[135][6]~q\);

-- Location: LCCOMB_X63_Y37_N26
\inst2|Mux25~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~12_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[143][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[135][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[135][6]~q\,
	datad => \inst2|memory_array[143][6]~q\,
	combout => \inst2|Mux25~12_combout\);

-- Location: FF_X62_Y37_N27
\inst2|memory_array[207][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[207][6]~q\);

-- Location: LCCOMB_X62_Y37_N26
\inst2|Mux25~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~13_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux25~12_combout\ & ((\inst2|memory_array[207][6]~q\))) # (!\inst2|Mux25~12_combout\ & (\inst2|memory_array[199][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[199][6]~q\,
	datac => \inst2|memory_array[207][6]~q\,
	datad => \inst2|Mux25~12_combout\,
	combout => \inst2|Mux25~13_combout\);

-- Location: FF_X67_Y37_N1
\inst2|memory_array[195][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[195][6]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[195][6]~q\);

-- Location: FF_X62_Y45_N7
\inst2|memory_array[139][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[139][6]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[139][6]~q\);

-- Location: FF_X62_Y45_N9
\inst2|memory_array[131][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[131][6]~q\);

-- Location: LCCOMB_X62_Y45_N8
\inst2|Mux25~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~14_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[139][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[131][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[139][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[131][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux25~14_combout\);

-- Location: FF_X67_Y37_N15
\inst2|memory_array[203][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[203][6]~q\);

-- Location: LCCOMB_X67_Y37_N14
\inst2|Mux25~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~15_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux25~14_combout\ & (\inst2|memory_array[203][6]~q\)) # (!\inst2|Mux25~14_combout\ & ((\inst2|memory_array[195][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux25~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux25~14_combout\,
	datac => \inst2|memory_array[203][6]~q\,
	datad => \inst2|memory_array[195][6]~q\,
	combout => \inst2|Mux25~15_combout\);

-- Location: LCCOMB_X60_Y41_N8
\inst2|Mux25~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux25~13_combout\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux25~15_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux25~13_combout\,
	combout => \inst2|Mux25~16_combout\);

-- Location: FF_X58_Y37_N25
\inst2|memory_array[215][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[215][6]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[215][6]~q\);

-- Location: FF_X53_Y41_N13
\inst2|memory_array[159][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[159][6]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[159][6]~q\);

-- Location: FF_X53_Y41_N23
\inst2|memory_array[151][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[151][6]~q\);

-- Location: LCCOMB_X53_Y41_N22
\inst2|Mux25~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~17_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[159][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[151][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[151][6]~q\,
	datad => \inst2|memory_array[159][6]~q\,
	combout => \inst2|Mux25~17_combout\);

-- Location: FF_X56_Y41_N15
\inst2|memory_array[223][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[223][6]~q\);

-- Location: LCCOMB_X56_Y41_N14
\inst2|Mux25~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~18_combout\ = (\inst2|Mux25~17_combout\ & (((\inst2|memory_array[223][6]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux25~17_combout\ & (\inst2|memory_array[215][6]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux25~17_combout\,
	datab => \inst2|memory_array[215][6]~q\,
	datac => \inst2|memory_array[223][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux25~18_combout\);

-- Location: LCCOMB_X60_Y41_N18
\inst2|Mux25~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~19_combout\ = (\inst2|Mux25~16_combout\ & (((\inst2|Mux25~18_combout\) # (!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux25~16_combout\ & (\inst2|Mux25~11_combout\ & ((\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux25~11_combout\,
	datab => \inst2|Mux25~18_combout\,
	datac => \inst2|Mux25~16_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux25~19_combout\);

-- Location: FF_X55_Y37_N17
\inst2|memory_array[71][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[71][6]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[71][6]~q\);

-- Location: FF_X54_Y43_N3
\inst2|memory_array[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[23][6]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[23][6]~q\);

-- Location: FF_X55_Y41_N19
\inst2|memory_array[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[7][6]~q\);

-- Location: LCCOMB_X55_Y41_N18
\inst2|Mux25~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~20_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[23][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[7][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[7][6]~q\,
	datad => \inst2|memory_array[23][6]~q\,
	combout => \inst2|Mux25~20_combout\);

-- Location: FF_X56_Y37_N31
\inst2|memory_array[87][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[87][6]~q\);

-- Location: LCCOMB_X56_Y37_N30
\inst2|Mux25~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~21_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux25~20_combout\ & ((\inst2|memory_array[87][6]~q\))) # (!\inst2|Mux25~20_combout\ & (\inst2|memory_array[71][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux25~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[71][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[87][6]~q\,
	datad => \inst2|Mux25~20_combout\,
	combout => \inst2|Mux25~21_combout\);

-- Location: FF_X61_Y39_N13
\inst2|memory_array[75][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[75][6]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[75][6]~q\);

-- Location: FF_X53_Y39_N3
\inst2|memory_array[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[27][6]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[27][6]~q\);

-- Location: FF_X54_Y39_N3
\inst2|memory_array[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[11][6]~q\);

-- Location: LCCOMB_X54_Y39_N2
\inst2|Mux25~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~22_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[27][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[11][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[27][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[11][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux25~22_combout\);

-- Location: FF_X54_Y39_N25
\inst2|memory_array[91][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[91][6]~q\);

-- Location: LCCOMB_X54_Y39_N24
\inst2|Mux25~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~23_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux25~22_combout\ & ((\inst2|memory_array[91][6]~q\))) # (!\inst2|Mux25~22_combout\ & (\inst2|memory_array[75][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux25~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[75][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[91][6]~q\,
	datad => \inst2|Mux25~22_combout\,
	combout => \inst2|Mux25~23_combout\);

-- Location: FF_X59_Y40_N1
\inst2|memory_array[67][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[67][6]~feeder_combout\,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[67][6]~q\);

-- Location: FF_X57_Y44_N3
\inst2|memory_array[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[19][6]~feeder_combout\,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[19][6]~q\);

-- Location: FF_X57_Y44_N9
\inst2|memory_array[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[3][6]~q\);

-- Location: LCCOMB_X57_Y44_N8
\inst2|Mux25~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~24_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[19][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[3][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[3][6]~q\,
	datad => \inst2|memory_array[19][6]~q\,
	combout => \inst2|Mux25~24_combout\);

-- Location: FF_X59_Y41_N31
\inst2|memory_array[83][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[83][6]~q\);

-- Location: LCCOMB_X59_Y41_N30
\inst2|Mux25~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~25_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux25~24_combout\ & ((\inst2|memory_array[83][6]~q\))) # (!\inst2|Mux25~24_combout\ & (\inst2|memory_array[67][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux25~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[67][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[83][6]~q\,
	datad => \inst2|Mux25~24_combout\,
	combout => \inst2|Mux25~25_combout\);

-- Location: LCCOMB_X59_Y41_N12
\inst2|Mux25~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux25~23_combout\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux25~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux25~25_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux25~23_combout\,
	combout => \inst2|Mux25~26_combout\);

-- Location: FF_X56_Y38_N9
\inst2|memory_array[79][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[79][6]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[79][6]~q\);

-- Location: FF_X54_Y41_N1
\inst2|memory_array[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[31][6]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[31][6]~q\);

-- Location: FF_X55_Y39_N7
\inst2|memory_array[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[15][6]~q\);

-- Location: LCCOMB_X55_Y39_N6
\inst2|Mux25~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~27_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[31][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[15][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[31][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[15][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux25~27_combout\);

-- Location: FF_X55_Y39_N25
\inst2|memory_array[95][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[95][6]~q\);

-- Location: LCCOMB_X55_Y39_N24
\inst2|Mux25~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~28_combout\ = (\inst2|Mux25~27_combout\ & (((\inst2|memory_array[95][6]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux25~27_combout\ & (\inst2|memory_array[79][6]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux25~27_combout\,
	datab => \inst2|memory_array[79][6]~q\,
	datac => \inst2|memory_array[95][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux25~28_combout\);

-- Location: LCCOMB_X59_Y41_N2
\inst2|Mux25~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~29_combout\ = (\inst2|Mux25~26_combout\ & (((\inst2|Mux25~28_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2)))) # (!\inst2|Mux25~26_combout\ & (\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux25~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux25~26_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux25~21_combout\,
	datad => \inst2|Mux25~28_combout\,
	combout => \inst2|Mux25~29_combout\);

-- Location: LCCOMB_X60_Y44_N24
\inst2|Mux25~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~30_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(5)) # (\inst2|Mux25~19_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux25~29_combout\ & (!\inst6|PR_ALU_OUT_S3\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux25~29_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst6|PR_ALU_OUT_S3\(5),
	datad => \inst2|Mux25~19_combout\,
	combout => \inst2|Mux25~30_combout\);

-- Location: FF_X65_Y44_N25
\inst2|memory_array[243][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[243][6]~q\);

-- Location: FF_X66_Y46_N25
\inst2|memory_array[183][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[183][6]~feeder_combout\,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[183][6]~q\);

-- Location: FF_X65_Y45_N21
\inst2|memory_array[179][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[179][6]~q\);

-- Location: LCCOMB_X65_Y45_N20
\inst2|Mux25~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~31_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[183][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[179][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[183][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[179][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux25~31_combout\);

-- Location: FF_X65_Y44_N3
\inst2|memory_array[247][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[247][6]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[247][6]~q\);

-- Location: LCCOMB_X65_Y44_N24
\inst2|Mux25~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~32_combout\ = (\inst2|Mux25~31_combout\ & (((\inst2|memory_array[247][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux25~31_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[243][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux25~31_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[243][6]~q\,
	datad => \inst2|memory_array[247][6]~q\,
	combout => \inst2|Mux25~32_combout\);

-- Location: FF_X66_Y44_N15
\inst2|memory_array[235][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[235][6]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[235][6]~q\);

-- Location: FF_X68_Y41_N29
\inst2|memory_array[175][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[175][6]~feeder_combout\,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[175][6]~q\);

-- Location: FF_X68_Y41_N7
\inst2|memory_array[171][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[171][6]~q\);

-- Location: LCCOMB_X68_Y41_N6
\inst2|Mux25~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~33_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[175][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[171][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[175][6]~q\,
	datac => \inst2|memory_array[171][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux25~33_combout\);

-- Location: FF_X66_Y44_N9
\inst2|memory_array[239][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[239][6]~q\);

-- Location: LCCOMB_X66_Y44_N8
\inst2|Mux25~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~34_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux25~33_combout\ & ((\inst2|memory_array[239][6]~q\))) # (!\inst2|Mux25~33_combout\ & (\inst2|memory_array[235][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux25~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[235][6]~q\,
	datac => \inst2|memory_array[239][6]~q\,
	datad => \inst2|Mux25~33_combout\,
	combout => \inst2|Mux25~34_combout\);

-- Location: FF_X63_Y43_N23
\inst2|memory_array[227][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[227][6]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[227][6]~q\);

-- Location: FF_X67_Y45_N21
\inst2|memory_array[167][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[167][6]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[167][6]~q\);

-- Location: FF_X67_Y45_N31
\inst2|memory_array[163][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[163][6]~q\);

-- Location: LCCOMB_X67_Y45_N30
\inst2|Mux25~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~35_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[167][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[163][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[163][6]~q\,
	datad => \inst2|memory_array[167][6]~q\,
	combout => \inst2|Mux25~35_combout\);

-- Location: FF_X67_Y44_N27
\inst2|memory_array[231][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[231][6]~q\);

-- Location: LCCOMB_X67_Y44_N26
\inst2|Mux25~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~36_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux25~35_combout\ & (\inst2|memory_array[231][6]~q\)) # (!\inst2|Mux25~35_combout\ & ((\inst2|memory_array[227][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux25~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux25~35_combout\,
	datac => \inst2|memory_array[231][6]~q\,
	datad => \inst2|memory_array[227][6]~q\,
	combout => \inst2|Mux25~36_combout\);

-- Location: LCCOMB_X67_Y44_N8
\inst2|Mux25~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux25~34_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux25~36_combout\ & !\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux25~34_combout\,
	datac => \inst2|Mux25~36_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux25~37_combout\);

-- Location: FF_X66_Y42_N5
\inst2|memory_array[251][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[251][6]~q\);

-- Location: FF_X65_Y46_N9
\inst2|memory_array[191][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[191][6]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[191][6]~q\);

-- Location: FF_X65_Y45_N15
\inst2|memory_array[187][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~73_combout\,
	sload => VCC,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[187][6]~q\);

-- Location: LCCOMB_X65_Y45_N14
\inst2|Mux25~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~38_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[191][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[187][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[187][6]~q\,
	datad => \inst2|memory_array[191][6]~q\,
	combout => \inst2|Mux25~38_combout\);

-- Location: FF_X65_Y41_N25
\inst2|memory_array[255][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[255][6]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[255][6]~q\);

-- Location: LCCOMB_X66_Y42_N4
\inst2|Mux25~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~39_combout\ = (\inst2|Mux25~38_combout\ & ((\inst2|memory_array[255][6]~q\) # ((!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux25~38_combout\ & (((\inst2|memory_array[251][6]~q\ & \inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[255][6]~q\,
	datab => \inst2|Mux25~38_combout\,
	datac => \inst2|memory_array[251][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux25~39_combout\);

-- Location: LCCOMB_X66_Y44_N22
\inst2|Mux25~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~40_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux25~37_combout\ & (\inst2|Mux25~39_combout\)) # (!\inst2|Mux25~37_combout\ & ((\inst2|Mux25~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux25~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux25~37_combout\,
	datac => \inst2|Mux25~39_combout\,
	datad => \inst2|Mux25~32_combout\,
	combout => \inst2|Mux25~40_combout\);

-- Location: LCCOMB_X60_Y44_N26
\inst2|Mux25~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux25~41_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux25~30_combout\ & ((\inst2|Mux25~40_combout\))) # (!\inst2|Mux25~30_combout\ & (\inst2|Mux25~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux25~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux25~30_combout\,
	datac => \inst2|Mux25~9_combout\,
	datad => \inst2|Mux25~40_combout\,
	combout => \inst2|Mux25~41_combout\);

-- Location: FF_X63_Y42_N11
\inst2|memory_array[199][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[199][5]~q\);

-- Location: FF_X56_Y37_N21
\inst2|memory_array[87][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[87][5]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[87][5]~q\);

-- Location: FF_X57_Y37_N5
\inst2|memory_array[71][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[71][5]~q\);

-- Location: LCCOMB_X57_Y37_N4
\inst2|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~0_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[87][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[71][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[71][5]~q\,
	datad => \inst2|memory_array[87][5]~q\,
	combout => \inst2|Mux26~0_combout\);

-- Location: FF_X61_Y41_N25
\inst2|memory_array[215][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[215][5]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[215][5]~q\);

-- Location: LCCOMB_X63_Y42_N10
\inst2|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~1_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~0_combout\ & (\inst2|memory_array[215][5]~q\)) # (!\inst2|Mux26~0_combout\ & ((\inst2|memory_array[199][5]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[215][5]~q\,
	datac => \inst2|memory_array[199][5]~q\,
	datad => \inst2|Mux26~0_combout\,
	combout => \inst2|Mux26~1_combout\);

-- Location: FF_X65_Y39_N21
\inst2|memory_array[203][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[203][5]~feeder_combout\,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[203][5]~q\);

-- Location: FF_X62_Y39_N25
\inst2|memory_array[91][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[91][5]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[91][5]~q\);

-- Location: FF_X61_Y39_N23
\inst2|memory_array[75][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[75][5]~q\);

-- Location: LCCOMB_X61_Y39_N22
\inst2|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~2_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[91][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[75][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[75][5]~q\,
	datad => \inst2|memory_array[91][5]~q\,
	combout => \inst2|Mux26~2_combout\);

-- Location: FF_X62_Y39_N11
\inst2|memory_array[219][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[219][5]~q\);

-- Location: LCCOMB_X62_Y39_N10
\inst2|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~3_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~2_combout\ & ((\inst2|memory_array[219][5]~q\))) # (!\inst2|Mux26~2_combout\ & (\inst2|memory_array[203][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[203][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[219][5]~q\,
	datad => \inst2|Mux26~2_combout\,
	combout => \inst2|Mux26~3_combout\);

-- Location: FF_X67_Y38_N5
\inst2|memory_array[195][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[195][5]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[195][5]~q\);

-- Location: FF_X66_Y38_N29
\inst2|memory_array[83][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[83][5]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[83][5]~q\);

-- Location: FF_X67_Y38_N7
\inst2|memory_array[67][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[67][5]~q\);

-- Location: LCCOMB_X67_Y38_N6
\inst2|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~4_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[83][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[67][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[67][5]~q\,
	datad => \inst2|memory_array[83][5]~q\,
	combout => \inst2|Mux26~4_combout\);

-- Location: FF_X66_Y38_N15
\inst2|memory_array[211][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[211][5]~q\);

-- Location: LCCOMB_X66_Y38_N14
\inst2|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~5_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~4_combout\ & ((\inst2|memory_array[211][5]~q\))) # (!\inst2|Mux26~4_combout\ & (\inst2|memory_array[195][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[195][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[211][5]~q\,
	datad => \inst2|Mux26~4_combout\,
	combout => \inst2|Mux26~5_combout\);

-- Location: LCCOMB_X63_Y42_N0
\inst2|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux26~3_combout\) # ((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux26~5_combout\ & !\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux26~3_combout\,
	datab => \inst2|Mux26~5_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux26~6_combout\);

-- Location: FF_X61_Y38_N5
\inst2|memory_array[207][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[207][5]~q\);

-- Location: FF_X57_Y39_N9
\inst2|memory_array[95][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[95][5]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[95][5]~q\);

-- Location: FF_X61_Y39_N1
\inst2|memory_array[79][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[79][5]~q\);

-- Location: LCCOMB_X61_Y39_N0
\inst2|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~7_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[95][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[79][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[79][5]~q\,
	datad => \inst2|memory_array[95][5]~q\,
	combout => \inst2|Mux26~7_combout\);

-- Location: FF_X61_Y38_N3
\inst2|memory_array[223][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[223][5]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[223][5]~q\);

-- Location: LCCOMB_X61_Y38_N4
\inst2|Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~8_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~7_combout\ & (\inst2|memory_array[223][5]~q\)) # (!\inst2|Mux26~7_combout\ & ((\inst2|memory_array[207][5]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[223][5]~q\,
	datac => \inst2|memory_array[207][5]~q\,
	datad => \inst2|Mux26~7_combout\,
	combout => \inst2|Mux26~8_combout\);

-- Location: LCCOMB_X63_Y42_N6
\inst2|Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~9_combout\ = (\inst2|Mux26~6_combout\ & (((\inst2|Mux26~8_combout\) # (!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux26~6_combout\ & (\inst2|Mux26~1_combout\ & ((\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux26~1_combout\,
	datab => \inst2|Mux26~6_combout\,
	datac => \inst2|Mux26~8_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux26~9_combout\);

-- Location: FF_X61_Y43_N27
\inst2|memory_array[179][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[179][5]~feeder_combout\,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[179][5]~q\);

-- Location: FF_X54_Y44_N15
\inst2|memory_array[55][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[55][5]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[55][5]~q\);

-- Location: FF_X59_Y44_N15
\inst2|memory_array[51][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[51][5]~q\);

-- Location: LCCOMB_X59_Y44_N14
\inst2|Mux26~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~10_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[55][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[51][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[51][5]~q\,
	datad => \inst2|memory_array[55][5]~q\,
	combout => \inst2|Mux26~10_combout\);

-- Location: FF_X61_Y43_N9
\inst2|memory_array[183][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[183][5]~q\);

-- Location: LCCOMB_X61_Y43_N8
\inst2|Mux26~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~11_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~10_combout\ & ((\inst2|memory_array[183][5]~q\))) # (!\inst2|Mux26~10_combout\ & (\inst2|memory_array[179][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[179][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[183][5]~q\,
	datad => \inst2|Mux26~10_combout\,
	combout => \inst2|Mux26~11_combout\);

-- Location: FF_X67_Y46_N21
\inst2|memory_array[171][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[171][5]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[171][5]~q\);

-- Location: FF_X54_Y47_N21
\inst2|memory_array[47][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[47][5]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[47][5]~q\);

-- Location: FF_X55_Y46_N17
\inst2|memory_array[43][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[43][5]~q\);

-- Location: LCCOMB_X55_Y46_N16
\inst2|Mux26~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~12_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[47][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[43][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[43][5]~q\,
	datad => \inst2|memory_array[47][5]~q\,
	combout => \inst2|Mux26~12_combout\);

-- Location: FF_X67_Y46_N15
\inst2|memory_array[175][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[175][5]~q\);

-- Location: LCCOMB_X67_Y46_N14
\inst2|Mux26~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~13_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~12_combout\ & ((\inst2|memory_array[175][5]~q\))) # (!\inst2|Mux26~12_combout\ & (\inst2|memory_array[171][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[171][5]~q\,
	datac => \inst2|memory_array[175][5]~q\,
	datad => \inst2|Mux26~12_combout\,
	combout => \inst2|Mux26~13_combout\);

-- Location: FF_X67_Y45_N5
\inst2|memory_array[163][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[163][5]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[163][5]~q\);

-- Location: FF_X55_Y41_N17
\inst2|memory_array[39][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[39][5]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[39][5]~q\);

-- Location: FF_X59_Y44_N1
\inst2|memory_array[35][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[35][5]~q\);

-- Location: LCCOMB_X59_Y44_N0
\inst2|Mux26~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~14_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[39][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[35][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[35][5]~q\,
	datad => \inst2|memory_array[39][5]~q\,
	combout => \inst2|Mux26~14_combout\);

-- Location: FF_X67_Y45_N15
\inst2|memory_array[167][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[167][5]~q\);

-- Location: LCCOMB_X67_Y45_N14
\inst2|Mux26~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~15_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~14_combout\ & ((\inst2|memory_array[167][5]~q\))) # (!\inst2|Mux26~14_combout\ & (\inst2|memory_array[163][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[163][5]~q\,
	datac => \inst2|memory_array[167][5]~q\,
	datad => \inst2|Mux26~14_combout\,
	combout => \inst2|Mux26~15_combout\);

-- Location: LCCOMB_X66_Y46_N6
\inst2|Mux26~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux26~13_combout\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux26~15_combout\,
	datac => \inst2|Mux26~13_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux26~16_combout\);

-- Location: FF_X65_Y46_N3
\inst2|memory_array[187][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[187][5]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[187][5]~q\);

-- Location: FF_X54_Y47_N23
\inst2|memory_array[63][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[63][5]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[63][5]~q\);

-- Location: FF_X54_Y46_N21
\inst2|memory_array[59][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[59][5]~q\);

-- Location: LCCOMB_X54_Y46_N20
\inst2|Mux26~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~17_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[63][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[59][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[63][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[59][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux26~17_combout\);

-- Location: FF_X65_Y46_N1
\inst2|memory_array[191][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[191][5]~q\);

-- Location: LCCOMB_X65_Y46_N0
\inst2|Mux26~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~18_combout\ = (\inst2|Mux26~17_combout\ & (((\inst2|memory_array[191][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux26~17_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[187][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux26~17_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[191][5]~q\,
	datad => \inst2|memory_array[187][5]~q\,
	combout => \inst2|Mux26~18_combout\);

-- Location: LCCOMB_X65_Y46_N14
\inst2|Mux26~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~19_combout\ = (\inst2|Mux26~16_combout\ & (((\inst2|Mux26~18_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4)))) # (!\inst2|Mux26~16_combout\ & (\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux26~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux26~16_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux26~11_combout\,
	datad => \inst2|Mux26~18_combout\,
	combout => \inst2|Mux26~19_combout\);

-- Location: FF_X57_Y45_N23
\inst2|memory_array[147][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[147][5]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[147][5]~q\);

-- Location: FF_X52_Y45_N5
\inst2|memory_array[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[27][5]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[27][5]~q\);

-- Location: FF_X52_Y45_N15
\inst2|memory_array[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[19][5]~q\);

-- Location: LCCOMB_X52_Y45_N14
\inst2|Mux26~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~20_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[27][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[19][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[27][5]~q\,
	datac => \inst2|memory_array[19][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux26~20_combout\);

-- Location: FF_X56_Y45_N5
\inst2|memory_array[155][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[155][5]~q\);

-- Location: LCCOMB_X56_Y45_N4
\inst2|Mux26~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~21_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~20_combout\ & (\inst2|memory_array[155][5]~q\)) # (!\inst2|Mux26~20_combout\ & ((\inst2|memory_array[147][5]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux26~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux26~20_combout\,
	datac => \inst2|memory_array[155][5]~q\,
	datad => \inst2|memory_array[147][5]~q\,
	combout => \inst2|Mux26~21_combout\);

-- Location: FF_X63_Y37_N21
\inst2|memory_array[135][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[135][5]~feeder_combout\,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[135][5]~q\);

-- Location: FF_X54_Y40_N3
\inst2|memory_array[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[15][5]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[15][5]~q\);

-- Location: FF_X55_Y41_N11
\inst2|memory_array[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[7][5]~q\);

-- Location: LCCOMB_X55_Y41_N10
\inst2|Mux26~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~22_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[15][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[7][5]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[15][5]~q\,
	datac => \inst2|memory_array[7][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux26~22_combout\);

-- Location: FF_X63_Y37_N3
\inst2|memory_array[143][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[143][5]~q\);

-- Location: LCCOMB_X63_Y37_N2
\inst2|Mux26~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~23_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~22_combout\ & ((\inst2|memory_array[143][5]~q\))) # (!\inst2|Mux26~22_combout\ & (\inst2|memory_array[135][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux26~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[135][5]~q\,
	datac => \inst2|memory_array[143][5]~q\,
	datad => \inst2|Mux26~22_combout\,
	combout => \inst2|Mux26~23_combout\);

-- Location: FF_X62_Y45_N23
\inst2|memory_array[131][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[131][5]~feeder_combout\,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[131][5]~q\);

-- Location: FF_X60_Y47_N9
\inst2|memory_array[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[11][5]~feeder_combout\,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[11][5]~q\);

-- Location: FF_X60_Y47_N11
\inst2|memory_array[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[3][5]~q\);

-- Location: LCCOMB_X60_Y47_N10
\inst2|Mux26~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~24_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[11][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[3][5]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[11][5]~q\,
	datac => \inst2|memory_array[3][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux26~24_combout\);

-- Location: FF_X62_Y45_N21
\inst2|memory_array[139][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[139][5]~q\);

-- Location: LCCOMB_X62_Y45_N20
\inst2|Mux26~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~25_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~24_combout\ & ((\inst2|memory_array[139][5]~q\))) # (!\inst2|Mux26~24_combout\ & (\inst2|memory_array[131][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux26~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[131][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[139][5]~q\,
	datad => \inst2|Mux26~24_combout\,
	combout => \inst2|Mux26~25_combout\);

-- Location: LCCOMB_X62_Y45_N26
\inst2|Mux26~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~26_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux26~23_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux26~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux26~23_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux26~25_combout\,
	combout => \inst2|Mux26~26_combout\);

-- Location: FF_X54_Y45_N25
\inst2|memory_array[151][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[151][5]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[151][5]~q\);

-- Location: FF_X54_Y41_N3
\inst2|memory_array[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[31][5]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[31][5]~q\);

-- Location: FF_X54_Y43_N29
\inst2|memory_array[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[23][5]~q\);

-- Location: LCCOMB_X54_Y43_N28
\inst2|Mux26~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~27_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[31][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[23][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[23][5]~q\,
	datad => \inst2|memory_array[31][5]~q\,
	combout => \inst2|Mux26~27_combout\);

-- Location: FF_X54_Y45_N15
\inst2|memory_array[159][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[159][5]~q\);

-- Location: LCCOMB_X54_Y45_N14
\inst2|Mux26~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~28_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~27_combout\ & ((\inst2|memory_array[159][5]~q\))) # (!\inst2|Mux26~27_combout\ & (\inst2|memory_array[151][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux26~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[151][5]~q\,
	datac => \inst2|memory_array[159][5]~q\,
	datad => \inst2|Mux26~27_combout\,
	combout => \inst2|Mux26~28_combout\);

-- Location: LCCOMB_X58_Y45_N12
\inst2|Mux26~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~29_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux26~26_combout\ & (\inst2|Mux26~28_combout\)) # (!\inst2|Mux26~26_combout\ & ((\inst2|Mux26~21_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux26~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux26~28_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux26~26_combout\,
	datad => \inst2|Mux26~21_combout\,
	combout => \inst2|Mux26~29_combout\);

-- Location: LCCOMB_X63_Y42_N16
\inst2|Mux26~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~30_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|Mux26~19_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux26~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux26~19_combout\,
	datad => \inst2|Mux26~29_combout\,
	combout => \inst2|Mux26~30_combout\);

-- Location: FF_X62_Y42_N17
\inst2|memory_array[243][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[243][5]~q\);

-- Location: FF_X58_Y46_N11
\inst2|memory_array[123][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[123][5]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[123][5]~q\);

-- Location: FF_X62_Y42_N31
\inst2|memory_array[115][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[115][5]~q\);

-- Location: LCCOMB_X62_Y42_N30
\inst2|Mux26~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~31_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[123][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[115][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[123][5]~q\,
	datac => \inst2|memory_array[115][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux26~31_combout\);

-- Location: FF_X66_Y42_N27
\inst2|memory_array[251][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[251][5]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[251][5]~q\);

-- Location: LCCOMB_X62_Y42_N16
\inst2|Mux26~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~32_combout\ = (\inst2|Mux26~31_combout\ & ((\inst2|memory_array[251][5]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux26~31_combout\ & (((\inst2|memory_array[243][5]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux26~31_combout\,
	datab => \inst2|memory_array[251][5]~q\,
	datac => \inst2|memory_array[243][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux26~32_combout\);

-- Location: FF_X67_Y44_N3
\inst2|memory_array[231][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[231][5]~feeder_combout\,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[231][5]~q\);

-- Location: FF_X60_Y44_N15
\inst2|memory_array[111][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[111][5]~feeder_combout\,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[111][5]~q\);

-- Location: FF_X61_Y40_N27
\inst2|memory_array[103][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[103][5]~q\);

-- Location: LCCOMB_X61_Y40_N26
\inst2|Mux26~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~33_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[111][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[103][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[103][5]~q\,
	datad => \inst2|memory_array[111][5]~q\,
	combout => \inst2|Mux26~33_combout\);

-- Location: FF_X66_Y44_N29
\inst2|memory_array[239][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[239][5]~q\);

-- Location: LCCOMB_X66_Y44_N28
\inst2|Mux26~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~34_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~33_combout\ & (\inst2|memory_array[239][5]~q\)) # (!\inst2|Mux26~33_combout\ & ((\inst2|memory_array[231][5]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux26~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux26~33_combout\,
	datac => \inst2|memory_array[239][5]~q\,
	datad => \inst2|memory_array[231][5]~q\,
	combout => \inst2|Mux26~34_combout\);

-- Location: FF_X62_Y40_N5
\inst2|memory_array[227][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[227][5]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[227][5]~q\);

-- Location: FF_X58_Y40_N19
\inst2|memory_array[107][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[107][5]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[107][5]~q\);

-- Location: FF_X58_Y40_N9
\inst2|memory_array[99][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[99][5]~q\);

-- Location: LCCOMB_X58_Y40_N8
\inst2|Mux26~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~35_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[107][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[99][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[99][5]~q\,
	datad => \inst2|memory_array[107][5]~q\,
	combout => \inst2|Mux26~35_combout\);

-- Location: FF_X62_Y40_N23
\inst2|memory_array[235][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[235][5]~q\);

-- Location: LCCOMB_X62_Y40_N22
\inst2|Mux26~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~36_combout\ = (\inst2|Mux26~35_combout\ & (((\inst2|memory_array[235][5]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux26~35_combout\ & (\inst2|memory_array[227][5]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux26~35_combout\,
	datab => \inst2|memory_array[227][5]~q\,
	datac => \inst2|memory_array[235][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux26~36_combout\);

-- Location: LCCOMB_X63_Y44_N24
\inst2|Mux26~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~37_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux26~34_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux26~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux26~34_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux26~36_combout\,
	combout => \inst2|Mux26~37_combout\);

-- Location: FF_X61_Y42_N5
\inst2|memory_array[247][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[247][5]~q\);

-- Location: FF_X57_Y42_N3
\inst2|memory_array[127][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[127][5]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[127][5]~q\);

-- Location: FF_X60_Y42_N9
\inst2|memory_array[119][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~74_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[119][5]~q\);

-- Location: LCCOMB_X60_Y42_N8
\inst2|Mux26~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~38_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[127][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[119][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[127][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[119][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux26~38_combout\);

-- Location: FF_X61_Y46_N21
\inst2|memory_array[255][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[255][5]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[255][5]~q\);

-- Location: LCCOMB_X61_Y42_N4
\inst2|Mux26~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~39_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux26~38_combout\ & (\inst2|memory_array[255][5]~q\)) # (!\inst2|Mux26~38_combout\ & ((\inst2|memory_array[247][5]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux26~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[255][5]~q\,
	datac => \inst2|memory_array[247][5]~q\,
	datad => \inst2|Mux26~38_combout\,
	combout => \inst2|Mux26~39_combout\);

-- Location: LCCOMB_X63_Y42_N22
\inst2|Mux26~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~40_combout\ = (\inst2|Mux26~37_combout\ & ((\inst2|Mux26~39_combout\) # ((!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux26~37_combout\ & (((\inst2|Mux26~32_combout\ & \inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux26~37_combout\,
	datab => \inst2|Mux26~39_combout\,
	datac => \inst2|Mux26~32_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux26~40_combout\);

-- Location: LCCOMB_X63_Y42_N8
\inst2|Mux26~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux26~41_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux26~30_combout\ & ((\inst2|Mux26~40_combout\))) # (!\inst2|Mux26~30_combout\ & (\inst2|Mux26~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux26~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux26~9_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux26~40_combout\,
	datad => \inst2|Mux26~30_combout\,
	combout => \inst2|Mux26~41_combout\);

-- Location: FF_X65_Y45_N25
\inst2|memory_array[179][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[179][4]~q\);

-- Location: FF_X58_Y46_N25
\inst2|memory_array[155][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[155][4]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[155][4]~q\);

-- Location: FF_X57_Y45_N17
\inst2|memory_array[147][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[147][4]~q\);

-- Location: LCCOMB_X57_Y45_N16
\inst2|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~0_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[155][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[147][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[155][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[147][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux27~0_combout\);

-- Location: FF_X65_Y45_N27
\inst2|memory_array[187][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[187][4]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[187][4]~q\);

-- Location: LCCOMB_X65_Y45_N24
\inst2|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~1_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux27~0_combout\ & (\inst2|memory_array[187][4]~q\)) # (!\inst2|Mux27~0_combout\ & ((\inst2|memory_array[179][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[187][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[179][4]~q\,
	datad => \inst2|Mux27~0_combout\,
	combout => \inst2|Mux27~1_combout\);

-- Location: FF_X67_Y47_N31
\inst2|memory_array[167][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[167][4]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[167][4]~q\);

-- Location: FF_X67_Y45_N1
\inst2|memory_array[163][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[163][4]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[163][4]~q\);

-- Location: FF_X68_Y44_N1
\inst2|memory_array[139][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[139][4]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[139][4]~q\);

-- Location: FF_X68_Y44_N15
\inst2|memory_array[131][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[131][4]~q\);

-- Location: LCCOMB_X68_Y44_N14
\inst2|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~4_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[139][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[131][4]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[139][4]~q\,
	datac => \inst2|memory_array[131][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux27~4_combout\);

-- Location: FF_X67_Y46_N11
\inst2|memory_array[171][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[171][4]~q\);

-- Location: LCCOMB_X67_Y46_N10
\inst2|Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~5_combout\ = (\inst2|Mux27~4_combout\ & (((\inst2|memory_array[171][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux27~4_combout\ & (\inst2|memory_array[163][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux27~4_combout\,
	datab => \inst2|memory_array[163][4]~q\,
	datac => \inst2|memory_array[171][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux27~5_combout\);

-- Location: FF_X58_Y40_N31
\inst2|memory_array[107][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[107][4]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[107][4]~q\);

-- Location: FF_X53_Y38_N9
\inst2|memory_array[71][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[71][4]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[71][4]~q\);

-- Location: FF_X58_Y43_N13
\inst2|memory_array[123][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[123][4]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[123][4]~q\);

-- Location: FF_X56_Y43_N7
\inst2|memory_array[39][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[39][4]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[39][4]~q\);

-- Location: FF_X54_Y43_N27
\inst2|memory_array[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[23][4]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[23][4]~q\);

-- Location: FF_X53_Y44_N9
\inst2|memory_array[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[7][4]~q\);

-- Location: LCCOMB_X53_Y44_N8
\inst2|Mux27~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~20_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[23][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[7][4]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[23][4]~q\,
	datac => \inst2|memory_array[7][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux27~20_combout\);

-- Location: FF_X56_Y40_N27
\inst2|memory_array[55][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[55][4]~q\);

-- Location: LCCOMB_X56_Y40_N26
\inst2|Mux27~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~21_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux27~20_combout\ & (\inst2|memory_array[55][4]~q\)) # (!\inst2|Mux27~20_combout\ & ((\inst2|memory_array[39][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux27~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux27~20_combout\,
	datac => \inst2|memory_array[55][4]~q\,
	datad => \inst2|memory_array[39][4]~q\,
	combout => \inst2|Mux27~21_combout\);

-- Location: FF_X52_Y46_N19
\inst2|memory_array[43][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[43][4]~feeder_combout\,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[43][4]~q\);

-- Location: FF_X53_Y46_N1
\inst2|memory_array[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[27][4]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[27][4]~q\);

-- Location: FF_X53_Y46_N7
\inst2|memory_array[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[11][4]~q\);

-- Location: LCCOMB_X53_Y46_N6
\inst2|Mux27~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~22_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[27][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[11][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[11][4]~q\,
	datad => \inst2|memory_array[27][4]~q\,
	combout => \inst2|Mux27~22_combout\);

-- Location: FF_X52_Y46_N29
\inst2|memory_array[59][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[59][4]~q\);

-- Location: LCCOMB_X52_Y46_N28
\inst2|Mux27~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~23_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux27~22_combout\ & ((\inst2|memory_array[59][4]~q\))) # (!\inst2|Mux27~22_combout\ & (\inst2|memory_array[43][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux27~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[43][4]~q\,
	datac => \inst2|memory_array[59][4]~q\,
	datad => \inst2|Mux27~22_combout\,
	combout => \inst2|Mux27~23_combout\);

-- Location: FF_X60_Y43_N1
\inst2|memory_array[35][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[35][4]~feeder_combout\,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[35][4]~q\);

-- Location: FF_X59_Y43_N1
\inst2|memory_array[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[19][4]~feeder_combout\,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[19][4]~q\);

-- Location: FF_X59_Y43_N15
\inst2|memory_array[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[3][4]~q\);

-- Location: LCCOMB_X59_Y43_N14
\inst2|Mux27~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~24_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[19][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[3][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[3][4]~q\,
	datad => \inst2|memory_array[19][4]~q\,
	combout => \inst2|Mux27~24_combout\);

-- Location: FF_X60_Y43_N19
\inst2|memory_array[51][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[51][4]~q\);

-- Location: LCCOMB_X60_Y43_N18
\inst2|Mux27~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~25_combout\ = (\inst2|Mux27~24_combout\ & (((\inst2|memory_array[51][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux27~24_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[35][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux27~24_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[51][4]~q\,
	datad => \inst2|memory_array[35][4]~q\,
	combout => \inst2|Mux27~25_combout\);

-- Location: LCCOMB_X56_Y40_N16
\inst2|Mux27~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux27~23_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux27~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux27~23_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux27~25_combout\,
	combout => \inst2|Mux27~26_combout\);

-- Location: FF_X56_Y47_N29
\inst2|memory_array[47][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[47][4]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[47][4]~q\);

-- Location: FF_X55_Y47_N29
\inst2|memory_array[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[31][4]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[31][4]~q\);

-- Location: FF_X55_Y47_N27
\inst2|memory_array[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[15][4]~q\);

-- Location: LCCOMB_X55_Y47_N26
\inst2|Mux27~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~27_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[31][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[15][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[31][4]~q\,
	datac => \inst2|memory_array[15][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux27~27_combout\);

-- Location: FF_X56_Y47_N19
\inst2|memory_array[63][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[63][4]~q\);

-- Location: LCCOMB_X56_Y47_N18
\inst2|Mux27~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~28_combout\ = (\inst2|Mux27~27_combout\ & (((\inst2|memory_array[63][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux27~27_combout\ & (\inst2|memory_array[47][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux27~27_combout\,
	datab => \inst2|memory_array[47][4]~q\,
	datac => \inst2|memory_array[63][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux27~28_combout\);

-- Location: LCCOMB_X56_Y40_N22
\inst2|Mux27~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~29_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux27~26_combout\ & ((\inst2|Mux27~28_combout\))) # (!\inst2|Mux27~26_combout\ & (\inst2|Mux27~21_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux27~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux27~21_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux27~28_combout\,
	datad => \inst2|Mux27~26_combout\,
	combout => \inst2|Mux27~29_combout\);

-- Location: FF_X58_Y37_N19
\inst2|memory_array[215][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[215][4]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[215][4]~q\);

-- Location: FF_X62_Y37_N17
\inst2|memory_array[199][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[199][4]~q\);

-- Location: LCCOMB_X62_Y37_N16
\inst2|Mux27~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~31_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[215][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[199][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[199][4]~q\,
	datad => \inst2|memory_array[215][4]~q\,
	combout => \inst2|Mux27~31_combout\);

-- Location: FF_X68_Y39_N21
\inst2|memory_array[235][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[235][4]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[235][4]~q\);

-- Location: FF_X65_Y38_N19
\inst2|memory_array[211][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[211][4]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[211][4]~q\);

-- Location: FF_X65_Y39_N17
\inst2|memory_array[195][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[195][4]~q\);

-- Location: LCCOMB_X65_Y39_N16
\inst2|Mux27~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~35_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[211][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[195][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[195][4]~q\,
	datad => \inst2|memory_array[211][4]~q\,
	combout => \inst2|Mux27~35_combout\);

-- Location: FF_X66_Y45_N29
\inst2|memory_array[239][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[239][4]~q\);

-- Location: FF_X56_Y41_N13
\inst2|memory_array[223][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[223][4]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[223][4]~q\);

-- Location: FF_X67_Y41_N29
\inst2|memory_array[207][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[207][4]~q\);

-- Location: LCCOMB_X67_Y41_N28
\inst2|Mux27~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~38_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[223][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[207][4]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[223][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[207][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux27~38_combout\);

-- Location: FF_X66_Y45_N7
\inst2|memory_array[255][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[255][4]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[255][4]~q\);

-- Location: LCCOMB_X66_Y45_N28
\inst2|Mux27~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~39_combout\ = (\inst2|Mux27~38_combout\ & ((\inst2|memory_array[255][4]~q\) # ((!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux27~38_combout\ & (((\inst2|memory_array[239][4]~q\ & \inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[255][4]~q\,
	datab => \inst2|Mux27~38_combout\,
	datac => \inst2|memory_array[239][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux27~39_combout\);

-- Location: LCCOMB_X66_Y51_N0
\inst6|myreg|REGISTERS~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~20_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[28]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[28]~7_combout\,
	combout => \inst6|myreg|REGISTERS~20_combout\);

-- Location: FF_X58_Y41_N19
\inst2|memory_array[103][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[103][3]~q\);

-- Location: FF_X56_Y41_N27
\inst2|memory_array[55][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[55][3]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[55][3]~q\);

-- Location: FF_X54_Y41_N25
\inst2|memory_array[39][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[39][3]~q\);

-- Location: LCCOMB_X54_Y41_N24
\inst2|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~0_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[55][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[39][3]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[55][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[39][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux28~0_combout\);

-- Location: FF_X57_Y41_N31
\inst2|memory_array[119][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[119][3]~feeder_combout\,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[119][3]~q\);

-- Location: LCCOMB_X58_Y41_N18
\inst2|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~1_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux28~0_combout\ & (\inst2|memory_array[119][3]~q\)) # (!\inst2|Mux28~0_combout\ & ((\inst2|memory_array[103][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[119][3]~q\,
	datac => \inst2|memory_array[103][3]~q\,
	datad => \inst2|Mux28~0_combout\,
	combout => \inst2|Mux28~1_combout\);

-- Location: FF_X55_Y46_N7
\inst2|memory_array[107][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[107][3]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[107][3]~q\);

-- Location: FF_X53_Y42_N13
\inst2|memory_array[59][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[59][3]~feeder_combout\,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[59][3]~q\);

-- Location: FF_X53_Y42_N31
\inst2|memory_array[43][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[43][3]~q\);

-- Location: LCCOMB_X53_Y42_N30
\inst2|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~2_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[59][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[43][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[43][3]~q\,
	datad => \inst2|memory_array[59][3]~q\,
	combout => \inst2|Mux28~2_combout\);

-- Location: FF_X58_Y46_N3
\inst2|memory_array[123][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[123][3]~q\);

-- Location: LCCOMB_X58_Y46_N2
\inst2|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~3_combout\ = (\inst2|Mux28~2_combout\ & (((\inst2|memory_array[123][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux28~2_combout\ & (\inst2|memory_array[107][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux28~2_combout\,
	datab => \inst2|memory_array[107][3]~q\,
	datac => \inst2|memory_array[123][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux28~3_combout\);

-- Location: FF_X61_Y40_N13
\inst2|memory_array[99][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[99][3]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[99][3]~q\);

-- Location: FF_X57_Y43_N17
\inst2|memory_array[51][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[51][3]~feeder_combout\,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[51][3]~q\);

-- Location: FF_X57_Y43_N27
\inst2|memory_array[35][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[35][3]~q\);

-- Location: LCCOMB_X57_Y43_N26
\inst2|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[51][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[35][3]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[51][3]~q\,
	datac => \inst2|memory_array[35][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux28~4_combout\);

-- Location: FF_X62_Y42_N5
\inst2|memory_array[115][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[115][3]~q\);

-- Location: LCCOMB_X62_Y42_N4
\inst2|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~5_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux28~4_combout\ & ((\inst2|memory_array[115][3]~q\))) # (!\inst2|Mux28~4_combout\ & (\inst2|memory_array[99][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[99][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[115][3]~q\,
	datad => \inst2|Mux28~4_combout\,
	combout => \inst2|Mux28~5_combout\);

-- Location: LCCOMB_X58_Y46_N28
\inst2|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux28~3_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux28~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux28~3_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux28~5_combout\,
	combout => \inst2|Mux28~6_combout\);

-- Location: FF_X58_Y39_N25
\inst2|memory_array[111][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[111][3]~q\);

-- Location: FF_X55_Y43_N31
\inst2|memory_array[63][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[63][3]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[63][3]~q\);

-- Location: FF_X56_Y43_N5
\inst2|memory_array[47][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[47][3]~q\);

-- Location: LCCOMB_X56_Y43_N4
\inst2|Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~7_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[63][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[47][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[47][3]~q\,
	datad => \inst2|memory_array[63][3]~q\,
	combout => \inst2|Mux28~7_combout\);

-- Location: FF_X58_Y39_N7
\inst2|memory_array[127][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[127][3]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[127][3]~q\);

-- Location: LCCOMB_X58_Y39_N24
\inst2|Mux28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~8_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux28~7_combout\ & (\inst2|memory_array[127][3]~q\)) # (!\inst2|Mux28~7_combout\ & ((\inst2|memory_array[111][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[127][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[111][3]~q\,
	datad => \inst2|Mux28~7_combout\,
	combout => \inst2|Mux28~8_combout\);

-- Location: LCCOMB_X58_Y46_N22
\inst2|Mux28~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~9_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux28~6_combout\ & (\inst2|Mux28~8_combout\)) # (!\inst2|Mux28~6_combout\ & ((\inst2|Mux28~1_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux28~8_combout\,
	datac => \inst2|Mux28~1_combout\,
	datad => \inst2|Mux28~6_combout\,
	combout => \inst2|Mux28~9_combout\);

-- Location: FF_X62_Y38_N23
\inst2|memory_array[211][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[211][3]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[211][3]~q\);

-- Location: FF_X63_Y38_N1
\inst2|memory_array[155][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[155][3]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[155][3]~q\);

-- Location: FF_X63_Y38_N19
\inst2|memory_array[147][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[147][3]~q\);

-- Location: LCCOMB_X63_Y38_N18
\inst2|Mux28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~10_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[155][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[147][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[147][3]~q\,
	datad => \inst2|memory_array[155][3]~q\,
	combout => \inst2|Mux28~10_combout\);

-- Location: FF_X62_Y38_N21
\inst2|memory_array[219][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[219][3]~q\);

-- Location: LCCOMB_X62_Y38_N20
\inst2|Mux28~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~11_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux28~10_combout\ & ((\inst2|memory_array[219][3]~q\))) # (!\inst2|Mux28~10_combout\ & (\inst2|memory_array[211][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[211][3]~q\,
	datac => \inst2|memory_array[219][3]~q\,
	datad => \inst2|Mux28~10_combout\,
	combout => \inst2|Mux28~11_combout\);

-- Location: FF_X62_Y37_N31
\inst2|memory_array[199][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[199][3]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[199][3]~q\);

-- Location: FF_X63_Y37_N25
\inst2|memory_array[143][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[143][3]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[143][3]~q\);

-- Location: FF_X63_Y37_N11
\inst2|memory_array[135][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[135][3]~q\);

-- Location: LCCOMB_X63_Y37_N10
\inst2|Mux28~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~12_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[143][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[135][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[143][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[135][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux28~12_combout\);

-- Location: FF_X62_Y37_N25
\inst2|memory_array[207][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[207][3]~q\);

-- Location: LCCOMB_X62_Y37_N24
\inst2|Mux28~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~13_combout\ = (\inst2|Mux28~12_combout\ & (((\inst2|memory_array[207][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux28~12_combout\ & (\inst2|memory_array[199][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[199][3]~q\,
	datab => \inst2|Mux28~12_combout\,
	datac => \inst2|memory_array[207][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux28~13_combout\);

-- Location: FF_X67_Y37_N21
\inst2|memory_array[195][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[195][3]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[195][3]~q\);

-- Location: FF_X66_Y37_N1
\inst2|memory_array[139][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[139][3]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[139][3]~q\);

-- Location: FF_X66_Y37_N15
\inst2|memory_array[131][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[131][3]~q\);

-- Location: LCCOMB_X66_Y37_N14
\inst2|Mux28~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~14_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[139][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[131][3]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[139][3]~q\,
	datac => \inst2|memory_array[131][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux28~14_combout\);

-- Location: FF_X67_Y37_N7
\inst2|memory_array[203][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[203][3]~q\);

-- Location: LCCOMB_X67_Y37_N6
\inst2|Mux28~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~15_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux28~14_combout\ & ((\inst2|memory_array[203][3]~q\))) # (!\inst2|Mux28~14_combout\ & (\inst2|memory_array[195][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[195][3]~q\,
	datac => \inst2|memory_array[203][3]~q\,
	datad => \inst2|Mux28~14_combout\,
	combout => \inst2|Mux28~15_combout\);

-- Location: LCCOMB_X63_Y41_N16
\inst2|Mux28~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~16_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux28~13_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((!\inst6|PR_ALU_OUT_S3\(4) & \inst2|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux28~13_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux28~15_combout\,
	combout => \inst2|Mux28~16_combout\);

-- Location: FF_X58_Y37_N9
\inst2|memory_array[215][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[215][3]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[215][3]~q\);

-- Location: FF_X53_Y41_N1
\inst2|memory_array[159][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[159][3]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[159][3]~q\);

-- Location: FF_X53_Y41_N15
\inst2|memory_array[151][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[151][3]~q\);

-- Location: LCCOMB_X53_Y41_N14
\inst2|Mux28~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~17_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[159][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[151][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[151][3]~q\,
	datad => \inst2|memory_array[159][3]~q\,
	combout => \inst2|Mux28~17_combout\);

-- Location: FF_X56_Y41_N17
\inst2|memory_array[223][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[223][3]~q\);

-- Location: LCCOMB_X56_Y41_N16
\inst2|Mux28~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~18_combout\ = (\inst2|Mux28~17_combout\ & (((\inst2|memory_array[223][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux28~17_combout\ & (\inst2|memory_array[215][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux28~17_combout\,
	datab => \inst2|memory_array[215][3]~q\,
	datac => \inst2|memory_array[223][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux28~18_combout\);

-- Location: LCCOMB_X63_Y41_N6
\inst2|Mux28~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~19_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux28~16_combout\ & (\inst2|Mux28~18_combout\)) # (!\inst2|Mux28~16_combout\ & ((\inst2|Mux28~11_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux28~18_combout\,
	datab => \inst2|Mux28~11_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux28~16_combout\,
	combout => \inst2|Mux28~19_combout\);

-- Location: FF_X54_Y38_N13
\inst2|memory_array[75][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[75][3]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[75][3]~q\);

-- Location: FF_X55_Y39_N27
\inst2|memory_array[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[15][3]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[15][3]~q\);

-- Location: FF_X54_Y39_N27
\inst2|memory_array[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[11][3]~q\);

-- Location: LCCOMB_X54_Y39_N26
\inst2|Mux28~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~20_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[15][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[11][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[15][3]~q\,
	datac => \inst2|memory_array[11][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux28~20_combout\);

-- Location: FF_X54_Y38_N15
\inst2|memory_array[79][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[79][3]~q\);

-- Location: LCCOMB_X54_Y38_N14
\inst2|Mux28~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~21_combout\ = (\inst2|Mux28~20_combout\ & (((\inst2|memory_array[79][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux28~20_combout\ & (\inst2|memory_array[75][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[75][3]~q\,
	datab => \inst2|Mux28~20_combout\,
	datac => \inst2|memory_array[79][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux28~21_combout\);

-- Location: FF_X56_Y37_N19
\inst2|memory_array[83][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[83][3]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[83][3]~q\);

-- Location: FF_X53_Y37_N29
\inst2|memory_array[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[23][3]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[23][3]~q\);

-- Location: FF_X53_Y37_N7
\inst2|memory_array[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[19][3]~q\);

-- Location: LCCOMB_X53_Y37_N6
\inst2|Mux28~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~22_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[23][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[19][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[19][3]~q\,
	datad => \inst2|memory_array[23][3]~q\,
	combout => \inst2|Mux28~22_combout\);

-- Location: FF_X56_Y37_N1
\inst2|memory_array[87][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[87][3]~q\);

-- Location: LCCOMB_X56_Y37_N0
\inst2|Mux28~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~23_combout\ = (\inst2|Mux28~22_combout\ & (((\inst2|memory_array[87][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux28~22_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[83][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux28~22_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[87][3]~q\,
	datad => \inst2|memory_array[83][3]~q\,
	combout => \inst2|Mux28~23_combout\);

-- Location: FF_X59_Y38_N25
\inst2|memory_array[67][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[67][3]~feeder_combout\,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[67][3]~q\);

-- Location: FF_X58_Y38_N5
\inst2|memory_array[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[7][3]~feeder_combout\,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[7][3]~q\);

-- Location: FF_X58_Y38_N15
\inst2|memory_array[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[3][3]~q\);

-- Location: LCCOMB_X58_Y38_N14
\inst2|Mux28~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~24_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[7][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[3][3]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[7][3]~q\,
	datac => \inst2|memory_array[3][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux28~24_combout\);

-- Location: FF_X59_Y38_N15
\inst2|memory_array[71][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[71][3]~q\);

-- Location: LCCOMB_X59_Y38_N14
\inst2|Mux28~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~25_combout\ = (\inst2|Mux28~24_combout\ & (((\inst2|memory_array[71][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux28~24_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[67][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux28~24_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[71][3]~q\,
	datad => \inst2|memory_array[67][3]~q\,
	combout => \inst2|Mux28~25_combout\);

-- Location: LCCOMB_X59_Y38_N8
\inst2|Mux28~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux28~23_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux28~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux28~23_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux28~25_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux28~26_combout\);

-- Location: FF_X54_Y39_N29
\inst2|memory_array[91][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[91][3]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[91][3]~q\);

-- Location: FF_X53_Y43_N15
\inst2|memory_array[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[31][3]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[31][3]~q\);

-- Location: FF_X53_Y39_N5
\inst2|memory_array[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[27][3]~q\);

-- Location: LCCOMB_X53_Y39_N4
\inst2|Mux28~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~27_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[31][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[27][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[31][3]~q\,
	datac => \inst2|memory_array[27][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux28~27_combout\);

-- Location: FF_X55_Y39_N17
\inst2|memory_array[95][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[95][3]~q\);

-- Location: LCCOMB_X55_Y39_N16
\inst2|Mux28~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~28_combout\ = (\inst2|Mux28~27_combout\ & (((\inst2|memory_array[95][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux28~27_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[91][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux28~27_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[95][3]~q\,
	datad => \inst2|memory_array[91][3]~q\,
	combout => \inst2|Mux28~28_combout\);

-- Location: LCCOMB_X59_Y38_N18
\inst2|Mux28~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~29_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux28~26_combout\ & ((\inst2|Mux28~28_combout\))) # (!\inst2|Mux28~26_combout\ & (\inst2|Mux28~21_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux28~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux28~21_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux28~26_combout\,
	datad => \inst2|Mux28~28_combout\,
	combout => \inst2|Mux28~29_combout\);

-- Location: LCCOMB_X63_Y41_N12
\inst2|Mux28~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~30_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux28~19_combout\))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux28~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux28~29_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(7),
	datad => \inst2|Mux28~19_combout\,
	combout => \inst2|Mux28~30_combout\);

-- Location: FF_X66_Y41_N5
\inst2|memory_array[235][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[235][3]~q\);

-- Location: FF_X68_Y41_N17
\inst2|memory_array[175][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[175][3]~feeder_combout\,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[175][3]~q\);

-- Location: FF_X68_Y41_N27
\inst2|memory_array[171][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[171][3]~q\);

-- Location: LCCOMB_X68_Y41_N26
\inst2|Mux28~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~31_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[175][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[171][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[171][3]~q\,
	datad => \inst2|memory_array[175][3]~q\,
	combout => \inst2|Mux28~31_combout\);

-- Location: FF_X66_Y45_N9
\inst2|memory_array[239][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[239][3]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[239][3]~q\);

-- Location: LCCOMB_X66_Y41_N4
\inst2|Mux28~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~32_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux28~31_combout\ & (\inst2|memory_array[239][3]~q\)) # (!\inst2|Mux28~31_combout\ & ((\inst2|memory_array[235][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux28~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[239][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[235][3]~q\,
	datad => \inst2|Mux28~31_combout\,
	combout => \inst2|Mux28~32_combout\);

-- Location: FF_X65_Y44_N19
\inst2|memory_array[243][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[243][3]~feeder_combout\,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[243][3]~q\);

-- Location: FF_X63_Y45_N25
\inst2|memory_array[183][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[183][3]~feeder_combout\,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[183][3]~q\);

-- Location: FF_X65_Y45_N29
\inst2|memory_array[179][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[179][3]~q\);

-- Location: LCCOMB_X65_Y45_N28
\inst2|Mux28~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~33_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[183][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[179][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[179][3]~q\,
	datad => \inst2|memory_array[183][3]~q\,
	combout => \inst2|Mux28~33_combout\);

-- Location: FF_X65_Y44_N9
\inst2|memory_array[247][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[247][3]~q\);

-- Location: LCCOMB_X65_Y44_N8
\inst2|Mux28~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~34_combout\ = (\inst2|Mux28~33_combout\ & (((\inst2|memory_array[247][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux28~33_combout\ & (\inst2|memory_array[243][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux28~33_combout\,
	datab => \inst2|memory_array[243][3]~q\,
	datac => \inst2|memory_array[247][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux28~34_combout\);

-- Location: FF_X67_Y43_N17
\inst2|memory_array[227][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[227][3]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[227][3]~q\);

-- Location: FF_X67_Y45_N19
\inst2|memory_array[167][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[167][3]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[167][3]~q\);

-- Location: FF_X67_Y45_N25
\inst2|memory_array[163][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[163][3]~q\);

-- Location: LCCOMB_X67_Y45_N24
\inst2|Mux28~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~35_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[167][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[163][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[163][3]~q\,
	datad => \inst2|memory_array[167][3]~q\,
	combout => \inst2|Mux28~35_combout\);

-- Location: FF_X67_Y43_N15
\inst2|memory_array[231][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[231][3]~q\);

-- Location: LCCOMB_X67_Y43_N14
\inst2|Mux28~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~36_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux28~35_combout\ & (\inst2|memory_array[231][3]~q\)) # (!\inst2|Mux28~35_combout\ & ((\inst2|memory_array[227][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux28~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux28~35_combout\,
	datac => \inst2|memory_array[231][3]~q\,
	datad => \inst2|memory_array[227][3]~q\,
	combout => \inst2|Mux28~36_combout\);

-- Location: LCCOMB_X66_Y46_N4
\inst2|Mux28~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux28~34_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux28~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux28~36_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux28~34_combout\,
	combout => \inst2|Mux28~37_combout\);

-- Location: FF_X66_Y41_N27
\inst2|memory_array[251][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[251][3]~q\);

-- Location: FF_X66_Y40_N7
\inst2|memory_array[191][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[191][3]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[191][3]~q\);

-- Location: FF_X66_Y40_N1
\inst2|memory_array[187][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~76_combout\,
	sload => VCC,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[187][3]~q\);

-- Location: LCCOMB_X66_Y40_N0
\inst2|Mux28~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~38_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[191][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[187][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[187][3]~q\,
	datad => \inst2|memory_array[191][3]~q\,
	combout => \inst2|Mux28~38_combout\);

-- Location: FF_X65_Y41_N15
\inst2|memory_array[255][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[255][3]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[255][3]~q\);

-- Location: LCCOMB_X66_Y41_N26
\inst2|Mux28~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~39_combout\ = (\inst2|Mux28~38_combout\ & ((\inst2|memory_array[255][3]~q\) # ((!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux28~38_combout\ & (((\inst2|memory_array[251][3]~q\ & \inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[255][3]~q\,
	datab => \inst2|Mux28~38_combout\,
	datac => \inst2|memory_array[251][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux28~39_combout\);

-- Location: LCCOMB_X66_Y46_N10
\inst2|Mux28~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~40_combout\ = (\inst2|Mux28~37_combout\ & ((\inst2|Mux28~39_combout\) # ((!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux28~37_combout\ & (((\inst2|Mux28~32_combout\ & \inst6|PR_ALU_OUT_S3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux28~39_combout\,
	datab => \inst2|Mux28~32_combout\,
	datac => \inst2|Mux28~37_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux28~40_combout\);

-- Location: LCCOMB_X66_Y46_N28
\inst2|Mux28~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux28~41_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux28~30_combout\ & ((\inst2|Mux28~40_combout\))) # (!\inst2|Mux28~30_combout\ & (\inst2|Mux28~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux28~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux28~30_combout\,
	datac => \inst2|Mux28~9_combout\,
	datad => \inst2|Mux28~40_combout\,
	combout => \inst2|Mux28~41_combout\);

-- Location: FF_X56_Y37_N15
\inst2|memory_array[87][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[87][2]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[87][2]~q\);

-- Location: FF_X55_Y37_N11
\inst2|memory_array[71][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[71][2]~q\);

-- Location: LCCOMB_X55_Y37_N10
\inst2|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~0_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[87][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[71][2]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[87][2]~q\,
	datac => \inst2|memory_array[71][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux29~0_combout\);

-- Location: FF_X65_Y39_N15
\inst2|memory_array[203][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[203][2]~feeder_combout\,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[203][2]~q\);

-- Location: FF_X62_Y39_N29
\inst2|memory_array[91][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[91][2]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[91][2]~q\);

-- Location: FF_X61_Y39_N19
\inst2|memory_array[75][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[75][2]~q\);

-- Location: LCCOMB_X61_Y39_N18
\inst2|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~2_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[91][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[75][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[75][2]~q\,
	datad => \inst2|memory_array[91][2]~q\,
	combout => \inst2|Mux29~2_combout\);

-- Location: FF_X62_Y39_N7
\inst2|memory_array[219][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[219][2]~q\);

-- Location: LCCOMB_X62_Y39_N6
\inst2|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~3_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux29~2_combout\ & ((\inst2|memory_array[219][2]~q\))) # (!\inst2|Mux29~2_combout\ & (\inst2|memory_array[203][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[203][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[219][2]~q\,
	datad => \inst2|Mux29~2_combout\,
	combout => \inst2|Mux29~3_combout\);

-- Location: FF_X59_Y40_N19
\inst2|memory_array[195][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[195][2]~q\);

-- Location: FF_X54_Y37_N21
\inst2|memory_array[83][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[83][2]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[83][2]~q\);

-- Location: FF_X55_Y37_N25
\inst2|memory_array[67][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[67][2]~q\);

-- Location: LCCOMB_X55_Y37_N24
\inst2|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[83][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[67][2]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[83][2]~q\,
	datac => \inst2|memory_array[67][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux29~4_combout\);

-- Location: FF_X59_Y37_N23
\inst2|memory_array[211][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[211][2]~q\);

-- Location: LCCOMB_X59_Y37_N22
\inst2|Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~5_combout\ = (\inst2|Mux29~4_combout\ & (((\inst2|memory_array[211][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux29~4_combout\ & (\inst2|memory_array[195][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[195][2]~q\,
	datab => \inst2|Mux29~4_combout\,
	datac => \inst2|memory_array[211][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux29~5_combout\);

-- Location: LCCOMB_X61_Y37_N6
\inst2|Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux29~3_combout\) # (\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux29~5_combout\ & ((!\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux29~5_combout\,
	datac => \inst2|Mux29~3_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux29~6_combout\);

-- Location: FF_X61_Y43_N19
\inst2|memory_array[179][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[179][2]~feeder_combout\,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[179][2]~q\);

-- Location: FF_X56_Y40_N15
\inst2|memory_array[55][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[55][2]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[55][2]~q\);

-- Location: FF_X60_Y43_N17
\inst2|memory_array[51][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[51][2]~q\);

-- Location: LCCOMB_X60_Y43_N16
\inst2|Mux29~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[55][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[51][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[51][2]~q\,
	datad => \inst2|memory_array[55][2]~q\,
	combout => \inst2|Mux29~12_combout\);

-- Location: FF_X61_Y43_N17
\inst2|memory_array[183][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[183][2]~q\);

-- Location: LCCOMB_X61_Y43_N16
\inst2|Mux29~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~13_combout\ = (\inst2|Mux29~12_combout\ & (((\inst2|memory_array[183][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux29~12_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[179][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~12_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[183][2]~q\,
	datad => \inst2|memory_array[179][2]~q\,
	combout => \inst2|Mux29~13_combout\);

-- Location: FF_X53_Y43_N17
\inst2|memory_array[63][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[63][2]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[63][2]~q\);

-- Location: FF_X52_Y43_N25
\inst2|memory_array[59][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[59][2]~q\);

-- Location: LCCOMB_X52_Y43_N24
\inst2|Mux29~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~17_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[63][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[59][2]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[63][2]~q\,
	datac => \inst2|memory_array[59][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux29~17_combout\);

-- Location: FF_X56_Y45_N19
\inst2|memory_array[147][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[147][2]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[147][2]~q\);

-- Location: FF_X52_Y45_N1
\inst2|memory_array[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[27][2]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[27][2]~q\);

-- Location: FF_X52_Y45_N19
\inst2|memory_array[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[19][2]~q\);

-- Location: LCCOMB_X52_Y45_N18
\inst2|Mux29~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~20_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[27][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[19][2]~q\,
	datad => \inst2|memory_array[27][2]~q\,
	combout => \inst2|Mux29~20_combout\);

-- Location: FF_X56_Y45_N25
\inst2|memory_array[155][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[155][2]~q\);

-- Location: LCCOMB_X56_Y45_N24
\inst2|Mux29~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~21_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux29~20_combout\ & ((\inst2|memory_array[155][2]~q\))) # (!\inst2|Mux29~20_combout\ & (\inst2|memory_array[147][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux29~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[147][2]~q\,
	datac => \inst2|memory_array[155][2]~q\,
	datad => \inst2|Mux29~20_combout\,
	combout => \inst2|Mux29~21_combout\);

-- Location: FF_X58_Y47_N9
\inst2|memory_array[135][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[135][2]~feeder_combout\,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[135][2]~q\);

-- Location: FF_X57_Y47_N5
\inst2|memory_array[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[15][2]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[15][2]~q\);

-- Location: FF_X57_Y47_N27
\inst2|memory_array[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[7][2]~q\);

-- Location: LCCOMB_X57_Y47_N26
\inst2|Mux29~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~22_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[15][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[7][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[7][2]~q\,
	datad => \inst2|memory_array[15][2]~q\,
	combout => \inst2|Mux29~22_combout\);

-- Location: FF_X58_Y47_N15
\inst2|memory_array[143][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[143][2]~q\);

-- Location: LCCOMB_X58_Y47_N14
\inst2|Mux29~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~23_combout\ = (\inst2|Mux29~22_combout\ & (((\inst2|memory_array[143][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux29~22_combout\ & (\inst2|memory_array[135][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~22_combout\,
	datab => \inst2|memory_array[135][2]~q\,
	datac => \inst2|memory_array[143][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux29~23_combout\);

-- Location: FF_X60_Y46_N3
\inst2|memory_array[131][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[131][2]~feeder_combout\,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[131][2]~q\);

-- Location: FF_X60_Y47_N29
\inst2|memory_array[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[11][2]~feeder_combout\,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[11][2]~q\);

-- Location: FF_X60_Y47_N31
\inst2|memory_array[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[3][2]~q\);

-- Location: LCCOMB_X60_Y47_N30
\inst2|Mux29~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~24_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[11][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[3][2]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[11][2]~q\,
	datac => \inst2|memory_array[3][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux29~24_combout\);

-- Location: FF_X60_Y46_N9
\inst2|memory_array[139][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[139][2]~q\);

-- Location: LCCOMB_X60_Y46_N8
\inst2|Mux29~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~25_combout\ = (\inst2|Mux29~24_combout\ & (((\inst2|memory_array[139][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux29~24_combout\ & (\inst2|memory_array[131][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~24_combout\,
	datab => \inst2|memory_array[131][2]~q\,
	datac => \inst2|memory_array[139][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux29~25_combout\);

-- Location: LCCOMB_X59_Y47_N16
\inst2|Mux29~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(4)) # (\inst2|Mux29~23_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux29~25_combout\ & (!\inst6|PR_ALU_OUT_S3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux29~25_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux29~23_combout\,
	combout => \inst2|Mux29~26_combout\);

-- Location: FF_X54_Y45_N13
\inst2|memory_array[151][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[151][2]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[151][2]~q\);

-- Location: FF_X53_Y45_N25
\inst2|memory_array[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[31][2]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[31][2]~q\);

-- Location: FF_X53_Y45_N31
\inst2|memory_array[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[23][2]~q\);

-- Location: LCCOMB_X53_Y45_N30
\inst2|Mux29~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~27_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[31][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[23][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[23][2]~q\,
	datad => \inst2|memory_array[31][2]~q\,
	combout => \inst2|Mux29~27_combout\);

-- Location: FF_X54_Y45_N11
\inst2|memory_array[159][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[159][2]~q\);

-- Location: LCCOMB_X54_Y45_N10
\inst2|Mux29~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~28_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux29~27_combout\ & (\inst2|memory_array[159][2]~q\)) # (!\inst2|Mux29~27_combout\ & ((\inst2|memory_array[151][2]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux29~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux29~27_combout\,
	datac => \inst2|memory_array[159][2]~q\,
	datad => \inst2|memory_array[151][2]~q\,
	combout => \inst2|Mux29~28_combout\);

-- Location: LCCOMB_X60_Y45_N14
\inst2|Mux29~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~29_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux29~26_combout\ & (\inst2|Mux29~28_combout\)) # (!\inst2|Mux29~26_combout\ & ((\inst2|Mux29~21_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux29~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~28_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux29~26_combout\,
	datad => \inst2|Mux29~21_combout\,
	combout => \inst2|Mux29~29_combout\);

-- Location: FF_X62_Y42_N3
\inst2|memory_array[243][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[243][2]~q\);

-- Location: FF_X59_Y46_N5
\inst2|memory_array[123][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[123][2]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[123][2]~q\);

-- Location: FF_X62_Y42_N1
\inst2|memory_array[115][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[115][2]~q\);

-- Location: LCCOMB_X62_Y42_N0
\inst2|Mux29~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~31_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[123][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[115][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[115][2]~q\,
	datad => \inst2|memory_array[123][2]~q\,
	combout => \inst2|Mux29~31_combout\);

-- Location: FF_X66_Y42_N7
\inst2|memory_array[251][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[251][2]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[251][2]~q\);

-- Location: LCCOMB_X62_Y42_N2
\inst2|Mux29~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~32_combout\ = (\inst2|Mux29~31_combout\ & ((\inst2|memory_array[251][2]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux29~31_combout\ & (((\inst2|memory_array[243][2]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[251][2]~q\,
	datab => \inst2|Mux29~31_combout\,
	datac => \inst2|memory_array[243][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux29~32_combout\);

-- Location: FF_X67_Y44_N19
\inst2|memory_array[231][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[231][2]~feeder_combout\,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[231][2]~q\);

-- Location: FF_X60_Y44_N29
\inst2|memory_array[111][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[111][2]~feeder_combout\,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[111][2]~q\);

-- Location: FF_X61_Y40_N11
\inst2|memory_array[103][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[103][2]~q\);

-- Location: LCCOMB_X61_Y40_N10
\inst2|Mux29~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~33_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[111][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[103][2]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[111][2]~q\,
	datac => \inst2|memory_array[103][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux29~33_combout\);

-- Location: FF_X66_Y44_N31
\inst2|memory_array[239][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[239][2]~q\);

-- Location: LCCOMB_X66_Y44_N30
\inst2|Mux29~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~34_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux29~33_combout\ & ((\inst2|memory_array[239][2]~q\))) # (!\inst2|Mux29~33_combout\ & (\inst2|memory_array[231][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux29~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[231][2]~q\,
	datac => \inst2|memory_array[239][2]~q\,
	datad => \inst2|Mux29~33_combout\,
	combout => \inst2|Mux29~34_combout\);

-- Location: FF_X62_Y40_N21
\inst2|memory_array[227][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[227][2]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[227][2]~q\);

-- Location: FF_X58_Y40_N29
\inst2|memory_array[107][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[107][2]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[107][2]~q\);

-- Location: FF_X58_Y40_N11
\inst2|memory_array[99][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[99][2]~q\);

-- Location: LCCOMB_X58_Y40_N10
\inst2|Mux29~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~35_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[107][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[99][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[99][2]~q\,
	datad => \inst2|memory_array[107][2]~q\,
	combout => \inst2|Mux29~35_combout\);

-- Location: FF_X62_Y40_N27
\inst2|memory_array[235][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[235][2]~q\);

-- Location: LCCOMB_X62_Y40_N26
\inst2|Mux29~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~36_combout\ = (\inst2|Mux29~35_combout\ & (((\inst2|memory_array[235][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux29~35_combout\ & (\inst2|memory_array[227][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~35_combout\,
	datab => \inst2|memory_array[227][2]~q\,
	datac => \inst2|memory_array[235][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux29~36_combout\);

-- Location: LCCOMB_X62_Y42_N6
\inst2|Mux29~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~37_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux29~34_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux29~36_combout\ & !\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~34_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux29~36_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux29~37_combout\);

-- Location: FF_X62_Y46_N9
\inst2|memory_array[247][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[247][2]~q\);

-- Location: FF_X59_Y46_N27
\inst2|memory_array[127][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[127][2]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[127][2]~q\);

-- Location: FF_X60_Y42_N23
\inst2|memory_array[119][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[119][2]~q\);

-- Location: LCCOMB_X60_Y42_N22
\inst2|Mux29~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~38_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[127][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[119][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[127][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[119][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux29~38_combout\);

-- Location: FF_X62_Y46_N1
\inst2|memory_array[255][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[255][2]~q\);

-- Location: LCCOMB_X62_Y46_N8
\inst2|Mux29~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~39_combout\ = (\inst2|Mux29~38_combout\ & (((\inst2|memory_array[255][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux29~38_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[247][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~38_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[247][2]~q\,
	datad => \inst2|memory_array[255][2]~q\,
	combout => \inst2|Mux29~39_combout\);

-- Location: LCCOMB_X62_Y42_N20
\inst2|Mux29~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~40_combout\ = (\inst2|Mux29~37_combout\ & (((\inst2|Mux29~39_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4)))) # (!\inst2|Mux29~37_combout\ & (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux29~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~37_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux29~39_combout\,
	datad => \inst2|Mux29~32_combout\,
	combout => \inst2|Mux29~40_combout\);

-- Location: FF_X56_Y45_N15
\inst2|memory_array[155][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[155][1]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[155][1]~q\);

-- Location: FF_X57_Y45_N15
\inst2|memory_array[147][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[147][1]~q\);

-- Location: LCCOMB_X57_Y45_N14
\inst2|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~0_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[155][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[147][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[155][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[147][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux30~0_combout\);

-- Location: FF_X67_Y47_N13
\inst2|memory_array[167][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[167][1]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[167][1]~q\);

-- Location: FF_X68_Y44_N13
\inst2|memory_array[139][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[139][1]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[139][1]~q\);

-- Location: FF_X63_Y46_N23
\inst2|memory_array[183][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[183][1]~q\);

-- Location: FF_X68_Y45_N5
\inst2|memory_array[159][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[159][1]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[159][1]~q\);

-- Location: FF_X68_Y45_N11
\inst2|memory_array[151][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[151][1]~q\);

-- Location: LCCOMB_X68_Y45_N10
\inst2|Mux30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~7_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[159][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[151][1]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[159][1]~q\,
	datac => \inst2|memory_array[151][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux30~7_combout\);

-- Location: FF_X65_Y46_N7
\inst2|memory_array[191][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[191][1]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[191][1]~q\);

-- Location: LCCOMB_X63_Y46_N22
\inst2|Mux30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~8_combout\ = (\inst2|Mux30~7_combout\ & ((\inst2|memory_array[191][1]~q\) # ((!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux30~7_combout\ & (((\inst2|memory_array[183][1]~q\ & \inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[191][1]~q\,
	datab => \inst2|Mux30~7_combout\,
	datac => \inst2|memory_array[183][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux30~8_combout\);

-- Location: FF_X55_Y42_N13
\inst2|memory_array[107][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[107][1]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[107][1]~q\);

-- Location: FF_X56_Y38_N13
\inst2|memory_array[79][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[79][1]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[79][1]~q\);

-- Location: FF_X55_Y38_N15
\inst2|memory_array[75][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[75][1]~q\);

-- Location: LCCOMB_X55_Y38_N14
\inst2|Mux30~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~10_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[79][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[75][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[79][1]~q\,
	datac => \inst2|memory_array[75][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux30~10_combout\);

-- Location: FF_X55_Y42_N3
\inst2|memory_array[111][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[111][1]~q\);

-- Location: LCCOMB_X55_Y42_N2
\inst2|Mux30~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~11_combout\ = (\inst2|Mux30~10_combout\ & (((\inst2|memory_array[111][1]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux30~10_combout\ & (\inst2|memory_array[107][1]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[107][1]~q\,
	datab => \inst2|Mux30~10_combout\,
	datac => \inst2|memory_array[111][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux30~11_combout\);

-- Location: FF_X53_Y38_N25
\inst2|memory_array[71][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[71][1]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[71][1]~q\);

-- Location: FF_X58_Y43_N7
\inst2|memory_array[123][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[123][1]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[123][1]~q\);

-- Location: FF_X55_Y39_N15
\inst2|memory_array[95][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[95][1]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[95][1]~q\);

-- Location: FF_X55_Y41_N1
\inst2|memory_array[39][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[39][1]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[39][1]~q\);

-- Location: FF_X52_Y46_N27
\inst2|memory_array[43][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[43][1]~feeder_combout\,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[43][1]~q\);

-- Location: FF_X53_Y46_N9
\inst2|memory_array[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[27][1]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[27][1]~q\);

-- Location: FF_X53_Y46_N23
\inst2|memory_array[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[11][1]~q\);

-- Location: LCCOMB_X53_Y46_N22
\inst2|Mux30~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~22_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[27][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[11][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[27][1]~q\,
	datac => \inst2|memory_array[11][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux30~22_combout\);

-- Location: FF_X52_Y46_N17
\inst2|memory_array[59][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[59][1]~q\);

-- Location: LCCOMB_X52_Y46_N16
\inst2|Mux30~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~23_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux30~22_combout\ & ((\inst2|memory_array[59][1]~q\))) # (!\inst2|Mux30~22_combout\ & (\inst2|memory_array[43][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[43][1]~q\,
	datac => \inst2|memory_array[59][1]~q\,
	datad => \inst2|Mux30~22_combout\,
	combout => \inst2|Mux30~23_combout\);

-- Location: FF_X60_Y43_N31
\inst2|memory_array[35][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[35][1]~feeder_combout\,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[35][1]~q\);

-- Location: FF_X54_Y47_N13
\inst2|memory_array[47][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[47][1]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[47][1]~q\);

-- Location: FF_X55_Y47_N9
\inst2|memory_array[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[31][1]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[31][1]~q\);

-- Location: FF_X55_Y47_N11
\inst2|memory_array[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[15][1]~q\);

-- Location: LCCOMB_X55_Y47_N10
\inst2|Mux30~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~27_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[31][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[15][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[31][1]~q\,
	datac => \inst2|memory_array[15][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux30~27_combout\);

-- Location: FF_X54_Y47_N11
\inst2|memory_array[63][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[63][1]~q\);

-- Location: LCCOMB_X54_Y47_N10
\inst2|Mux30~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~28_combout\ = (\inst2|Mux30~27_combout\ & (((\inst2|memory_array[63][1]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux30~27_combout\ & (\inst2|memory_array[47][1]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[47][1]~q\,
	datab => \inst2|Mux30~27_combout\,
	datac => \inst2|memory_array[63][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux30~28_combout\);

-- Location: FF_X61_Y41_N17
\inst2|memory_array[215][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[215][1]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[215][1]~q\);

-- Location: FF_X61_Y41_N15
\inst2|memory_array[199][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[199][1]~q\);

-- Location: LCCOMB_X61_Y41_N14
\inst2|Mux30~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~31_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[215][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[199][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[215][1]~q\,
	datac => \inst2|memory_array[199][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux30~31_combout\);

-- Location: FF_X68_Y39_N13
\inst2|memory_array[227][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[227][1]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[227][1]~q\);

-- Location: FF_X66_Y45_N23
\inst2|memory_array[239][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[239][1]~q\);

-- Location: FF_X56_Y41_N1
\inst2|memory_array[223][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[223][1]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[223][1]~q\);

-- Location: FF_X67_Y41_N7
\inst2|memory_array[207][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[207][1]~q\);

-- Location: LCCOMB_X67_Y41_N6
\inst2|Mux30~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~38_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[223][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[207][1]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[223][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[207][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux30~38_combout\);

-- Location: FF_X66_Y45_N1
\inst2|memory_array[255][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[255][1]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[255][1]~q\);

-- Location: LCCOMB_X66_Y45_N22
\inst2|Mux30~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~39_combout\ = (\inst2|Mux30~38_combout\ & ((\inst2|memory_array[255][1]~q\) # ((!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux30~38_combout\ & (((\inst2|memory_array[239][1]~q\ & \inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux30~38_combout\,
	datab => \inst2|memory_array[255][1]~q\,
	datac => \inst2|memory_array[239][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux30~39_combout\);

-- Location: FF_X60_Y42_N5
\inst2|memory_array[119][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[119][0]~feeder_combout\,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[119][0]~q\);

-- Location: FF_X59_Y42_N15
\inst2|memory_array[99][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[99][0]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[99][0]~q\);

-- Location: FF_X57_Y43_N13
\inst2|memory_array[51][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[51][0]~feeder_combout\,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[51][0]~q\);

-- Location: FF_X57_Y43_N11
\inst2|memory_array[35][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[35][0]~q\);

-- Location: LCCOMB_X57_Y43_N10
\inst2|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[51][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[35][0]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[51][0]~q\,
	datac => \inst2|memory_array[35][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux31~4_combout\);

-- Location: FF_X58_Y43_N25
\inst2|memory_array[115][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[115][0]~q\);

-- Location: LCCOMB_X58_Y43_N24
\inst2|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~5_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux31~4_combout\ & ((\inst2|memory_array[115][0]~q\))) # (!\inst2|Mux31~4_combout\ & (\inst2|memory_array[99][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[99][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[115][0]~q\,
	datad => \inst2|Mux31~4_combout\,
	combout => \inst2|Mux31~5_combout\);

-- Location: FF_X57_Y40_N11
\inst2|memory_array[111][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[111][0]~q\);

-- Location: FF_X55_Y43_N29
\inst2|memory_array[63][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[63][0]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[63][0]~q\);

-- Location: FF_X56_Y43_N9
\inst2|memory_array[47][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[47][0]~q\);

-- Location: LCCOMB_X56_Y43_N8
\inst2|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~7_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[63][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[47][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[63][0]~q\,
	datac => \inst2|memory_array[47][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux31~7_combout\);

-- Location: FF_X57_Y40_N29
\inst2|memory_array[127][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[127][0]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[127][0]~q\);

-- Location: LCCOMB_X57_Y40_N10
\inst2|Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~8_combout\ = (\inst2|Mux31~7_combout\ & (((\inst2|memory_array[127][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux31~7_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[111][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux31~7_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[111][0]~q\,
	datad => \inst2|memory_array[127][0]~q\,
	combout => \inst2|Mux31~8_combout\);

-- Location: FF_X62_Y38_N19
\inst2|memory_array[211][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[211][0]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[211][0]~q\);

-- Location: FF_X63_Y38_N17
\inst2|memory_array[155][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[155][0]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[155][0]~q\);

-- Location: FF_X63_Y38_N3
\inst2|memory_array[147][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[147][0]~q\);

-- Location: LCCOMB_X63_Y38_N2
\inst2|Mux31~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~10_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[155][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[147][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[155][0]~q\,
	datac => \inst2|memory_array[147][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux31~10_combout\);

-- Location: FF_X62_Y38_N1
\inst2|memory_array[219][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[219][0]~q\);

-- Location: LCCOMB_X62_Y38_N0
\inst2|Mux31~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~11_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux31~10_combout\ & ((\inst2|memory_array[219][0]~q\))) # (!\inst2|Mux31~10_combout\ & (\inst2|memory_array[211][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[211][0]~q\,
	datac => \inst2|memory_array[219][0]~q\,
	datad => \inst2|Mux31~10_combout\,
	combout => \inst2|Mux31~11_combout\);

-- Location: FF_X63_Y37_N29
\inst2|memory_array[143][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[143][0]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[143][0]~q\);

-- Location: FF_X63_Y37_N19
\inst2|memory_array[135][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[135][0]~q\);

-- Location: LCCOMB_X63_Y37_N18
\inst2|Mux31~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~12_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[143][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[135][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[135][0]~q\,
	datad => \inst2|memory_array[143][0]~q\,
	combout => \inst2|Mux31~12_combout\);

-- Location: FF_X67_Y37_N29
\inst2|memory_array[195][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[195][0]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[195][0]~q\);

-- Location: FF_X66_Y37_N9
\inst2|memory_array[139][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[139][0]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[139][0]~q\);

-- Location: FF_X66_Y37_N11
\inst2|memory_array[131][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[131][0]~q\);

-- Location: LCCOMB_X66_Y37_N10
\inst2|Mux31~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~14_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[139][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[131][0]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[139][0]~q\,
	datac => \inst2|memory_array[131][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux31~14_combout\);

-- Location: FF_X67_Y37_N27
\inst2|memory_array[203][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[203][0]~q\);

-- Location: LCCOMB_X67_Y37_N26
\inst2|Mux31~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~15_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux31~14_combout\ & ((\inst2|memory_array[203][0]~q\))) # (!\inst2|Mux31~14_combout\ & (\inst2|memory_array[195][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[195][0]~q\,
	datac => \inst2|memory_array[203][0]~q\,
	datad => \inst2|Mux31~14_combout\,
	combout => \inst2|Mux31~15_combout\);

-- Location: FF_X58_Y37_N27
\inst2|memory_array[215][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[215][0]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[215][0]~q\);

-- Location: FF_X54_Y38_N25
\inst2|memory_array[75][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[75][0]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[75][0]~q\);

-- Location: FF_X54_Y40_N29
\inst2|memory_array[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[15][0]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[15][0]~q\);

-- Location: FF_X54_Y39_N31
\inst2|memory_array[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[11][0]~q\);

-- Location: LCCOMB_X54_Y39_N30
\inst2|Mux31~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~20_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[15][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[11][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[15][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[11][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux31~20_combout\);

-- Location: FF_X54_Y38_N23
\inst2|memory_array[79][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[79][0]~q\);

-- Location: LCCOMB_X54_Y38_N22
\inst2|Mux31~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~21_combout\ = (\inst2|Mux31~20_combout\ & (((\inst2|memory_array[79][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux31~20_combout\ & (\inst2|memory_array[75][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux31~20_combout\,
	datab => \inst2|memory_array[75][0]~q\,
	datac => \inst2|memory_array[79][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux31~21_combout\);

-- Location: FF_X56_Y37_N5
\inst2|memory_array[83][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[83][0]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[83][0]~q\);

-- Location: FF_X53_Y37_N5
\inst2|memory_array[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[23][0]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[23][0]~q\);

-- Location: FF_X53_Y37_N27
\inst2|memory_array[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[19][0]~q\);

-- Location: LCCOMB_X53_Y37_N26
\inst2|Mux31~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~22_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[23][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[19][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[23][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[19][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux31~22_combout\);

-- Location: FF_X56_Y37_N11
\inst2|memory_array[87][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[87][0]~q\);

-- Location: LCCOMB_X56_Y37_N10
\inst2|Mux31~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~23_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux31~22_combout\ & ((\inst2|memory_array[87][0]~q\))) # (!\inst2|Mux31~22_combout\ & (\inst2|memory_array[83][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux31~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[83][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[87][0]~q\,
	datad => \inst2|Mux31~22_combout\,
	combout => \inst2|Mux31~23_combout\);

-- Location: FF_X57_Y37_N11
\inst2|memory_array[67][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[67][0]~feeder_combout\,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[67][0]~q\);

-- Location: FF_X58_Y38_N13
\inst2|memory_array[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[7][0]~feeder_combout\,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[7][0]~q\);

-- Location: FF_X54_Y39_N13
\inst2|memory_array[91][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[91][0]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[91][0]~q\);

-- Location: FF_X66_Y44_N13
\inst2|memory_array[239][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[239][0]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[239][0]~q\);

-- Location: FF_X63_Y45_N23
\inst2|memory_array[183][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[183][0]~feeder_combout\,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[183][0]~q\);

-- Location: FF_X65_Y45_N31
\inst2|memory_array[179][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[179][0]~q\);

-- Location: LCCOMB_X65_Y45_N30
\inst2|Mux31~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~33_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[183][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[179][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[179][0]~q\,
	datad => \inst2|memory_array[183][0]~q\,
	combout => \inst2|Mux31~33_combout\);

-- Location: FF_X67_Y45_N7
\inst2|memory_array[167][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[167][0]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[167][0]~q\);

-- Location: FF_X67_Y45_N29
\inst2|memory_array[163][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[163][0]~q\);

-- Location: LCCOMB_X67_Y45_N28
\inst2|Mux31~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~35_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[167][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[163][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[163][0]~q\,
	datad => \inst2|memory_array[167][0]~q\,
	combout => \inst2|Mux31~35_combout\);

-- Location: FF_X66_Y40_N3
\inst2|memory_array[191][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[191][0]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[191][0]~q\);

-- Location: FF_X66_Y40_N9
\inst2|memory_array[187][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[187][0]~q\);

-- Location: LCCOMB_X66_Y40_N8
\inst2|Mux31~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~38_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[191][0]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[187][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[187][0]~q\,
	datad => \inst2|memory_array[191][0]~q\,
	combout => \inst2|Mux31~38_combout\);

-- Location: FF_X58_Y37_N13
\inst2|memory_array[214][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[214][7]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[214][7]~q\);

-- Location: FF_X62_Y39_N9
\inst2|memory_array[90][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[90][7]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[90][7]~q\);

-- Location: FF_X61_Y39_N27
\inst2|memory_array[74][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[74][7]~q\);

-- Location: LCCOMB_X61_Y39_N26
\inst2|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~2_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[90][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[74][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[90][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[74][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux16~2_combout\);

-- Location: FF_X67_Y38_N29
\inst2|memory_array[194][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[194][7]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[194][7]~q\);

-- Location: FF_X66_Y38_N17
\inst2|memory_array[82][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[82][7]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[82][7]~q\);

-- Location: FF_X60_Y38_N13
\inst2|memory_array[206][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[206][7]~q\);

-- Location: FF_X57_Y39_N29
\inst2|memory_array[94][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[94][7]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[94][7]~q\);

-- Location: FF_X61_Y39_N5
\inst2|memory_array[78][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[78][7]~q\);

-- Location: LCCOMB_X61_Y39_N4
\inst2|Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~7_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[94][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[78][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[78][7]~q\,
	datad => \inst2|memory_array[94][7]~q\,
	combout => \inst2|Mux16~7_combout\);

-- Location: FF_X57_Y39_N27
\inst2|memory_array[222][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[222][7]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[222][7]~q\);

-- Location: LCCOMB_X60_Y38_N12
\inst2|Mux16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~8_combout\ = (\inst2|Mux16~7_combout\ & ((\inst2|memory_array[222][7]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux16~7_combout\ & (((\inst2|memory_array[206][7]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux16~7_combout\,
	datab => \inst2|memory_array[222][7]~q\,
	datac => \inst2|memory_array[206][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux16~8_combout\);

-- Location: FF_X68_Y40_N13
\inst2|memory_array[170][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[170][7]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[170][7]~q\);

-- Location: FF_X56_Y47_N15
\inst2|memory_array[46][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[46][7]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[46][7]~q\);

-- Location: FF_X56_Y44_N21
\inst2|memory_array[42][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[42][7]~q\);

-- Location: LCCOMB_X56_Y44_N20
\inst2|Mux16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~10_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[46][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[42][7]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[46][7]~q\,
	datac => \inst2|memory_array[42][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux16~10_combout\);

-- Location: FF_X67_Y40_N3
\inst2|memory_array[174][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[174][7]~q\);

-- Location: LCCOMB_X67_Y40_N2
\inst2|Mux16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~11_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux16~10_combout\ & ((\inst2|memory_array[174][7]~q\))) # (!\inst2|Mux16~10_combout\ & (\inst2|memory_array[170][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[170][7]~q\,
	datac => \inst2|memory_array[174][7]~q\,
	datad => \inst2|Mux16~10_combout\,
	combout => \inst2|Mux16~11_combout\);

-- Location: FF_X61_Y45_N9
\inst2|memory_array[178][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[178][7]~feeder_combout\,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[178][7]~q\);

-- Location: FF_X57_Y46_N1
\inst2|memory_array[54][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[54][7]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[54][7]~q\);

-- Location: FF_X60_Y43_N15
\inst2|memory_array[50][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[50][7]~q\);

-- Location: LCCOMB_X60_Y43_N14
\inst2|Mux16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[54][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[50][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[50][7]~q\,
	datad => \inst2|memory_array[54][7]~q\,
	combout => \inst2|Mux16~12_combout\);

-- Location: FF_X61_Y45_N23
\inst2|memory_array[182][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[182][7]~q\);

-- Location: LCCOMB_X61_Y45_N22
\inst2|Mux16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~13_combout\ = (\inst2|Mux16~12_combout\ & (((\inst2|memory_array[182][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux16~12_combout\ & (\inst2|memory_array[178][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux16~12_combout\,
	datab => \inst2|memory_array[178][7]~q\,
	datac => \inst2|memory_array[182][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux16~13_combout\);

-- Location: FF_X65_Y43_N21
\inst2|memory_array[162][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[162][7]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[162][7]~q\);

-- Location: FF_X66_Y43_N21
\inst2|memory_array[38][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[38][7]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[38][7]~q\);

-- Location: FF_X66_Y43_N19
\inst2|memory_array[34][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[34][7]~q\);

-- Location: LCCOMB_X66_Y43_N18
\inst2|Mux16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[38][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[34][7]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[38][7]~q\,
	datac => \inst2|memory_array[34][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux16~14_combout\);

-- Location: FF_X65_Y43_N15
\inst2|memory_array[166][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[166][7]~q\);

-- Location: LCCOMB_X65_Y43_N14
\inst2|Mux16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~15_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux16~14_combout\ & ((\inst2|memory_array[166][7]~q\))) # (!\inst2|Mux16~14_combout\ & (\inst2|memory_array[162][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[162][7]~q\,
	datac => \inst2|memory_array[166][7]~q\,
	datad => \inst2|Mux16~14_combout\,
	combout => \inst2|Mux16~15_combout\);

-- Location: LCCOMB_X56_Y40_N2
\inst2|Mux16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(3)) # ((\inst2|Mux16~13_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux16~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux16~15_combout\,
	datad => \inst2|Mux16~13_combout\,
	combout => \inst2|Mux16~16_combout\);

-- Location: FF_X55_Y45_N29
\inst2|memory_array[186][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[186][7]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[186][7]~q\);

-- Location: FF_X53_Y43_N5
\inst2|memory_array[62][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[62][7]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[62][7]~q\);

-- Location: FF_X52_Y43_N23
\inst2|memory_array[58][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[58][7]~q\);

-- Location: LCCOMB_X52_Y43_N22
\inst2|Mux16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~17_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[62][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[58][7]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[62][7]~q\,
	datac => \inst2|memory_array[58][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux16~17_combout\);

-- Location: FF_X55_Y45_N31
\inst2|memory_array[190][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[190][7]~q\);

-- Location: LCCOMB_X55_Y45_N30
\inst2|Mux16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~18_combout\ = (\inst2|Mux16~17_combout\ & (((\inst2|memory_array[190][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux16~17_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[186][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux16~17_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[190][7]~q\,
	datad => \inst2|memory_array[186][7]~q\,
	combout => \inst2|Mux16~18_combout\);

-- Location: LCCOMB_X56_Y40_N24
\inst2|Mux16~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~19_combout\ = (\inst2|Mux16~16_combout\ & (((\inst2|Mux16~18_combout\) # (!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux16~16_combout\ & (\inst2|Mux16~11_combout\ & (\inst6|PR_ALU_OUT_S3\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux16~11_combout\,
	datab => \inst2|Mux16~16_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux16~18_combout\,
	combout => \inst2|Mux16~19_combout\);

-- Location: FF_X57_Y45_N1
\inst2|memory_array[146][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[146][7]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[146][7]~q\);

-- Location: FF_X52_Y45_N29
\inst2|memory_array[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[26][7]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[26][7]~q\);

-- Location: FF_X52_Y45_N23
\inst2|memory_array[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[18][7]~q\);

-- Location: LCCOMB_X52_Y45_N22
\inst2|Mux16~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~20_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[26][7]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[18][7]~q\,
	datad => \inst2|memory_array[26][7]~q\,
	combout => \inst2|Mux16~20_combout\);

-- Location: FF_X56_Y45_N9
\inst2|memory_array[154][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[154][7]~q\);

-- Location: LCCOMB_X56_Y45_N8
\inst2|Mux16~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~21_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux16~20_combout\ & ((\inst2|memory_array[154][7]~q\))) # (!\inst2|Mux16~20_combout\ & (\inst2|memory_array[146][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux16~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[146][7]~q\,
	datac => \inst2|memory_array[154][7]~q\,
	datad => \inst2|Mux16~20_combout\,
	combout => \inst2|Mux16~21_combout\);

-- Location: FF_X58_Y47_N29
\inst2|memory_array[134][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[134][7]~feeder_combout\,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[134][7]~q\);

-- Location: FF_X57_Y47_N25
\inst2|memory_array[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[14][7]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[14][7]~q\);

-- Location: FF_X57_Y47_N19
\inst2|memory_array[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[6][7]~q\);

-- Location: LCCOMB_X57_Y47_N18
\inst2|Mux16~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~22_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[14][7]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[6][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[6][7]~q\,
	datad => \inst2|memory_array[14][7]~q\,
	combout => \inst2|Mux16~22_combout\);

-- Location: FF_X58_Y47_N19
\inst2|memory_array[142][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[142][7]~q\);

-- Location: LCCOMB_X58_Y47_N18
\inst2|Mux16~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~23_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux16~22_combout\ & ((\inst2|memory_array[142][7]~q\))) # (!\inst2|Mux16~22_combout\ & (\inst2|memory_array[134][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux16~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[134][7]~q\,
	datac => \inst2|memory_array[142][7]~q\,
	datad => \inst2|Mux16~22_combout\,
	combout => \inst2|Mux16~23_combout\);

-- Location: FF_X59_Y47_N19
\inst2|memory_array[130][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[130][7]~feeder_combout\,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[130][7]~q\);

-- Location: FF_X60_Y47_N25
\inst2|memory_array[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[10][7]~feeder_combout\,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[10][7]~q\);

-- Location: FF_X60_Y47_N27
\inst2|memory_array[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[2][7]~q\);

-- Location: LCCOMB_X60_Y47_N26
\inst2|Mux16~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~24_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[10][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[2][7]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[10][7]~q\,
	datac => \inst2|memory_array[2][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux16~24_combout\);

-- Location: FF_X59_Y47_N13
\inst2|memory_array[138][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[138][7]~q\);

-- Location: LCCOMB_X59_Y47_N12
\inst2|Mux16~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~25_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux16~24_combout\ & ((\inst2|memory_array[138][7]~q\))) # (!\inst2|Mux16~24_combout\ & (\inst2|memory_array[130][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux16~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[130][7]~q\,
	datac => \inst2|memory_array[138][7]~q\,
	datad => \inst2|Mux16~24_combout\,
	combout => \inst2|Mux16~25_combout\);

-- Location: LCCOMB_X59_Y47_N6
\inst2|Mux16~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux16~23_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((!\inst6|PR_ALU_OUT_S3\(4) & \inst2|Mux16~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux16~23_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux16~25_combout\,
	combout => \inst2|Mux16~26_combout\);

-- Location: FF_X54_Y45_N17
\inst2|memory_array[150][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[150][7]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[150][7]~q\);

-- Location: FF_X53_Y43_N19
\inst2|memory_array[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[30][7]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[30][7]~q\);

-- Location: FF_X54_Y43_N7
\inst2|memory_array[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[22][7]~q\);

-- Location: LCCOMB_X54_Y43_N6
\inst2|Mux16~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~27_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[30][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[22][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[22][7]~q\,
	datad => \inst2|memory_array[30][7]~q\,
	combout => \inst2|Mux16~27_combout\);

-- Location: FF_X54_Y45_N31
\inst2|memory_array[158][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[158][7]~q\);

-- Location: LCCOMB_X54_Y45_N30
\inst2|Mux16~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~28_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux16~27_combout\ & ((\inst2|memory_array[158][7]~q\))) # (!\inst2|Mux16~27_combout\ & (\inst2|memory_array[150][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux16~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[150][7]~q\,
	datac => \inst2|memory_array[158][7]~q\,
	datad => \inst2|Mux16~27_combout\,
	combout => \inst2|Mux16~28_combout\);

-- Location: LCCOMB_X56_Y45_N26
\inst2|Mux16~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~29_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux16~26_combout\ & (\inst2|Mux16~28_combout\)) # (!\inst2|Mux16~26_combout\ & ((\inst2|Mux16~21_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux16~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux16~28_combout\,
	datac => \inst2|Mux16~21_combout\,
	datad => \inst2|Mux16~26_combout\,
	combout => \inst2|Mux16~29_combout\);

-- Location: LCCOMB_X56_Y40_N18
\inst2|Mux16~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~30_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|Mux16~19_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux16~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux16~29_combout\,
	datad => \inst2|Mux16~19_combout\,
	combout => \inst2|Mux16~30_combout\);

-- Location: FF_X66_Y42_N25
\inst2|memory_array[250][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[250][7]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[250][7]~q\);

-- Location: FF_X67_Y44_N29
\inst2|memory_array[230][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[230][7]~feeder_combout\,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[230][7]~q\);

-- Location: FF_X65_Y42_N9
\inst2|memory_array[110][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[110][7]~feeder_combout\,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[110][7]~q\);

-- Location: FF_X59_Y42_N25
\inst2|memory_array[102][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[102][7]~q\);

-- Location: LCCOMB_X59_Y42_N24
\inst2|Mux16~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~33_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[110][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[102][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[110][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[102][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux16~33_combout\);

-- Location: FF_X66_Y44_N27
\inst2|memory_array[238][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[238][7]~q\);

-- Location: LCCOMB_X66_Y44_N26
\inst2|Mux16~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~34_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux16~33_combout\ & ((\inst2|memory_array[238][7]~q\))) # (!\inst2|Mux16~33_combout\ & (\inst2|memory_array[230][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux16~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[230][7]~q\,
	datac => \inst2|memory_array[238][7]~q\,
	datad => \inst2|Mux16~33_combout\,
	combout => \inst2|Mux16~34_combout\);

-- Location: FF_X63_Y43_N19
\inst2|memory_array[226][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[226][7]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[226][7]~q\);

-- Location: FF_X56_Y42_N9
\inst2|memory_array[106][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[106][7]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[106][7]~q\);

-- Location: FF_X55_Y40_N25
\inst2|memory_array[98][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[98][7]~q\);

-- Location: LCCOMB_X55_Y40_N24
\inst2|Mux16~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~35_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[106][7]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[98][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[98][7]~q\,
	datad => \inst2|memory_array[106][7]~q\,
	combout => \inst2|Mux16~35_combout\);

-- Location: FF_X62_Y40_N29
\inst2|memory_array[234][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[234][7]~q\);

-- Location: LCCOMB_X62_Y40_N28
\inst2|Mux16~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~36_combout\ = (\inst2|Mux16~35_combout\ & (((\inst2|memory_array[234][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux16~35_combout\ & (\inst2|memory_array[226][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux16~35_combout\,
	datab => \inst2|memory_array[226][7]~q\,
	datac => \inst2|memory_array[234][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux16~36_combout\);

-- Location: LCCOMB_X65_Y40_N6
\inst2|Mux16~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~37_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux16~34_combout\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux16~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux16~36_combout\,
	datab => \inst2|Mux16~34_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux16~37_combout\);

-- Location: LCCOMB_X66_Y48_N10
\inst6|myreg|REGISTERS~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~25_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[23]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[23]~17_combout\,
	combout => \inst6|myreg|REGISTERS~25_combout\);

-- Location: FF_X63_Y44_N11
\inst2|memory_array[178][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[178][6]~q\);

-- Location: FF_X60_Y45_N1
\inst2|memory_array[154][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[154][6]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[154][6]~q\);

-- Location: FF_X57_Y45_N11
\inst2|memory_array[146][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[146][6]~q\);

-- Location: LCCOMB_X57_Y45_N10
\inst2|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~0_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[154][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[146][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[154][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[146][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux17~0_combout\);

-- Location: FF_X63_Y41_N31
\inst2|memory_array[186][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[186][6]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[186][6]~q\);

-- Location: LCCOMB_X63_Y44_N10
\inst2|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~1_combout\ = (\inst2|Mux17~0_combout\ & (((\inst2|memory_array[186][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux17~0_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[178][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~0_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[178][6]~q\,
	datad => \inst2|memory_array[186][6]~q\,
	combout => \inst2|Mux17~1_combout\);

-- Location: FF_X67_Y40_N13
\inst2|memory_array[166][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[166][6]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[166][6]~q\);

-- Location: FF_X68_Y38_N31
\inst2|memory_array[162][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[162][6]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[162][6]~q\);

-- Location: FF_X68_Y44_N5
\inst2|memory_array[138][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[138][6]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[138][6]~q\);

-- Location: FF_X68_Y44_N7
\inst2|memory_array[130][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[130][6]~q\);

-- Location: LCCOMB_X68_Y44_N6
\inst2|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~4_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[138][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[130][6]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[138][6]~q\,
	datac => \inst2|memory_array[130][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux17~4_combout\);

-- Location: FF_X68_Y40_N3
\inst2|memory_array[170][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[170][6]~q\);

-- Location: LCCOMB_X68_Y40_N2
\inst2|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~5_combout\ = (\inst2|Mux17~4_combout\ & (((\inst2|memory_array[170][6]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux17~4_combout\ & (\inst2|memory_array[162][6]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~4_combout\,
	datab => \inst2|memory_array[162][6]~q\,
	datac => \inst2|memory_array[170][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux17~5_combout\);

-- Location: FF_X52_Y40_N9
\inst2|memory_array[114][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[114][6]~feeder_combout\,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[114][6]~q\);

-- Location: FF_X52_Y41_N25
\inst2|memory_array[86][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[86][6]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[86][6]~q\);

-- Location: FF_X52_Y41_N23
\inst2|memory_array[82][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[82][6]~q\);

-- Location: LCCOMB_X52_Y41_N22
\inst2|Mux17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[86][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[82][6]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[86][6]~q\,
	datac => \inst2|memory_array[82][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux17~12_combout\);

-- Location: FF_X52_Y40_N23
\inst2|memory_array[118][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[118][6]~q\);

-- Location: LCCOMB_X52_Y40_N22
\inst2|Mux17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~13_combout\ = (\inst2|Mux17~12_combout\ & (((\inst2|memory_array[118][6]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux17~12_combout\ & (\inst2|memory_array[114][6]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~12_combout\,
	datab => \inst2|memory_array[114][6]~q\,
	datac => \inst2|memory_array[118][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux17~13_combout\);

-- Location: FF_X53_Y40_N3
\inst2|memory_array[98][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[98][6]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[98][6]~q\);

-- Location: FF_X53_Y38_N17
\inst2|memory_array[70][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[70][6]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[70][6]~q\);

-- Location: FF_X53_Y38_N3
\inst2|memory_array[66][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[66][6]~q\);

-- Location: LCCOMB_X53_Y38_N2
\inst2|Mux17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~14_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[70][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[66][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[66][6]~q\,
	datad => \inst2|memory_array[70][6]~q\,
	combout => \inst2|Mux17~14_combout\);

-- Location: FF_X53_Y40_N25
\inst2|memory_array[102][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[102][6]~q\);

-- Location: LCCOMB_X53_Y40_N24
\inst2|Mux17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~15_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux17~14_combout\ & ((\inst2|memory_array[102][6]~q\))) # (!\inst2|Mux17~14_combout\ & (\inst2|memory_array[98][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[98][6]~q\,
	datac => \inst2|memory_array[102][6]~q\,
	datad => \inst2|Mux17~14_combout\,
	combout => \inst2|Mux17~15_combout\);

-- Location: LCCOMB_X56_Y40_N28
\inst2|Mux17~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(3)) # (\inst2|Mux17~13_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux17~15_combout\ & (!\inst6|PR_ALU_OUT_S3\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux17~15_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux17~13_combout\,
	combout => \inst2|Mux17~16_combout\);

-- Location: FF_X55_Y39_N23
\inst2|memory_array[94][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[94][6]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[94][6]~q\);

-- Location: FF_X56_Y39_N21
\inst2|memory_array[90][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[90][6]~q\);

-- Location: LCCOMB_X56_Y39_N20
\inst2|Mux17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~17_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[94][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[90][6]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[94][6]~q\,
	datac => \inst2|memory_array[90][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux17~17_combout\);

-- Location: FF_X53_Y44_N23
\inst2|memory_array[38][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[38][6]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[38][6]~q\);

-- Location: FF_X52_Y46_N3
\inst2|memory_array[42][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[42][6]~feeder_combout\,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[42][6]~q\);

-- Location: FF_X53_Y46_N29
\inst2|memory_array[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[26][6]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[26][6]~q\);

-- Location: FF_X53_Y46_N15
\inst2|memory_array[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[10][6]~q\);

-- Location: LCCOMB_X53_Y46_N14
\inst2|Mux17~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~22_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[26][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[10][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[10][6]~q\,
	datad => \inst2|memory_array[26][6]~q\,
	combout => \inst2|Mux17~22_combout\);

-- Location: FF_X52_Y46_N9
\inst2|memory_array[58][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[58][6]~q\);

-- Location: LCCOMB_X52_Y46_N8
\inst2|Mux17~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~23_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux17~22_combout\ & (\inst2|memory_array[58][6]~q\)) # (!\inst2|Mux17~22_combout\ & ((\inst2|memory_array[42][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux17~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux17~22_combout\,
	datac => \inst2|memory_array[58][6]~q\,
	datad => \inst2|memory_array[42][6]~q\,
	combout => \inst2|Mux17~23_combout\);

-- Location: FF_X56_Y46_N1
\inst2|memory_array[34][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[34][6]~feeder_combout\,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[34][6]~q\);

-- Location: FF_X59_Y43_N29
\inst2|memory_array[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[18][6]~feeder_combout\,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[18][6]~q\);

-- Location: FF_X59_Y43_N7
\inst2|memory_array[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[2][6]~q\);

-- Location: LCCOMB_X59_Y43_N6
\inst2|Mux17~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~24_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[18][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[2][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[2][6]~q\,
	datad => \inst2|memory_array[18][6]~q\,
	combout => \inst2|Mux17~24_combout\);

-- Location: FF_X56_Y46_N15
\inst2|memory_array[50][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[50][6]~q\);

-- Location: LCCOMB_X56_Y46_N14
\inst2|Mux17~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~25_combout\ = (\inst2|Mux17~24_combout\ & (((\inst2|memory_array[50][6]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux17~24_combout\ & (\inst2|memory_array[34][6]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~24_combout\,
	datab => \inst2|memory_array[34][6]~q\,
	datac => \inst2|memory_array[50][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux17~25_combout\);

-- Location: LCCOMB_X55_Y46_N26
\inst2|Mux17~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux17~23_combout\) # ((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux17~25_combout\ & !\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~23_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux17~25_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux17~26_combout\);

-- Location: FF_X55_Y47_N17
\inst2|memory_array[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[30][6]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[30][6]~q\);

-- Location: FF_X55_Y47_N3
\inst2|memory_array[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[14][6]~q\);

-- Location: LCCOMB_X55_Y47_N2
\inst2|Mux17~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~27_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[30][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[14][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[30][6]~q\,
	datac => \inst2|memory_array[14][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux17~27_combout\);

-- Location: FF_X67_Y44_N23
\inst2|memory_array[230][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[230][6]~q\);

-- Location: FF_X61_Y41_N29
\inst2|memory_array[214][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[214][6]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[214][6]~q\);

-- Location: FF_X67_Y44_N13
\inst2|memory_array[198][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[198][6]~q\);

-- Location: LCCOMB_X67_Y44_N12
\inst2|Mux17~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~31_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[214][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[198][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[198][6]~q\,
	datad => \inst2|memory_array[214][6]~q\,
	combout => \inst2|Mux17~31_combout\);

-- Location: FF_X68_Y46_N17
\inst2|memory_array[246][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[246][6]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[246][6]~q\);

-- Location: LCCOMB_X67_Y44_N22
\inst2|Mux17~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~32_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux17~31_combout\ & (\inst2|memory_array[246][6]~q\)) # (!\inst2|Mux17~31_combout\ & ((\inst2|memory_array[230][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux17~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[246][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[230][6]~q\,
	datad => \inst2|Mux17~31_combout\,
	combout => \inst2|Mux17~32_combout\);

-- Location: FF_X66_Y41_N25
\inst2|memory_array[234][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[234][6]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[234][6]~q\);

-- Location: FF_X65_Y38_N17
\inst2|memory_array[218][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[218][6]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[218][6]~q\);

-- Location: FF_X65_Y37_N27
\inst2|memory_array[202][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[202][6]~q\);

-- Location: LCCOMB_X65_Y37_N26
\inst2|Mux17~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~33_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[218][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[202][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[202][6]~q\,
	datad => \inst2|memory_array[218][6]~q\,
	combout => \inst2|Mux17~33_combout\);

-- Location: FF_X66_Y41_N31
\inst2|memory_array[250][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[250][6]~q\);

-- Location: LCCOMB_X66_Y41_N30
\inst2|Mux17~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~34_combout\ = (\inst2|Mux17~33_combout\ & (((\inst2|memory_array[250][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux17~33_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[234][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~33_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[250][6]~q\,
	datad => \inst2|memory_array[234][6]~q\,
	combout => \inst2|Mux17~34_combout\);

-- Location: FF_X68_Y39_N3
\inst2|memory_array[226][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[226][6]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[226][6]~q\);

-- Location: FF_X66_Y38_N1
\inst2|memory_array[210][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[210][6]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[210][6]~q\);

-- Location: FF_X67_Y38_N1
\inst2|memory_array[194][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[194][6]~q\);

-- Location: LCCOMB_X67_Y38_N0
\inst2|Mux17~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~35_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[210][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[194][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[210][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[194][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux17~35_combout\);

-- Location: FF_X66_Y39_N1
\inst2|memory_array[242][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[242][6]~q\);

-- Location: LCCOMB_X66_Y39_N0
\inst2|Mux17~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~36_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux17~35_combout\ & ((\inst2|memory_array[242][6]~q\))) # (!\inst2|Mux17~35_combout\ & (\inst2|memory_array[226][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux17~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[226][6]~q\,
	datac => \inst2|memory_array[242][6]~q\,
	datad => \inst2|Mux17~35_combout\,
	combout => \inst2|Mux17~36_combout\);

-- Location: LCCOMB_X66_Y40_N22
\inst2|Mux17~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|Mux17~34_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux17~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux17~34_combout\,
	datad => \inst2|Mux17~36_combout\,
	combout => \inst2|Mux17~37_combout\);

-- Location: FF_X66_Y45_N19
\inst2|memory_array[238][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[238][6]~q\);

-- Location: FF_X60_Y45_N3
\inst2|memory_array[222][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[222][6]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[222][6]~q\);

-- Location: FF_X67_Y41_N1
\inst2|memory_array[206][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[206][6]~q\);

-- Location: LCCOMB_X67_Y41_N0
\inst2|Mux17~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~38_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[222][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[206][6]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[222][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[206][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux17~38_combout\);

-- Location: FF_X66_Y45_N17
\inst2|memory_array[254][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[254][6]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[254][6]~q\);

-- Location: LCCOMB_X66_Y45_N18
\inst2|Mux17~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~39_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux17~38_combout\ & ((\inst2|memory_array[254][6]~q\))) # (!\inst2|Mux17~38_combout\ & (\inst2|memory_array[238][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux17~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux17~38_combout\,
	datac => \inst2|memory_array[238][6]~q\,
	datad => \inst2|memory_array[254][6]~q\,
	combout => \inst2|Mux17~39_combout\);

-- Location: LCCOMB_X63_Y44_N26
\inst2|Mux17~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~40_combout\ = (\inst2|Mux17~37_combout\ & (((\inst2|Mux17~39_combout\) # (!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux17~37_combout\ & (\inst2|Mux17~32_combout\ & (\inst6|PR_ALU_OUT_S3\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~37_combout\,
	datab => \inst2|Mux17~32_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux17~39_combout\,
	combout => \inst2|Mux17~40_combout\);

-- Location: FF_X58_Y41_N5
\inst2|memory_array[102][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[102][5]~q\);

-- Location: FF_X56_Y41_N29
\inst2|memory_array[54][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[54][5]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[54][5]~q\);

-- Location: FF_X55_Y41_N13
\inst2|memory_array[38][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[38][5]~q\);

-- Location: LCCOMB_X55_Y41_N12
\inst2|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~0_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[54][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[38][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[54][5]~q\,
	datac => \inst2|memory_array[38][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux18~0_combout\);

-- Location: FF_X57_Y41_N13
\inst2|memory_array[118][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[118][5]~feeder_combout\,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[118][5]~q\);

-- Location: LCCOMB_X58_Y41_N4
\inst2|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~1_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux18~0_combout\ & ((\inst2|memory_array[118][5]~q\))) # (!\inst2|Mux18~0_combout\ & (\inst2|memory_array[102][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux18~0_combout\,
	datac => \inst2|memory_array[102][5]~q\,
	datad => \inst2|memory_array[118][5]~q\,
	combout => \inst2|Mux18~1_combout\);

-- Location: FF_X56_Y42_N31
\inst2|memory_array[106][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[106][5]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[106][5]~q\);

-- Location: FF_X54_Y46_N7
\inst2|memory_array[58][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[58][5]~feeder_combout\,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[58][5]~q\);

-- Location: FF_X54_Y46_N9
\inst2|memory_array[42][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[42][5]~q\);

-- Location: LCCOMB_X54_Y46_N8
\inst2|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~2_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[58][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[42][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[58][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[42][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux18~2_combout\);

-- Location: FF_X57_Y42_N31
\inst2|memory_array[122][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[122][5]~q\);

-- Location: LCCOMB_X57_Y42_N30
\inst2|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~3_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux18~2_combout\ & ((\inst2|memory_array[122][5]~q\))) # (!\inst2|Mux18~2_combout\ & (\inst2|memory_array[106][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[106][5]~q\,
	datac => \inst2|memory_array[122][5]~q\,
	datad => \inst2|Mux18~2_combout\,
	combout => \inst2|Mux18~3_combout\);

-- Location: FF_X58_Y41_N31
\inst2|memory_array[98][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[98][5]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[98][5]~q\);

-- Location: FF_X57_Y43_N25
\inst2|memory_array[50][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[50][5]~feeder_combout\,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[50][5]~q\);

-- Location: FF_X57_Y43_N7
\inst2|memory_array[34][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[34][5]~q\);

-- Location: LCCOMB_X57_Y43_N6
\inst2|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[50][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[34][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[34][5]~q\,
	datad => \inst2|memory_array[50][5]~q\,
	combout => \inst2|Mux18~4_combout\);

-- Location: FF_X57_Y41_N23
\inst2|memory_array[114][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[114][5]~q\);

-- Location: LCCOMB_X57_Y41_N22
\inst2|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~5_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux18~4_combout\ & (\inst2|memory_array[114][5]~q\)) # (!\inst2|Mux18~4_combout\ & ((\inst2|memory_array[98][5]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux18~4_combout\,
	datac => \inst2|memory_array[114][5]~q\,
	datad => \inst2|memory_array[98][5]~q\,
	combout => \inst2|Mux18~5_combout\);

-- Location: LCCOMB_X58_Y41_N0
\inst2|Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|Mux18~3_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux18~3_combout\,
	datad => \inst2|Mux18~5_combout\,
	combout => \inst2|Mux18~6_combout\);

-- Location: FF_X60_Y44_N7
\inst2|memory_array[110][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[110][5]~q\);

-- Location: FF_X55_Y43_N23
\inst2|memory_array[62][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[62][5]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[62][5]~q\);

-- Location: FF_X56_Y43_N19
\inst2|memory_array[46][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[46][5]~q\);

-- Location: LCCOMB_X56_Y43_N18
\inst2|Mux18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~7_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[62][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[46][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[46][5]~q\,
	datad => \inst2|memory_array[62][5]~q\,
	combout => \inst2|Mux18~7_combout\);

-- Location: FF_X59_Y46_N21
\inst2|memory_array[126][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[126][5]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[126][5]~q\);

-- Location: LCCOMB_X60_Y44_N6
\inst2|Mux18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~8_combout\ = (\inst2|Mux18~7_combout\ & ((\inst2|memory_array[126][5]~q\) # ((!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux18~7_combout\ & (((\inst2|memory_array[110][5]~q\ & \inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux18~7_combout\,
	datab => \inst2|memory_array[126][5]~q\,
	datac => \inst2|memory_array[110][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~8_combout\);

-- Location: LCCOMB_X58_Y41_N14
\inst2|Mux18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~9_combout\ = (\inst2|Mux18~6_combout\ & ((\inst2|Mux18~8_combout\) # ((!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux18~6_combout\ & (((\inst2|Mux18~1_combout\ & \inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux18~8_combout\,
	datab => \inst2|Mux18~6_combout\,
	datac => \inst2|Mux18~1_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux18~9_combout\);

-- Location: FF_X66_Y38_N7
\inst2|memory_array[210][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[210][5]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[210][5]~q\);

-- Location: FF_X63_Y38_N21
\inst2|memory_array[154][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[154][5]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[154][5]~q\);

-- Location: FF_X63_Y38_N31
\inst2|memory_array[146][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[146][5]~q\);

-- Location: LCCOMB_X63_Y38_N30
\inst2|Mux18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~10_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[154][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[146][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[154][5]~q\,
	datac => \inst2|memory_array[146][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux18~10_combout\);

-- Location: FF_X62_Y38_N27
\inst2|memory_array[218][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[218][5]~q\);

-- Location: LCCOMB_X62_Y38_N26
\inst2|Mux18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~11_combout\ = (\inst2|Mux18~10_combout\ & (((\inst2|memory_array[218][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux18~10_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[210][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux18~10_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[218][5]~q\,
	datad => \inst2|memory_array[210][5]~q\,
	combout => \inst2|Mux18~11_combout\);

-- Location: FF_X67_Y41_N27
\inst2|memory_array[198][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[198][5]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[198][5]~q\);

-- Location: FF_X68_Y43_N29
\inst2|memory_array[142][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[142][5]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[142][5]~q\);

-- Location: FF_X68_Y43_N31
\inst2|memory_array[134][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[134][5]~q\);

-- Location: LCCOMB_X68_Y43_N30
\inst2|Mux18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~12_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[142][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[134][5]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[142][5]~q\,
	datac => \inst2|memory_array[134][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~12_combout\);

-- Location: FF_X67_Y41_N17
\inst2|memory_array[206][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[206][5]~q\);

-- Location: LCCOMB_X67_Y41_N16
\inst2|Mux18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~13_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux18~12_combout\ & ((\inst2|memory_array[206][5]~q\))) # (!\inst2|Mux18~12_combout\ & (\inst2|memory_array[198][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[198][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[206][5]~q\,
	datad => \inst2|Mux18~12_combout\,
	combout => \inst2|Mux18~13_combout\);

-- Location: FF_X67_Y37_N25
\inst2|memory_array[194][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[194][5]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[194][5]~q\);

-- Location: FF_X66_Y37_N5
\inst2|memory_array[138][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[138][5]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[138][5]~q\);

-- Location: FF_X66_Y37_N27
\inst2|memory_array[130][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[130][5]~q\);

-- Location: LCCOMB_X66_Y37_N26
\inst2|Mux18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~14_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[138][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[130][5]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[138][5]~q\,
	datac => \inst2|memory_array[130][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~14_combout\);

-- Location: FF_X67_Y37_N23
\inst2|memory_array[202][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[202][5]~q\);

-- Location: LCCOMB_X67_Y37_N22
\inst2|Mux18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~15_combout\ = (\inst2|Mux18~14_combout\ & (((\inst2|memory_array[202][5]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux18~14_combout\ & (\inst2|memory_array[194][5]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux18~14_combout\,
	datab => \inst2|memory_array[194][5]~q\,
	datac => \inst2|memory_array[202][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~15_combout\);

-- Location: LCCOMB_X63_Y41_N0
\inst2|Mux18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux18~13_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux18~13_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux18~15_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux18~16_combout\);

-- Location: FF_X58_Y37_N31
\inst2|memory_array[214][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[214][5]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[214][5]~q\);

-- Location: FF_X53_Y41_N5
\inst2|memory_array[158][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[158][5]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[158][5]~q\);

-- Location: FF_X53_Y41_N3
\inst2|memory_array[150][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[150][5]~q\);

-- Location: LCCOMB_X53_Y41_N2
\inst2|Mux18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~17_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[158][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[150][5]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[158][5]~q\,
	datac => \inst2|memory_array[150][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~17_combout\);

-- Location: FF_X60_Y45_N13
\inst2|memory_array[222][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[222][5]~q\);

-- Location: LCCOMB_X60_Y45_N12
\inst2|Mux18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~18_combout\ = (\inst2|Mux18~17_combout\ & (((\inst2|memory_array[222][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux18~17_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[214][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux18~17_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[222][5]~q\,
	datad => \inst2|memory_array[214][5]~q\,
	combout => \inst2|Mux18~18_combout\);

-- Location: LCCOMB_X63_Y41_N18
\inst2|Mux18~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~19_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux18~16_combout\ & ((\inst2|Mux18~18_combout\))) # (!\inst2|Mux18~16_combout\ & (\inst2|Mux18~11_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux18~11_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux18~18_combout\,
	datad => \inst2|Mux18~16_combout\,
	combout => \inst2|Mux18~19_combout\);

-- Location: FF_X55_Y38_N17
\inst2|memory_array[74][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[74][5]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[74][5]~q\);

-- Location: FF_X54_Y40_N15
\inst2|memory_array[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[14][5]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[14][5]~q\);

-- Location: FF_X54_Y39_N19
\inst2|memory_array[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[10][5]~q\);

-- Location: LCCOMB_X54_Y39_N18
\inst2|Mux18~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~20_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[14][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[10][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[14][5]~q\,
	datac => \inst2|memory_array[10][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux18~20_combout\);

-- Location: FF_X55_Y38_N19
\inst2|memory_array[78][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[78][5]~q\);

-- Location: LCCOMB_X55_Y38_N18
\inst2|Mux18~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~21_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux18~20_combout\ & ((\inst2|memory_array[78][5]~q\))) # (!\inst2|Mux18~20_combout\ & (\inst2|memory_array[74][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[74][5]~q\,
	datac => \inst2|memory_array[78][5]~q\,
	datad => \inst2|Mux18~20_combout\,
	combout => \inst2|Mux18~21_combout\);

-- Location: FF_X54_Y37_N27
\inst2|memory_array[82][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[82][5]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[82][5]~q\);

-- Location: FF_X53_Y37_N9
\inst2|memory_array[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[22][5]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[22][5]~q\);

-- Location: FF_X53_Y37_N19
\inst2|memory_array[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[18][5]~q\);

-- Location: LCCOMB_X53_Y37_N18
\inst2|Mux18~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~22_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[22][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[18][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[22][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[18][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux18~22_combout\);

-- Location: FF_X54_Y37_N5
\inst2|memory_array[86][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[86][5]~q\);

-- Location: LCCOMB_X54_Y37_N4
\inst2|Mux18~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~23_combout\ = (\inst2|Mux18~22_combout\ & (((\inst2|memory_array[86][5]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux18~22_combout\ & (\inst2|memory_array[82][5]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[82][5]~q\,
	datab => \inst2|Mux18~22_combout\,
	datac => \inst2|memory_array[86][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~23_combout\);

-- Location: FF_X57_Y37_N15
\inst2|memory_array[66][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[66][5]~feeder_combout\,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[66][5]~q\);

-- Location: FF_X58_Y38_N25
\inst2|memory_array[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[6][5]~feeder_combout\,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[6][5]~q\);

-- Location: FF_X58_Y38_N27
\inst2|memory_array[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[2][5]~q\);

-- Location: LCCOMB_X58_Y38_N26
\inst2|Mux18~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~24_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[6][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[2][5]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[6][5]~q\,
	datac => \inst2|memory_array[2][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~24_combout\);

-- Location: FF_X57_Y37_N21
\inst2|memory_array[70][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[70][5]~q\);

-- Location: LCCOMB_X57_Y37_N20
\inst2|Mux18~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~25_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux18~24_combout\ & ((\inst2|memory_array[70][5]~q\))) # (!\inst2|Mux18~24_combout\ & (\inst2|memory_array[66][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux18~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[66][5]~q\,
	datac => \inst2|memory_array[70][5]~q\,
	datad => \inst2|Mux18~24_combout\,
	combout => \inst2|Mux18~25_combout\);

-- Location: LCCOMB_X57_Y37_N22
\inst2|Mux18~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux18~23_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux18~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux18~23_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux18~25_combout\,
	combout => \inst2|Mux18~26_combout\);

-- Location: FF_X56_Y39_N3
\inst2|memory_array[90][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[90][5]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[90][5]~q\);

-- Location: FF_X53_Y43_N13
\inst2|memory_array[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[30][5]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[30][5]~q\);

-- Location: FF_X52_Y42_N29
\inst2|memory_array[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[26][5]~q\);

-- Location: LCCOMB_X52_Y42_N28
\inst2|Mux18~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~27_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[30][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[26][5]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[30][5]~q\,
	datac => \inst2|memory_array[26][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~27_combout\);

-- Location: FF_X56_Y40_N11
\inst2|memory_array[94][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[94][5]~q\);

-- Location: LCCOMB_X56_Y40_N10
\inst2|Mux18~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~28_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux18~27_combout\ & ((\inst2|memory_array[94][5]~q\))) # (!\inst2|Mux18~27_combout\ & (\inst2|memory_array[90][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux18~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[90][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[94][5]~q\,
	datad => \inst2|Mux18~27_combout\,
	combout => \inst2|Mux18~28_combout\);

-- Location: LCCOMB_X56_Y40_N0
\inst2|Mux18~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~29_combout\ = (\inst2|Mux18~26_combout\ & (((\inst2|Mux18~28_combout\) # (!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux18~26_combout\ & (\inst2|Mux18~21_combout\ & (\inst6|PR_ALU_OUT_S3\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux18~21_combout\,
	datab => \inst2|Mux18~26_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux18~28_combout\,
	combout => \inst2|Mux18~29_combout\);

-- Location: LCCOMB_X63_Y41_N24
\inst2|Mux18~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~30_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(7))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux18~19_combout\))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux18~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|Mux18~29_combout\,
	datad => \inst2|Mux18~19_combout\,
	combout => \inst2|Mux18~30_combout\);

-- Location: FF_X66_Y41_N9
\inst2|memory_array[234][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[234][5]~q\);

-- Location: FF_X67_Y40_N31
\inst2|memory_array[174][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[174][5]~feeder_combout\,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[174][5]~q\);

-- Location: FF_X68_Y40_N21
\inst2|memory_array[170][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[170][5]~q\);

-- Location: LCCOMB_X68_Y40_N20
\inst2|Mux18~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~31_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[174][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[170][5]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[174][5]~q\,
	datac => \inst2|memory_array[170][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~31_combout\);

-- Location: FF_X66_Y45_N15
\inst2|memory_array[238][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[238][5]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[238][5]~q\);

-- Location: LCCOMB_X66_Y41_N8
\inst2|Mux18~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~32_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux18~31_combout\ & (\inst2|memory_array[238][5]~q\)) # (!\inst2|Mux18~31_combout\ & ((\inst2|memory_array[234][5]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux18~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[238][5]~q\,
	datac => \inst2|memory_array[234][5]~q\,
	datad => \inst2|Mux18~31_combout\,
	combout => \inst2|Mux18~32_combout\);

-- Location: FF_X65_Y44_N31
\inst2|memory_array[242][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[242][5]~feeder_combout\,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[242][5]~q\);

-- Location: FF_X66_Y46_N17
\inst2|memory_array[182][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[182][5]~feeder_combout\,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[182][5]~q\);

-- Location: FF_X65_Y45_N5
\inst2|memory_array[178][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[178][5]~q\);

-- Location: LCCOMB_X65_Y45_N4
\inst2|Mux18~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~33_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[182][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[178][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[182][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[178][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux18~33_combout\);

-- Location: FF_X65_Y44_N21
\inst2|memory_array[246][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[246][5]~q\);

-- Location: LCCOMB_X65_Y44_N20
\inst2|Mux18~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~34_combout\ = (\inst2|Mux18~33_combout\ & (((\inst2|memory_array[246][5]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux18~33_combout\ & (\inst2|memory_array[242][5]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[242][5]~q\,
	datab => \inst2|Mux18~33_combout\,
	datac => \inst2|memory_array[246][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~34_combout\);

-- Location: FF_X63_Y43_N9
\inst2|memory_array[226][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[226][5]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[226][5]~q\);

-- Location: FF_X67_Y39_N17
\inst2|memory_array[166][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[166][5]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[166][5]~q\);

-- Location: FF_X67_Y39_N15
\inst2|memory_array[162][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[162][5]~q\);

-- Location: LCCOMB_X67_Y39_N14
\inst2|Mux18~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~35_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[166][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[162][5]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[166][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[162][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~35_combout\);

-- Location: FF_X62_Y41_N25
\inst2|memory_array[230][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[230][5]~q\);

-- Location: LCCOMB_X62_Y41_N24
\inst2|Mux18~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~36_combout\ = (\inst2|Mux18~35_combout\ & (((\inst2|memory_array[230][5]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux18~35_combout\ & (\inst2|memory_array[226][5]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux18~35_combout\,
	datab => \inst2|memory_array[226][5]~q\,
	datac => \inst2|memory_array[230][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~36_combout\);

-- Location: LCCOMB_X63_Y41_N2
\inst2|Mux18~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux18~34_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux18~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux18~34_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux18~36_combout\,
	combout => \inst2|Mux18~37_combout\);

-- Location: FF_X66_Y41_N19
\inst2|memory_array[250][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[250][5]~q\);

-- Location: FF_X66_Y40_N21
\inst2|memory_array[190][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[190][5]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[190][5]~q\);

-- Location: FF_X66_Y40_N19
\inst2|memory_array[186][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~82_combout\,
	sload => VCC,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[186][5]~q\);

-- Location: LCCOMB_X66_Y40_N18
\inst2|Mux18~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~38_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[190][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[186][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[190][5]~q\,
	datac => \inst2|memory_array[186][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux18~38_combout\);

-- Location: FF_X65_Y41_N9
\inst2|memory_array[254][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[254][5]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[254][5]~q\);

-- Location: LCCOMB_X66_Y41_N18
\inst2|Mux18~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~39_combout\ = (\inst2|Mux18~38_combout\ & ((\inst2|memory_array[254][5]~q\) # ((!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux18~38_combout\ & (((\inst2|memory_array[250][5]~q\ & \inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[254][5]~q\,
	datab => \inst2|Mux18~38_combout\,
	datac => \inst2|memory_array[250][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux18~39_combout\);

-- Location: LCCOMB_X63_Y41_N8
\inst2|Mux18~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~40_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux18~37_combout\ & (\inst2|Mux18~39_combout\)) # (!\inst2|Mux18~37_combout\ & ((\inst2|Mux18~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux18~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux18~39_combout\,
	datac => \inst2|Mux18~32_combout\,
	datad => \inst2|Mux18~37_combout\,
	combout => \inst2|Mux18~40_combout\);

-- Location: LCCOMB_X63_Y41_N28
\inst2|Mux18~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux18~41_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux18~30_combout\ & (\inst2|Mux18~40_combout\)) # (!\inst2|Mux18~30_combout\ & ((\inst2|Mux18~9_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux18~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux18~40_combout\,
	datac => \inst2|Mux18~9_combout\,
	datad => \inst2|Mux18~30_combout\,
	combout => \inst2|Mux18~41_combout\);

-- Location: FF_X58_Y37_N5
\inst2|memory_array[198][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[198][4]~q\);

-- Location: FF_X54_Y37_N15
\inst2|memory_array[86][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[86][4]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[86][4]~q\);

-- Location: FF_X55_Y37_N23
\inst2|memory_array[70][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[70][4]~q\);

-- Location: LCCOMB_X55_Y37_N22
\inst2|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~0_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[86][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[70][4]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[86][4]~q\,
	datac => \inst2|memory_array[70][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux19~0_combout\);

-- Location: FF_X58_Y37_N11
\inst2|memory_array[214][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[214][4]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[214][4]~q\);

-- Location: LCCOMB_X58_Y37_N4
\inst2|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~1_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~0_combout\ & ((\inst2|memory_array[214][4]~q\))) # (!\inst2|Mux19~0_combout\ & (\inst2|memory_array[198][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux19~0_combout\,
	datac => \inst2|memory_array[198][4]~q\,
	datad => \inst2|memory_array[214][4]~q\,
	combout => \inst2|Mux19~1_combout\);

-- Location: FF_X65_Y39_N13
\inst2|memory_array[202][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[202][4]~feeder_combout\,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[202][4]~q\);

-- Location: FF_X59_Y39_N15
\inst2|memory_array[90][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[90][4]~q\);

-- Location: FF_X65_Y41_N27
\inst2|memory_array[74][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[74][4]~q\);

-- Location: LCCOMB_X65_Y41_N26
\inst2|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~2_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[90][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[74][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[90][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[74][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux19~2_combout\);

-- Location: FF_X65_Y38_N3
\inst2|memory_array[218][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[218][4]~q\);

-- Location: LCCOMB_X65_Y38_N2
\inst2|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~3_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~2_combout\ & (\inst2|memory_array[218][4]~q\)) # (!\inst2|Mux19~2_combout\ & ((\inst2|memory_array[202][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux19~2_combout\,
	datac => \inst2|memory_array[218][4]~q\,
	datad => \inst2|memory_array[202][4]~q\,
	combout => \inst2|Mux19~3_combout\);

-- Location: FF_X67_Y38_N23
\inst2|memory_array[194][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[194][4]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[194][4]~q\);

-- Location: FF_X54_Y37_N25
\inst2|memory_array[82][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[82][4]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[82][4]~q\);

-- Location: FF_X55_Y37_N1
\inst2|memory_array[66][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[66][4]~q\);

-- Location: LCCOMB_X55_Y37_N0
\inst2|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[82][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[66][4]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[82][4]~q\,
	datac => \inst2|memory_array[66][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux19~4_combout\);

-- Location: FF_X66_Y38_N5
\inst2|memory_array[210][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[210][4]~q\);

-- Location: LCCOMB_X66_Y38_N4
\inst2|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~5_combout\ = (\inst2|Mux19~4_combout\ & (((\inst2|memory_array[210][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux19~4_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[194][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux19~4_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[210][4]~q\,
	datad => \inst2|memory_array[194][4]~q\,
	combout => \inst2|Mux19~5_combout\);

-- Location: LCCOMB_X66_Y38_N10
\inst2|Mux19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux19~3_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux19~3_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux19~5_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux19~6_combout\);

-- Location: FF_X61_Y38_N9
\inst2|memory_array[206][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[206][4]~q\);

-- Location: FF_X57_Y39_N25
\inst2|memory_array[94][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[94][4]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[94][4]~q\);

-- Location: FF_X61_Y39_N7
\inst2|memory_array[78][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[78][4]~q\);

-- Location: LCCOMB_X61_Y39_N6
\inst2|Mux19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~7_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[94][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[78][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[78][4]~q\,
	datad => \inst2|memory_array[94][4]~q\,
	combout => \inst2|Mux19~7_combout\);

-- Location: FF_X61_Y38_N7
\inst2|memory_array[222][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[222][4]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[222][4]~q\);

-- Location: LCCOMB_X61_Y38_N8
\inst2|Mux19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~8_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~7_combout\ & ((\inst2|memory_array[222][4]~q\))) # (!\inst2|Mux19~7_combout\ & (\inst2|memory_array[206][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux19~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux19~7_combout\,
	datac => \inst2|memory_array[206][4]~q\,
	datad => \inst2|memory_array[222][4]~q\,
	combout => \inst2|Mux19~8_combout\);

-- Location: LCCOMB_X62_Y44_N22
\inst2|Mux19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~9_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux19~6_combout\ & (\inst2|Mux19~8_combout\)) # (!\inst2|Mux19~6_combout\ & ((\inst2|Mux19~1_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux19~8_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux19~1_combout\,
	datad => \inst2|Mux19~6_combout\,
	combout => \inst2|Mux19~9_combout\);

-- Location: FF_X68_Y40_N15
\inst2|memory_array[170][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[170][4]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[170][4]~q\);

-- Location: FF_X56_Y47_N9
\inst2|memory_array[46][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[46][4]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[46][4]~q\);

-- Location: FF_X56_Y44_N7
\inst2|memory_array[42][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[42][4]~q\);

-- Location: LCCOMB_X56_Y44_N6
\inst2|Mux19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~10_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[46][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[42][4]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[46][4]~q\,
	datac => \inst2|memory_array[42][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux19~10_combout\);

-- Location: FF_X67_Y40_N25
\inst2|memory_array[174][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[174][4]~q\);

-- Location: LCCOMB_X67_Y40_N24
\inst2|Mux19~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~11_combout\ = (\inst2|Mux19~10_combout\ & (((\inst2|memory_array[174][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux19~10_combout\ & (\inst2|memory_array[170][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux19~10_combout\,
	datab => \inst2|memory_array[170][4]~q\,
	datac => \inst2|memory_array[174][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux19~11_combout\);

-- Location: FF_X61_Y45_N21
\inst2|memory_array[178][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[178][4]~feeder_combout\,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[178][4]~q\);

-- Location: FF_X57_Y46_N7
\inst2|memory_array[54][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[54][4]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[54][4]~q\);

-- Location: FF_X57_Y46_N13
\inst2|memory_array[50][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[50][4]~q\);

-- Location: LCCOMB_X57_Y46_N12
\inst2|Mux19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~12_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[54][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[50][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[50][4]~q\,
	datad => \inst2|memory_array[54][4]~q\,
	combout => \inst2|Mux19~12_combout\);

-- Location: FF_X61_Y45_N31
\inst2|memory_array[182][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[182][4]~q\);

-- Location: LCCOMB_X61_Y45_N30
\inst2|Mux19~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~13_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~12_combout\ & (\inst2|memory_array[182][4]~q\)) # (!\inst2|Mux19~12_combout\ & ((\inst2|memory_array[178][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux19~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux19~12_combout\,
	datac => \inst2|memory_array[182][4]~q\,
	datad => \inst2|memory_array[178][4]~q\,
	combout => \inst2|Mux19~13_combout\);

-- Location: FF_X65_Y43_N25
\inst2|memory_array[162][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[162][4]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[162][4]~q\);

-- Location: FF_X66_Y43_N29
\inst2|memory_array[38][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[38][4]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[38][4]~q\);

-- Location: FF_X66_Y43_N27
\inst2|memory_array[34][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[34][4]~q\);

-- Location: LCCOMB_X66_Y43_N26
\inst2|Mux19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[38][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[34][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[34][4]~q\,
	datad => \inst2|memory_array[38][4]~q\,
	combout => \inst2|Mux19~14_combout\);

-- Location: FF_X65_Y43_N19
\inst2|memory_array[166][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[166][4]~q\);

-- Location: LCCOMB_X65_Y43_N18
\inst2|Mux19~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~15_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~14_combout\ & ((\inst2|memory_array[166][4]~q\))) # (!\inst2|Mux19~14_combout\ & (\inst2|memory_array[162][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[162][4]~q\,
	datac => \inst2|memory_array[166][4]~q\,
	datad => \inst2|Mux19~14_combout\,
	combout => \inst2|Mux19~15_combout\);

-- Location: LCCOMB_X61_Y44_N4
\inst2|Mux19~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~16_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux19~13_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux19~15_combout\,
	datac => \inst2|Mux19~13_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux19~16_combout\);

-- Location: FF_X55_Y45_N7
\inst2|memory_array[186][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[186][4]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[186][4]~q\);

-- Location: FF_X53_Y43_N11
\inst2|memory_array[62][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[62][4]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[62][4]~q\);

-- Location: FF_X52_Y43_N13
\inst2|memory_array[58][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[58][4]~q\);

-- Location: LCCOMB_X52_Y43_N12
\inst2|Mux19~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~17_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[62][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[58][4]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[62][4]~q\,
	datac => \inst2|memory_array[58][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux19~17_combout\);

-- Location: FF_X55_Y45_N9
\inst2|memory_array[190][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[190][4]~q\);

-- Location: LCCOMB_X55_Y45_N8
\inst2|Mux19~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~18_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~17_combout\ & ((\inst2|memory_array[190][4]~q\))) # (!\inst2|Mux19~17_combout\ & (\inst2|memory_array[186][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[186][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[190][4]~q\,
	datad => \inst2|Mux19~17_combout\,
	combout => \inst2|Mux19~18_combout\);

-- Location: LCCOMB_X62_Y44_N0
\inst2|Mux19~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~19_combout\ = (\inst2|Mux19~16_combout\ & (((\inst2|Mux19~18_combout\) # (!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux19~16_combout\ & (\inst2|Mux19~11_combout\ & ((\inst6|PR_ALU_OUT_S3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux19~11_combout\,
	datab => \inst2|Mux19~18_combout\,
	datac => \inst2|Mux19~16_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux19~19_combout\);

-- Location: FF_X56_Y45_N21
\inst2|memory_array[146][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[146][4]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[146][4]~q\);

-- Location: FF_X52_Y45_N25
\inst2|memory_array[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[26][4]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[26][4]~q\);

-- Location: FF_X52_Y45_N31
\inst2|memory_array[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[18][4]~q\);

-- Location: LCCOMB_X52_Y45_N30
\inst2|Mux19~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~20_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[26][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[18][4]~q\,
	datad => \inst2|memory_array[26][4]~q\,
	combout => \inst2|Mux19~20_combout\);

-- Location: FF_X56_Y45_N7
\inst2|memory_array[154][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[154][4]~q\);

-- Location: LCCOMB_X56_Y45_N6
\inst2|Mux19~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~21_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~20_combout\ & (\inst2|memory_array[154][4]~q\)) # (!\inst2|Mux19~20_combout\ & ((\inst2|memory_array[146][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux19~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux19~20_combout\,
	datac => \inst2|memory_array[154][4]~q\,
	datad => \inst2|memory_array[146][4]~q\,
	combout => \inst2|Mux19~21_combout\);

-- Location: FF_X58_Y47_N21
\inst2|memory_array[134][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[134][4]~feeder_combout\,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[134][4]~q\);

-- Location: FF_X57_Y47_N1
\inst2|memory_array[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[14][4]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[14][4]~q\);

-- Location: FF_X57_Y47_N23
\inst2|memory_array[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[6][4]~q\);

-- Location: LCCOMB_X57_Y47_N22
\inst2|Mux19~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~22_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[14][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[6][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[6][4]~q\,
	datad => \inst2|memory_array[14][4]~q\,
	combout => \inst2|Mux19~22_combout\);

-- Location: FF_X58_Y47_N7
\inst2|memory_array[142][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[142][4]~q\);

-- Location: LCCOMB_X58_Y47_N6
\inst2|Mux19~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~23_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~22_combout\ & ((\inst2|memory_array[142][4]~q\))) # (!\inst2|Mux19~22_combout\ & (\inst2|memory_array[134][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux19~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[134][4]~q\,
	datac => \inst2|memory_array[142][4]~q\,
	datad => \inst2|Mux19~22_combout\,
	combout => \inst2|Mux19~23_combout\);

-- Location: FF_X59_Y47_N25
\inst2|memory_array[130][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[130][4]~feeder_combout\,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[130][4]~q\);

-- Location: FF_X60_Y47_N1
\inst2|memory_array[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[10][4]~feeder_combout\,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[10][4]~q\);

-- Location: FF_X60_Y47_N19
\inst2|memory_array[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[2][4]~q\);

-- Location: LCCOMB_X60_Y47_N18
\inst2|Mux19~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~24_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[10][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[2][4]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[10][4]~q\,
	datac => \inst2|memory_array[2][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux19~24_combout\);

-- Location: FF_X59_Y47_N11
\inst2|memory_array[138][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[138][4]~q\);

-- Location: LCCOMB_X59_Y47_N10
\inst2|Mux19~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~25_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~24_combout\ & (\inst2|memory_array[138][4]~q\)) # (!\inst2|Mux19~24_combout\ & ((\inst2|memory_array[130][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux19~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux19~24_combout\,
	datac => \inst2|memory_array[138][4]~q\,
	datad => \inst2|memory_array[130][4]~q\,
	combout => \inst2|Mux19~25_combout\);

-- Location: LCCOMB_X59_Y47_N28
\inst2|Mux19~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux19~23_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((!\inst6|PR_ALU_OUT_S3\(4) & \inst2|Mux19~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux19~23_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux19~25_combout\,
	combout => \inst2|Mux19~26_combout\);

-- Location: FF_X61_Y44_N27
\inst2|memory_array[150][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[150][4]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[150][4]~q\);

-- Location: FF_X53_Y43_N9
\inst2|memory_array[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[30][4]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[30][4]~q\);

-- Location: FF_X54_Y43_N1
\inst2|memory_array[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[22][4]~q\);

-- Location: LCCOMB_X54_Y43_N0
\inst2|Mux19~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~27_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[30][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[22][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[22][4]~q\,
	datad => \inst2|memory_array[30][4]~q\,
	combout => \inst2|Mux19~27_combout\);

-- Location: FF_X61_Y44_N9
\inst2|memory_array[158][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[158][4]~q\);

-- Location: LCCOMB_X61_Y44_N8
\inst2|Mux19~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~28_combout\ = (\inst2|Mux19~27_combout\ & (((\inst2|memory_array[158][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux19~27_combout\ & (\inst2|memory_array[150][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[150][4]~q\,
	datab => \inst2|Mux19~27_combout\,
	datac => \inst2|memory_array[158][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux19~28_combout\);

-- Location: LCCOMB_X61_Y44_N14
\inst2|Mux19~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~29_combout\ = (\inst2|Mux19~26_combout\ & (((\inst2|Mux19~28_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4)))) # (!\inst2|Mux19~26_combout\ & (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux19~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux19~26_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux19~28_combout\,
	datad => \inst2|Mux19~21_combout\,
	combout => \inst2|Mux19~29_combout\);

-- Location: LCCOMB_X62_Y44_N10
\inst2|Mux19~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~30_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux19~19_combout\))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux19~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux19~29_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst6|PR_ALU_OUT_S3\(5),
	datad => \inst2|Mux19~19_combout\,
	combout => \inst2|Mux19~30_combout\);

-- Location: FF_X65_Y44_N15
\inst2|memory_array[242][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[242][4]~q\);

-- Location: FF_X57_Y42_N29
\inst2|memory_array[122][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[122][4]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[122][4]~q\);

-- Location: FF_X60_Y42_N17
\inst2|memory_array[114][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[114][4]~q\);

-- Location: LCCOMB_X60_Y42_N16
\inst2|Mux19~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~31_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[122][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[114][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[114][4]~q\,
	datad => \inst2|memory_array[122][4]~q\,
	combout => \inst2|Mux19~31_combout\);

-- Location: FF_X66_Y42_N3
\inst2|memory_array[250][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[250][4]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[250][4]~q\);

-- Location: LCCOMB_X65_Y44_N14
\inst2|Mux19~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~32_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~31_combout\ & (\inst2|memory_array[250][4]~q\)) # (!\inst2|Mux19~31_combout\ & ((\inst2|memory_array[242][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux19~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[250][4]~q\,
	datac => \inst2|memory_array[242][4]~q\,
	datad => \inst2|Mux19~31_combout\,
	combout => \inst2|Mux19~32_combout\);

-- Location: FF_X67_Y44_N11
\inst2|memory_array[230][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[230][4]~feeder_combout\,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[230][4]~q\);

-- Location: FF_X57_Y40_N23
\inst2|memory_array[110][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[110][4]~feeder_combout\,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[110][4]~q\);

-- Location: FF_X61_Y40_N17
\inst2|memory_array[102][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[102][4]~q\);

-- Location: LCCOMB_X61_Y40_N16
\inst2|Mux19~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~33_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[110][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[102][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[102][4]~q\,
	datad => \inst2|memory_array[110][4]~q\,
	combout => \inst2|Mux19~33_combout\);

-- Location: FF_X66_Y44_N17
\inst2|memory_array[238][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[238][4]~q\);

-- Location: LCCOMB_X66_Y44_N16
\inst2|Mux19~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~34_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~33_combout\ & ((\inst2|memory_array[238][4]~q\))) # (!\inst2|Mux19~33_combout\ & (\inst2|memory_array[230][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux19~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[230][4]~q\,
	datac => \inst2|memory_array[238][4]~q\,
	datad => \inst2|Mux19~33_combout\,
	combout => \inst2|Mux19~34_combout\);

-- Location: FF_X67_Y43_N13
\inst2|memory_array[226][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[226][4]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[226][4]~q\);

-- Location: FF_X58_Y40_N21
\inst2|memory_array[106][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[106][4]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[106][4]~q\);

-- Location: FF_X58_Y40_N15
\inst2|memory_array[98][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[98][4]~q\);

-- Location: LCCOMB_X58_Y40_N14
\inst2|Mux19~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~35_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[106][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[98][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[98][4]~q\,
	datad => \inst2|memory_array[106][4]~q\,
	combout => \inst2|Mux19~35_combout\);

-- Location: FF_X66_Y44_N11
\inst2|memory_array[234][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[234][4]~q\);

-- Location: LCCOMB_X66_Y44_N10
\inst2|Mux19~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~36_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~35_combout\ & ((\inst2|memory_array[234][4]~q\))) # (!\inst2|Mux19~35_combout\ & (\inst2|memory_array[226][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux19~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[226][4]~q\,
	datac => \inst2|memory_array[234][4]~q\,
	datad => \inst2|Mux19~35_combout\,
	combout => \inst2|Mux19~36_combout\);

-- Location: LCCOMB_X62_Y44_N28
\inst2|Mux19~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~37_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux19~34_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux19~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux19~34_combout\,
	datad => \inst2|Mux19~36_combout\,
	combout => \inst2|Mux19~37_combout\);

-- Location: FF_X62_Y46_N19
\inst2|memory_array[246][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[246][4]~q\);

-- Location: FF_X57_Y42_N27
\inst2|memory_array[126][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[126][4]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[126][4]~q\);

-- Location: FF_X60_Y42_N19
\inst2|memory_array[118][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~83_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[118][4]~q\);

-- Location: LCCOMB_X60_Y42_N18
\inst2|Mux19~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~38_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[126][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[118][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[126][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[118][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux19~38_combout\);

-- Location: FF_X62_Y46_N25
\inst2|memory_array[254][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array~83_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[254][4]~q\);

-- Location: LCCOMB_X62_Y46_N18
\inst2|Mux19~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~39_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux19~38_combout\ & ((\inst2|memory_array[254][4]~q\))) # (!\inst2|Mux19~38_combout\ & (\inst2|memory_array[246][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux19~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux19~38_combout\,
	datac => \inst2|memory_array[246][4]~q\,
	datad => \inst2|memory_array[254][4]~q\,
	combout => \inst2|Mux19~39_combout\);

-- Location: LCCOMB_X62_Y44_N6
\inst2|Mux19~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~40_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux19~37_combout\ & (\inst2|Mux19~39_combout\)) # (!\inst2|Mux19~37_combout\ & ((\inst2|Mux19~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux19~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux19~37_combout\,
	datac => \inst2|Mux19~39_combout\,
	datad => \inst2|Mux19~32_combout\,
	combout => \inst2|Mux19~40_combout\);

-- Location: LCCOMB_X62_Y44_N12
\inst2|Mux19~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux19~41_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux19~30_combout\ & (\inst2|Mux19~40_combout\)) # (!\inst2|Mux19~30_combout\ & ((\inst2|Mux19~9_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux19~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux19~40_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux19~9_combout\,
	datad => \inst2|Mux19~30_combout\,
	combout => \inst2|Mux19~41_combout\);

-- Location: LCCOMB_X67_Y48_N26
\inst6|myreg|REGISTERS~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~28_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[20]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|regWriteSelMUX|RESULT[20]~23_combout\,
	combout => \inst6|myreg|REGISTERS~28_combout\);

-- Location: FF_X60_Y45_N31
\inst2|memory_array[154][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[154][3]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[154][3]~q\);

-- Location: FF_X67_Y39_N1
\inst2|memory_array[166][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[166][3]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[166][3]~q\);

-- Location: FF_X68_Y42_N13
\inst2|memory_array[142][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[142][3]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[142][3]~q\);

-- Location: FF_X68_Y42_N27
\inst2|memory_array[134][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[134][3]~q\);

-- Location: LCCOMB_X68_Y42_N26
\inst2|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~2_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[142][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[134][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[142][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[134][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux20~2_combout\);

-- Location: FF_X67_Y42_N15
\inst2|memory_array[174][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[174][3]~q\);

-- Location: LCCOMB_X67_Y42_N14
\inst2|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~3_combout\ = (\inst2|Mux20~2_combout\ & (((\inst2|memory_array[174][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux20~2_combout\ & (\inst2|memory_array[166][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[166][3]~q\,
	datab => \inst2|Mux20~2_combout\,
	datac => \inst2|memory_array[174][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~3_combout\);

-- Location: FF_X68_Y38_N29
\inst2|memory_array[162][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[162][3]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[162][3]~q\);

-- Location: FF_X63_Y46_N11
\inst2|memory_array[182][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[182][3]~q\);

-- Location: FF_X68_Y45_N29
\inst2|memory_array[158][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[158][3]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[158][3]~q\);

-- Location: FF_X68_Y45_N19
\inst2|memory_array[150][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[150][3]~q\);

-- Location: LCCOMB_X68_Y45_N18
\inst2|Mux20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~7_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[158][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[150][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[150][3]~q\,
	datad => \inst2|memory_array[158][3]~q\,
	combout => \inst2|Mux20~7_combout\);

-- Location: FF_X65_Y46_N13
\inst2|memory_array[190][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[190][3]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[190][3]~q\);

-- Location: LCCOMB_X63_Y46_N10
\inst2|Mux20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~8_combout\ = (\inst2|Mux20~7_combout\ & ((\inst2|memory_array[190][3]~q\) # ((!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux20~7_combout\ & (((\inst2|memory_array[182][3]~q\ & \inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[190][3]~q\,
	datab => \inst2|Mux20~7_combout\,
	datac => \inst2|memory_array[182][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~8_combout\);

-- Location: FF_X52_Y40_N13
\inst2|memory_array[114][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[114][3]~feeder_combout\,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[114][3]~q\);

-- Location: FF_X53_Y38_N1
\inst2|memory_array[70][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[70][3]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[70][3]~q\);

-- Location: FF_X53_Y38_N19
\inst2|memory_array[66][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[66][3]~q\);

-- Location: LCCOMB_X53_Y38_N18
\inst2|Mux20~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[70][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[66][3]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[70][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[66][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~14_combout\);

-- Location: FF_X59_Y46_N11
\inst2|memory_array[122][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[122][3]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[122][3]~q\);

-- Location: FF_X55_Y39_N29
\inst2|memory_array[94][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[94][3]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[94][3]~q\);

-- Location: FF_X59_Y39_N17
\inst2|memory_array[90][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[90][3]~q\);

-- Location: LCCOMB_X59_Y39_N16
\inst2|Mux20~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~17_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[94][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[90][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[90][3]~q\,
	datad => \inst2|memory_array[94][3]~q\,
	combout => \inst2|Mux20~17_combout\);

-- Location: FF_X59_Y46_N25
\inst2|memory_array[126][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[126][3]~q\);

-- Location: LCCOMB_X59_Y46_N24
\inst2|Mux20~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~18_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux20~17_combout\ & (\inst2|memory_array[126][3]~q\)) # (!\inst2|Mux20~17_combout\ & ((\inst2|memory_array[122][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux20~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux20~17_combout\,
	datac => \inst2|memory_array[126][3]~q\,
	datad => \inst2|memory_array[122][3]~q\,
	combout => \inst2|Mux20~18_combout\);

-- Location: FF_X53_Y44_N15
\inst2|memory_array[38][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[38][3]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[38][3]~q\);

-- Location: FF_X54_Y44_N25
\inst2|memory_array[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[22][3]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[22][3]~q\);

-- Location: FF_X53_Y44_N5
\inst2|memory_array[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[6][3]~q\);

-- Location: LCCOMB_X53_Y44_N4
\inst2|Mux20~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~20_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[22][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[6][3]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[22][3]~q\,
	datac => \inst2|memory_array[6][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~20_combout\);

-- Location: FF_X54_Y44_N11
\inst2|memory_array[54][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[54][3]~q\);

-- Location: LCCOMB_X54_Y44_N10
\inst2|Mux20~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~21_combout\ = (\inst2|Mux20~20_combout\ & (((\inst2|memory_array[54][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux20~20_combout\ & (\inst2|memory_array[38][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[38][3]~q\,
	datab => \inst2|Mux20~20_combout\,
	datac => \inst2|memory_array[54][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~21_combout\);

-- Location: FF_X52_Y46_N23
\inst2|memory_array[42][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[42][3]~feeder_combout\,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[42][3]~q\);

-- Location: FF_X53_Y46_N17
\inst2|memory_array[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[26][3]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[26][3]~q\);

-- Location: FF_X53_Y46_N3
\inst2|memory_array[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[10][3]~q\);

-- Location: LCCOMB_X53_Y46_N2
\inst2|Mux20~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~22_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[26][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[10][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[26][3]~q\,
	datac => \inst2|memory_array[10][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux20~22_combout\);

-- Location: FF_X52_Y46_N5
\inst2|memory_array[58][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[58][3]~q\);

-- Location: LCCOMB_X52_Y46_N4
\inst2|Mux20~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~23_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux20~22_combout\ & ((\inst2|memory_array[58][3]~q\))) # (!\inst2|Mux20~22_combout\ & (\inst2|memory_array[42][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux20~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[42][3]~q\,
	datac => \inst2|memory_array[58][3]~q\,
	datad => \inst2|Mux20~22_combout\,
	combout => \inst2|Mux20~23_combout\);

-- Location: FF_X59_Y43_N5
\inst2|memory_array[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[18][3]~feeder_combout\,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[18][3]~q\);

-- Location: FF_X59_Y43_N27
\inst2|memory_array[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[2][3]~q\);

-- Location: LCCOMB_X59_Y43_N26
\inst2|Mux20~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~24_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[18][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[2][3]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[18][3]~q\,
	datac => \inst2|memory_array[2][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~24_combout\);

-- Location: FF_X55_Y47_N13
\inst2|memory_array[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[30][3]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[30][3]~q\);

-- Location: FF_X55_Y47_N7
\inst2|memory_array[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[14][3]~q\);

-- Location: LCCOMB_X55_Y47_N6
\inst2|Mux20~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~27_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[30][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[14][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[14][3]~q\,
	datad => \inst2|memory_array[30][3]~q\,
	combout => \inst2|Mux20~27_combout\);

-- Location: FF_X62_Y41_N11
\inst2|memory_array[230][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[230][3]~q\);

-- Location: FF_X61_Y41_N27
\inst2|memory_array[214][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[214][3]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[214][3]~q\);

-- Location: FF_X63_Y42_N29
\inst2|memory_array[198][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[198][3]~q\);

-- Location: LCCOMB_X63_Y42_N28
\inst2|Mux20~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~31_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[214][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[198][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[198][3]~q\,
	datad => \inst2|memory_array[214][3]~q\,
	combout => \inst2|Mux20~31_combout\);

-- Location: FF_X61_Y42_N15
\inst2|memory_array[246][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[246][3]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[246][3]~q\);

-- Location: LCCOMB_X62_Y41_N10
\inst2|Mux20~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~32_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux20~31_combout\ & (\inst2|memory_array[246][3]~q\)) # (!\inst2|Mux20~31_combout\ & ((\inst2|memory_array[230][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux20~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[246][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[230][3]~q\,
	datad => \inst2|Mux20~31_combout\,
	combout => \inst2|Mux20~32_combout\);

-- Location: FF_X66_Y41_N13
\inst2|memory_array[234][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[234][3]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[234][3]~q\);

-- Location: FF_X65_Y38_N9
\inst2|memory_array[218][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[218][3]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[218][3]~q\);

-- Location: FF_X65_Y37_N17
\inst2|memory_array[202][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[202][3]~q\);

-- Location: LCCOMB_X65_Y37_N16
\inst2|Mux20~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~33_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[218][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[202][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[202][3]~q\,
	datad => \inst2|memory_array[218][3]~q\,
	combout => \inst2|Mux20~33_combout\);

-- Location: FF_X66_Y41_N7
\inst2|memory_array[250][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[250][3]~q\);

-- Location: LCCOMB_X66_Y41_N6
\inst2|Mux20~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~34_combout\ = (\inst2|Mux20~33_combout\ & (((\inst2|memory_array[250][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux20~33_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[234][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux20~33_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[250][3]~q\,
	datad => \inst2|memory_array[234][3]~q\,
	combout => \inst2|Mux20~34_combout\);

-- Location: FF_X63_Y43_N15
\inst2|memory_array[226][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[226][3]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[226][3]~q\);

-- Location: FF_X66_Y38_N13
\inst2|memory_array[210][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[210][3]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[210][3]~q\);

-- Location: FF_X67_Y38_N9
\inst2|memory_array[194][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[194][3]~q\);

-- Location: LCCOMB_X67_Y38_N8
\inst2|Mux20~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~35_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[210][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[194][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[210][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[194][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux20~35_combout\);

-- Location: FF_X65_Y40_N27
\inst2|memory_array[242][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[242][3]~q\);

-- Location: LCCOMB_X65_Y40_N26
\inst2|Mux20~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~36_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux20~35_combout\ & ((\inst2|memory_array[242][3]~q\))) # (!\inst2|Mux20~35_combout\ & (\inst2|memory_array[226][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux20~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[226][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[242][3]~q\,
	datad => \inst2|Mux20~35_combout\,
	combout => \inst2|Mux20~36_combout\);

-- Location: LCCOMB_X65_Y40_N0
\inst2|Mux20~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|Mux20~34_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux20~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux20~36_combout\,
	datad => \inst2|Mux20~34_combout\,
	combout => \inst2|Mux20~37_combout\);

-- Location: FF_X66_Y45_N25
\inst2|memory_array[238][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[238][3]~q\);

-- Location: FF_X60_Y45_N9
\inst2|memory_array[222][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[222][3]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[222][3]~q\);

-- Location: FF_X67_Y41_N23
\inst2|memory_array[206][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[206][3]~q\);

-- Location: LCCOMB_X67_Y41_N22
\inst2|Mux20~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~38_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[222][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[206][3]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[222][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[206][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~38_combout\);

-- Location: FF_X66_Y45_N11
\inst2|memory_array[254][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[254][3]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[254][3]~q\);

-- Location: LCCOMB_X66_Y45_N24
\inst2|Mux20~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~39_combout\ = (\inst2|Mux20~38_combout\ & ((\inst2|memory_array[254][3]~q\) # ((!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux20~38_combout\ & (((\inst2|memory_array[238][3]~q\ & \inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[254][3]~q\,
	datab => \inst2|Mux20~38_combout\,
	datac => \inst2|memory_array[238][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~39_combout\);

-- Location: LCCOMB_X63_Y46_N26
\inst2|Mux20~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~40_combout\ = (\inst2|Mux20~37_combout\ & (((\inst2|Mux20~39_combout\) # (!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux20~37_combout\ & (\inst2|Mux20~32_combout\ & (\inst6|PR_ALU_OUT_S3\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux20~37_combout\,
	datab => \inst2|Mux20~32_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux20~39_combout\,
	combout => \inst2|Mux20~40_combout\);

-- Location: LCCOMB_X65_Y49_N0
\inst6|PR_PC_S3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~12_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S2\(19),
	combout => \inst6|PR_PC_S3~12_combout\);

-- Location: FF_X59_Y42_N27
\inst2|memory_array[102][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[102][2]~q\);

-- Location: FF_X57_Y46_N23
\inst2|memory_array[54][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[54][2]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[54][2]~q\);

-- Location: FF_X56_Y43_N13
\inst2|memory_array[38][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[38][2]~q\);

-- Location: LCCOMB_X56_Y43_N12
\inst2|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~0_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[54][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[38][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[38][2]~q\,
	datad => \inst2|memory_array[54][2]~q\,
	combout => \inst2|Mux21~0_combout\);

-- Location: FF_X60_Y42_N25
\inst2|memory_array[118][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[118][2]~feeder_combout\,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[118][2]~q\);

-- Location: LCCOMB_X59_Y42_N26
\inst2|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~1_combout\ = (\inst2|Mux21~0_combout\ & ((\inst2|memory_array[118][2]~q\) # ((!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux21~0_combout\ & (((\inst2|memory_array[102][2]~q\ & \inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux21~0_combout\,
	datab => \inst2|memory_array[118][2]~q\,
	datac => \inst2|memory_array[102][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux21~1_combout\);

-- Location: FF_X58_Y40_N25
\inst2|memory_array[106][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[106][2]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[106][2]~q\);

-- Location: FF_X54_Y46_N19
\inst2|memory_array[58][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[58][2]~feeder_combout\,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[58][2]~q\);

-- Location: FF_X54_Y46_N25
\inst2|memory_array[42][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[42][2]~q\);

-- Location: LCCOMB_X54_Y46_N24
\inst2|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~2_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[58][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[42][2]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[58][2]~q\,
	datac => \inst2|memory_array[42][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux21~2_combout\);

-- Location: FF_X58_Y43_N27
\inst2|memory_array[122][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[122][2]~q\);

-- Location: LCCOMB_X58_Y43_N26
\inst2|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~3_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux21~2_combout\ & ((\inst2|memory_array[122][2]~q\))) # (!\inst2|Mux21~2_combout\ & (\inst2|memory_array[106][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[106][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[122][2]~q\,
	datad => \inst2|Mux21~2_combout\,
	combout => \inst2|Mux21~3_combout\);

-- Location: FF_X59_Y42_N1
\inst2|memory_array[98][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[98][2]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[98][2]~q\);

-- Location: FF_X57_Y43_N29
\inst2|memory_array[50][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[50][2]~feeder_combout\,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[50][2]~q\);

-- Location: FF_X57_Y43_N31
\inst2|memory_array[34][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[34][2]~q\);

-- Location: LCCOMB_X57_Y43_N30
\inst2|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[50][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[34][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[34][2]~q\,
	datad => \inst2|memory_array[50][2]~q\,
	combout => \inst2|Mux21~4_combout\);

-- Location: FF_X58_Y43_N21
\inst2|memory_array[114][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[114][2]~q\);

-- Location: LCCOMB_X58_Y43_N20
\inst2|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~5_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux21~4_combout\ & ((\inst2|memory_array[114][2]~q\))) # (!\inst2|Mux21~4_combout\ & (\inst2|memory_array[98][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[98][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[114][2]~q\,
	datad => \inst2|Mux21~4_combout\,
	combout => \inst2|Mux21~5_combout\);

-- Location: LCCOMB_X59_Y43_N16
\inst2|Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux21~3_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux21~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux21~3_combout\,
	datad => \inst2|Mux21~5_combout\,
	combout => \inst2|Mux21~6_combout\);

-- Location: FF_X58_Y39_N9
\inst2|memory_array[110][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[110][2]~q\);

-- Location: FF_X55_Y43_N21
\inst2|memory_array[62][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[62][2]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[62][2]~q\);

-- Location: FF_X56_Y43_N11
\inst2|memory_array[46][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[46][2]~q\);

-- Location: LCCOMB_X56_Y43_N10
\inst2|Mux21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~7_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[62][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[46][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[46][2]~q\,
	datad => \inst2|memory_array[62][2]~q\,
	combout => \inst2|Mux21~7_combout\);

-- Location: FF_X58_Y39_N11
\inst2|memory_array[126][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[126][2]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[126][2]~q\);

-- Location: LCCOMB_X58_Y39_N8
\inst2|Mux21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~8_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux21~7_combout\ & (\inst2|memory_array[126][2]~q\)) # (!\inst2|Mux21~7_combout\ & ((\inst2|memory_array[110][2]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[126][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[110][2]~q\,
	datad => \inst2|Mux21~7_combout\,
	combout => \inst2|Mux21~8_combout\);

-- Location: LCCOMB_X59_Y43_N18
\inst2|Mux21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~9_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux21~6_combout\ & ((\inst2|Mux21~8_combout\))) # (!\inst2|Mux21~6_combout\ & (\inst2|Mux21~1_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux21~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux21~6_combout\,
	datac => \inst2|Mux21~1_combout\,
	datad => \inst2|Mux21~8_combout\,
	combout => \inst2|Mux21~9_combout\);

-- Location: FF_X66_Y38_N31
\inst2|memory_array[210][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[210][2]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[210][2]~q\);

-- Location: FF_X63_Y38_N25
\inst2|memory_array[154][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[154][2]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[154][2]~q\);

-- Location: FF_X63_Y38_N11
\inst2|memory_array[146][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[146][2]~q\);

-- Location: LCCOMB_X63_Y38_N10
\inst2|Mux21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~10_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[154][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[146][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[146][2]~q\,
	datad => \inst2|memory_array[154][2]~q\,
	combout => \inst2|Mux21~10_combout\);

-- Location: FF_X65_Y38_N31
\inst2|memory_array[218][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[218][2]~q\);

-- Location: LCCOMB_X65_Y38_N30
\inst2|Mux21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~11_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux21~10_combout\ & ((\inst2|memory_array[218][2]~q\))) # (!\inst2|Mux21~10_combout\ & (\inst2|memory_array[210][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[210][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[218][2]~q\,
	datad => \inst2|Mux21~10_combout\,
	combout => \inst2|Mux21~11_combout\);

-- Location: FF_X67_Y41_N5
\inst2|memory_array[198][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[198][2]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[198][2]~q\);

-- Location: FF_X63_Y37_N13
\inst2|memory_array[142][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[142][2]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[142][2]~q\);

-- Location: FF_X63_Y37_N23
\inst2|memory_array[134][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[134][2]~q\);

-- Location: LCCOMB_X63_Y37_N22
\inst2|Mux21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~12_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[142][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[134][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[134][2]~q\,
	datad => \inst2|memory_array[142][2]~q\,
	combout => \inst2|Mux21~12_combout\);

-- Location: FF_X67_Y41_N15
\inst2|memory_array[206][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[206][2]~q\);

-- Location: LCCOMB_X67_Y41_N14
\inst2|Mux21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~13_combout\ = (\inst2|Mux21~12_combout\ & (((\inst2|memory_array[206][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux21~12_combout\ & (\inst2|memory_array[198][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux21~12_combout\,
	datab => \inst2|memory_array[198][2]~q\,
	datac => \inst2|memory_array[206][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux21~13_combout\);

-- Location: FF_X65_Y37_N3
\inst2|memory_array[194][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[194][2]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[194][2]~q\);

-- Location: FF_X66_Y37_N17
\inst2|memory_array[138][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[138][2]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[138][2]~q\);

-- Location: FF_X66_Y37_N7
\inst2|memory_array[130][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[130][2]~q\);

-- Location: LCCOMB_X66_Y37_N6
\inst2|Mux21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~14_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[138][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[130][2]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[138][2]~q\,
	datac => \inst2|memory_array[130][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux21~14_combout\);

-- Location: FF_X65_Y37_N25
\inst2|memory_array[202][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[202][2]~q\);

-- Location: LCCOMB_X65_Y37_N24
\inst2|Mux21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~15_combout\ = (\inst2|Mux21~14_combout\ & (((\inst2|memory_array[202][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux21~14_combout\ & (\inst2|memory_array[194][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux21~14_combout\,
	datab => \inst2|memory_array[194][2]~q\,
	datac => \inst2|memory_array[202][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux21~15_combout\);

-- Location: LCCOMB_X65_Y37_N10
\inst2|Mux21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~16_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(4)) # ((\inst2|Mux21~13_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux21~13_combout\,
	datad => \inst2|Mux21~15_combout\,
	combout => \inst2|Mux21~16_combout\);

-- Location: FF_X60_Y37_N21
\inst2|memory_array[214][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[214][2]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[214][2]~q\);

-- Location: FF_X53_Y41_N25
\inst2|memory_array[158][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[158][2]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[158][2]~q\);

-- Location: FF_X53_Y41_N11
\inst2|memory_array[150][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[150][2]~q\);

-- Location: LCCOMB_X53_Y41_N10
\inst2|Mux21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~17_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[158][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[150][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[150][2]~q\,
	datad => \inst2|memory_array[158][2]~q\,
	combout => \inst2|Mux21~17_combout\);

-- Location: FF_X60_Y37_N7
\inst2|memory_array[222][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[222][2]~q\);

-- Location: LCCOMB_X60_Y37_N6
\inst2|Mux21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~18_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux21~17_combout\ & ((\inst2|memory_array[222][2]~q\))) # (!\inst2|Mux21~17_combout\ & (\inst2|memory_array[214][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[214][2]~q\,
	datac => \inst2|memory_array[222][2]~q\,
	datad => \inst2|Mux21~17_combout\,
	combout => \inst2|Mux21~18_combout\);

-- Location: LCCOMB_X65_Y37_N12
\inst2|Mux21~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~19_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux21~16_combout\ & (\inst2|Mux21~18_combout\)) # (!\inst2|Mux21~16_combout\ & ((\inst2|Mux21~11_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux21~18_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux21~11_combout\,
	datad => \inst2|Mux21~16_combout\,
	combout => \inst2|Mux21~19_combout\);

-- Location: FF_X54_Y38_N1
\inst2|memory_array[74][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[74][2]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[74][2]~q\);

-- Location: FF_X54_Y40_N17
\inst2|memory_array[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[14][2]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[14][2]~q\);

-- Location: FF_X54_Y39_N9
\inst2|memory_array[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[10][2]~q\);

-- Location: LCCOMB_X54_Y39_N8
\inst2|Mux21~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~20_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[14][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[10][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[14][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[10][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux21~20_combout\);

-- Location: FF_X54_Y38_N11
\inst2|memory_array[78][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[78][2]~q\);

-- Location: LCCOMB_X54_Y38_N10
\inst2|Mux21~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~21_combout\ = (\inst2|Mux21~20_combout\ & (((\inst2|memory_array[78][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux21~20_combout\ & (\inst2|memory_array[74][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux21~20_combout\,
	datab => \inst2|memory_array[74][2]~q\,
	datac => \inst2|memory_array[78][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux21~21_combout\);

-- Location: FF_X54_Y37_N19
\inst2|memory_array[82][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[82][2]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[82][2]~q\);

-- Location: FF_X53_Y37_N21
\inst2|memory_array[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[22][2]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[22][2]~q\);

-- Location: FF_X53_Y37_N15
\inst2|memory_array[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[18][2]~q\);

-- Location: LCCOMB_X53_Y37_N14
\inst2|Mux21~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~22_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[22][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[18][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[18][2]~q\,
	datad => \inst2|memory_array[22][2]~q\,
	combout => \inst2|Mux21~22_combout\);

-- Location: FF_X54_Y37_N17
\inst2|memory_array[86][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[86][2]~q\);

-- Location: LCCOMB_X54_Y37_N16
\inst2|Mux21~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~23_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux21~22_combout\ & ((\inst2|memory_array[86][2]~q\))) # (!\inst2|Mux21~22_combout\ & (\inst2|memory_array[82][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux21~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[82][2]~q\,
	datac => \inst2|memory_array[86][2]~q\,
	datad => \inst2|Mux21~22_combout\,
	combout => \inst2|Mux21~23_combout\);

-- Location: FF_X57_Y37_N1
\inst2|memory_array[66][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[66][2]~feeder_combout\,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[66][2]~q\);

-- Location: FF_X58_Y38_N1
\inst2|memory_array[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[6][2]~feeder_combout\,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[6][2]~q\);

-- Location: FF_X58_Y38_N7
\inst2|memory_array[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[2][2]~q\);

-- Location: LCCOMB_X58_Y38_N6
\inst2|Mux21~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~24_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[6][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[2][2]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[6][2]~q\,
	datac => \inst2|memory_array[2][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux21~24_combout\);

-- Location: FF_X57_Y37_N31
\inst2|memory_array[70][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[70][2]~q\);

-- Location: LCCOMB_X57_Y37_N30
\inst2|Mux21~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~25_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux21~24_combout\ & ((\inst2|memory_array[70][2]~q\))) # (!\inst2|Mux21~24_combout\ & (\inst2|memory_array[66][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux21~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[66][2]~q\,
	datac => \inst2|memory_array[70][2]~q\,
	datad => \inst2|Mux21~24_combout\,
	combout => \inst2|Mux21~25_combout\);

-- Location: LCCOMB_X54_Y37_N22
\inst2|Mux21~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux21~23_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux21~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux21~23_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux21~25_combout\,
	combout => \inst2|Mux21~26_combout\);

-- Location: FF_X56_Y39_N9
\inst2|memory_array[90][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[90][2]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[90][2]~q\);

-- Location: FF_X54_Y41_N19
\inst2|memory_array[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[30][2]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[30][2]~q\);

-- Location: FF_X53_Y39_N9
\inst2|memory_array[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[26][2]~q\);

-- Location: LCCOMB_X53_Y39_N8
\inst2|Mux21~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~27_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[30][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[26][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[26][2]~q\,
	datad => \inst2|memory_array[30][2]~q\,
	combout => \inst2|Mux21~27_combout\);

-- Location: FF_X56_Y38_N5
\inst2|memory_array[94][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[94][2]~q\);

-- Location: LCCOMB_X56_Y38_N4
\inst2|Mux21~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~28_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux21~27_combout\ & (\inst2|memory_array[94][2]~q\)) # (!\inst2|Mux21~27_combout\ & ((\inst2|memory_array[90][2]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux21~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux21~27_combout\,
	datac => \inst2|memory_array[94][2]~q\,
	datad => \inst2|memory_array[90][2]~q\,
	combout => \inst2|Mux21~28_combout\);

-- Location: LCCOMB_X54_Y38_N16
\inst2|Mux21~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~29_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux21~26_combout\ & ((\inst2|Mux21~28_combout\))) # (!\inst2|Mux21~26_combout\ & (\inst2|Mux21~21_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux21~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux21~21_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux21~28_combout\,
	datad => \inst2|Mux21~26_combout\,
	combout => \inst2|Mux21~29_combout\);

-- Location: LCCOMB_X61_Y40_N6
\inst2|Mux21~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~30_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|Mux21~19_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux21~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|Mux21~29_combout\,
	datad => \inst2|Mux21~19_combout\,
	combout => \inst2|Mux21~30_combout\);

-- Location: FF_X62_Y40_N3
\inst2|memory_array[234][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[234][2]~q\);

-- Location: FF_X67_Y40_N15
\inst2|memory_array[174][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[174][2]~feeder_combout\,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[174][2]~q\);

-- Location: FF_X68_Y40_N17
\inst2|memory_array[170][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[170][2]~q\);

-- Location: LCCOMB_X68_Y40_N16
\inst2|Mux21~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~31_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[174][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[170][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[170][2]~q\,
	datad => \inst2|memory_array[174][2]~q\,
	combout => \inst2|Mux21~31_combout\);

-- Location: FF_X63_Y40_N9
\inst2|memory_array[238][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[238][2]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[238][2]~q\);

-- Location: LCCOMB_X62_Y40_N2
\inst2|Mux21~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~32_combout\ = (\inst2|Mux21~31_combout\ & ((\inst2|memory_array[238][2]~q\) # ((!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux21~31_combout\ & (((\inst2|memory_array[234][2]~q\ & \inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux21~31_combout\,
	datab => \inst2|memory_array[238][2]~q\,
	datac => \inst2|memory_array[234][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux21~32_combout\);

-- Location: FF_X65_Y44_N29
\inst2|memory_array[242][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[242][2]~feeder_combout\,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[242][2]~q\);

-- Location: FF_X61_Y45_N1
\inst2|memory_array[182][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[182][2]~feeder_combout\,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[182][2]~q\);

-- Location: FF_X61_Y45_N7
\inst2|memory_array[178][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[178][2]~q\);

-- Location: LCCOMB_X61_Y45_N6
\inst2|Mux21~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~33_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[182][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[178][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[178][2]~q\,
	datad => \inst2|memory_array[182][2]~q\,
	combout => \inst2|Mux21~33_combout\);

-- Location: FF_X65_Y44_N11
\inst2|memory_array[246][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[246][2]~q\);

-- Location: LCCOMB_X65_Y44_N10
\inst2|Mux21~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~34_combout\ = (\inst2|Mux21~33_combout\ & (((\inst2|memory_array[246][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux21~33_combout\ & (\inst2|memory_array[242][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux21~33_combout\,
	datab => \inst2|memory_array[242][2]~q\,
	datac => \inst2|memory_array[246][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux21~34_combout\);

-- Location: FF_X62_Y40_N9
\inst2|memory_array[226][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[226][2]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[226][2]~q\);

-- Location: FF_X67_Y39_N7
\inst2|memory_array[166][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[166][2]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[166][2]~q\);

-- Location: FF_X67_Y39_N25
\inst2|memory_array[162][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[162][2]~q\);

-- Location: LCCOMB_X67_Y39_N24
\inst2|Mux21~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~35_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[166][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[162][2]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[166][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[162][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux21~35_combout\);

-- Location: FF_X63_Y39_N25
\inst2|memory_array[230][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[230][2]~q\);

-- Location: LCCOMB_X63_Y39_N24
\inst2|Mux21~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~36_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux21~35_combout\ & ((\inst2|memory_array[230][2]~q\))) # (!\inst2|Mux21~35_combout\ & (\inst2|memory_array[226][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux21~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[226][2]~q\,
	datac => \inst2|memory_array[230][2]~q\,
	datad => \inst2|Mux21~35_combout\,
	combout => \inst2|Mux21~36_combout\);

-- Location: LCCOMB_X63_Y44_N0
\inst2|Mux21~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux21~34_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux21~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux21~36_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux21~34_combout\,
	combout => \inst2|Mux21~37_combout\);

-- Location: FF_X66_Y42_N9
\inst2|memory_array[250][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[250][2]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[250][2]~q\);

-- Location: FF_X66_Y40_N13
\inst2|memory_array[190][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[190][2]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[190][2]~q\);

-- Location: FF_X66_Y40_N15
\inst2|memory_array[186][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[186][2]~q\);

-- Location: LCCOMB_X66_Y40_N14
\inst2|Mux21~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~38_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[190][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[186][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[186][2]~q\,
	datad => \inst2|memory_array[190][2]~q\,
	combout => \inst2|Mux21~38_combout\);

-- Location: FF_X66_Y42_N15
\inst2|memory_array[254][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~85_combout\,
	sload => VCC,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[254][2]~q\);

-- Location: LCCOMB_X66_Y42_N14
\inst2|Mux21~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~39_combout\ = (\inst2|Mux21~38_combout\ & (((\inst2|memory_array[254][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux21~38_combout\ & (\inst2|memory_array[250][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux21~38_combout\,
	datab => \inst2|memory_array[250][2]~q\,
	datac => \inst2|memory_array[254][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux21~39_combout\);

-- Location: LCCOMB_X63_Y44_N2
\inst2|Mux21~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~40_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux21~37_combout\ & (\inst2|Mux21~39_combout\)) # (!\inst2|Mux21~37_combout\ & ((\inst2|Mux21~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux21~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux21~39_combout\,
	datac => \inst2|Mux21~32_combout\,
	datad => \inst2|Mux21~37_combout\,
	combout => \inst2|Mux21~40_combout\);

-- Location: LCCOMB_X63_Y44_N22
\inst2|Mux21~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux21~41_combout\ = (\inst2|Mux21~30_combout\ & (((\inst2|Mux21~40_combout\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux21~30_combout\ & (\inst2|Mux21~9_combout\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux21~9_combout\,
	datab => \inst2|Mux21~40_combout\,
	datac => \inst2|Mux21~30_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux21~41_combout\);

-- Location: LCCOMB_X66_Y49_N26
\inst6|myreg|REGISTERS~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~30_combout\ = (\inst6|regWriteSelMUX|RESULT[18]~27_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|regWriteSelMUX|RESULT[18]~27_combout\,
	datad => \reset~input_o\,
	combout => \inst6|myreg|REGISTERS~30_combout\);

-- Location: FF_X56_Y37_N27
\inst2|memory_array[86][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[86][1]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[86][1]~q\);

-- Location: FF_X57_Y38_N13
\inst2|memory_array[70][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[70][1]~q\);

-- Location: LCCOMB_X57_Y38_N12
\inst2|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~0_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[86][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[70][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[86][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[70][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux22~0_combout\);

-- Location: FF_X65_Y39_N31
\inst2|memory_array[202][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[202][1]~feeder_combout\,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[202][1]~q\);

-- Location: FF_X62_Y39_N17
\inst2|memory_array[90][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[90][1]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[90][1]~q\);

-- Location: FF_X61_Y39_N25
\inst2|memory_array[74][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[74][1]~q\);

-- Location: LCCOMB_X61_Y39_N24
\inst2|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~2_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[90][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[74][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[74][1]~q\,
	datad => \inst2|memory_array[90][1]~q\,
	combout => \inst2|Mux22~2_combout\);

-- Location: FF_X62_Y39_N31
\inst2|memory_array[218][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[218][1]~q\);

-- Location: LCCOMB_X62_Y39_N30
\inst2|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~3_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux22~2_combout\ & ((\inst2|memory_array[218][1]~q\))) # (!\inst2|Mux22~2_combout\ & (\inst2|memory_array[202][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[202][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[218][1]~q\,
	datad => \inst2|Mux22~2_combout\,
	combout => \inst2|Mux22~3_combout\);

-- Location: FF_X59_Y37_N21
\inst2|memory_array[194][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[194][1]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[194][1]~q\);

-- Location: FF_X56_Y39_N19
\inst2|memory_array[82][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[82][1]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[82][1]~q\);

-- Location: FF_X57_Y37_N9
\inst2|memory_array[66][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[66][1]~q\);

-- Location: LCCOMB_X57_Y37_N8
\inst2|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~4_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[82][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[66][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[66][1]~q\,
	datad => \inst2|memory_array[82][1]~q\,
	combout => \inst2|Mux22~4_combout\);

-- Location: FF_X59_Y37_N11
\inst2|memory_array[210][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[210][1]~q\);

-- Location: LCCOMB_X59_Y37_N10
\inst2|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~5_combout\ = (\inst2|Mux22~4_combout\ & (((\inst2|memory_array[210][1]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux22~4_combout\ & (\inst2|memory_array[194][1]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux22~4_combout\,
	datab => \inst2|memory_array[194][1]~q\,
	datac => \inst2|memory_array[210][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux22~5_combout\);

-- Location: LCCOMB_X60_Y39_N30
\inst2|Mux22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|Mux22~3_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux22~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux22~5_combout\,
	datad => \inst2|Mux22~3_combout\,
	combout => \inst2|Mux22~6_combout\);

-- Location: FF_X56_Y38_N3
\inst2|memory_array[94][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[94][1]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[94][1]~q\);

-- Location: FF_X56_Y38_N17
\inst2|memory_array[78][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[78][1]~q\);

-- Location: LCCOMB_X56_Y38_N16
\inst2|Mux22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~7_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[94][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[78][1]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[94][1]~q\,
	datac => \inst2|memory_array[78][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux22~7_combout\);

-- Location: FF_X67_Y42_N5
\inst2|memory_array[170][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[170][1]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[170][1]~q\);

-- Location: FF_X54_Y47_N29
\inst2|memory_array[46][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[46][1]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[46][1]~q\);

-- Location: FF_X55_Y46_N1
\inst2|memory_array[42][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[42][1]~q\);

-- Location: LCCOMB_X55_Y46_N0
\inst2|Mux22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~10_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[46][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[42][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[42][1]~q\,
	datad => \inst2|memory_array[46][1]~q\,
	combout => \inst2|Mux22~10_combout\);

-- Location: FF_X67_Y42_N11
\inst2|memory_array[174][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[174][1]~q\);

-- Location: LCCOMB_X67_Y42_N10
\inst2|Mux22~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~11_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux22~10_combout\ & ((\inst2|memory_array[174][1]~q\))) # (!\inst2|Mux22~10_combout\ & (\inst2|memory_array[170][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[170][1]~q\,
	datac => \inst2|memory_array[174][1]~q\,
	datad => \inst2|Mux22~10_combout\,
	combout => \inst2|Mux22~11_combout\);

-- Location: FF_X61_Y43_N11
\inst2|memory_array[178][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[178][1]~feeder_combout\,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[178][1]~q\);

-- Location: FF_X57_Y46_N21
\inst2|memory_array[54][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[54][1]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[54][1]~q\);

-- Location: FF_X57_Y46_N15
\inst2|memory_array[50][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[50][1]~q\);

-- Location: LCCOMB_X57_Y46_N14
\inst2|Mux22~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~12_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[54][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[50][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[54][1]~q\,
	datac => \inst2|memory_array[50][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux22~12_combout\);

-- Location: FF_X61_Y43_N5
\inst2|memory_array[182][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[182][1]~q\);

-- Location: LCCOMB_X61_Y43_N4
\inst2|Mux22~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~13_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux22~12_combout\ & ((\inst2|memory_array[182][1]~q\))) # (!\inst2|Mux22~12_combout\ & (\inst2|memory_array[178][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[178][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[182][1]~q\,
	datad => \inst2|Mux22~12_combout\,
	combout => \inst2|Mux22~13_combout\);

-- Location: FF_X65_Y43_N29
\inst2|memory_array[162][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[162][1]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[162][1]~q\);

-- Location: FF_X56_Y43_N1
\inst2|memory_array[38][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[38][1]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[38][1]~q\);

-- Location: FF_X59_Y44_N31
\inst2|memory_array[34][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[34][1]~q\);

-- Location: LCCOMB_X59_Y44_N30
\inst2|Mux22~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~14_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[38][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[34][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[34][1]~q\,
	datad => \inst2|memory_array[38][1]~q\,
	combout => \inst2|Mux22~14_combout\);

-- Location: FF_X65_Y43_N7
\inst2|memory_array[166][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[166][1]~q\);

-- Location: LCCOMB_X65_Y43_N6
\inst2|Mux22~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~15_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux22~14_combout\ & (\inst2|memory_array[166][1]~q\)) # (!\inst2|Mux22~14_combout\ & ((\inst2|memory_array[162][1]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux22~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux22~14_combout\,
	datac => \inst2|memory_array[166][1]~q\,
	datad => \inst2|memory_array[162][1]~q\,
	combout => \inst2|Mux22~15_combout\);

-- Location: LCCOMB_X61_Y43_N30
\inst2|Mux22~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(3)) # ((\inst2|Mux22~13_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux22~13_combout\,
	datad => \inst2|Mux22~15_combout\,
	combout => \inst2|Mux22~16_combout\);

-- Location: FF_X55_Y45_N11
\inst2|memory_array[186][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[186][1]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[186][1]~q\);

-- Location: FF_X54_Y47_N15
\inst2|memory_array[62][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[62][1]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[62][1]~q\);

-- Location: FF_X54_Y46_N31
\inst2|memory_array[58][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[58][1]~q\);

-- Location: LCCOMB_X54_Y46_N30
\inst2|Mux22~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~17_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[62][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[58][1]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[62][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[58][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux22~17_combout\);

-- Location: FF_X55_Y45_N17
\inst2|memory_array[190][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[190][1]~q\);

-- Location: LCCOMB_X55_Y45_N16
\inst2|Mux22~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~18_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux22~17_combout\ & ((\inst2|memory_array[190][1]~q\))) # (!\inst2|Mux22~17_combout\ & (\inst2|memory_array[186][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[186][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[190][1]~q\,
	datad => \inst2|Mux22~17_combout\,
	combout => \inst2|Mux22~18_combout\);

-- Location: LCCOMB_X59_Y45_N16
\inst2|Mux22~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux22~16_combout\ & ((\inst2|Mux22~18_combout\))) # (!\inst2|Mux22~16_combout\ & (\inst2|Mux22~11_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux22~11_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux22~16_combout\,
	datad => \inst2|Mux22~18_combout\,
	combout => \inst2|Mux22~19_combout\);

-- Location: FF_X56_Y45_N1
\inst2|memory_array[146][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[146][1]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[146][1]~q\);

-- Location: FF_X52_Y45_N21
\inst2|memory_array[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[26][1]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[26][1]~q\);

-- Location: FF_X52_Y45_N11
\inst2|memory_array[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[18][1]~q\);

-- Location: LCCOMB_X52_Y45_N10
\inst2|Mux22~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~20_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[26][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[18][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[18][1]~q\,
	datad => \inst2|memory_array[26][1]~q\,
	combout => \inst2|Mux22~20_combout\);

-- Location: FF_X56_Y45_N11
\inst2|memory_array[154][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[154][1]~q\);

-- Location: LCCOMB_X56_Y45_N10
\inst2|Mux22~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~21_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux22~20_combout\ & ((\inst2|memory_array[154][1]~q\))) # (!\inst2|Mux22~20_combout\ & (\inst2|memory_array[146][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux22~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[146][1]~q\,
	datac => \inst2|memory_array[154][1]~q\,
	datad => \inst2|Mux22~20_combout\,
	combout => \inst2|Mux22~21_combout\);

-- Location: FF_X58_Y47_N1
\inst2|memory_array[134][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[134][1]~feeder_combout\,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[134][1]~q\);

-- Location: FF_X57_Y47_N29
\inst2|memory_array[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[14][1]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[14][1]~q\);

-- Location: FF_X57_Y47_N11
\inst2|memory_array[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[6][1]~q\);

-- Location: LCCOMB_X57_Y47_N10
\inst2|Mux22~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~22_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[14][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[6][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[6][1]~q\,
	datad => \inst2|memory_array[14][1]~q\,
	combout => \inst2|Mux22~22_combout\);

-- Location: FF_X58_Y47_N23
\inst2|memory_array[142][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[142][1]~q\);

-- Location: LCCOMB_X58_Y47_N22
\inst2|Mux22~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~23_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux22~22_combout\ & ((\inst2|memory_array[142][1]~q\))) # (!\inst2|Mux22~22_combout\ & (\inst2|memory_array[134][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux22~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[134][1]~q\,
	datac => \inst2|memory_array[142][1]~q\,
	datad => \inst2|Mux22~22_combout\,
	combout => \inst2|Mux22~23_combout\);

-- Location: FF_X59_Y47_N27
\inst2|memory_array[130][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[130][1]~feeder_combout\,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[130][1]~q\);

-- Location: FF_X60_Y47_N17
\inst2|memory_array[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[10][1]~feeder_combout\,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[10][1]~q\);

-- Location: FF_X60_Y47_N3
\inst2|memory_array[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[2][1]~q\);

-- Location: LCCOMB_X60_Y47_N2
\inst2|Mux22~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~24_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[10][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[2][1]~q\,
	datad => \inst2|memory_array[10][1]~q\,
	combout => \inst2|Mux22~24_combout\);

-- Location: FF_X59_Y47_N9
\inst2|memory_array[138][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[138][1]~q\);

-- Location: LCCOMB_X59_Y47_N8
\inst2|Mux22~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~25_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux22~24_combout\ & ((\inst2|memory_array[138][1]~q\))) # (!\inst2|Mux22~24_combout\ & (\inst2|memory_array[130][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux22~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[130][1]~q\,
	datac => \inst2|memory_array[138][1]~q\,
	datad => \inst2|Mux22~24_combout\,
	combout => \inst2|Mux22~25_combout\);

-- Location: LCCOMB_X59_Y47_N2
\inst2|Mux22~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~26_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux22~23_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux22~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux22~23_combout\,
	datac => \inst2|Mux22~25_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux22~26_combout\);

-- Location: FF_X54_Y45_N21
\inst2|memory_array[150][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[150][1]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[150][1]~q\);

-- Location: FF_X53_Y45_N17
\inst2|memory_array[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[30][1]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[30][1]~q\);

-- Location: FF_X53_Y45_N15
\inst2|memory_array[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[22][1]~q\);

-- Location: LCCOMB_X53_Y45_N14
\inst2|Mux22~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~27_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[30][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[22][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[22][1]~q\,
	datad => \inst2|memory_array[30][1]~q\,
	combout => \inst2|Mux22~27_combout\);

-- Location: FF_X54_Y45_N27
\inst2|memory_array[158][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[158][1]~q\);

-- Location: LCCOMB_X54_Y45_N26
\inst2|Mux22~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~28_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux22~27_combout\ & ((\inst2|memory_array[158][1]~q\))) # (!\inst2|Mux22~27_combout\ & (\inst2|memory_array[150][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux22~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[150][1]~q\,
	datac => \inst2|memory_array[158][1]~q\,
	datad => \inst2|Mux22~27_combout\,
	combout => \inst2|Mux22~28_combout\);

-- Location: LCCOMB_X56_Y45_N16
\inst2|Mux22~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~29_combout\ = (\inst2|Mux22~26_combout\ & ((\inst2|Mux22~28_combout\) # ((!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux22~26_combout\ & (((\inst6|PR_ALU_OUT_S3\(4) & \inst2|Mux22~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux22~28_combout\,
	datab => \inst2|Mux22~26_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux22~21_combout\,
	combout => \inst2|Mux22~29_combout\);

-- Location: LCCOMB_X59_Y45_N18
\inst2|Mux22~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~30_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|Mux22~19_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux22~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux22~29_combout\,
	datad => \inst2|Mux22~19_combout\,
	combout => \inst2|Mux22~30_combout\);

-- Location: FF_X66_Y42_N21
\inst2|memory_array[250][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[250][1]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[250][1]~q\);

-- Location: FF_X63_Y39_N27
\inst2|memory_array[230][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[230][1]~feeder_combout\,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[230][1]~q\);

-- Location: FF_X58_Y40_N27
\inst2|memory_array[106][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[106][1]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[106][1]~q\);

-- Location: FF_X61_Y40_N3
\inst2|memory_array[98][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[98][1]~q\);

-- Location: LCCOMB_X61_Y40_N2
\inst2|Mux22~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~35_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[106][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[98][1]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[106][1]~q\,
	datac => \inst2|memory_array[98][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux22~35_combout\);

-- Location: FF_X57_Y40_N19
\inst2|memory_array[126][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[126][1]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[126][1]~q\);

-- Location: FF_X58_Y45_N1
\inst2|memory_array[178][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[178][0]~q\);

-- Location: FF_X60_Y45_N11
\inst2|memory_array[154][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[154][0]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[154][0]~q\);

-- Location: FF_X57_Y45_N3
\inst2|memory_array[146][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[146][0]~q\);

-- Location: LCCOMB_X57_Y45_N2
\inst2|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~0_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[154][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[146][0]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[154][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[146][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux23~0_combout\);

-- Location: FF_X58_Y42_N17
\inst2|memory_array[186][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[186][0]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[186][0]~q\);

-- Location: LCCOMB_X58_Y45_N0
\inst2|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~1_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux23~0_combout\ & (\inst2|memory_array[186][0]~q\)) # (!\inst2|Mux23~0_combout\ & ((\inst2|memory_array[178][0]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[186][0]~q\,
	datac => \inst2|memory_array[178][0]~q\,
	datad => \inst2|Mux23~0_combout\,
	combout => \inst2|Mux23~1_combout\);

-- Location: FF_X67_Y45_N11
\inst2|memory_array[166][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[166][0]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[166][0]~q\);

-- Location: FF_X68_Y42_N3
\inst2|memory_array[142][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[142][0]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[142][0]~q\);

-- Location: FF_X68_Y42_N5
\inst2|memory_array[134][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[134][0]~q\);

-- Location: LCCOMB_X68_Y42_N4
\inst2|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~2_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[142][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[134][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[134][0]~q\,
	datad => \inst2|memory_array[142][0]~q\,
	combout => \inst2|Mux23~2_combout\);

-- Location: FF_X67_Y42_N25
\inst2|memory_array[174][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[174][0]~q\);

-- Location: LCCOMB_X67_Y42_N24
\inst2|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~3_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux23~2_combout\ & ((\inst2|memory_array[174][0]~q\))) # (!\inst2|Mux23~2_combout\ & (\inst2|memory_array[166][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[166][0]~q\,
	datac => \inst2|memory_array[174][0]~q\,
	datad => \inst2|Mux23~2_combout\,
	combout => \inst2|Mux23~3_combout\);

-- Location: FF_X68_Y38_N23
\inst2|memory_array[162][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[162][0]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[162][0]~q\);

-- Location: FF_X68_Y44_N29
\inst2|memory_array[138][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[138][0]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[138][0]~q\);

-- Location: FF_X68_Y44_N23
\inst2|memory_array[130][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[130][0]~q\);

-- Location: LCCOMB_X68_Y44_N22
\inst2|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~4_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[138][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[130][0]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[138][0]~q\,
	datac => \inst2|memory_array[130][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux23~4_combout\);

-- Location: FF_X67_Y42_N3
\inst2|memory_array[170][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[170][0]~q\);

-- Location: LCCOMB_X67_Y42_N2
\inst2|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~5_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux23~4_combout\ & ((\inst2|memory_array[170][0]~q\))) # (!\inst2|Mux23~4_combout\ & (\inst2|memory_array[162][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[162][0]~q\,
	datac => \inst2|memory_array[170][0]~q\,
	datad => \inst2|Mux23~4_combout\,
	combout => \inst2|Mux23~5_combout\);

-- Location: LCCOMB_X68_Y42_N30
\inst2|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~6_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux23~3_combout\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~5_combout\,
	datab => \inst2|Mux23~3_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux23~6_combout\);

-- Location: FF_X60_Y41_N25
\inst2|memory_array[182][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[182][0]~q\);

-- Location: FF_X61_Y44_N25
\inst2|memory_array[158][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[158][0]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[158][0]~q\);

-- Location: FF_X61_Y44_N7
\inst2|memory_array[150][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[150][0]~q\);

-- Location: LCCOMB_X61_Y44_N6
\inst2|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~7_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[158][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[150][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[150][0]~q\,
	datad => \inst2|memory_array[158][0]~q\,
	combout => \inst2|Mux23~7_combout\);

-- Location: FF_X55_Y45_N27
\inst2|memory_array[190][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[190][0]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[190][0]~q\);

-- Location: LCCOMB_X60_Y41_N24
\inst2|Mux23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~8_combout\ = (\inst2|Mux23~7_combout\ & (((\inst2|memory_array[190][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux23~7_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[182][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~7_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[182][0]~q\,
	datad => \inst2|memory_array[190][0]~q\,
	combout => \inst2|Mux23~8_combout\);

-- Location: LCCOMB_X60_Y41_N10
\inst2|Mux23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~9_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux23~6_combout\ & ((\inst2|Mux23~8_combout\))) # (!\inst2|Mux23~6_combout\ & (\inst2|Mux23~1_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux23~1_combout\,
	datac => \inst2|Mux23~6_combout\,
	datad => \inst2|Mux23~8_combout\,
	combout => \inst2|Mux23~9_combout\);

-- Location: FF_X52_Y41_N9
\inst2|memory_array[86][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[86][0]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[86][0]~q\);

-- Location: FF_X52_Y41_N19
\inst2|memory_array[82][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[82][0]~q\);

-- Location: LCCOMB_X52_Y41_N18
\inst2|Mux23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[86][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[82][0]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[86][0]~q\,
	datac => \inst2|memory_array[82][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux23~12_combout\);

-- Location: FF_X53_Y40_N11
\inst2|memory_array[98][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[98][0]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[98][0]~q\);

-- Location: FF_X53_Y38_N13
\inst2|memory_array[70][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[70][0]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[70][0]~q\);

-- Location: FF_X53_Y38_N23
\inst2|memory_array[66][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[66][0]~q\);

-- Location: LCCOMB_X53_Y38_N22
\inst2|Mux23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[70][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[66][0]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[70][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[66][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux23~14_combout\);

-- Location: FF_X53_Y40_N13
\inst2|memory_array[102][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[102][0]~q\);

-- Location: LCCOMB_X53_Y40_N12
\inst2|Mux23~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~15_combout\ = (\inst2|Mux23~14_combout\ & (((\inst2|memory_array[102][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux23~14_combout\ & (\inst2|memory_array[98][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[98][0]~q\,
	datab => \inst2|Mux23~14_combout\,
	datac => \inst2|memory_array[102][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux23~15_combout\);

-- Location: FF_X59_Y46_N3
\inst2|memory_array[122][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[122][0]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[122][0]~q\);

-- Location: FF_X55_Y39_N3
\inst2|memory_array[94][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[94][0]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[94][0]~q\);

-- Location: FF_X59_Y39_N3
\inst2|memory_array[90][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[90][0]~q\);

-- Location: LCCOMB_X59_Y39_N2
\inst2|Mux23~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~17_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[94][0]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[90][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[90][0]~q\,
	datad => \inst2|memory_array[94][0]~q\,
	combout => \inst2|Mux23~17_combout\);

-- Location: FF_X59_Y46_N9
\inst2|memory_array[126][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[126][0]~q\);

-- Location: LCCOMB_X59_Y46_N8
\inst2|Mux23~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~18_combout\ = (\inst2|Mux23~17_combout\ & (((\inst2|memory_array[126][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux23~17_combout\ & (\inst2|memory_array[122][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~17_combout\,
	datab => \inst2|memory_array[122][0]~q\,
	datac => \inst2|memory_array[126][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux23~18_combout\);

-- Location: FF_X53_Y44_N3
\inst2|memory_array[38][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[38][0]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[38][0]~q\);

-- Location: FF_X54_Y44_N21
\inst2|memory_array[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[22][0]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[22][0]~q\);

-- Location: FF_X53_Y44_N25
\inst2|memory_array[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[6][0]~q\);

-- Location: LCCOMB_X53_Y44_N24
\inst2|Mux23~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~20_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[22][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[6][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[22][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[6][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux23~20_combout\);

-- Location: FF_X54_Y44_N31
\inst2|memory_array[54][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[54][0]~q\);

-- Location: LCCOMB_X54_Y44_N30
\inst2|Mux23~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~21_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux23~20_combout\ & ((\inst2|memory_array[54][0]~q\))) # (!\inst2|Mux23~20_combout\ & (\inst2|memory_array[38][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux23~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[38][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[54][0]~q\,
	datad => \inst2|Mux23~20_combout\,
	combout => \inst2|Mux23~21_combout\);

-- Location: FF_X52_Y46_N11
\inst2|memory_array[42][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[42][0]~feeder_combout\,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[42][0]~q\);

-- Location: FF_X53_Y46_N5
\inst2|memory_array[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[26][0]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[26][0]~q\);

-- Location: FF_X53_Y46_N27
\inst2|memory_array[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[10][0]~q\);

-- Location: LCCOMB_X53_Y46_N26
\inst2|Mux23~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~22_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[26][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[10][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[26][0]~q\,
	datac => \inst2|memory_array[10][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux23~22_combout\);

-- Location: FF_X52_Y46_N13
\inst2|memory_array[58][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[58][0]~q\);

-- Location: LCCOMB_X52_Y46_N12
\inst2|Mux23~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~23_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux23~22_combout\ & (\inst2|memory_array[58][0]~q\)) # (!\inst2|Mux23~22_combout\ & ((\inst2|memory_array[42][0]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux23~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux23~22_combout\,
	datac => \inst2|memory_array[58][0]~q\,
	datad => \inst2|memory_array[42][0]~q\,
	combout => \inst2|Mux23~23_combout\);

-- Location: FF_X60_Y43_N21
\inst2|memory_array[34][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[34][0]~feeder_combout\,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[34][0]~q\);

-- Location: FF_X59_Y43_N13
\inst2|memory_array[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[18][0]~feeder_combout\,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[18][0]~q\);

-- Location: FF_X59_Y43_N11
\inst2|memory_array[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[2][0]~q\);

-- Location: LCCOMB_X59_Y43_N10
\inst2|Mux23~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~24_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[18][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[2][0]~q\,
	datad => \inst2|memory_array[18][0]~q\,
	combout => \inst2|Mux23~24_combout\);

-- Location: FF_X60_Y43_N7
\inst2|memory_array[50][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[50][0]~q\);

-- Location: LCCOMB_X60_Y43_N6
\inst2|Mux23~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~25_combout\ = (\inst2|Mux23~24_combout\ & (((\inst2|memory_array[50][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux23~24_combout\ & (\inst2|memory_array[34][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~24_combout\,
	datab => \inst2|memory_array[34][0]~q\,
	datac => \inst2|memory_array[50][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux23~25_combout\);

-- Location: LCCOMB_X60_Y43_N24
\inst2|Mux23~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux23~23_combout\) # ((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((!\inst6|PR_ALU_OUT_S3\(2) & \inst2|Mux23~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~23_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux23~25_combout\,
	combout => \inst2|Mux23~26_combout\);

-- Location: FF_X56_Y47_N23
\inst2|memory_array[46][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[46][0]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[46][0]~q\);

-- Location: FF_X55_Y47_N21
\inst2|memory_array[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[30][0]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[30][0]~q\);

-- Location: FF_X55_Y47_N23
\inst2|memory_array[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[14][0]~q\);

-- Location: LCCOMB_X55_Y47_N22
\inst2|Mux23~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~27_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[30][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[14][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[30][0]~q\,
	datac => \inst2|memory_array[14][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux23~27_combout\);

-- Location: FF_X56_Y47_N17
\inst2|memory_array[62][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[62][0]~q\);

-- Location: LCCOMB_X56_Y47_N16
\inst2|Mux23~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~28_combout\ = (\inst2|Mux23~27_combout\ & (((\inst2|memory_array[62][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux23~27_combout\ & (\inst2|memory_array[46][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[46][0]~q\,
	datab => \inst2|Mux23~27_combout\,
	datac => \inst2|memory_array[62][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux23~28_combout\);

-- Location: LCCOMB_X60_Y43_N2
\inst2|Mux23~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~29_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux23~26_combout\ & (\inst2|Mux23~28_combout\)) # (!\inst2|Mux23~26_combout\ & ((\inst2|Mux23~21_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux23~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~28_combout\,
	datab => \inst2|Mux23~21_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux23~26_combout\,
	combout => \inst2|Mux23~29_combout\);

-- Location: FF_X61_Y41_N13
\inst2|memory_array[214][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[214][0]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[214][0]~q\);

-- Location: FF_X61_Y41_N7
\inst2|memory_array[198][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[198][0]~q\);

-- Location: LCCOMB_X61_Y41_N6
\inst2|Mux23~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~31_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[214][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[198][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[214][0]~q\,
	datac => \inst2|memory_array[198][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux23~31_combout\);

-- Location: FF_X65_Y38_N1
\inst2|memory_array[218][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[218][0]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[218][0]~q\);

-- Location: FF_X65_Y39_N5
\inst2|memory_array[202][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[202][0]~q\);

-- Location: LCCOMB_X65_Y39_N4
\inst2|Mux23~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~33_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[218][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[202][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[218][0]~q\,
	datac => \inst2|memory_array[202][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux23~33_combout\);

-- Location: FF_X66_Y38_N9
\inst2|memory_array[210][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[210][0]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[210][0]~q\);

-- Location: FF_X63_Y39_N3
\inst2|memory_array[238][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[238][0]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[238][0]~q\);

-- Location: FF_X61_Y46_N23
\inst2|memory_array[254][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[254][0]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[254][0]~q\);

-- Location: FF_X59_Y42_N31
\inst2|memory_array[101][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[101][7]~q\);

-- Location: FF_X57_Y46_N5
\inst2|memory_array[53][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[53][7]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[53][7]~q\);

-- Location: FF_X56_Y43_N15
\inst2|memory_array[37][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[37][7]~q\);

-- Location: LCCOMB_X56_Y43_N14
\inst2|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~0_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[53][7]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[37][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[37][7]~q\,
	datad => \inst2|memory_array[53][7]~q\,
	combout => \inst2|Mux8~0_combout\);

-- Location: FF_X60_Y42_N1
\inst2|memory_array[117][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[117][7]~feeder_combout\,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[117][7]~q\);

-- Location: LCCOMB_X59_Y42_N30
\inst2|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~1_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux8~0_combout\ & (\inst2|memory_array[117][7]~q\)) # (!\inst2|Mux8~0_combout\ & ((\inst2|memory_array[101][7]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[117][7]~q\,
	datac => \inst2|memory_array[101][7]~q\,
	datad => \inst2|Mux8~0_combout\,
	combout => \inst2|Mux8~1_combout\);

-- Location: FF_X55_Y40_N13
\inst2|memory_array[97][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[97][7]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[97][7]~q\);

-- Location: FF_X57_Y42_N23
\inst2|memory_array[125][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[125][7]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[125][7]~q\);

-- Location: FF_X62_Y38_N13
\inst2|memory_array[209][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[209][7]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[209][7]~q\);

-- Location: FF_X63_Y38_N9
\inst2|memory_array[153][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[153][7]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[153][7]~q\);

-- Location: FF_X63_Y38_N15
\inst2|memory_array[145][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[145][7]~q\);

-- Location: LCCOMB_X63_Y38_N14
\inst2|Mux8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~10_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[153][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[145][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[153][7]~q\,
	datac => \inst2|memory_array[145][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux8~10_combout\);

-- Location: FF_X62_Y38_N31
\inst2|memory_array[217][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[217][7]~q\);

-- Location: LCCOMB_X62_Y38_N30
\inst2|Mux8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~11_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux8~10_combout\ & (\inst2|memory_array[217][7]~q\)) # (!\inst2|Mux8~10_combout\ & ((\inst2|memory_array[209][7]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux8~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux8~10_combout\,
	datac => \inst2|memory_array[217][7]~q\,
	datad => \inst2|memory_array[209][7]~q\,
	combout => \inst2|Mux8~11_combout\);

-- Location: FF_X60_Y38_N21
\inst2|memory_array[197][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[197][7]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[197][7]~q\);

-- Location: FF_X68_Y43_N5
\inst2|memory_array[141][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[141][7]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[141][7]~q\);

-- Location: FF_X68_Y43_N7
\inst2|memory_array[133][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[133][7]~q\);

-- Location: LCCOMB_X68_Y43_N6
\inst2|Mux8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~12_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[141][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[133][7]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[141][7]~q\,
	datac => \inst2|memory_array[133][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux8~12_combout\);

-- Location: FF_X60_Y38_N15
\inst2|memory_array[205][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[205][7]~q\);

-- Location: LCCOMB_X60_Y38_N14
\inst2|Mux8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~13_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux8~12_combout\ & ((\inst2|memory_array[205][7]~q\))) # (!\inst2|Mux8~12_combout\ & (\inst2|memory_array[197][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[197][7]~q\,
	datac => \inst2|memory_array[205][7]~q\,
	datad => \inst2|Mux8~12_combout\,
	combout => \inst2|Mux8~13_combout\);

-- Location: FF_X65_Y37_N15
\inst2|memory_array[193][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[193][7]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[193][7]~q\);

-- Location: FF_X66_Y37_N21
\inst2|memory_array[137][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[137][7]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[137][7]~q\);

-- Location: FF_X66_Y37_N3
\inst2|memory_array[129][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[129][7]~q\);

-- Location: LCCOMB_X66_Y37_N2
\inst2|Mux8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~14_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[137][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[129][7]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[137][7]~q\,
	datac => \inst2|memory_array[129][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux8~14_combout\);

-- Location: FF_X65_Y37_N5
\inst2|memory_array[201][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[201][7]~q\);

-- Location: LCCOMB_X65_Y37_N4
\inst2|Mux8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~15_combout\ = (\inst2|Mux8~14_combout\ & (((\inst2|memory_array[201][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux8~14_combout\ & (\inst2|memory_array[193][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux8~14_combout\,
	datab => \inst2|memory_array[193][7]~q\,
	datac => \inst2|memory_array[201][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux8~15_combout\);

-- Location: LCCOMB_X61_Y37_N24
\inst2|Mux8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux8~13_combout\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux8~15_combout\,
	datad => \inst2|Mux8~13_combout\,
	combout => \inst2|Mux8~16_combout\);

-- Location: FF_X60_Y37_N27
\inst2|memory_array[213][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[213][7]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[213][7]~q\);

-- Location: FF_X68_Y45_N17
\inst2|memory_array[157][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[157][7]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[157][7]~q\);

-- Location: FF_X68_Y45_N23
\inst2|memory_array[149][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[149][7]~q\);

-- Location: LCCOMB_X68_Y45_N22
\inst2|Mux8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~17_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[157][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[149][7]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[157][7]~q\,
	datac => \inst2|memory_array[149][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux8~17_combout\);

-- Location: FF_X60_Y37_N5
\inst2|memory_array[221][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[221][7]~q\);

-- Location: LCCOMB_X60_Y37_N4
\inst2|Mux8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~18_combout\ = (\inst2|Mux8~17_combout\ & (((\inst2|memory_array[221][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux8~17_combout\ & (\inst2|memory_array[213][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[213][7]~q\,
	datab => \inst2|Mux8~17_combout\,
	datac => \inst2|memory_array[221][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux8~18_combout\);

-- Location: LCCOMB_X61_Y37_N22
\inst2|Mux8~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~19_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux8~16_combout\ & (\inst2|Mux8~18_combout\)) # (!\inst2|Mux8~16_combout\ & ((\inst2|Mux8~11_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux8~18_combout\,
	datac => \inst2|Mux8~11_combout\,
	datad => \inst2|Mux8~16_combout\,
	combout => \inst2|Mux8~19_combout\);

-- Location: FF_X54_Y40_N7
\inst2|memory_array[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[13][7]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[13][7]~q\);

-- Location: FF_X54_Y39_N11
\inst2|memory_array[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[9][7]~q\);

-- Location: LCCOMB_X54_Y39_N10
\inst2|Mux8~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~20_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[13][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[9][7]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[13][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[9][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux8~20_combout\);

-- Location: FF_X53_Y37_N13
\inst2|memory_array[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[21][7]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[21][7]~q\);

-- Location: FF_X53_Y37_N11
\inst2|memory_array[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[17][7]~q\);

-- Location: LCCOMB_X53_Y37_N10
\inst2|Mux8~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~22_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[21][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[17][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[21][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[17][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux8~22_combout\);

-- Location: FF_X56_Y39_N17
\inst2|memory_array[89][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[89][7]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[89][7]~q\);

-- Location: FF_X53_Y43_N27
\inst2|memory_array[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[29][7]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[29][7]~q\);

-- Location: FF_X53_Y39_N11
\inst2|memory_array[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[25][7]~q\);

-- Location: LCCOMB_X53_Y39_N10
\inst2|Mux8~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~27_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[29][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[25][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[29][7]~q\,
	datac => \inst2|memory_array[25][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux8~27_combout\);

-- Location: FF_X57_Y39_N31
\inst2|memory_array[93][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[93][7]~q\);

-- Location: LCCOMB_X57_Y39_N30
\inst2|Mux8~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~28_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux8~27_combout\ & ((\inst2|memory_array[93][7]~q\))) # (!\inst2|Mux8~27_combout\ & (\inst2|memory_array[89][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux8~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[89][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[93][7]~q\,
	datad => \inst2|Mux8~27_combout\,
	combout => \inst2|Mux8~28_combout\);

-- Location: FF_X67_Y39_N31
\inst2|memory_array[165][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[165][7]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[165][7]~q\);

-- Location: FF_X65_Y37_N31
\inst2|memory_array[201][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[201][6]~q\);

-- Location: FF_X59_Y39_N9
\inst2|memory_array[89][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[89][6]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[89][6]~q\);

-- Location: FF_X61_Y39_N31
\inst2|memory_array[73][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[73][6]~q\);

-- Location: LCCOMB_X61_Y39_N30
\inst2|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~0_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[89][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[73][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[73][6]~q\,
	datad => \inst2|memory_array[89][6]~q\,
	combout => \inst2|Mux9~0_combout\);

-- Location: FF_X65_Y38_N23
\inst2|memory_array[217][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[217][6]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[217][6]~q\);

-- Location: LCCOMB_X65_Y37_N30
\inst2|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~1_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux9~0_combout\ & (\inst2|memory_array[217][6]~q\)) # (!\inst2|Mux9~0_combout\ & ((\inst2|memory_array[201][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[217][6]~q\,
	datac => \inst2|memory_array[201][6]~q\,
	datad => \inst2|Mux9~0_combout\,
	combout => \inst2|Mux9~1_combout\);

-- Location: FF_X59_Y37_N29
\inst2|memory_array[193][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[193][6]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[193][6]~q\);

-- Location: FF_X54_Y37_N3
\inst2|memory_array[81][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[81][6]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[81][6]~q\);

-- Location: FF_X55_Y37_N29
\inst2|memory_array[65][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[65][6]~q\);

-- Location: LCCOMB_X55_Y37_N28
\inst2|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~4_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[81][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[65][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[65][6]~q\,
	datad => \inst2|memory_array[81][6]~q\,
	combout => \inst2|Mux9~4_combout\);

-- Location: FF_X59_Y37_N3
\inst2|memory_array[209][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[209][6]~q\);

-- Location: LCCOMB_X59_Y37_N2
\inst2|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~5_combout\ = (\inst2|Mux9~4_combout\ & (((\inst2|memory_array[209][6]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux9~4_combout\ & (\inst2|memory_array[193][6]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux9~4_combout\,
	datab => \inst2|memory_array[193][6]~q\,
	datac => \inst2|memory_array[209][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux9~5_combout\);

-- Location: FF_X56_Y38_N31
\inst2|memory_array[93][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[93][6]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[93][6]~q\);

-- Location: FF_X61_Y38_N21
\inst2|memory_array[221][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[221][6]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[221][6]~q\);

-- Location: FF_X67_Y42_N29
\inst2|memory_array[169][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[169][6]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[169][6]~q\);

-- Location: FF_X54_Y47_N5
\inst2|memory_array[45][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[45][6]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[45][6]~q\);

-- Location: FF_X55_Y46_N19
\inst2|memory_array[41][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[41][6]~q\);

-- Location: LCCOMB_X55_Y46_N18
\inst2|Mux9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~10_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[45][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[41][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[41][6]~q\,
	datad => \inst2|memory_array[45][6]~q\,
	combout => \inst2|Mux9~10_combout\);

-- Location: FF_X67_Y42_N23
\inst2|memory_array[173][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[173][6]~q\);

-- Location: LCCOMB_X67_Y42_N22
\inst2|Mux9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~11_combout\ = (\inst2|Mux9~10_combout\ & (((\inst2|memory_array[173][6]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux9~10_combout\ & (\inst2|memory_array[169][6]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux9~10_combout\,
	datab => \inst2|memory_array[169][6]~q\,
	datac => \inst2|memory_array[173][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux9~11_combout\);

-- Location: FF_X61_Y43_N13
\inst2|memory_array[177][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[177][6]~feeder_combout\,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[177][6]~q\);

-- Location: FF_X57_Y46_N3
\inst2|memory_array[53][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[53][6]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[53][6]~q\);

-- Location: FF_X57_Y46_N9
\inst2|memory_array[49][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[49][6]~q\);

-- Location: LCCOMB_X57_Y46_N8
\inst2|Mux9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~12_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[53][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[49][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[49][6]~q\,
	datad => \inst2|memory_array[53][6]~q\,
	combout => \inst2|Mux9~12_combout\);

-- Location: FF_X61_Y43_N15
\inst2|memory_array[181][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[181][6]~q\);

-- Location: LCCOMB_X61_Y43_N14
\inst2|Mux9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~13_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux9~12_combout\ & ((\inst2|memory_array[181][6]~q\))) # (!\inst2|Mux9~12_combout\ & (\inst2|memory_array[177][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[177][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[181][6]~q\,
	datad => \inst2|Mux9~12_combout\,
	combout => \inst2|Mux9~13_combout\);

-- Location: FF_X67_Y45_N13
\inst2|memory_array[161][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[161][6]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[161][6]~q\);

-- Location: FF_X65_Y46_N11
\inst2|memory_array[185][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[185][6]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[185][6]~q\);

-- Location: FF_X54_Y47_N31
\inst2|memory_array[61][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[61][6]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[61][6]~q\);

-- Location: FF_X54_Y42_N21
\inst2|memory_array[145][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[145][6]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[145][6]~q\);

-- Location: FF_X52_Y45_N17
\inst2|memory_array[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[25][6]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[25][6]~q\);

-- Location: FF_X52_Y45_N7
\inst2|memory_array[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[17][6]~q\);

-- Location: LCCOMB_X52_Y45_N6
\inst2|Mux9~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~20_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[25][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[17][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[25][6]~q\,
	datac => \inst2|memory_array[17][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux9~20_combout\);

-- Location: FF_X56_Y45_N31
\inst2|memory_array[153][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[153][6]~q\);

-- Location: LCCOMB_X56_Y45_N30
\inst2|Mux9~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~21_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux9~20_combout\ & ((\inst2|memory_array[153][6]~q\))) # (!\inst2|Mux9~20_combout\ & (\inst2|memory_array[145][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux9~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[145][6]~q\,
	datac => \inst2|memory_array[153][6]~q\,
	datad => \inst2|Mux9~20_combout\,
	combout => \inst2|Mux9~21_combout\);

-- Location: FF_X66_Y47_N25
\inst2|memory_array[133][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[133][6]~feeder_combout\,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[133][6]~q\);

-- Location: FF_X57_Y47_N17
\inst2|memory_array[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[13][6]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[13][6]~q\);

-- Location: FF_X57_Y47_N31
\inst2|memory_array[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[5][6]~q\);

-- Location: LCCOMB_X57_Y47_N30
\inst2|Mux9~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~22_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[13][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[5][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[5][6]~q\,
	datad => \inst2|memory_array[13][6]~q\,
	combout => \inst2|Mux9~22_combout\);

-- Location: FF_X58_Y47_N13
\inst2|memory_array[141][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[141][6]~q\);

-- Location: LCCOMB_X58_Y47_N12
\inst2|Mux9~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~23_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux9~22_combout\ & ((\inst2|memory_array[141][6]~q\))) # (!\inst2|Mux9~22_combout\ & (\inst2|memory_array[133][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux9~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[133][6]~q\,
	datac => \inst2|memory_array[141][6]~q\,
	datad => \inst2|Mux9~22_combout\,
	combout => \inst2|Mux9~23_combout\);

-- Location: FF_X59_Y45_N1
\inst2|memory_array[129][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[129][6]~feeder_combout\,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[129][6]~q\);

-- Location: FF_X60_Y47_N5
\inst2|memory_array[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[9][6]~feeder_combout\,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[9][6]~q\);

-- Location: FF_X60_Y47_N23
\inst2|memory_array[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[1][6]~q\);

-- Location: LCCOMB_X60_Y47_N22
\inst2|Mux9~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~24_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[9][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[1][6]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[9][6]~q\,
	datac => \inst2|memory_array[1][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux9~24_combout\);

-- Location: FF_X59_Y45_N3
\inst2|memory_array[137][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[137][6]~q\);

-- Location: LCCOMB_X59_Y45_N2
\inst2|Mux9~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~25_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux9~24_combout\ & (\inst2|memory_array[137][6]~q\)) # (!\inst2|Mux9~24_combout\ & ((\inst2|memory_array[129][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux9~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux9~24_combout\,
	datac => \inst2|memory_array[137][6]~q\,
	datad => \inst2|memory_array[129][6]~q\,
	combout => \inst2|Mux9~25_combout\);

-- Location: LCCOMB_X59_Y45_N12
\inst2|Mux9~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux9~23_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((!\inst6|PR_ALU_OUT_S3\(4) & \inst2|Mux9~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux9~23_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux9~25_combout\,
	combout => \inst2|Mux9~26_combout\);

-- Location: FF_X54_Y45_N5
\inst2|memory_array[149][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[149][6]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[149][6]~q\);

-- Location: FF_X53_Y45_N1
\inst2|memory_array[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[29][6]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[29][6]~q\);

-- Location: FF_X53_Y45_N11
\inst2|memory_array[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[21][6]~q\);

-- Location: LCCOMB_X53_Y45_N10
\inst2|Mux9~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~27_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[29][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[21][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[21][6]~q\,
	datad => \inst2|memory_array[29][6]~q\,
	combout => \inst2|Mux9~27_combout\);

-- Location: FF_X54_Y45_N23
\inst2|memory_array[157][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[157][6]~q\);

-- Location: LCCOMB_X54_Y45_N22
\inst2|Mux9~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~28_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux9~27_combout\ & ((\inst2|memory_array[157][6]~q\))) # (!\inst2|Mux9~27_combout\ & (\inst2|memory_array[149][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux9~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[149][6]~q\,
	datac => \inst2|memory_array[157][6]~q\,
	datad => \inst2|Mux9~27_combout\,
	combout => \inst2|Mux9~28_combout\);

-- Location: LCCOMB_X59_Y45_N10
\inst2|Mux9~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~29_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux9~26_combout\ & ((\inst2|Mux9~28_combout\))) # (!\inst2|Mux9~26_combout\ & (\inst2|Mux9~21_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux9~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux9~21_combout\,
	datab => \inst2|Mux9~28_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux9~26_combout\,
	combout => \inst2|Mux9~29_combout\);

-- Location: FF_X62_Y42_N27
\inst2|memory_array[241][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[241][6]~q\);

-- Location: FF_X58_Y46_N15
\inst2|memory_array[121][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[121][6]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[121][6]~q\);

-- Location: FF_X62_Y42_N9
\inst2|memory_array[113][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[113][6]~q\);

-- Location: LCCOMB_X62_Y42_N8
\inst2|Mux9~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~31_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[121][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[113][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[121][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[113][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux9~31_combout\);

-- Location: FF_X66_Y42_N1
\inst2|memory_array[249][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[249][6]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[249][6]~q\);

-- Location: LCCOMB_X62_Y42_N26
\inst2|Mux9~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~32_combout\ = (\inst2|Mux9~31_combout\ & ((\inst2|memory_array[249][6]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux9~31_combout\ & (((\inst2|memory_array[241][6]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[249][6]~q\,
	datab => \inst2|Mux9~31_combout\,
	datac => \inst2|memory_array[241][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux9~32_combout\);

-- Location: FF_X63_Y39_N1
\inst2|memory_array[229][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[229][6]~feeder_combout\,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[229][6]~q\);

-- Location: FF_X58_Y39_N13
\inst2|memory_array[109][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[109][6]~feeder_combout\,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[109][6]~q\);

-- Location: FF_X58_Y41_N21
\inst2|memory_array[101][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[101][6]~q\);

-- Location: LCCOMB_X58_Y41_N20
\inst2|Mux9~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~33_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[109][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[101][6]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[109][6]~q\,
	datac => \inst2|memory_array[101][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux9~33_combout\);

-- Location: FF_X63_Y40_N11
\inst2|memory_array[237][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[237][6]~q\);

-- Location: LCCOMB_X63_Y40_N10
\inst2|Mux9~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~34_combout\ = (\inst2|Mux9~33_combout\ & (((\inst2|memory_array[237][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux9~33_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[229][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux9~33_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[237][6]~q\,
	datad => \inst2|memory_array[229][6]~q\,
	combout => \inst2|Mux9~34_combout\);

-- Location: FF_X62_Y40_N15
\inst2|memory_array[225][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[225][6]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[225][6]~q\);

-- Location: FF_X58_Y40_N1
\inst2|memory_array[105][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[105][6]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[105][6]~q\);

-- Location: FF_X58_Y40_N23
\inst2|memory_array[97][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[97][6]~q\);

-- Location: LCCOMB_X58_Y40_N22
\inst2|Mux9~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~35_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[105][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[97][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[97][6]~q\,
	datad => \inst2|memory_array[105][6]~q\,
	combout => \inst2|Mux9~35_combout\);

-- Location: FF_X62_Y40_N25
\inst2|memory_array[233][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[233][6]~q\);

-- Location: LCCOMB_X62_Y40_N24
\inst2|Mux9~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~36_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux9~35_combout\ & ((\inst2|memory_array[233][6]~q\))) # (!\inst2|Mux9~35_combout\ & (\inst2|memory_array[225][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux9~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[225][6]~q\,
	datac => \inst2|memory_array[233][6]~q\,
	datad => \inst2|Mux9~35_combout\,
	combout => \inst2|Mux9~36_combout\);

-- Location: LCCOMB_X63_Y40_N0
\inst2|Mux9~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~37_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(4)) # (\inst2|Mux9~34_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux9~36_combout\ & (!\inst6|PR_ALU_OUT_S3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux9~36_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux9~34_combout\,
	combout => \inst2|Mux9~37_combout\);

-- Location: FF_X62_Y46_N7
\inst2|memory_array[245][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[245][6]~q\);

-- Location: FF_X58_Y39_N27
\inst2|memory_array[125][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[125][6]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[125][6]~q\);

-- Location: FF_X60_Y42_N7
\inst2|memory_array[117][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[117][6]~q\);

-- Location: LCCOMB_X60_Y42_N6
\inst2|Mux9~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~38_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[125][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[117][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[125][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[117][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux9~38_combout\);

-- Location: FF_X62_Y46_N11
\inst2|memory_array[253][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[253][6]~q\);

-- Location: LCCOMB_X62_Y46_N6
\inst2|Mux9~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~39_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux9~38_combout\ & (\inst2|memory_array[253][6]~q\)) # (!\inst2|Mux9~38_combout\ & ((\inst2|memory_array[245][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[253][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[245][6]~q\,
	datad => \inst2|Mux9~38_combout\,
	combout => \inst2|Mux9~39_combout\);

-- Location: LCCOMB_X62_Y45_N2
\inst2|Mux9~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~40_combout\ = (\inst2|Mux9~37_combout\ & (((\inst2|Mux9~39_combout\) # (!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux9~37_combout\ & (\inst2|Mux9~32_combout\ & ((\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux9~32_combout\,
	datab => \inst2|Mux9~37_combout\,
	datac => \inst2|Mux9~39_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux9~40_combout\);

-- Location: FF_X58_Y45_N11
\inst2|memory_array[177][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[177][5]~q\);

-- Location: FF_X60_Y45_N27
\inst2|memory_array[153][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[153][5]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[153][5]~q\);

-- Location: FF_X57_Y45_N13
\inst2|memory_array[145][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[145][5]~q\);

-- Location: LCCOMB_X57_Y45_N12
\inst2|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~0_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[153][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[145][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[153][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[145][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux10~0_combout\);

-- Location: FF_X58_Y42_N7
\inst2|memory_array[185][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[185][5]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[185][5]~q\);

-- Location: LCCOMB_X58_Y45_N10
\inst2|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~1_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux10~0_combout\ & (\inst2|memory_array[185][5]~q\)) # (!\inst2|Mux10~0_combout\ & ((\inst2|memory_array[177][5]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[185][5]~q\,
	datac => \inst2|memory_array[177][5]~q\,
	datad => \inst2|Mux10~0_combout\,
	combout => \inst2|Mux10~1_combout\);

-- Location: FF_X67_Y45_N17
\inst2|memory_array[165][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[165][5]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[165][5]~q\);

-- Location: FF_X68_Y43_N21
\inst2|memory_array[141][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[141][5]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[141][5]~q\);

-- Location: FF_X68_Y43_N27
\inst2|memory_array[133][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[133][5]~q\);

-- Location: LCCOMB_X68_Y43_N26
\inst2|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~2_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[141][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[133][5]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[141][5]~q\,
	datac => \inst2|memory_array[133][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux10~2_combout\);

-- Location: FF_X67_Y42_N13
\inst2|memory_array[173][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[173][5]~q\);

-- Location: LCCOMB_X67_Y42_N12
\inst2|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~3_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux10~2_combout\ & ((\inst2|memory_array[173][5]~q\))) # (!\inst2|Mux10~2_combout\ & (\inst2|memory_array[165][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[165][5]~q\,
	datac => \inst2|memory_array[173][5]~q\,
	datad => \inst2|Mux10~2_combout\,
	combout => \inst2|Mux10~3_combout\);

-- Location: FF_X68_Y38_N25
\inst2|memory_array[161][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[161][5]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[161][5]~q\);

-- Location: FF_X68_Y44_N25
\inst2|memory_array[137][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[137][5]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[137][5]~q\);

-- Location: FF_X68_Y44_N19
\inst2|memory_array[129][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[129][5]~q\);

-- Location: LCCOMB_X68_Y44_N18
\inst2|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~4_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[137][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[129][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[129][5]~q\,
	datad => \inst2|memory_array[137][5]~q\,
	combout => \inst2|Mux10~4_combout\);

-- Location: FF_X67_Y42_N7
\inst2|memory_array[169][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[169][5]~q\);

-- Location: LCCOMB_X67_Y42_N6
\inst2|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~5_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux10~4_combout\ & (\inst2|memory_array[169][5]~q\)) # (!\inst2|Mux10~4_combout\ & ((\inst2|memory_array[161][5]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux10~4_combout\,
	datac => \inst2|memory_array[169][5]~q\,
	datad => \inst2|memory_array[161][5]~q\,
	combout => \inst2|Mux10~5_combout\);

-- Location: LCCOMB_X59_Y45_N28
\inst2|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux10~3_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((!\inst6|PR_ALU_OUT_S3\(4) & \inst2|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux10~3_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux10~5_combout\,
	combout => \inst2|Mux10~6_combout\);

-- Location: FF_X61_Y45_N13
\inst2|memory_array[181][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[181][5]~q\);

-- Location: FF_X61_Y44_N17
\inst2|memory_array[157][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[157][5]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[157][5]~q\);

-- Location: FF_X61_Y44_N23
\inst2|memory_array[149][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[149][5]~q\);

-- Location: LCCOMB_X61_Y44_N22
\inst2|Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~7_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[157][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[149][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[149][5]~q\,
	datad => \inst2|memory_array[157][5]~q\,
	combout => \inst2|Mux10~7_combout\);

-- Location: FF_X65_Y46_N31
\inst2|memory_array[189][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[189][5]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[189][5]~q\);

-- Location: LCCOMB_X61_Y45_N12
\inst2|Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~8_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux10~7_combout\ & ((\inst2|memory_array[189][5]~q\))) # (!\inst2|Mux10~7_combout\ & (\inst2|memory_array[181][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux10~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux10~7_combout\,
	datac => \inst2|memory_array[181][5]~q\,
	datad => \inst2|memory_array[189][5]~q\,
	combout => \inst2|Mux10~8_combout\);

-- Location: LCCOMB_X59_Y45_N6
\inst2|Mux10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~9_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux10~6_combout\ & ((\inst2|Mux10~8_combout\))) # (!\inst2|Mux10~6_combout\ & (\inst2|Mux10~1_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux10~1_combout\,
	datab => \inst2|Mux10~8_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux10~6_combout\,
	combout => \inst2|Mux10~9_combout\);

-- Location: FF_X55_Y42_N5
\inst2|memory_array[105][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[105][5]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[105][5]~q\);

-- Location: FF_X55_Y38_N11
\inst2|memory_array[77][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[77][5]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[77][5]~q\);

-- Location: FF_X55_Y38_N25
\inst2|memory_array[73][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[73][5]~q\);

-- Location: LCCOMB_X55_Y38_N24
\inst2|Mux10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~10_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[77][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[73][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[73][5]~q\,
	datad => \inst2|memory_array[77][5]~q\,
	combout => \inst2|Mux10~10_combout\);

-- Location: FF_X55_Y42_N23
\inst2|memory_array[109][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[109][5]~q\);

-- Location: LCCOMB_X55_Y42_N22
\inst2|Mux10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~11_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux10~10_combout\ & ((\inst2|memory_array[109][5]~q\))) # (!\inst2|Mux10~10_combout\ & (\inst2|memory_array[105][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[105][5]~q\,
	datac => \inst2|memory_array[109][5]~q\,
	datad => \inst2|Mux10~10_combout\,
	combout => \inst2|Mux10~11_combout\);

-- Location: FF_X52_Y40_N17
\inst2|memory_array[113][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[113][5]~feeder_combout\,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[113][5]~q\);

-- Location: FF_X52_Y41_N21
\inst2|memory_array[85][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[85][5]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[85][5]~q\);

-- Location: FF_X52_Y41_N31
\inst2|memory_array[81][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[81][5]~q\);

-- Location: LCCOMB_X52_Y41_N30
\inst2|Mux10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[85][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[81][5]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[85][5]~q\,
	datac => \inst2|memory_array[81][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux10~12_combout\);

-- Location: FF_X52_Y40_N27
\inst2|memory_array[117][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[117][5]~q\);

-- Location: LCCOMB_X52_Y40_N26
\inst2|Mux10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~13_combout\ = (\inst2|Mux10~12_combout\ & (((\inst2|memory_array[117][5]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux10~12_combout\ & (\inst2|memory_array[113][5]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux10~12_combout\,
	datab => \inst2|memory_array[113][5]~q\,
	datac => \inst2|memory_array[117][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux10~13_combout\);

-- Location: FF_X53_Y40_N23
\inst2|memory_array[97][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[97][5]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[97][5]~q\);

-- Location: FF_X53_Y38_N21
\inst2|memory_array[69][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[69][5]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[69][5]~q\);

-- Location: FF_X53_Y38_N7
\inst2|memory_array[65][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[65][5]~q\);

-- Location: LCCOMB_X53_Y38_N6
\inst2|Mux10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[69][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[65][5]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[69][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[65][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux10~14_combout\);

-- Location: FF_X53_Y40_N29
\inst2|memory_array[101][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[101][5]~q\);

-- Location: LCCOMB_X53_Y40_N28
\inst2|Mux10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~15_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux10~14_combout\ & ((\inst2|memory_array[101][5]~q\))) # (!\inst2|Mux10~14_combout\ & (\inst2|memory_array[97][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[97][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[101][5]~q\,
	datad => \inst2|Mux10~14_combout\,
	combout => \inst2|Mux10~15_combout\);

-- Location: LCCOMB_X53_Y40_N14
\inst2|Mux10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux10~13_combout\) # (\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux10~15_combout\ & ((!\inst6|PR_ALU_OUT_S3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux10~15_combout\,
	datac => \inst2|Mux10~13_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux10~16_combout\);

-- Location: FF_X59_Y46_N19
\inst2|memory_array[121][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[121][5]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[121][5]~q\);

-- Location: FF_X57_Y39_N17
\inst2|memory_array[93][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[93][5]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[93][5]~q\);

-- Location: FF_X59_Y39_N19
\inst2|memory_array[89][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[89][5]~q\);

-- Location: LCCOMB_X59_Y39_N18
\inst2|Mux10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~17_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[93][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[89][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[89][5]~q\,
	datad => \inst2|memory_array[93][5]~q\,
	combout => \inst2|Mux10~17_combout\);

-- Location: FF_X59_Y46_N1
\inst2|memory_array[125][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[125][5]~q\);

-- Location: LCCOMB_X59_Y46_N0
\inst2|Mux10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~18_combout\ = (\inst2|Mux10~17_combout\ & (((\inst2|memory_array[125][5]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux10~17_combout\ & (\inst2|memory_array[121][5]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux10~17_combout\,
	datab => \inst2|memory_array[121][5]~q\,
	datac => \inst2|memory_array[125][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux10~18_combout\);

-- Location: LCCOMB_X56_Y44_N8
\inst2|Mux10~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux10~16_combout\ & ((\inst2|Mux10~18_combout\))) # (!\inst2|Mux10~16_combout\ & (\inst2|Mux10~11_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux10~11_combout\,
	datab => \inst2|Mux10~18_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux10~16_combout\,
	combout => \inst2|Mux10~19_combout\);

-- Location: FF_X53_Y44_N11
\inst2|memory_array[37][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[37][5]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[37][5]~q\);

-- Location: FF_X54_Y44_N17
\inst2|memory_array[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[21][5]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[21][5]~q\);

-- Location: FF_X53_Y44_N29
\inst2|memory_array[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[5][5]~q\);

-- Location: LCCOMB_X53_Y44_N28
\inst2|Mux10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~20_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[21][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[5][5]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[21][5]~q\,
	datac => \inst2|memory_array[5][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux10~20_combout\);

-- Location: FF_X54_Y44_N19
\inst2|memory_array[53][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[53][5]~q\);

-- Location: LCCOMB_X54_Y44_N18
\inst2|Mux10~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~21_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux10~20_combout\ & ((\inst2|memory_array[53][5]~q\))) # (!\inst2|Mux10~20_combout\ & (\inst2|memory_array[37][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[37][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[53][5]~q\,
	datad => \inst2|Mux10~20_combout\,
	combout => \inst2|Mux10~21_combout\);

-- Location: FF_X54_Y46_N23
\inst2|memory_array[41][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[41][5]~feeder_combout\,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[41][5]~q\);

-- Location: FF_X53_Y46_N21
\inst2|memory_array[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[25][5]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[25][5]~q\);

-- Location: FF_X53_Y46_N31
\inst2|memory_array[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[9][5]~q\);

-- Location: LCCOMB_X53_Y46_N30
\inst2|Mux10~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~22_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[25][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[9][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[9][5]~q\,
	datad => \inst2|memory_array[25][5]~q\,
	combout => \inst2|Mux10~22_combout\);

-- Location: FF_X54_Y46_N29
\inst2|memory_array[57][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[57][5]~q\);

-- Location: LCCOMB_X54_Y46_N28
\inst2|Mux10~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~23_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux10~22_combout\ & ((\inst2|memory_array[57][5]~q\))) # (!\inst2|Mux10~22_combout\ & (\inst2|memory_array[41][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux10~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[41][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[57][5]~q\,
	datad => \inst2|Mux10~22_combout\,
	combout => \inst2|Mux10~23_combout\);

-- Location: FF_X59_Y44_N17
\inst2|memory_array[33][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[33][5]~feeder_combout\,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[33][5]~q\);

-- Location: FF_X59_Y43_N25
\inst2|memory_array[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[17][5]~feeder_combout\,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[17][5]~q\);

-- Location: FF_X59_Y43_N23
\inst2|memory_array[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[1][5]~q\);

-- Location: LCCOMB_X59_Y43_N22
\inst2|Mux10~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~24_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[17][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[1][5]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[17][5]~q\,
	datac => \inst2|memory_array[1][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux10~24_combout\);

-- Location: FF_X59_Y44_N23
\inst2|memory_array[49][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[49][5]~q\);

-- Location: LCCOMB_X59_Y44_N22
\inst2|Mux10~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~25_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux10~24_combout\ & ((\inst2|memory_array[49][5]~q\))) # (!\inst2|Mux10~24_combout\ & (\inst2|memory_array[33][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux10~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[33][5]~q\,
	datac => \inst2|memory_array[49][5]~q\,
	datad => \inst2|Mux10~24_combout\,
	combout => \inst2|Mux10~25_combout\);

-- Location: LCCOMB_X58_Y44_N28
\inst2|Mux10~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|Mux10~23_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux10~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux10~23_combout\,
	datad => \inst2|Mux10~25_combout\,
	combout => \inst2|Mux10~26_combout\);

-- Location: FF_X56_Y47_N27
\inst2|memory_array[45][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[45][5]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[45][5]~q\);

-- Location: FF_X54_Y41_N17
\inst2|memory_array[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[29][5]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[29][5]~q\);

-- Location: FF_X54_Y40_N9
\inst2|memory_array[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[13][5]~q\);

-- Location: LCCOMB_X54_Y40_N8
\inst2|Mux10~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~27_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[29][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[13][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[29][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[13][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux10~27_combout\);

-- Location: FF_X55_Y43_N1
\inst2|memory_array[61][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[61][5]~q\);

-- Location: LCCOMB_X55_Y43_N0
\inst2|Mux10~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~28_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux10~27_combout\ & ((\inst2|memory_array[61][5]~q\))) # (!\inst2|Mux10~27_combout\ & (\inst2|memory_array[45][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux10~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[45][5]~q\,
	datac => \inst2|memory_array[61][5]~q\,
	datad => \inst2|Mux10~27_combout\,
	combout => \inst2|Mux10~28_combout\);

-- Location: LCCOMB_X57_Y44_N6
\inst2|Mux10~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~29_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux10~26_combout\ & ((\inst2|Mux10~28_combout\))) # (!\inst2|Mux10~26_combout\ & (\inst2|Mux10~21_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux10~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux10~21_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux10~28_combout\,
	datad => \inst2|Mux10~26_combout\,
	combout => \inst2|Mux10~29_combout\);

-- Location: LCCOMB_X56_Y44_N14
\inst2|Mux10~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~30_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux10~19_combout\) # (\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux10~29_combout\ & ((!\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux10~29_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux10~19_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux10~30_combout\);

-- Location: FF_X61_Y41_N9
\inst2|memory_array[213][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[213][5]~q\);

-- Location: FF_X62_Y41_N17
\inst2|memory_array[229][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[229][5]~feeder_combout\,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[229][5]~q\);

-- Location: FF_X61_Y41_N23
\inst2|memory_array[197][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[197][5]~q\);

-- Location: LCCOMB_X61_Y41_N22
\inst2|Mux10~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~31_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[229][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[197][5]~q\ & !\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[229][5]~q\,
	datac => \inst2|memory_array[197][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux10~31_combout\);

-- Location: FF_X62_Y41_N23
\inst2|memory_array[245][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[245][5]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[245][5]~q\);

-- Location: LCCOMB_X61_Y41_N8
\inst2|Mux10~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~32_combout\ = (\inst2|Mux10~31_combout\ & ((\inst2|memory_array[245][5]~q\) # ((!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux10~31_combout\ & (((\inst2|memory_array[213][5]~q\ & \inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux10~31_combout\,
	datab => \inst2|memory_array[245][5]~q\,
	datac => \inst2|memory_array[213][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux10~32_combout\);

-- Location: FF_X66_Y44_N21
\inst2|memory_array[233][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[233][5]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[233][5]~q\);

-- Location: FF_X62_Y38_N17
\inst2|memory_array[217][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[217][5]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[217][5]~q\);

-- Location: FF_X67_Y37_N17
\inst2|memory_array[201][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[201][5]~q\);

-- Location: LCCOMB_X67_Y37_N16
\inst2|Mux10~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~33_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[217][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[201][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[201][5]~q\,
	datad => \inst2|memory_array[217][5]~q\,
	combout => \inst2|Mux10~33_combout\);

-- Location: FF_X66_Y42_N31
\inst2|memory_array[249][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[249][5]~q\);

-- Location: LCCOMB_X66_Y42_N30
\inst2|Mux10~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~34_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux10~33_combout\ & ((\inst2|memory_array[249][5]~q\))) # (!\inst2|Mux10~33_combout\ & (\inst2|memory_array[233][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux10~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[233][5]~q\,
	datac => \inst2|memory_array[249][5]~q\,
	datad => \inst2|Mux10~33_combout\,
	combout => \inst2|Mux10~34_combout\);

-- Location: FF_X63_Y43_N7
\inst2|memory_array[225][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[225][5]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[225][5]~q\);

-- Location: FF_X59_Y37_N13
\inst2|memory_array[209][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[209][5]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[209][5]~q\);

-- Location: FF_X59_Y37_N31
\inst2|memory_array[193][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[193][5]~q\);

-- Location: LCCOMB_X59_Y37_N30
\inst2|Mux10~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~35_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[209][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[193][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[193][5]~q\,
	datad => \inst2|memory_array[209][5]~q\,
	combout => \inst2|Mux10~35_combout\);

-- Location: FF_X65_Y44_N1
\inst2|memory_array[241][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[241][5]~q\);

-- Location: LCCOMB_X65_Y44_N0
\inst2|Mux10~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~36_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux10~35_combout\ & ((\inst2|memory_array[241][5]~q\))) # (!\inst2|Mux10~35_combout\ & (\inst2|memory_array[225][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux10~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[225][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[241][5]~q\,
	datad => \inst2|Mux10~35_combout\,
	combout => \inst2|Mux10~36_combout\);

-- Location: LCCOMB_X65_Y44_N22
\inst2|Mux10~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|Mux10~34_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux10~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux10~34_combout\,
	datad => \inst2|Mux10~36_combout\,
	combout => \inst2|Mux10~37_combout\);

-- Location: FF_X60_Y45_N29
\inst2|memory_array[221][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[221][5]~q\);

-- Location: FF_X66_Y44_N7
\inst2|memory_array[237][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[237][5]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[237][5]~q\);

-- Location: FF_X67_Y41_N11
\inst2|memory_array[205][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~90_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[205][5]~q\);

-- Location: LCCOMB_X67_Y41_N10
\inst2|Mux10~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~38_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[237][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[205][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[237][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[205][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux10~38_combout\);

-- Location: FF_X66_Y45_N13
\inst2|memory_array[253][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[253][5]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[253][5]~q\);

-- Location: LCCOMB_X60_Y45_N28
\inst2|Mux10~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~39_combout\ = (\inst2|Mux10~38_combout\ & (((\inst2|memory_array[253][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4)))) # (!\inst2|Mux10~38_combout\ & (\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[221][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux10~38_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[221][5]~q\,
	datad => \inst2|memory_array[253][5]~q\,
	combout => \inst2|Mux10~39_combout\);

-- Location: LCCOMB_X60_Y44_N0
\inst2|Mux10~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~40_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux10~37_combout\ & (\inst2|Mux10~39_combout\)) # (!\inst2|Mux10~37_combout\ & ((\inst2|Mux10~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux10~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux10~39_combout\,
	datab => \inst2|Mux10~32_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux10~37_combout\,
	combout => \inst2|Mux10~40_combout\);

-- Location: LCCOMB_X60_Y44_N4
\inst2|Mux10~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux10~41_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux10~30_combout\ & ((\inst2|Mux10~40_combout\))) # (!\inst2|Mux10~30_combout\ & (\inst2|Mux10~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux10~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux10~9_combout\,
	datab => \inst2|Mux10~40_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(7),
	datad => \inst2|Mux10~30_combout\,
	combout => \inst2|Mux10~41_combout\);

-- Location: FF_X58_Y41_N23
\inst2|memory_array[101][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[101][4]~q\);

-- Location: FF_X56_Y41_N25
\inst2|memory_array[53][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[53][4]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[53][4]~q\);

-- Location: FF_X55_Y41_N7
\inst2|memory_array[37][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[37][4]~q\);

-- Location: LCCOMB_X55_Y41_N6
\inst2|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~0_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[53][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[37][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[53][4]~q\,
	datac => \inst2|memory_array[37][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux11~0_combout\);

-- Location: FF_X57_Y41_N21
\inst2|memory_array[117][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[117][4]~feeder_combout\,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[117][4]~q\);

-- Location: LCCOMB_X58_Y41_N22
\inst2|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~1_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux11~0_combout\ & (\inst2|memory_array[117][4]~q\)) # (!\inst2|Mux11~0_combout\ & ((\inst2|memory_array[101][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[117][4]~q\,
	datac => \inst2|memory_array[101][4]~q\,
	datad => \inst2|Mux11~0_combout\,
	combout => \inst2|Mux11~1_combout\);

-- Location: FF_X56_Y42_N7
\inst2|memory_array[105][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[105][4]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[105][4]~q\);

-- Location: FF_X53_Y42_N9
\inst2|memory_array[57][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[57][4]~feeder_combout\,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[57][4]~q\);

-- Location: FF_X53_Y42_N7
\inst2|memory_array[41][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[41][4]~q\);

-- Location: LCCOMB_X53_Y42_N6
\inst2|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~2_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[57][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[41][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[57][4]~q\,
	datac => \inst2|memory_array[41][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux11~2_combout\);

-- Location: FF_X57_Y42_N5
\inst2|memory_array[121][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[121][4]~q\);

-- Location: LCCOMB_X57_Y42_N4
\inst2|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~3_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux11~2_combout\ & ((\inst2|memory_array[121][4]~q\))) # (!\inst2|Mux11~2_combout\ & (\inst2|memory_array[105][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[105][4]~q\,
	datac => \inst2|memory_array[121][4]~q\,
	datad => \inst2|Mux11~2_combout\,
	combout => \inst2|Mux11~3_combout\);

-- Location: FF_X58_Y41_N17
\inst2|memory_array[97][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[97][4]~q\);

-- Location: FF_X57_Y43_N9
\inst2|memory_array[49][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[49][4]~feeder_combout\,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[49][4]~q\);

-- Location: FF_X57_Y43_N19
\inst2|memory_array[33][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[33][4]~q\);

-- Location: LCCOMB_X57_Y43_N18
\inst2|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[49][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[33][4]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[49][4]~q\,
	datac => \inst2|memory_array[33][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux11~4_combout\);

-- Location: FF_X57_Y41_N15
\inst2|memory_array[113][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[113][4]~q\);

-- Location: LCCOMB_X57_Y41_N14
\inst2|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~5_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux11~4_combout\ & ((\inst2|memory_array[113][4]~q\))) # (!\inst2|Mux11~4_combout\ & (\inst2|memory_array[97][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[97][4]~q\,
	datac => \inst2|memory_array[113][4]~q\,
	datad => \inst2|Mux11~4_combout\,
	combout => \inst2|Mux11~5_combout\);

-- Location: LCCOMB_X58_Y42_N28
\inst2|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|Mux11~3_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux11~3_combout\,
	datad => \inst2|Mux11~5_combout\,
	combout => \inst2|Mux11~6_combout\);

-- Location: FF_X55_Y42_N25
\inst2|memory_array[109][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[109][4]~q\);

-- Location: FF_X55_Y43_N3
\inst2|memory_array[61][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[61][4]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[61][4]~q\);

-- Location: FF_X56_Y43_N31
\inst2|memory_array[45][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[45][4]~q\);

-- Location: LCCOMB_X56_Y43_N30
\inst2|Mux11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~7_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[61][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[45][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[45][4]~q\,
	datad => \inst2|memory_array[61][4]~q\,
	combout => \inst2|Mux11~7_combout\);

-- Location: FF_X57_Y42_N11
\inst2|memory_array[125][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[125][4]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[125][4]~q\);

-- Location: LCCOMB_X55_Y42_N24
\inst2|Mux11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~8_combout\ = (\inst2|Mux11~7_combout\ & ((\inst2|memory_array[125][4]~q\) # ((!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux11~7_combout\ & (((\inst2|memory_array[109][4]~q\ & \inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[125][4]~q\,
	datab => \inst2|Mux11~7_combout\,
	datac => \inst2|memory_array[109][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux11~8_combout\);

-- Location: LCCOMB_X58_Y42_N18
\inst2|Mux11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~9_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux11~6_combout\ & ((\inst2|Mux11~8_combout\))) # (!\inst2|Mux11~6_combout\ & (\inst2|Mux11~1_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux11~1_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux11~8_combout\,
	datad => \inst2|Mux11~6_combout\,
	combout => \inst2|Mux11~9_combout\);

-- Location: FF_X60_Y38_N29
\inst2|memory_array[197][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[197][4]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[197][4]~q\);

-- Location: FF_X63_Y37_N9
\inst2|memory_array[141][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[141][4]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[141][4]~q\);

-- Location: FF_X63_Y37_N15
\inst2|memory_array[133][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[133][4]~q\);

-- Location: LCCOMB_X63_Y37_N14
\inst2|Mux11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~10_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[141][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[133][4]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[141][4]~q\,
	datac => \inst2|memory_array[133][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux11~10_combout\);

-- Location: FF_X60_Y38_N27
\inst2|memory_array[205][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[205][4]~q\);

-- Location: LCCOMB_X60_Y38_N26
\inst2|Mux11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~11_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux11~10_combout\ & ((\inst2|memory_array[205][4]~q\))) # (!\inst2|Mux11~10_combout\ & (\inst2|memory_array[197][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[197][4]~q\,
	datac => \inst2|memory_array[205][4]~q\,
	datad => \inst2|Mux11~10_combout\,
	combout => \inst2|Mux11~11_combout\);

-- Location: FF_X62_Y38_N15
\inst2|memory_array[209][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[209][4]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[209][4]~q\);

-- Location: FF_X63_Y38_N29
\inst2|memory_array[153][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[153][4]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[153][4]~q\);

-- Location: FF_X63_Y38_N23
\inst2|memory_array[145][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[145][4]~q\);

-- Location: LCCOMB_X63_Y38_N22
\inst2|Mux11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~12_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[153][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[145][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[145][4]~q\,
	datad => \inst2|memory_array[153][4]~q\,
	combout => \inst2|Mux11~12_combout\);

-- Location: FF_X62_Y38_N25
\inst2|memory_array[217][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[217][4]~q\);

-- Location: LCCOMB_X62_Y38_N24
\inst2|Mux11~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~13_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux11~12_combout\ & ((\inst2|memory_array[217][4]~q\))) # (!\inst2|Mux11~12_combout\ & (\inst2|memory_array[209][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[209][4]~q\,
	datac => \inst2|memory_array[217][4]~q\,
	datad => \inst2|Mux11~12_combout\,
	combout => \inst2|Mux11~13_combout\);

-- Location: FF_X67_Y37_N19
\inst2|memory_array[193][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[193][4]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[193][4]~q\);

-- Location: FF_X66_Y37_N29
\inst2|memory_array[137][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[137][4]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[137][4]~q\);

-- Location: FF_X66_Y37_N31
\inst2|memory_array[129][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[129][4]~q\);

-- Location: LCCOMB_X66_Y37_N30
\inst2|Mux11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~14_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[137][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[129][4]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[137][4]~q\,
	datac => \inst2|memory_array[129][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux11~14_combout\);

-- Location: FF_X67_Y37_N9
\inst2|memory_array[201][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[201][4]~q\);

-- Location: LCCOMB_X67_Y37_N8
\inst2|Mux11~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~15_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux11~14_combout\ & ((\inst2|memory_array[201][4]~q\))) # (!\inst2|Mux11~14_combout\ & (\inst2|memory_array[193][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[193][4]~q\,
	datac => \inst2|memory_array[201][4]~q\,
	datad => \inst2|Mux11~14_combout\,
	combout => \inst2|Mux11~15_combout\);

-- Location: LCCOMB_X61_Y37_N18
\inst2|Mux11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|Mux11~13_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux11~13_combout\,
	datad => \inst2|Mux11~15_combout\,
	combout => \inst2|Mux11~16_combout\);

-- Location: FF_X60_Y37_N29
\inst2|memory_array[213][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[213][4]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[213][4]~q\);

-- Location: FF_X68_Y45_N21
\inst2|memory_array[157][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[157][4]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[157][4]~q\);

-- Location: FF_X68_Y45_N27
\inst2|memory_array[149][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[149][4]~q\);

-- Location: LCCOMB_X68_Y45_N26
\inst2|Mux11~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~17_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[157][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[149][4]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[157][4]~q\,
	datac => \inst2|memory_array[149][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux11~17_combout\);

-- Location: FF_X60_Y37_N11
\inst2|memory_array[221][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[221][4]~q\);

-- Location: LCCOMB_X60_Y37_N10
\inst2|Mux11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~18_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux11~17_combout\ & ((\inst2|memory_array[221][4]~q\))) # (!\inst2|Mux11~17_combout\ & (\inst2|memory_array[213][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[213][4]~q\,
	datac => \inst2|memory_array[221][4]~q\,
	datad => \inst2|Mux11~17_combout\,
	combout => \inst2|Mux11~18_combout\);

-- Location: LCCOMB_X61_Y37_N4
\inst2|Mux11~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~19_combout\ = (\inst2|Mux11~16_combout\ & ((\inst2|Mux11~18_combout\) # ((!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux11~16_combout\ & (((\inst2|Mux11~11_combout\ & \inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux11~18_combout\,
	datab => \inst2|Mux11~16_combout\,
	datac => \inst2|Mux11~11_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux11~19_combout\);

-- Location: FF_X54_Y38_N31
\inst2|memory_array[73][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[73][4]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[73][4]~q\);

-- Location: FF_X54_Y40_N23
\inst2|memory_array[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[13][4]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[13][4]~q\);

-- Location: FF_X54_Y39_N21
\inst2|memory_array[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[9][4]~q\);

-- Location: LCCOMB_X54_Y39_N20
\inst2|Mux11~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~20_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[13][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[9][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[13][4]~q\,
	datac => \inst2|memory_array[9][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux11~20_combout\);

-- Location: FF_X54_Y38_N5
\inst2|memory_array[77][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[77][4]~q\);

-- Location: LCCOMB_X54_Y38_N4
\inst2|Mux11~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~21_combout\ = (\inst2|Mux11~20_combout\ & (((\inst2|memory_array[77][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux11~20_combout\ & (\inst2|memory_array[73][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[73][4]~q\,
	datab => \inst2|Mux11~20_combout\,
	datac => \inst2|memory_array[77][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux11~21_combout\);

-- Location: FF_X56_Y37_N29
\inst2|memory_array[81][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[81][4]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[81][4]~q\);

-- Location: FF_X53_Y37_N1
\inst2|memory_array[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[21][4]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[21][4]~q\);

-- Location: FF_X53_Y37_N23
\inst2|memory_array[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[17][4]~q\);

-- Location: LCCOMB_X53_Y37_N22
\inst2|Mux11~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~22_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[21][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[17][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[17][4]~q\,
	datad => \inst2|memory_array[21][4]~q\,
	combout => \inst2|Mux11~22_combout\);

-- Location: FF_X56_Y37_N23
\inst2|memory_array[85][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[85][4]~q\);

-- Location: LCCOMB_X56_Y37_N22
\inst2|Mux11~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~23_combout\ = (\inst2|Mux11~22_combout\ & (((\inst2|memory_array[85][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux11~22_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[81][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux11~22_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[85][4]~q\,
	datad => \inst2|memory_array[81][4]~q\,
	combout => \inst2|Mux11~23_combout\);

-- Location: FF_X59_Y38_N1
\inst2|memory_array[65][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[65][4]~q\);

-- Location: FF_X55_Y41_N9
\inst2|memory_array[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[5][4]~feeder_combout\,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[5][4]~q\);

-- Location: FF_X58_Y38_N21
\inst2|memory_array[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[1][4]~q\);

-- Location: LCCOMB_X58_Y38_N20
\inst2|Mux11~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~24_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[5][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[1][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[5][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[1][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux11~24_combout\);

-- Location: FF_X59_Y38_N31
\inst2|memory_array[69][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[69][4]~q\);

-- Location: LCCOMB_X59_Y38_N30
\inst2|Mux11~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~25_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux11~24_combout\ & ((\inst2|memory_array[69][4]~q\))) # (!\inst2|Mux11~24_combout\ & (\inst2|memory_array[65][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux11~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[65][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[69][4]~q\,
	datad => \inst2|Mux11~24_combout\,
	combout => \inst2|Mux11~25_combout\);

-- Location: LCCOMB_X60_Y37_N12
\inst2|Mux11~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux11~23_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux11~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux11~25_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux11~23_combout\,
	combout => \inst2|Mux11~26_combout\);

-- Location: FF_X56_Y39_N15
\inst2|memory_array[89][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[89][4]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[89][4]~q\);

-- Location: FF_X53_Y43_N21
\inst2|memory_array[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[29][4]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[29][4]~q\);

-- Location: FF_X53_Y39_N1
\inst2|memory_array[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[25][4]~q\);

-- Location: LCCOMB_X53_Y39_N0
\inst2|Mux11~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~27_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[29][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[25][4]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[29][4]~q\,
	datac => \inst2|memory_array[25][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux11~27_combout\);

-- Location: FF_X57_Y39_N19
\inst2|memory_array[93][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[93][4]~q\);

-- Location: LCCOMB_X57_Y39_N18
\inst2|Mux11~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~28_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux11~27_combout\ & ((\inst2|memory_array[93][4]~q\))) # (!\inst2|Mux11~27_combout\ & (\inst2|memory_array[89][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux11~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[89][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[93][4]~q\,
	datad => \inst2|Mux11~27_combout\,
	combout => \inst2|Mux11~28_combout\);

-- Location: LCCOMB_X61_Y37_N2
\inst2|Mux11~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~29_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux11~26_combout\ & (\inst2|Mux11~28_combout\)) # (!\inst2|Mux11~26_combout\ & ((\inst2|Mux11~21_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux11~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux11~28_combout\,
	datac => \inst2|Mux11~26_combout\,
	datad => \inst2|Mux11~21_combout\,
	combout => \inst2|Mux11~29_combout\);

-- Location: LCCOMB_X61_Y37_N0
\inst2|Mux11~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~30_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|Mux11~19_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux11~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|Mux11~19_combout\,
	datad => \inst2|Mux11~29_combout\,
	combout => \inst2|Mux11~30_combout\);

-- Location: FF_X66_Y44_N5
\inst2|memory_array[233][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[233][4]~q\);

-- Location: FF_X67_Y42_N21
\inst2|memory_array[173][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[173][4]~feeder_combout\,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[173][4]~q\);

-- Location: FF_X67_Y42_N31
\inst2|memory_array[169][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[169][4]~q\);

-- Location: LCCOMB_X67_Y42_N30
\inst2|Mux11~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~31_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[173][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[169][4]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[173][4]~q\,
	datac => \inst2|memory_array[169][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux11~31_combout\);

-- Location: FF_X66_Y44_N3
\inst2|memory_array[237][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[237][4]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[237][4]~q\);

-- Location: LCCOMB_X66_Y44_N4
\inst2|Mux11~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~32_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux11~31_combout\ & (\inst2|memory_array[237][4]~q\)) # (!\inst2|Mux11~31_combout\ & ((\inst2|memory_array[233][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux11~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[237][4]~q\,
	datac => \inst2|memory_array[233][4]~q\,
	datad => \inst2|Mux11~31_combout\,
	combout => \inst2|Mux11~32_combout\);

-- Location: FF_X63_Y46_N5
\inst2|memory_array[181][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[181][4]~feeder_combout\,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[181][4]~q\);

-- Location: FF_X61_Y42_N25
\inst2|memory_array[241][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[241][4]~feeder_combout\,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[241][4]~q\);

-- Location: FF_X58_Y45_N21
\inst2|memory_array[177][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[177][4]~q\);

-- Location: LCCOMB_X58_Y45_N20
\inst2|Mux11~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~33_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (\inst6|PR_ALU_OUT_S3\(6))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[241][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[177][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[177][4]~q\,
	datad => \inst2|memory_array[241][4]~q\,
	combout => \inst2|Mux11~33_combout\);

-- Location: FF_X62_Y46_N17
\inst2|memory_array[245][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[245][4]~q\);

-- Location: LCCOMB_X62_Y46_N16
\inst2|Mux11~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~34_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux11~33_combout\ & ((\inst2|memory_array[245][4]~q\))) # (!\inst2|Mux11~33_combout\ & (\inst2|memory_array[181][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux11~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[181][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[245][4]~q\,
	datad => \inst2|Mux11~33_combout\,
	combout => \inst2|Mux11~34_combout\);

-- Location: FF_X67_Y43_N19
\inst2|memory_array[225][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[225][4]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[225][4]~q\);

-- Location: FF_X67_Y39_N3
\inst2|memory_array[165][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[165][4]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[165][4]~q\);

-- Location: FF_X67_Y39_N5
\inst2|memory_array[161][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[161][4]~q\);

-- Location: LCCOMB_X67_Y39_N4
\inst2|Mux11~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~35_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[165][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[161][4]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[165][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[161][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux11~35_combout\);

-- Location: FF_X67_Y43_N1
\inst2|memory_array[229][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[229][4]~q\);

-- Location: LCCOMB_X67_Y43_N0
\inst2|Mux11~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~36_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux11~35_combout\ & (\inst2|memory_array[229][4]~q\)) # (!\inst2|Mux11~35_combout\ & ((\inst2|memory_array[225][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux11~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux11~35_combout\,
	datac => \inst2|memory_array[229][4]~q\,
	datad => \inst2|memory_array[225][4]~q\,
	combout => \inst2|Mux11~36_combout\);

-- Location: LCCOMB_X67_Y43_N30
\inst2|Mux11~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux11~34_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux11~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux11~36_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux11~34_combout\,
	combout => \inst2|Mux11~37_combout\);

-- Location: FF_X66_Y40_N17
\inst2|memory_array[189][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[189][4]~q\);

-- Location: FF_X66_Y42_N17
\inst2|memory_array[249][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[249][4]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[249][4]~q\);

-- Location: FF_X66_Y40_N11
\inst2|memory_array[185][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~91_combout\,
	sload => VCC,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[185][4]~q\);

-- Location: LCCOMB_X66_Y40_N10
\inst2|Mux11~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~38_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[249][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|memory_array[185][4]~q\ & !\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[249][4]~q\,
	datac => \inst2|memory_array[185][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux11~38_combout\);

-- Location: FF_X61_Y47_N9
\inst2|memory_array[253][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array~91_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[253][4]~q\);

-- Location: LCCOMB_X66_Y40_N16
\inst2|Mux11~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~39_combout\ = (\inst2|Mux11~38_combout\ & ((\inst2|memory_array[253][4]~q\) # ((!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux11~38_combout\ & (((\inst2|memory_array[189][4]~q\ & \inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux11~38_combout\,
	datab => \inst2|memory_array[253][4]~q\,
	datac => \inst2|memory_array[189][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux11~39_combout\);

-- Location: LCCOMB_X61_Y44_N12
\inst2|Mux11~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~40_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux11~37_combout\ & ((\inst2|Mux11~39_combout\))) # (!\inst2|Mux11~37_combout\ & (\inst2|Mux11~32_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux11~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux11~32_combout\,
	datac => \inst2|Mux11~39_combout\,
	datad => \inst2|Mux11~37_combout\,
	combout => \inst2|Mux11~40_combout\);

-- Location: LCCOMB_X60_Y44_N18
\inst2|Mux11~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux11~41_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux11~30_combout\ & (\inst2|Mux11~40_combout\)) # (!\inst2|Mux11~30_combout\ & ((\inst2|Mux11~9_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux11~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux11~40_combout\,
	datac => \inst2|Mux11~9_combout\,
	datad => \inst2|Mux11~30_combout\,
	combout => \inst2|Mux11~41_combout\);

-- Location: FF_X59_Y41_N5
\inst2|memory_array[81][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[81][3]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[81][3]~q\);

-- Location: FF_X59_Y38_N5
\inst2|memory_array[65][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[65][3]~q\);

-- Location: LCCOMB_X59_Y38_N4
\inst2|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~4_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[81][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[65][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[81][3]~q\,
	datac => \inst2|memory_array[65][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux12~4_combout\);

-- Location: FF_X60_Y38_N31
\inst2|memory_array[205][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[205][3]~q\);

-- Location: FF_X56_Y38_N23
\inst2|memory_array[93][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[93][3]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[93][3]~q\);

-- Location: FF_X56_Y38_N25
\inst2|memory_array[77][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[77][3]~q\);

-- Location: LCCOMB_X56_Y38_N24
\inst2|Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~7_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[93][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[77][3]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[93][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[77][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux12~7_combout\);

-- Location: FF_X61_Y38_N23
\inst2|memory_array[221][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[221][3]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[221][3]~q\);

-- Location: LCCOMB_X60_Y38_N30
\inst2|Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~8_combout\ = (\inst2|Mux12~7_combout\ & ((\inst2|memory_array[221][3]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux12~7_combout\ & (((\inst2|memory_array[205][3]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~7_combout\,
	datab => \inst2|memory_array[221][3]~q\,
	datac => \inst2|memory_array[205][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux12~8_combout\);

-- Location: FF_X67_Y46_N9
\inst2|memory_array[169][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[169][3]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[169][3]~q\);

-- Location: FF_X54_Y47_N25
\inst2|memory_array[45][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[45][3]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[45][3]~q\);

-- Location: FF_X55_Y46_N29
\inst2|memory_array[41][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[41][3]~q\);

-- Location: LCCOMB_X55_Y46_N28
\inst2|Mux12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~10_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[45][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[41][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[45][3]~q\,
	datac => \inst2|memory_array[41][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux12~10_combout\);

-- Location: FF_X67_Y46_N31
\inst2|memory_array[173][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[173][3]~q\);

-- Location: LCCOMB_X67_Y46_N30
\inst2|Mux12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~11_combout\ = (\inst2|Mux12~10_combout\ & (((\inst2|memory_array[173][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux12~10_combout\ & (\inst2|memory_array[169][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~10_combout\,
	datab => \inst2|memory_array[169][3]~q\,
	datac => \inst2|memory_array[173][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux12~11_combout\);

-- Location: FF_X61_Y43_N25
\inst2|memory_array[177][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[177][3]~feeder_combout\,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[177][3]~q\);

-- Location: FF_X57_Y46_N19
\inst2|memory_array[53][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[53][3]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[53][3]~q\);

-- Location: FF_X57_Y46_N29
\inst2|memory_array[49][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[49][3]~q\);

-- Location: LCCOMB_X57_Y46_N28
\inst2|Mux12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~12_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[53][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[49][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[53][3]~q\,
	datac => \inst2|memory_array[49][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux12~12_combout\);

-- Location: FF_X61_Y43_N23
\inst2|memory_array[181][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[181][3]~q\);

-- Location: LCCOMB_X61_Y43_N22
\inst2|Mux12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~13_combout\ = (\inst2|Mux12~12_combout\ & (((\inst2|memory_array[181][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux12~12_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[177][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~12_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[181][3]~q\,
	datad => \inst2|memory_array[177][3]~q\,
	combout => \inst2|Mux12~13_combout\);

-- Location: FF_X54_Y47_N19
\inst2|memory_array[61][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[61][3]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[61][3]~q\);

-- Location: FF_X54_Y46_N15
\inst2|memory_array[57][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[57][3]~q\);

-- Location: LCCOMB_X54_Y46_N14
\inst2|Mux12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~17_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[61][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[57][3]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[61][3]~q\,
	datac => \inst2|memory_array[57][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux12~17_combout\);

-- Location: FF_X57_Y45_N7
\inst2|memory_array[145][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[145][3]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[145][3]~q\);

-- Location: FF_X53_Y39_N27
\inst2|memory_array[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[25][3]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[25][3]~q\);

-- Location: FF_X54_Y42_N19
\inst2|memory_array[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[17][3]~q\);

-- Location: LCCOMB_X54_Y42_N18
\inst2|Mux12~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~20_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[25][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[17][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[25][3]~q\,
	datac => \inst2|memory_array[17][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux12~20_combout\);

-- Location: FF_X56_Y45_N29
\inst2|memory_array[153][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[153][3]~q\);

-- Location: LCCOMB_X56_Y45_N28
\inst2|Mux12~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~21_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux12~20_combout\ & (\inst2|memory_array[153][3]~q\)) # (!\inst2|Mux12~20_combout\ & ((\inst2|memory_array[145][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux12~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux12~20_combout\,
	datac => \inst2|memory_array[153][3]~q\,
	datad => \inst2|memory_array[145][3]~q\,
	combout => \inst2|Mux12~21_combout\);

-- Location: FF_X58_Y47_N11
\inst2|memory_array[133][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[133][3]~feeder_combout\,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[133][3]~q\);

-- Location: FF_X57_Y47_N9
\inst2|memory_array[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[13][3]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[13][3]~q\);

-- Location: FF_X57_Y47_N7
\inst2|memory_array[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[5][3]~q\);

-- Location: LCCOMB_X57_Y47_N6
\inst2|Mux12~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~22_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[13][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[5][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[5][3]~q\,
	datad => \inst2|memory_array[13][3]~q\,
	combout => \inst2|Mux12~22_combout\);

-- Location: FF_X58_Y47_N17
\inst2|memory_array[141][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[141][3]~q\);

-- Location: LCCOMB_X58_Y47_N16
\inst2|Mux12~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~23_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux12~22_combout\ & (\inst2|memory_array[141][3]~q\)) # (!\inst2|Mux12~22_combout\ & ((\inst2|memory_array[133][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux12~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux12~22_combout\,
	datac => \inst2|memory_array[141][3]~q\,
	datad => \inst2|memory_array[133][3]~q\,
	combout => \inst2|Mux12~23_combout\);

-- Location: FF_X59_Y45_N5
\inst2|memory_array[129][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[129][3]~feeder_combout\,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[129][3]~q\);

-- Location: FF_X60_Y47_N13
\inst2|memory_array[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[9][3]~feeder_combout\,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[9][3]~q\);

-- Location: FF_X60_Y47_N15
\inst2|memory_array[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[1][3]~q\);

-- Location: LCCOMB_X60_Y47_N14
\inst2|Mux12~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~24_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[9][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[9][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[1][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux12~24_combout\);

-- Location: FF_X59_Y45_N15
\inst2|memory_array[137][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[137][3]~q\);

-- Location: LCCOMB_X59_Y45_N14
\inst2|Mux12~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~25_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux12~24_combout\ & ((\inst2|memory_array[137][3]~q\))) # (!\inst2|Mux12~24_combout\ & (\inst2|memory_array[129][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux12~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[129][3]~q\,
	datac => \inst2|memory_array[137][3]~q\,
	datad => \inst2|Mux12~24_combout\,
	combout => \inst2|Mux12~25_combout\);

-- Location: LCCOMB_X59_Y45_N24
\inst2|Mux12~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(4)) # (\inst2|Mux12~23_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux12~25_combout\ & (!\inst6|PR_ALU_OUT_S3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux12~25_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux12~23_combout\,
	combout => \inst2|Mux12~26_combout\);

-- Location: FF_X54_Y45_N1
\inst2|memory_array[149][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[149][3]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[149][3]~q\);

-- Location: FF_X53_Y45_N21
\inst2|memory_array[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[29][3]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[29][3]~q\);

-- Location: FF_X53_Y45_N19
\inst2|memory_array[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[21][3]~q\);

-- Location: LCCOMB_X53_Y45_N18
\inst2|Mux12~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~27_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[29][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[21][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[21][3]~q\,
	datad => \inst2|memory_array[29][3]~q\,
	combout => \inst2|Mux12~27_combout\);

-- Location: FF_X54_Y45_N19
\inst2|memory_array[157][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[157][3]~q\);

-- Location: LCCOMB_X54_Y45_N18
\inst2|Mux12~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~28_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux12~27_combout\ & ((\inst2|memory_array[157][3]~q\))) # (!\inst2|Mux12~27_combout\ & (\inst2|memory_array[149][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux12~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[149][3]~q\,
	datac => \inst2|memory_array[157][3]~q\,
	datad => \inst2|Mux12~27_combout\,
	combout => \inst2|Mux12~28_combout\);

-- Location: LCCOMB_X59_Y45_N22
\inst2|Mux12~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~29_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux12~26_combout\ & (\inst2|Mux12~28_combout\)) # (!\inst2|Mux12~26_combout\ & ((\inst2|Mux12~21_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux12~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~28_combout\,
	datab => \inst2|Mux12~21_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux12~26_combout\,
	combout => \inst2|Mux12~29_combout\);

-- Location: FF_X61_Y42_N19
\inst2|memory_array[241][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[241][3]~q\);

-- Location: FF_X57_Y42_N13
\inst2|memory_array[121][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[121][3]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[121][3]~q\);

-- Location: FF_X60_Y42_N13
\inst2|memory_array[113][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[113][3]~q\);

-- Location: LCCOMB_X60_Y42_N12
\inst2|Mux12~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~31_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[121][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[113][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[121][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[113][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux12~31_combout\);

-- Location: FF_X66_Y42_N11
\inst2|memory_array[249][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[249][3]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[249][3]~q\);

-- Location: LCCOMB_X61_Y42_N18
\inst2|Mux12~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~32_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux12~31_combout\ & (\inst2|memory_array[249][3]~q\)) # (!\inst2|Mux12~31_combout\ & ((\inst2|memory_array[241][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux12~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[249][3]~q\,
	datac => \inst2|memory_array[241][3]~q\,
	datad => \inst2|Mux12~31_combout\,
	combout => \inst2|Mux12~32_combout\);

-- Location: FF_X63_Y39_N11
\inst2|memory_array[229][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[229][3]~feeder_combout\,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[229][3]~q\);

-- Location: FF_X57_Y40_N21
\inst2|memory_array[109][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[109][3]~feeder_combout\,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[109][3]~q\);

-- Location: FF_X61_Y40_N1
\inst2|memory_array[101][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[101][3]~q\);

-- Location: LCCOMB_X61_Y40_N0
\inst2|Mux12~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~33_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[109][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[101][3]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[109][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[101][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux12~33_combout\);

-- Location: FF_X63_Y40_N3
\inst2|memory_array[237][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[237][3]~q\);

-- Location: LCCOMB_X63_Y40_N2
\inst2|Mux12~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~34_combout\ = (\inst2|Mux12~33_combout\ & (((\inst2|memory_array[237][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux12~33_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[229][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~33_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[237][3]~q\,
	datad => \inst2|memory_array[229][3]~q\,
	combout => \inst2|Mux12~34_combout\);

-- Location: FF_X63_Y43_N29
\inst2|memory_array[225][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[225][3]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[225][3]~q\);

-- Location: FF_X58_Y40_N5
\inst2|memory_array[105][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[105][3]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[105][3]~q\);

-- Location: FF_X61_Y40_N31
\inst2|memory_array[97][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[97][3]~q\);

-- Location: LCCOMB_X61_Y40_N30
\inst2|Mux12~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~35_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[105][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[97][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[97][3]~q\,
	datad => \inst2|memory_array[105][3]~q\,
	combout => \inst2|Mux12~35_combout\);

-- Location: FF_X59_Y39_N27
\inst2|memory_array[233][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[233][3]~q\);

-- Location: LCCOMB_X59_Y39_N26
\inst2|Mux12~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~36_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux12~35_combout\ & ((\inst2|memory_array[233][3]~q\))) # (!\inst2|Mux12~35_combout\ & (\inst2|memory_array[225][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux12~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[225][3]~q\,
	datac => \inst2|memory_array[233][3]~q\,
	datad => \inst2|Mux12~35_combout\,
	combout => \inst2|Mux12~36_combout\);

-- Location: LCCOMB_X63_Y40_N4
\inst2|Mux12~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~37_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(4)) # ((\inst2|Mux12~34_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux12~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux12~36_combout\,
	datad => \inst2|Mux12~34_combout\,
	combout => \inst2|Mux12~37_combout\);

-- Location: FF_X61_Y42_N9
\inst2|memory_array[245][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[245][3]~q\);

-- Location: FF_X57_Y42_N7
\inst2|memory_array[125][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[125][3]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[125][3]~q\);

-- Location: FF_X60_Y42_N31
\inst2|memory_array[117][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[117][3]~q\);

-- Location: LCCOMB_X60_Y42_N30
\inst2|Mux12~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~38_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[125][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[117][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[125][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[117][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux12~38_combout\);

-- Location: FF_X65_Y41_N5
\inst2|memory_array[253][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[253][3]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[253][3]~q\);

-- Location: LCCOMB_X61_Y42_N8
\inst2|Mux12~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~39_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux12~38_combout\ & (\inst2|memory_array[253][3]~q\)) # (!\inst2|Mux12~38_combout\ & ((\inst2|memory_array[245][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux12~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[253][3]~q\,
	datac => \inst2|memory_array[245][3]~q\,
	datad => \inst2|Mux12~38_combout\,
	combout => \inst2|Mux12~39_combout\);

-- Location: LCCOMB_X63_Y42_N14
\inst2|Mux12~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~40_combout\ = (\inst2|Mux12~37_combout\ & (((\inst2|Mux12~39_combout\) # (!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux12~37_combout\ & (\inst2|Mux12~32_combout\ & ((\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~32_combout\,
	datab => \inst2|Mux12~39_combout\,
	datac => \inst2|Mux12~37_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux12~40_combout\);

-- Location: FF_X61_Y45_N27
\inst2|memory_array[177][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[177][2]~q\);

-- Location: FF_X60_Y45_N23
\inst2|memory_array[153][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[153][2]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[153][2]~q\);

-- Location: FF_X57_Y45_N9
\inst2|memory_array[145][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[145][2]~q\);

-- Location: LCCOMB_X57_Y45_N8
\inst2|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~0_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[153][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[145][2]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[153][2]~q\,
	datac => \inst2|memory_array[145][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux13~0_combout\);

-- Location: FF_X63_Y41_N23
\inst2|memory_array[185][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[185][2]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[185][2]~q\);

-- Location: LCCOMB_X61_Y45_N26
\inst2|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~1_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux13~0_combout\ & (\inst2|memory_array[185][2]~q\)) # (!\inst2|Mux13~0_combout\ & ((\inst2|memory_array[177][2]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[185][2]~q\,
	datac => \inst2|memory_array[177][2]~q\,
	datad => \inst2|Mux13~0_combout\,
	combout => \inst2|Mux13~1_combout\);

-- Location: FF_X67_Y45_N27
\inst2|memory_array[165][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[165][2]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[165][2]~q\);

-- Location: FF_X68_Y42_N17
\inst2|memory_array[141][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[141][2]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[141][2]~q\);

-- Location: FF_X68_Y42_N7
\inst2|memory_array[133][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[133][2]~q\);

-- Location: LCCOMB_X68_Y42_N6
\inst2|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~2_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[141][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[133][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[133][2]~q\,
	datad => \inst2|memory_array[141][2]~q\,
	combout => \inst2|Mux13~2_combout\);

-- Location: FF_X67_Y42_N9
\inst2|memory_array[173][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[173][2]~q\);

-- Location: LCCOMB_X67_Y42_N8
\inst2|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~3_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux13~2_combout\ & ((\inst2|memory_array[173][2]~q\))) # (!\inst2|Mux13~2_combout\ & (\inst2|memory_array[165][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[165][2]~q\,
	datac => \inst2|memory_array[173][2]~q\,
	datad => \inst2|Mux13~2_combout\,
	combout => \inst2|Mux13~3_combout\);

-- Location: FF_X68_Y44_N17
\inst2|memory_array[137][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[137][2]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[137][2]~q\);

-- Location: FF_X68_Y44_N31
\inst2|memory_array[129][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[129][2]~q\);

-- Location: LCCOMB_X68_Y44_N30
\inst2|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~4_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[137][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[129][2]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[137][2]~q\,
	datac => \inst2|memory_array[129][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux13~4_combout\);

-- Location: FF_X56_Y38_N27
\inst2|memory_array[77][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[77][2]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[77][2]~q\);

-- Location: FF_X55_Y38_N27
\inst2|memory_array[73][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[73][2]~q\);

-- Location: LCCOMB_X55_Y38_N26
\inst2|Mux13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~10_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[77][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[73][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[77][2]~q\,
	datac => \inst2|memory_array[73][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux13~10_combout\);

-- Location: FF_X52_Y40_N29
\inst2|memory_array[113][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[113][2]~feeder_combout\,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[113][2]~q\);

-- Location: FF_X52_Y41_N1
\inst2|memory_array[85][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[85][2]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[85][2]~q\);

-- Location: FF_X52_Y41_N11
\inst2|memory_array[81][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[81][2]~q\);

-- Location: LCCOMB_X52_Y41_N10
\inst2|Mux13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[85][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[81][2]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[85][2]~q\,
	datac => \inst2|memory_array[81][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux13~12_combout\);

-- Location: FF_X52_Y40_N7
\inst2|memory_array[117][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[117][2]~q\);

-- Location: LCCOMB_X52_Y40_N6
\inst2|Mux13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~13_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux13~12_combout\ & (\inst2|memory_array[117][2]~q\)) # (!\inst2|Mux13~12_combout\ & ((\inst2|memory_array[113][2]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux13~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux13~12_combout\,
	datac => \inst2|memory_array[117][2]~q\,
	datad => \inst2|memory_array[113][2]~q\,
	combout => \inst2|Mux13~13_combout\);

-- Location: FF_X53_Y38_N29
\inst2|memory_array[69][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[69][2]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[69][2]~q\);

-- Location: FF_X53_Y38_N27
\inst2|memory_array[65][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[65][2]~q\);

-- Location: LCCOMB_X53_Y38_N26
\inst2|Mux13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~14_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[69][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[65][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[65][2]~q\,
	datad => \inst2|memory_array[69][2]~q\,
	combout => \inst2|Mux13~14_combout\);

-- Location: FF_X59_Y46_N7
\inst2|memory_array[121][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[121][2]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[121][2]~q\);

-- Location: FF_X54_Y44_N9
\inst2|memory_array[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[21][2]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[21][2]~q\);

-- Location: FF_X53_Y44_N13
\inst2|memory_array[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[5][2]~q\);

-- Location: LCCOMB_X53_Y44_N12
\inst2|Mux13~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~20_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[21][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[5][2]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[21][2]~q\,
	datac => \inst2|memory_array[5][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux13~20_combout\);

-- Location: FF_X57_Y44_N31
\inst2|memory_array[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[17][2]~q\);

-- Location: FF_X56_Y47_N1
\inst2|memory_array[45][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[45][2]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[45][2]~q\);

-- Location: FF_X55_Y47_N5
\inst2|memory_array[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[29][2]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[29][2]~q\);

-- Location: FF_X55_Y47_N15
\inst2|memory_array[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[13][2]~q\);

-- Location: LCCOMB_X55_Y47_N14
\inst2|Mux13~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~27_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[29][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[13][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[29][2]~q\,
	datac => \inst2|memory_array[13][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux13~27_combout\);

-- Location: FF_X56_Y47_N3
\inst2|memory_array[61][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[61][2]~q\);

-- Location: LCCOMB_X56_Y47_N2
\inst2|Mux13~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~28_combout\ = (\inst2|Mux13~27_combout\ & (((\inst2|memory_array[61][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux13~27_combout\ & (\inst2|memory_array[45][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux13~27_combout\,
	datab => \inst2|memory_array[45][2]~q\,
	datac => \inst2|memory_array[61][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux13~28_combout\);

-- Location: FF_X62_Y41_N1
\inst2|memory_array[229][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[229][2]~q\);

-- Location: FF_X61_Y41_N1
\inst2|memory_array[213][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[213][2]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[213][2]~q\);

-- Location: FF_X61_Y41_N19
\inst2|memory_array[197][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[197][2]~q\);

-- Location: LCCOMB_X61_Y41_N18
\inst2|Mux13~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~31_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[213][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[197][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[213][2]~q\,
	datac => \inst2|memory_array[197][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux13~31_combout\);

-- Location: FF_X62_Y41_N7
\inst2|memory_array[245][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[245][2]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[245][2]~q\);

-- Location: LCCOMB_X62_Y41_N0
\inst2|Mux13~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~32_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux13~31_combout\ & (\inst2|memory_array[245][2]~q\)) # (!\inst2|Mux13~31_combout\ & ((\inst2|memory_array[229][2]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux13~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[245][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[229][2]~q\,
	datad => \inst2|Mux13~31_combout\,
	combout => \inst2|Mux13~32_combout\);

-- Location: FF_X65_Y38_N7
\inst2|memory_array[217][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[217][2]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[217][2]~q\);

-- Location: FF_X59_Y39_N23
\inst2|memory_array[233][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[233][2]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[233][2]~q\);

-- Location: FF_X65_Y39_N3
\inst2|memory_array[201][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[201][2]~q\);

-- Location: LCCOMB_X65_Y39_N2
\inst2|Mux13~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~33_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4)) # ((\inst2|memory_array[233][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[201][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[201][2]~q\,
	datad => \inst2|memory_array[233][2]~q\,
	combout => \inst2|Mux13~33_combout\);

-- Location: FF_X66_Y39_N13
\inst2|memory_array[249][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[249][2]~q\);

-- Location: LCCOMB_X66_Y39_N12
\inst2|Mux13~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~34_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux13~33_combout\ & ((\inst2|memory_array[249][2]~q\))) # (!\inst2|Mux13~33_combout\ & (\inst2|memory_array[217][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux13~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[217][2]~q\,
	datac => \inst2|memory_array[249][2]~q\,
	datad => \inst2|Mux13~33_combout\,
	combout => \inst2|Mux13~34_combout\);

-- Location: FF_X67_Y43_N29
\inst2|memory_array[225][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[225][2]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[225][2]~q\);

-- Location: FF_X60_Y45_N5
\inst2|memory_array[221][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[221][2]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[221][2]~q\);

-- Location: FF_X65_Y41_N3
\inst2|memory_array[253][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[253][2]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[253][2]~q\);

-- Location: FF_X58_Y41_N11
\inst2|memory_array[101][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[101][1]~q\);

-- Location: FF_X56_Y40_N7
\inst2|memory_array[53][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[53][1]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[53][1]~q\);

-- Location: FF_X56_Y43_N25
\inst2|memory_array[37][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[37][1]~q\);

-- Location: LCCOMB_X56_Y43_N24
\inst2|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~0_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[53][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[37][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[37][1]~q\,
	datad => \inst2|memory_array[53][1]~q\,
	combout => \inst2|Mux14~0_combout\);

-- Location: FF_X57_Y41_N5
\inst2|memory_array[117][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[117][1]~feeder_combout\,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[117][1]~q\);

-- Location: LCCOMB_X58_Y41_N10
\inst2|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~1_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux14~0_combout\ & (\inst2|memory_array[117][1]~q\)) # (!\inst2|Mux14~0_combout\ & ((\inst2|memory_array[101][1]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[117][1]~q\,
	datac => \inst2|memory_array[101][1]~q\,
	datad => \inst2|Mux14~0_combout\,
	combout => \inst2|Mux14~1_combout\);

-- Location: FF_X56_Y42_N25
\inst2|memory_array[105][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[105][1]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[105][1]~q\);

-- Location: FF_X53_Y42_N25
\inst2|memory_array[57][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[57][1]~feeder_combout\,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[57][1]~q\);

-- Location: FF_X53_Y42_N3
\inst2|memory_array[41][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[41][1]~q\);

-- Location: LCCOMB_X53_Y42_N2
\inst2|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~2_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[57][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[41][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[41][1]~q\,
	datad => \inst2|memory_array[57][1]~q\,
	combout => \inst2|Mux14~2_combout\);

-- Location: FF_X57_Y42_N1
\inst2|memory_array[121][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[121][1]~q\);

-- Location: LCCOMB_X57_Y42_N0
\inst2|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~3_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux14~2_combout\ & (\inst2|memory_array[121][1]~q\)) # (!\inst2|Mux14~2_combout\ & ((\inst2|memory_array[105][1]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux14~2_combout\,
	datac => \inst2|memory_array[121][1]~q\,
	datad => \inst2|memory_array[105][1]~q\,
	combout => \inst2|Mux14~3_combout\);

-- Location: FF_X58_Y41_N13
\inst2|memory_array[97][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[97][1]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[97][1]~q\);

-- Location: FF_X57_Y43_N1
\inst2|memory_array[49][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[49][1]~feeder_combout\,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[49][1]~q\);

-- Location: FF_X57_Y43_N3
\inst2|memory_array[33][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[33][1]~q\);

-- Location: LCCOMB_X57_Y43_N2
\inst2|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[49][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[33][1]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[49][1]~q\,
	datac => \inst2|memory_array[33][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux14~4_combout\);

-- Location: FF_X57_Y41_N3
\inst2|memory_array[113][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[113][1]~q\);

-- Location: LCCOMB_X57_Y41_N2
\inst2|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~5_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux14~4_combout\ & ((\inst2|memory_array[113][1]~q\))) # (!\inst2|Mux14~4_combout\ & (\inst2|memory_array[97][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[97][1]~q\,
	datac => \inst2|memory_array[113][1]~q\,
	datad => \inst2|Mux14~4_combout\,
	combout => \inst2|Mux14~5_combout\);

-- Location: LCCOMB_X58_Y42_N8
\inst2|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux14~3_combout\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux14~5_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux14~3_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux14~6_combout\);

-- Location: FF_X55_Y42_N15
\inst2|memory_array[109][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[109][1]~q\);

-- Location: FF_X55_Y43_N9
\inst2|memory_array[61][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[61][1]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[61][1]~q\);

-- Location: FF_X56_Y43_N23
\inst2|memory_array[45][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[45][1]~q\);

-- Location: LCCOMB_X56_Y43_N22
\inst2|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~7_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[61][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[45][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[45][1]~q\,
	datad => \inst2|memory_array[61][1]~q\,
	combout => \inst2|Mux14~7_combout\);

-- Location: FF_X57_Y42_N15
\inst2|memory_array[125][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[125][1]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[125][1]~q\);

-- Location: LCCOMB_X55_Y42_N14
\inst2|Mux14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~8_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux14~7_combout\ & (\inst2|memory_array[125][1]~q\)) # (!\inst2|Mux14~7_combout\ & ((\inst2|memory_array[109][1]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[125][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[109][1]~q\,
	datad => \inst2|Mux14~7_combout\,
	combout => \inst2|Mux14~8_combout\);

-- Location: LCCOMB_X58_Y42_N26
\inst2|Mux14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~9_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux14~6_combout\ & ((\inst2|Mux14~8_combout\))) # (!\inst2|Mux14~6_combout\ & (\inst2|Mux14~1_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux14~1_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux14~6_combout\,
	datad => \inst2|Mux14~8_combout\,
	combout => \inst2|Mux14~9_combout\);

-- Location: FF_X59_Y37_N17
\inst2|memory_array[209][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[209][1]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[209][1]~q\);

-- Location: FF_X63_Y38_N13
\inst2|memory_array[153][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[153][1]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[153][1]~q\);

-- Location: FF_X63_Y38_N27
\inst2|memory_array[145][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[145][1]~q\);

-- Location: LCCOMB_X63_Y38_N26
\inst2|Mux14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~10_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[153][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[145][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[145][1]~q\,
	datad => \inst2|memory_array[153][1]~q\,
	combout => \inst2|Mux14~10_combout\);

-- Location: FF_X62_Y38_N7
\inst2|memory_array[217][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[217][1]~q\);

-- Location: LCCOMB_X62_Y38_N6
\inst2|Mux14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~11_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux14~10_combout\ & ((\inst2|memory_array[217][1]~q\))) # (!\inst2|Mux14~10_combout\ & (\inst2|memory_array[209][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[209][1]~q\,
	datac => \inst2|memory_array[217][1]~q\,
	datad => \inst2|Mux14~10_combout\,
	combout => \inst2|Mux14~11_combout\);

-- Location: FF_X67_Y41_N31
\inst2|memory_array[197][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[197][1]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[197][1]~q\);

-- Location: FF_X65_Y37_N7
\inst2|memory_array[193][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[193][1]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[193][1]~q\);

-- Location: FF_X66_Y37_N13
\inst2|memory_array[137][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[137][1]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[137][1]~q\);

-- Location: FF_X54_Y40_N5
\inst2|memory_array[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[13][1]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[13][1]~q\);

-- Location: FF_X54_Y39_N7
\inst2|memory_array[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[9][1]~q\);

-- Location: LCCOMB_X54_Y39_N6
\inst2|Mux14~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~20_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[13][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[9][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[9][1]~q\,
	datad => \inst2|memory_array[13][1]~q\,
	combout => \inst2|Mux14~20_combout\);

-- Location: FF_X54_Y37_N13
\inst2|memory_array[81][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[81][1]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[81][1]~q\);

-- Location: FF_X57_Y38_N23
\inst2|memory_array[65][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[65][1]~feeder_combout\,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[65][1]~q\);

-- Location: FF_X58_Y38_N23
\inst2|memory_array[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[5][1]~feeder_combout\,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[5][1]~q\);

-- Location: FF_X56_Y39_N1
\inst2|memory_array[89][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[89][1]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[89][1]~q\);

-- Location: FF_X68_Y39_N29
\inst2|memory_array[233][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[233][1]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[233][1]~q\);

-- Location: FF_X68_Y41_N23
\inst2|memory_array[169][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[169][1]~q\);

-- Location: LCCOMB_X68_Y41_N22
\inst2|Mux14~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~31_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[233][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|memory_array[169][1]~q\ & !\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[233][1]~q\,
	datac => \inst2|memory_array[169][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux14~31_combout\);

-- Location: FF_X61_Y42_N3
\inst2|memory_array[241][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[241][1]~feeder_combout\,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[241][1]~q\);

-- Location: FF_X61_Y45_N3
\inst2|memory_array[181][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[181][1]~feeder_combout\,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[181][1]~q\);

-- Location: FF_X61_Y45_N25
\inst2|memory_array[177][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[177][1]~q\);

-- Location: LCCOMB_X61_Y45_N24
\inst2|Mux14~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~33_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[181][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[177][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[177][1]~q\,
	datad => \inst2|memory_array[181][1]~q\,
	combout => \inst2|Mux14~33_combout\);

-- Location: FF_X61_Y42_N29
\inst2|memory_array[245][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[245][1]~q\);

-- Location: LCCOMB_X61_Y42_N28
\inst2|Mux14~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~34_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux14~33_combout\ & ((\inst2|memory_array[245][1]~q\))) # (!\inst2|Mux14~33_combout\ & (\inst2|memory_array[241][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux14~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[241][1]~q\,
	datac => \inst2|memory_array[245][1]~q\,
	datad => \inst2|Mux14~33_combout\,
	combout => \inst2|Mux14~34_combout\);

-- Location: FF_X68_Y39_N7
\inst2|memory_array[225][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[225][1]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[225][1]~q\);

-- Location: FF_X67_Y39_N29
\inst2|memory_array[161][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[161][1]~q\);

-- Location: LCCOMB_X67_Y39_N28
\inst2|Mux14~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~35_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[225][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[161][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[225][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[161][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux14~35_combout\);

-- Location: FF_X66_Y42_N29
\inst2|memory_array[249][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[249][1]~q\);

-- Location: FF_X66_Y40_N29
\inst2|memory_array[189][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[189][1]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[189][1]~q\);

-- Location: FF_X66_Y40_N27
\inst2|memory_array[185][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[185][1]~q\);

-- Location: LCCOMB_X66_Y40_N26
\inst2|Mux14~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~38_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[189][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[185][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[189][1]~q\,
	datac => \inst2|memory_array[185][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux14~38_combout\);

-- Location: FF_X62_Y46_N23
\inst2|memory_array[253][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[253][1]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[253][1]~q\);

-- Location: LCCOMB_X66_Y42_N28
\inst2|Mux14~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~39_combout\ = (\inst2|Mux14~38_combout\ & ((\inst2|memory_array[253][1]~q\) # ((!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux14~38_combout\ & (((\inst2|memory_array[249][1]~q\ & \inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[253][1]~q\,
	datab => \inst2|Mux14~38_combout\,
	datac => \inst2|memory_array[249][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux14~39_combout\);

-- Location: FF_X65_Y39_N25
\inst2|memory_array[201][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[201][0]~q\);

-- Location: FF_X62_Y39_N13
\inst2|memory_array[89][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[89][0]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[89][0]~q\);

-- Location: FF_X65_Y41_N1
\inst2|memory_array[73][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[73][0]~q\);

-- Location: LCCOMB_X65_Y41_N0
\inst2|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~0_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[89][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[73][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[89][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[73][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux15~0_combout\);

-- Location: FF_X65_Y38_N29
\inst2|memory_array[217][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[217][0]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[217][0]~q\);

-- Location: LCCOMB_X65_Y39_N24
\inst2|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~1_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux15~0_combout\ & (\inst2|memory_array[217][0]~q\)) # (!\inst2|Mux15~0_combout\ & ((\inst2|memory_array[201][0]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[217][0]~q\,
	datac => \inst2|memory_array[201][0]~q\,
	datad => \inst2|Mux15~0_combout\,
	combout => \inst2|Mux15~1_combout\);

-- Location: FF_X58_Y37_N29
\inst2|memory_array[197][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[197][0]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[197][0]~q\);

-- Location: FF_X52_Y37_N25
\inst2|memory_array[85][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[85][0]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[85][0]~q\);

-- Location: FF_X55_Y37_N27
\inst2|memory_array[69][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[69][0]~q\);

-- Location: LCCOMB_X55_Y37_N26
\inst2|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~2_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[85][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[69][0]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[85][0]~q\,
	datac => \inst2|memory_array[69][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux15~2_combout\);

-- Location: FF_X58_Y37_N7
\inst2|memory_array[213][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[213][0]~q\);

-- Location: LCCOMB_X58_Y37_N6
\inst2|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~3_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux15~2_combout\ & ((\inst2|memory_array[213][0]~q\))) # (!\inst2|Mux15~2_combout\ & (\inst2|memory_array[197][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[197][0]~q\,
	datac => \inst2|memory_array[213][0]~q\,
	datad => \inst2|Mux15~2_combout\,
	combout => \inst2|Mux15~3_combout\);

-- Location: FF_X59_Y37_N7
\inst2|memory_array[193][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[193][0]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[193][0]~q\);

-- Location: FF_X52_Y37_N7
\inst2|memory_array[81][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[81][0]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[81][0]~q\);

-- Location: FF_X55_Y37_N21
\inst2|memory_array[65][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[65][0]~q\);

-- Location: LCCOMB_X55_Y37_N20
\inst2|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[81][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[65][0]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[81][0]~q\,
	datac => \inst2|memory_array[65][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux15~4_combout\);

-- Location: FF_X59_Y37_N1
\inst2|memory_array[209][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[209][0]~q\);

-- Location: LCCOMB_X59_Y37_N0
\inst2|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~5_combout\ = (\inst2|Mux15~4_combout\ & (((\inst2|memory_array[209][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux15~4_combout\ & (\inst2|memory_array[193][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[193][0]~q\,
	datab => \inst2|Mux15~4_combout\,
	datac => \inst2|memory_array[209][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux15~5_combout\);

-- Location: LCCOMB_X57_Y38_N28
\inst2|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux15~3_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux15~3_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux15~5_combout\,
	combout => \inst2|Mux15~6_combout\);

-- Location: FF_X60_Y38_N5
\inst2|memory_array[205][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[205][0]~q\);

-- Location: FF_X56_Y38_N1
\inst2|memory_array[93][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[93][0]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[93][0]~q\);

-- Location: FF_X56_Y38_N15
\inst2|memory_array[77][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[77][0]~q\);

-- Location: LCCOMB_X56_Y38_N14
\inst2|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~7_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[93][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[77][0]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[93][0]~q\,
	datac => \inst2|memory_array[77][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux15~7_combout\);

-- Location: FF_X61_Y38_N29
\inst2|memory_array[221][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[221][0]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[221][0]~q\);

-- Location: LCCOMB_X60_Y38_N4
\inst2|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~8_combout\ = (\inst2|Mux15~7_combout\ & ((\inst2|memory_array[221][0]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux15~7_combout\ & (((\inst2|memory_array[205][0]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux15~7_combout\,
	datab => \inst2|memory_array[221][0]~q\,
	datac => \inst2|memory_array[205][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux15~8_combout\);

-- Location: LCCOMB_X57_Y38_N30
\inst2|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~9_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux15~6_combout\ & ((\inst2|Mux15~8_combout\))) # (!\inst2|Mux15~6_combout\ & (\inst2|Mux15~1_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux15~6_combout\,
	datac => \inst2|Mux15~1_combout\,
	datad => \inst2|Mux15~8_combout\,
	combout => \inst2|Mux15~9_combout\);

-- Location: FF_X67_Y46_N17
\inst2|memory_array[169][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[169][0]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[169][0]~q\);

-- Location: FF_X56_Y47_N21
\inst2|memory_array[45][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[45][0]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[45][0]~q\);

-- Location: FF_X55_Y46_N11
\inst2|memory_array[41][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[41][0]~q\);

-- Location: LCCOMB_X55_Y46_N10
\inst2|Mux15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~10_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[45][0]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[41][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[41][0]~q\,
	datad => \inst2|memory_array[45][0]~q\,
	combout => \inst2|Mux15~10_combout\);

-- Location: FF_X67_Y46_N7
\inst2|memory_array[173][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[173][0]~q\);

-- Location: LCCOMB_X67_Y46_N6
\inst2|Mux15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~11_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux15~10_combout\ & ((\inst2|memory_array[173][0]~q\))) # (!\inst2|Mux15~10_combout\ & (\inst2|memory_array[169][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[169][0]~q\,
	datac => \inst2|memory_array[173][0]~q\,
	datad => \inst2|Mux15~10_combout\,
	combout => \inst2|Mux15~11_combout\);

-- Location: FF_X61_Y43_N21
\inst2|memory_array[177][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[177][0]~feeder_combout\,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[177][0]~q\);

-- Location: FF_X57_Y46_N31
\inst2|memory_array[53][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[53][0]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[53][0]~q\);

-- Location: FF_X60_Y43_N9
\inst2|memory_array[49][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[49][0]~q\);

-- Location: LCCOMB_X60_Y43_N8
\inst2|Mux15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[53][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[49][0]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[53][0]~q\,
	datac => \inst2|memory_array[49][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux15~12_combout\);

-- Location: FF_X61_Y43_N3
\inst2|memory_array[181][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[181][0]~q\);

-- Location: LCCOMB_X61_Y43_N2
\inst2|Mux15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~13_combout\ = (\inst2|Mux15~12_combout\ & (((\inst2|memory_array[181][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux15~12_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[177][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux15~12_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[181][0]~q\,
	datad => \inst2|memory_array[177][0]~q\,
	combout => \inst2|Mux15~13_combout\);

-- Location: FF_X65_Y43_N9
\inst2|memory_array[161][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[161][0]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[161][0]~q\);

-- Location: FF_X66_Y43_N9
\inst2|memory_array[37][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[37][0]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[37][0]~q\);

-- Location: FF_X66_Y43_N23
\inst2|memory_array[33][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[33][0]~q\);

-- Location: LCCOMB_X66_Y43_N22
\inst2|Mux15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[37][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[33][0]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[37][0]~q\,
	datac => \inst2|memory_array[33][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux15~14_combout\);

-- Location: FF_X65_Y43_N11
\inst2|memory_array[165][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[165][0]~q\);

-- Location: LCCOMB_X65_Y43_N10
\inst2|Mux15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~15_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux15~14_combout\ & ((\inst2|memory_array[165][0]~q\))) # (!\inst2|Mux15~14_combout\ & (\inst2|memory_array[161][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[161][0]~q\,
	datac => \inst2|memory_array[165][0]~q\,
	datad => \inst2|Mux15~14_combout\,
	combout => \inst2|Mux15~15_combout\);

-- Location: LCCOMB_X61_Y43_N0
\inst2|Mux15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux15~13_combout\) # ((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((!\inst6|PR_ALU_OUT_S3\(3) & \inst2|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux15~13_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux15~15_combout\,
	combout => \inst2|Mux15~16_combout\);

-- Location: FF_X55_Y45_N3
\inst2|memory_array[185][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[185][0]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[185][0]~q\);

-- Location: FF_X53_Y43_N25
\inst2|memory_array[61][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[61][0]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[61][0]~q\);

-- Location: FF_X52_Y43_N11
\inst2|memory_array[57][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[57][0]~q\);

-- Location: LCCOMB_X52_Y43_N10
\inst2|Mux15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~17_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[61][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[57][0]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[61][0]~q\,
	datac => \inst2|memory_array[57][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux15~17_combout\);

-- Location: FF_X55_Y45_N1
\inst2|memory_array[189][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[189][0]~q\);

-- Location: LCCOMB_X55_Y45_N0
\inst2|Mux15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~18_combout\ = (\inst2|Mux15~17_combout\ & (((\inst2|memory_array[189][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux15~17_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[185][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux15~17_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[189][0]~q\,
	datad => \inst2|memory_array[185][0]~q\,
	combout => \inst2|Mux15~18_combout\);

-- Location: LCCOMB_X60_Y46_N4
\inst2|Mux15~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~19_combout\ = (\inst2|Mux15~16_combout\ & ((\inst2|Mux15~18_combout\) # ((!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux15~16_combout\ & (((\inst2|Mux15~11_combout\ & \inst6|PR_ALU_OUT_S3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux15~16_combout\,
	datab => \inst2|Mux15~18_combout\,
	datac => \inst2|Mux15~11_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux15~19_combout\);

-- Location: FF_X57_Y45_N19
\inst2|memory_array[145][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[145][0]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[145][0]~q\);

-- Location: FF_X52_Y42_N3
\inst2|memory_array[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[25][0]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[25][0]~q\);

-- Location: FF_X54_Y42_N17
\inst2|memory_array[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[17][0]~q\);

-- Location: LCCOMB_X54_Y42_N16
\inst2|Mux15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~20_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[25][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[17][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[25][0]~q\,
	datac => \inst2|memory_array[17][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux15~20_combout\);

-- Location: FF_X56_Y45_N23
\inst2|memory_array[153][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[153][0]~q\);

-- Location: LCCOMB_X56_Y45_N22
\inst2|Mux15~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~21_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux15~20_combout\ & ((\inst2|memory_array[153][0]~q\))) # (!\inst2|Mux15~20_combout\ & (\inst2|memory_array[145][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux15~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[145][0]~q\,
	datac => \inst2|memory_array[153][0]~q\,
	datad => \inst2|Mux15~20_combout\,
	combout => \inst2|Mux15~21_combout\);

-- Location: FF_X58_Y47_N3
\inst2|memory_array[133][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[133][0]~feeder_combout\,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[133][0]~q\);

-- Location: FF_X57_Y47_N21
\inst2|memory_array[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[13][0]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[13][0]~q\);

-- Location: FF_X57_Y47_N3
\inst2|memory_array[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[5][0]~q\);

-- Location: LCCOMB_X57_Y47_N2
\inst2|Mux15~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~22_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[13][0]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[5][0]~q\,
	datad => \inst2|memory_array[13][0]~q\,
	combout => \inst2|Mux15~22_combout\);

-- Location: FF_X58_Y47_N5
\inst2|memory_array[141][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[141][0]~q\);

-- Location: LCCOMB_X58_Y47_N4
\inst2|Mux15~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~23_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux15~22_combout\ & ((\inst2|memory_array[141][0]~q\))) # (!\inst2|Mux15~22_combout\ & (\inst2|memory_array[133][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux15~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[133][0]~q\,
	datac => \inst2|memory_array[141][0]~q\,
	datad => \inst2|Mux15~22_combout\,
	combout => \inst2|Mux15~23_combout\);

-- Location: FF_X60_Y46_N23
\inst2|memory_array[129][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[129][0]~feeder_combout\,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[129][0]~q\);

-- Location: FF_X60_Y47_N21
\inst2|memory_array[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[9][0]~feeder_combout\,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[9][0]~q\);

-- Location: FF_X60_Y47_N7
\inst2|memory_array[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[1][0]~q\);

-- Location: LCCOMB_X60_Y47_N6
\inst2|Mux15~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~24_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[9][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[1][0]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[9][0]~q\,
	datac => \inst2|memory_array[1][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux15~24_combout\);

-- Location: FF_X60_Y46_N13
\inst2|memory_array[137][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[137][0]~q\);

-- Location: LCCOMB_X60_Y46_N12
\inst2|Mux15~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~25_combout\ = (\inst2|Mux15~24_combout\ & (((\inst2|memory_array[137][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux15~24_combout\ & (\inst2|memory_array[129][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[129][0]~q\,
	datab => \inst2|Mux15~24_combout\,
	datac => \inst2|memory_array[137][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux15~25_combout\);

-- Location: LCCOMB_X60_Y46_N18
\inst2|Mux15~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~26_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux15~23_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux15~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux15~23_combout\,
	datad => \inst2|Mux15~25_combout\,
	combout => \inst2|Mux15~26_combout\);

-- Location: FF_X54_Y45_N9
\inst2|memory_array[149][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[149][0]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[149][0]~q\);

-- Location: FF_X53_Y45_N29
\inst2|memory_array[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[29][0]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[29][0]~q\);

-- Location: FF_X53_Y45_N23
\inst2|memory_array[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[21][0]~q\);

-- Location: LCCOMB_X53_Y45_N22
\inst2|Mux15~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~27_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[29][0]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[21][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[21][0]~q\,
	datad => \inst2|memory_array[29][0]~q\,
	combout => \inst2|Mux15~27_combout\);

-- Location: FF_X54_Y45_N3
\inst2|memory_array[157][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[157][0]~q\);

-- Location: LCCOMB_X54_Y45_N2
\inst2|Mux15~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~28_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux15~27_combout\ & ((\inst2|memory_array[157][0]~q\))) # (!\inst2|Mux15~27_combout\ & (\inst2|memory_array[149][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux15~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[149][0]~q\,
	datac => \inst2|memory_array[157][0]~q\,
	datad => \inst2|Mux15~27_combout\,
	combout => \inst2|Mux15~28_combout\);

-- Location: LCCOMB_X60_Y46_N0
\inst2|Mux15~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~29_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux15~26_combout\ & ((\inst2|Mux15~28_combout\))) # (!\inst2|Mux15~26_combout\ & (\inst2|Mux15~21_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux15~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux15~21_combout\,
	datab => \inst2|Mux15~28_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux15~26_combout\,
	combout => \inst2|Mux15~29_combout\);

-- Location: LCCOMB_X60_Y46_N26
\inst2|Mux15~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~30_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(5))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux15~19_combout\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux15~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|Mux15~19_combout\,
	datad => \inst2|Mux15~29_combout\,
	combout => \inst2|Mux15~30_combout\);

-- Location: FF_X62_Y42_N11
\inst2|memory_array[241][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[241][0]~q\);

-- Location: FF_X59_Y46_N31
\inst2|memory_array[121][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[121][0]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[121][0]~q\);

-- Location: FF_X62_Y42_N13
\inst2|memory_array[113][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[113][0]~q\);

-- Location: LCCOMB_X62_Y42_N12
\inst2|Mux15~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~31_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[121][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[113][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[121][0]~q\,
	datac => \inst2|memory_array[113][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux15~31_combout\);

-- Location: FF_X66_Y42_N19
\inst2|memory_array[249][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[249][0]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[249][0]~q\);

-- Location: LCCOMB_X62_Y42_N10
\inst2|Mux15~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~32_combout\ = (\inst2|Mux15~31_combout\ & (((\inst2|memory_array[249][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux15~31_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[241][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux15~31_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[241][0]~q\,
	datad => \inst2|memory_array[249][0]~q\,
	combout => \inst2|Mux15~32_combout\);

-- Location: FF_X67_Y44_N1
\inst2|memory_array[229][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[229][0]~feeder_combout\,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[229][0]~q\);

-- Location: FF_X58_Y39_N5
\inst2|memory_array[109][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[109][0]~feeder_combout\,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[109][0]~q\);

-- Location: FF_X59_Y42_N29
\inst2|memory_array[101][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[101][0]~q\);

-- Location: LCCOMB_X59_Y42_N28
\inst2|Mux15~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~33_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[109][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[101][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[109][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[101][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux15~33_combout\);

-- Location: FF_X66_Y45_N31
\inst2|memory_array[237][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[237][0]~q\);

-- Location: LCCOMB_X66_Y45_N30
\inst2|Mux15~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~34_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux15~33_combout\ & ((\inst2|memory_array[237][0]~q\))) # (!\inst2|Mux15~33_combout\ & (\inst2|memory_array[229][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux15~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[229][0]~q\,
	datac => \inst2|memory_array[237][0]~q\,
	datad => \inst2|Mux15~33_combout\,
	combout => \inst2|Mux15~34_combout\);

-- Location: FF_X62_Y40_N31
\inst2|memory_array[225][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[225][0]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[225][0]~q\);

-- Location: FF_X58_Y40_N7
\inst2|memory_array[105][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[105][0]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[105][0]~q\);

-- Location: FF_X61_Y40_N9
\inst2|memory_array[97][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[97][0]~q\);

-- Location: LCCOMB_X61_Y40_N8
\inst2|Mux15~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~35_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[105][0]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[97][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[97][0]~q\,
	datad => \inst2|memory_array[105][0]~q\,
	combout => \inst2|Mux15~35_combout\);

-- Location: FF_X62_Y40_N17
\inst2|memory_array[233][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[233][0]~q\);

-- Location: LCCOMB_X62_Y40_N16
\inst2|Mux15~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~36_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux15~35_combout\ & ((\inst2|memory_array[233][0]~q\))) # (!\inst2|Mux15~35_combout\ & (\inst2|memory_array[225][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux15~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[225][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[233][0]~q\,
	datad => \inst2|Mux15~35_combout\,
	combout => \inst2|Mux15~36_combout\);

-- Location: LCCOMB_X62_Y44_N16
\inst2|Mux15~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~37_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux15~34_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux15~36_combout\ & !\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux15~34_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux15~36_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux15~37_combout\);

-- Location: FF_X62_Y41_N13
\inst2|memory_array[245][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[245][0]~q\);

-- Location: FF_X58_Y39_N31
\inst2|memory_array[125][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[125][0]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[125][0]~q\);

-- Location: FF_X60_Y42_N29
\inst2|memory_array[117][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~95_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[117][0]~q\);

-- Location: LCCOMB_X60_Y42_N28
\inst2|Mux15~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~38_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[125][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[117][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[125][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[117][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux15~38_combout\);

-- Location: FF_X65_Y41_N23
\inst2|memory_array[253][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[253][0]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[253][0]~q\);

-- Location: LCCOMB_X62_Y41_N12
\inst2|Mux15~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~39_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux15~38_combout\ & (\inst2|memory_array[253][0]~q\)) # (!\inst2|Mux15~38_combout\ & ((\inst2|memory_array[245][0]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux15~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[253][0]~q\,
	datac => \inst2|memory_array[245][0]~q\,
	datad => \inst2|Mux15~38_combout\,
	combout => \inst2|Mux15~39_combout\);

-- Location: LCCOMB_X62_Y44_N18
\inst2|Mux15~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~40_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux15~37_combout\ & (\inst2|Mux15~39_combout\)) # (!\inst2|Mux15~37_combout\ & ((\inst2|Mux15~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux15~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux15~39_combout\,
	datac => \inst2|Mux15~32_combout\,
	datad => \inst2|Mux15~37_combout\,
	combout => \inst2|Mux15~40_combout\);

-- Location: LCCOMB_X62_Y44_N30
\inst2|Mux15~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux15~41_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux15~30_combout\ & ((\inst2|Mux15~40_combout\))) # (!\inst2|Mux15~30_combout\ & (\inst2|Mux15~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux15~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux15~9_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux15~30_combout\,
	datad => \inst2|Mux15~40_combout\,
	combout => \inst2|Mux15~41_combout\);

-- Location: FF_X61_Y45_N11
\inst2|memory_array[176][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[176][7]~q\);

-- Location: FF_X56_Y45_N13
\inst2|memory_array[152][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[152][7]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[152][7]~q\);

-- Location: FF_X57_Y45_N21
\inst2|memory_array[144][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[144][7]~q\);

-- Location: LCCOMB_X57_Y45_N20
\inst2|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~0_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[152][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[144][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[152][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[144][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux0~0_combout\);

-- Location: FF_X63_Y41_N5
\inst2|memory_array[184][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[184][7]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[184][7]~q\);

-- Location: LCCOMB_X61_Y45_N10
\inst2|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~1_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux0~0_combout\ & (\inst2|memory_array[184][7]~q\)) # (!\inst2|Mux0~0_combout\ & ((\inst2|memory_array[176][7]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[184][7]~q\,
	datac => \inst2|memory_array[176][7]~q\,
	datad => \inst2|Mux0~0_combout\,
	combout => \inst2|Mux0~1_combout\);

-- Location: FF_X67_Y45_N9
\inst2|memory_array[164][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[164][7]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[164][7]~q\);

-- Location: FF_X68_Y42_N15
\inst2|memory_array[140][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[140][7]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[140][7]~q\);

-- Location: FF_X68_Y42_N29
\inst2|memory_array[132][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[132][7]~q\);

-- Location: LCCOMB_X68_Y42_N28
\inst2|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~2_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[140][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[132][7]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[140][7]~q\,
	datac => \inst2|memory_array[132][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux0~2_combout\);

-- Location: FF_X68_Y41_N25
\inst2|memory_array[172][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[172][7]~q\);

-- Location: LCCOMB_X68_Y41_N24
\inst2|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~3_combout\ = (\inst2|Mux0~2_combout\ & (((\inst2|memory_array[172][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux0~2_combout\ & (\inst2|memory_array[164][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[164][7]~q\,
	datab => \inst2|Mux0~2_combout\,
	datac => \inst2|memory_array[172][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux0~3_combout\);

-- Location: FF_X68_Y38_N5
\inst2|memory_array[160][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[160][7]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[160][7]~q\);

-- Location: FF_X60_Y46_N7
\inst2|memory_array[136][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[136][7]~q\);

-- Location: FF_X60_Y46_N21
\inst2|memory_array[128][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[128][7]~q\);

-- Location: LCCOMB_X60_Y46_N20
\inst2|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~4_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[136][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[128][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[136][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[128][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux0~4_combout\);

-- Location: FF_X68_Y41_N31
\inst2|memory_array[168][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[168][7]~q\);

-- Location: LCCOMB_X68_Y41_N30
\inst2|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~5_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux0~4_combout\ & ((\inst2|memory_array[168][7]~q\))) # (!\inst2|Mux0~4_combout\ & (\inst2|memory_array[160][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[160][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[168][7]~q\,
	datad => \inst2|Mux0~4_combout\,
	combout => \inst2|Mux0~5_combout\);

-- Location: LCCOMB_X68_Y41_N8
\inst2|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~6_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux0~3_combout\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux0~5_combout\,
	datad => \inst2|Mux0~3_combout\,
	combout => \inst2|Mux0~6_combout\);

-- Location: FF_X61_Y45_N17
\inst2|memory_array[180][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[180][7]~q\);

-- Location: FF_X61_Y44_N19
\inst2|memory_array[156][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[156][7]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[156][7]~q\);

-- Location: FF_X61_Y44_N1
\inst2|memory_array[148][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[148][7]~q\);

-- Location: LCCOMB_X61_Y44_N0
\inst2|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~7_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[156][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[148][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[148][7]~q\,
	datad => \inst2|memory_array[156][7]~q\,
	combout => \inst2|Mux0~7_combout\);

-- Location: FF_X55_Y45_N15
\inst2|memory_array[188][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[188][7]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[188][7]~q\);

-- Location: LCCOMB_X61_Y45_N16
\inst2|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~8_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux0~7_combout\ & (\inst2|memory_array[188][7]~q\)) # (!\inst2|Mux0~7_combout\ & ((\inst2|memory_array[180][7]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[188][7]~q\,
	datac => \inst2|memory_array[180][7]~q\,
	datad => \inst2|Mux0~7_combout\,
	combout => \inst2|Mux0~8_combout\);

-- Location: LCCOMB_X65_Y45_N18
\inst2|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~9_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux0~6_combout\ & ((\inst2|Mux0~8_combout\))) # (!\inst2|Mux0~6_combout\ & (\inst2|Mux0~1_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux0~1_combout\,
	datab => \inst2|Mux0~8_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux0~6_combout\,
	combout => \inst2|Mux0~9_combout\);

-- Location: FF_X55_Y42_N21
\inst2|memory_array[104][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[104][7]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[104][7]~q\);

-- Location: FF_X55_Y38_N21
\inst2|memory_array[76][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[76][7]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[76][7]~q\);

-- Location: FF_X55_Y38_N3
\inst2|memory_array[72][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[72][7]~q\);

-- Location: LCCOMB_X55_Y38_N2
\inst2|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~10_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[76][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[72][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[76][7]~q\,
	datac => \inst2|memory_array[72][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux0~10_combout\);

-- Location: FF_X55_Y42_N27
\inst2|memory_array[108][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[108][7]~q\);

-- Location: LCCOMB_X55_Y42_N26
\inst2|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~11_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux0~10_combout\ & ((\inst2|memory_array[108][7]~q\))) # (!\inst2|Mux0~10_combout\ & (\inst2|memory_array[104][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[104][7]~q\,
	datac => \inst2|memory_array[108][7]~q\,
	datad => \inst2|Mux0~10_combout\,
	combout => \inst2|Mux0~11_combout\);

-- Location: FF_X57_Y41_N29
\inst2|memory_array[112][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[112][7]~feeder_combout\,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[112][7]~q\);

-- Location: FF_X52_Y41_N13
\inst2|memory_array[84][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[84][7]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[84][7]~q\);

-- Location: FF_X52_Y41_N7
\inst2|memory_array[80][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[80][7]~q\);

-- Location: LCCOMB_X52_Y41_N6
\inst2|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[84][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[80][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[80][7]~q\,
	datad => \inst2|memory_array[84][7]~q\,
	combout => \inst2|Mux0~12_combout\);

-- Location: FF_X57_Y41_N19
\inst2|memory_array[116][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[116][7]~q\);

-- Location: LCCOMB_X57_Y41_N18
\inst2|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~13_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux0~12_combout\ & ((\inst2|memory_array[116][7]~q\))) # (!\inst2|Mux0~12_combout\ & (\inst2|memory_array[112][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[112][7]~q\,
	datac => \inst2|memory_array[116][7]~q\,
	datad => \inst2|Mux0~12_combout\,
	combout => \inst2|Mux0~13_combout\);

-- Location: FF_X53_Y40_N5
\inst2|memory_array[96][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[96][7]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[96][7]~q\);

-- Location: FF_X55_Y37_N3
\inst2|memory_array[68][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[68][7]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[68][7]~q\);

-- Location: FF_X55_Y37_N5
\inst2|memory_array[64][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[64][7]~q\);

-- Location: LCCOMB_X55_Y37_N4
\inst2|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[68][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[64][7]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[68][7]~q\,
	datac => \inst2|memory_array[64][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux0~14_combout\);

-- Location: FF_X55_Y40_N7
\inst2|memory_array[100][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[100][7]~q\);

-- Location: LCCOMB_X55_Y40_N6
\inst2|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~15_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux0~14_combout\ & ((\inst2|memory_array[100][7]~q\))) # (!\inst2|Mux0~14_combout\ & (\inst2|memory_array[96][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[96][7]~q\,
	datac => \inst2|memory_array[100][7]~q\,
	datad => \inst2|Mux0~14_combout\,
	combout => \inst2|Mux0~15_combout\);

-- Location: LCCOMB_X54_Y42_N22
\inst2|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(3)) # ((\inst2|Mux0~13_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux0~13_combout\,
	datad => \inst2|Mux0~15_combout\,
	combout => \inst2|Mux0~16_combout\);

-- Location: FF_X59_Y46_N17
\inst2|memory_array[120][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[120][7]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[120][7]~q\);

-- Location: FF_X55_Y39_N11
\inst2|memory_array[92][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[92][7]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[92][7]~q\);

-- Location: FF_X59_Y39_N13
\inst2|memory_array[88][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[88][7]~q\);

-- Location: LCCOMB_X59_Y39_N12
\inst2|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~17_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[92][7]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[88][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[88][7]~q\,
	datad => \inst2|memory_array[92][7]~q\,
	combout => \inst2|Mux0~17_combout\);

-- Location: FF_X59_Y46_N23
\inst2|memory_array[124][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[124][7]~q\);

-- Location: LCCOMB_X59_Y46_N22
\inst2|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~18_combout\ = (\inst2|Mux0~17_combout\ & (((\inst2|memory_array[124][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux0~17_combout\ & (\inst2|memory_array[120][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux0~17_combout\,
	datab => \inst2|memory_array[120][7]~q\,
	datac => \inst2|memory_array[124][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux0~18_combout\);

-- Location: LCCOMB_X55_Y46_N24
\inst2|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux0~16_combout\ & (\inst2|Mux0~18_combout\)) # (!\inst2|Mux0~16_combout\ & ((\inst2|Mux0~11_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux0~18_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux0~11_combout\,
	datad => \inst2|Mux0~16_combout\,
	combout => \inst2|Mux0~19_combout\);

-- Location: FF_X55_Y41_N15
\inst2|memory_array[36][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[36][7]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[36][7]~q\);

-- Location: FF_X54_Y43_N31
\inst2|memory_array[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[20][7]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[20][7]~q\);

-- Location: FF_X55_Y41_N25
\inst2|memory_array[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[4][7]~q\);

-- Location: LCCOMB_X55_Y41_N24
\inst2|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~20_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[20][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[20][7]~q\,
	datac => \inst2|memory_array[4][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux0~20_combout\);

-- Location: FF_X56_Y41_N19
\inst2|memory_array[52][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[52][7]~q\);

-- Location: LCCOMB_X56_Y41_N18
\inst2|Mux0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~21_combout\ = (\inst2|Mux0~20_combout\ & (((\inst2|memory_array[52][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux0~20_combout\ & (\inst2|memory_array[36][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[36][7]~q\,
	datab => \inst2|Mux0~20_combout\,
	datac => \inst2|memory_array[52][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux0~21_combout\);

-- Location: FF_X52_Y46_N7
\inst2|memory_array[40][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[40][7]~feeder_combout\,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[40][7]~q\);

-- Location: FF_X53_Y46_N25
\inst2|memory_array[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[24][7]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[24][7]~q\);

-- Location: FF_X53_Y46_N11
\inst2|memory_array[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[8][7]~q\);

-- Location: LCCOMB_X53_Y46_N10
\inst2|Mux0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~22_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[24][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[24][7]~q\,
	datac => \inst2|memory_array[8][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux0~22_combout\);

-- Location: FF_X52_Y46_N21
\inst2|memory_array[56][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[56][7]~q\);

-- Location: LCCOMB_X52_Y46_N20
\inst2|Mux0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~23_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux0~22_combout\ & (\inst2|memory_array[56][7]~q\)) # (!\inst2|Mux0~22_combout\ & ((\inst2|memory_array[40][7]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux0~22_combout\,
	datac => \inst2|memory_array[56][7]~q\,
	datad => \inst2|memory_array[40][7]~q\,
	combout => \inst2|Mux0~23_combout\);

-- Location: FF_X56_Y46_N21
\inst2|memory_array[32][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[32][7]~feeder_combout\,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[32][7]~q\);

-- Location: FF_X57_Y44_N11
\inst2|memory_array[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[16][7]~feeder_combout\,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[16][7]~q\);

-- Location: FF_X57_Y44_N29
\inst2|memory_array[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[0][7]~q\);

-- Location: LCCOMB_X57_Y44_N28
\inst2|Mux0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~24_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[16][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[0][7]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[16][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[0][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux0~24_combout\);

-- Location: FF_X56_Y46_N27
\inst2|memory_array[48][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[48][7]~q\);

-- Location: LCCOMB_X56_Y46_N26
\inst2|Mux0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~25_combout\ = (\inst2|Mux0~24_combout\ & (((\inst2|memory_array[48][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux0~24_combout\ & (\inst2|memory_array[32][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux0~24_combout\,
	datab => \inst2|memory_array[32][7]~q\,
	datac => \inst2|memory_array[48][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux0~25_combout\);

-- Location: LCCOMB_X56_Y46_N28
\inst2|Mux0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux0~23_combout\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux0~25_combout\,
	datad => \inst2|Mux0~23_combout\,
	combout => \inst2|Mux0~26_combout\);

-- Location: FF_X56_Y47_N11
\inst2|memory_array[44][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[44][7]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[44][7]~q\);

-- Location: FF_X55_Y47_N25
\inst2|memory_array[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[28][7]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[28][7]~q\);

-- Location: FF_X55_Y47_N19
\inst2|memory_array[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[12][7]~q\);

-- Location: LCCOMB_X55_Y47_N18
\inst2|Mux0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~27_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[28][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[28][7]~q\,
	datac => \inst2|memory_array[12][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux0~27_combout\);

-- Location: FF_X56_Y47_N5
\inst2|memory_array[60][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[60][7]~q\);

-- Location: LCCOMB_X56_Y47_N4
\inst2|Mux0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~28_combout\ = (\inst2|Mux0~27_combout\ & (((\inst2|memory_array[60][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux0~27_combout\ & (\inst2|memory_array[44][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[44][7]~q\,
	datab => \inst2|Mux0~27_combout\,
	datac => \inst2|memory_array[60][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux0~28_combout\);

-- Location: LCCOMB_X56_Y46_N22
\inst2|Mux0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~29_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux0~26_combout\ & ((\inst2|Mux0~28_combout\))) # (!\inst2|Mux0~26_combout\ & (\inst2|Mux0~21_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux0~26_combout\,
	datac => \inst2|Mux0~21_combout\,
	datad => \inst2|Mux0~28_combout\,
	combout => \inst2|Mux0~29_combout\);

-- Location: LCCOMB_X56_Y46_N24
\inst2|Mux0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~30_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux0~19_combout\))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux0~29_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|Mux0~19_combout\,
	combout => \inst2|Mux0~30_combout\);

-- Location: FF_X62_Y41_N19
\inst2|memory_array[228][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[228][7]~q\);

-- Location: FF_X61_Y41_N21
\inst2|memory_array[212][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[212][7]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[212][7]~q\);

-- Location: FF_X61_Y41_N11
\inst2|memory_array[196][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[196][7]~q\);

-- Location: LCCOMB_X61_Y41_N10
\inst2|Mux0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~31_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[212][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[196][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[212][7]~q\,
	datac => \inst2|memory_array[196][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux0~31_combout\);

-- Location: FF_X62_Y41_N29
\inst2|memory_array[244][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[244][7]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[244][7]~q\);

-- Location: LCCOMB_X62_Y41_N18
\inst2|Mux0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~32_combout\ = (\inst2|Mux0~31_combout\ & (((\inst2|memory_array[244][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux0~31_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[228][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux0~31_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[228][7]~q\,
	datad => \inst2|memory_array[244][7]~q\,
	combout => \inst2|Mux0~32_combout\);

-- Location: FF_X65_Y38_N11
\inst2|memory_array[216][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[216][7]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[216][7]~q\);

-- Location: FF_X68_Y39_N9
\inst2|memory_array[232][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[232][7]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[232][7]~q\);

-- Location: FF_X65_Y39_N11
\inst2|memory_array[200][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[200][7]~q\);

-- Location: LCCOMB_X65_Y39_N10
\inst2|Mux0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~33_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4)) # ((\inst2|memory_array[232][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[200][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[200][7]~q\,
	datad => \inst2|memory_array[232][7]~q\,
	combout => \inst2|Mux0~33_combout\);

-- Location: FF_X66_Y39_N17
\inst2|memory_array[248][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[248][7]~q\);

-- Location: LCCOMB_X66_Y39_N16
\inst2|Mux0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~34_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux0~33_combout\ & ((\inst2|memory_array[248][7]~q\))) # (!\inst2|Mux0~33_combout\ & (\inst2|memory_array[216][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[216][7]~q\,
	datac => \inst2|memory_array[248][7]~q\,
	datad => \inst2|Mux0~33_combout\,
	combout => \inst2|Mux0~34_combout\);

-- Location: FF_X66_Y38_N25
\inst2|memory_array[208][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[208][7]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[208][7]~q\);

-- Location: FF_X68_Y39_N15
\inst2|memory_array[224][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[224][7]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[224][7]~q\);

-- Location: FF_X65_Y39_N29
\inst2|memory_array[192][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[192][7]~q\);

-- Location: LCCOMB_X65_Y39_N28
\inst2|Mux0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~35_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[224][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[192][7]~q\ & !\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[224][7]~q\,
	datac => \inst2|memory_array[192][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux0~35_combout\);

-- Location: FF_X66_Y39_N19
\inst2|memory_array[240][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[240][7]~q\);

-- Location: LCCOMB_X66_Y39_N18
\inst2|Mux0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~36_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux0~35_combout\ & ((\inst2|memory_array[240][7]~q\))) # (!\inst2|Mux0~35_combout\ & (\inst2|memory_array[208][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[208][7]~q\,
	datac => \inst2|memory_array[240][7]~q\,
	datad => \inst2|Mux0~35_combout\,
	combout => \inst2|Mux0~36_combout\);

-- Location: LCCOMB_X62_Y43_N10
\inst2|Mux0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~37_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux0~34_combout\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux0~36_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux0~34_combout\,
	combout => \inst2|Mux0~37_combout\);

-- Location: FF_X66_Y45_N5
\inst2|memory_array[236][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[236][7]~q\);

-- Location: FF_X56_Y41_N9
\inst2|memory_array[220][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[220][7]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[220][7]~q\);

-- Location: FF_X67_Y41_N3
\inst2|memory_array[204][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~96_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[204][7]~q\);

-- Location: LCCOMB_X67_Y41_N2
\inst2|Mux0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~38_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[220][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[204][7]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[220][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[204][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux0~38_combout\);

-- Location: FF_X66_Y45_N3
\inst2|memory_array[252][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[252][7]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[252][7]~q\);

-- Location: LCCOMB_X66_Y45_N4
\inst2|Mux0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~39_combout\ = (\inst2|Mux0~38_combout\ & ((\inst2|memory_array[252][7]~q\) # ((!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux0~38_combout\ & (((\inst2|memory_array[236][7]~q\ & \inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux0~38_combout\,
	datab => \inst2|memory_array[252][7]~q\,
	datac => \inst2|memory_array[236][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux0~39_combout\);

-- Location: LCCOMB_X63_Y45_N0
\inst2|Mux0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~40_combout\ = (\inst2|Mux0~37_combout\ & (((\inst2|Mux0~39_combout\) # (!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux0~37_combout\ & (\inst2|Mux0~32_combout\ & (\inst6|PR_ALU_OUT_S3\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux0~37_combout\,
	datab => \inst2|Mux0~32_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux0~39_combout\,
	combout => \inst2|Mux0~40_combout\);

-- Location: LCCOMB_X63_Y46_N12
\inst2|Mux0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux0~41_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux0~30_combout\ & ((\inst2|Mux0~40_combout\))) # (!\inst2|Mux0~30_combout\ & (\inst2|Mux0~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux0~9_combout\,
	datac => \inst2|Mux0~30_combout\,
	datad => \inst2|Mux0~40_combout\,
	combout => \inst2|Mux0~41_combout\);

-- Location: FF_X57_Y43_N5
\inst2|memory_array[48][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[48][6]~feeder_combout\,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[48][6]~q\);

-- Location: FF_X57_Y43_N23
\inst2|memory_array[32][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[32][6]~q\);

-- Location: LCCOMB_X57_Y43_N22
\inst2|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[48][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[32][6]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[48][6]~q\,
	datac => \inst2|memory_array[32][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux1~4_combout\);

-- Location: FF_X57_Y40_N15
\inst2|memory_array[108][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[108][6]~q\);

-- Location: FF_X55_Y43_N15
\inst2|memory_array[60][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[60][6]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[60][6]~q\);

-- Location: FF_X56_Y43_N29
\inst2|memory_array[44][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[44][6]~q\);

-- Location: LCCOMB_X56_Y43_N28
\inst2|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~7_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[60][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[44][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[44][6]~q\,
	datad => \inst2|memory_array[60][6]~q\,
	combout => \inst2|Mux1~7_combout\);

-- Location: FF_X57_Y40_N13
\inst2|memory_array[124][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[124][6]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[124][6]~q\);

-- Location: LCCOMB_X57_Y40_N14
\inst2|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~8_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux1~7_combout\ & (\inst2|memory_array[124][6]~q\)) # (!\inst2|Mux1~7_combout\ & ((\inst2|memory_array[108][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[124][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[108][6]~q\,
	datad => \inst2|Mux1~7_combout\,
	combout => \inst2|Mux1~8_combout\);

-- Location: FF_X60_Y38_N19
\inst2|memory_array[196][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[196][6]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[196][6]~q\);

-- Location: FF_X63_Y37_N1
\inst2|memory_array[140][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[140][6]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[140][6]~q\);

-- Location: FF_X63_Y37_N7
\inst2|memory_array[132][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[132][6]~q\);

-- Location: LCCOMB_X63_Y37_N6
\inst2|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~10_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[140][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[132][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[132][6]~q\,
	datad => \inst2|memory_array[140][6]~q\,
	combout => \inst2|Mux1~10_combout\);

-- Location: FF_X60_Y38_N9
\inst2|memory_array[204][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[204][6]~q\);

-- Location: LCCOMB_X60_Y38_N8
\inst2|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~11_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux1~10_combout\ & ((\inst2|memory_array[204][6]~q\))) # (!\inst2|Mux1~10_combout\ & (\inst2|memory_array[196][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[196][6]~q\,
	datac => \inst2|memory_array[204][6]~q\,
	datad => \inst2|Mux1~10_combout\,
	combout => \inst2|Mux1~11_combout\);

-- Location: FF_X62_Y38_N29
\inst2|memory_array[208][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[208][6]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[208][6]~q\);

-- Location: FF_X63_Y38_N5
\inst2|memory_array[152][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[152][6]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[152][6]~q\);

-- Location: FF_X63_Y38_N7
\inst2|memory_array[144][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[144][6]~q\);

-- Location: LCCOMB_X63_Y38_N6
\inst2|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~12_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[152][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[144][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[152][6]~q\,
	datac => \inst2|memory_array[144][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux1~12_combout\);

-- Location: FF_X62_Y38_N11
\inst2|memory_array[216][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[216][6]~q\);

-- Location: LCCOMB_X62_Y38_N10
\inst2|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~13_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux1~12_combout\ & ((\inst2|memory_array[216][6]~q\))) # (!\inst2|Mux1~12_combout\ & (\inst2|memory_array[208][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[208][6]~q\,
	datac => \inst2|memory_array[216][6]~q\,
	datad => \inst2|Mux1~12_combout\,
	combout => \inst2|Mux1~13_combout\);

-- Location: FF_X67_Y38_N11
\inst2|memory_array[192][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[192][6]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[192][6]~q\);

-- Location: FF_X66_Y37_N25
\inst2|memory_array[136][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[136][6]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[136][6]~q\);

-- Location: FF_X66_Y37_N19
\inst2|memory_array[128][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[128][6]~q\);

-- Location: LCCOMB_X66_Y37_N18
\inst2|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~14_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[136][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[128][6]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[136][6]~q\,
	datac => \inst2|memory_array[128][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux1~14_combout\);

-- Location: FF_X67_Y37_N11
\inst2|memory_array[200][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[200][6]~q\);

-- Location: LCCOMB_X67_Y37_N10
\inst2|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~15_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux1~14_combout\ & ((\inst2|memory_array[200][6]~q\))) # (!\inst2|Mux1~14_combout\ & (\inst2|memory_array[192][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[192][6]~q\,
	datac => \inst2|memory_array[200][6]~q\,
	datad => \inst2|Mux1~14_combout\,
	combout => \inst2|Mux1~15_combout\);

-- Location: LCCOMB_X59_Y38_N6
\inst2|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux1~13_combout\) # (\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux1~15_combout\ & ((!\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux1~15_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux1~13_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux1~16_combout\);

-- Location: FF_X60_Y37_N17
\inst2|memory_array[212][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[212][6]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[212][6]~q\);

-- Location: FF_X53_Y41_N29
\inst2|memory_array[156][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[156][6]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[156][6]~q\);

-- Location: FF_X53_Y41_N7
\inst2|memory_array[148][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[148][6]~q\);

-- Location: LCCOMB_X53_Y41_N6
\inst2|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~17_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[156][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[148][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[148][6]~q\,
	datad => \inst2|memory_array[156][6]~q\,
	combout => \inst2|Mux1~17_combout\);

-- Location: FF_X61_Y38_N31
\inst2|memory_array[220][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[220][6]~q\);

-- Location: LCCOMB_X61_Y38_N30
\inst2|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~18_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux1~17_combout\ & ((\inst2|memory_array[220][6]~q\))) # (!\inst2|Mux1~17_combout\ & (\inst2|memory_array[212][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[212][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[220][6]~q\,
	datad => \inst2|Mux1~17_combout\,
	combout => \inst2|Mux1~18_combout\);

-- Location: LCCOMB_X59_Y38_N20
\inst2|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~19_combout\ = (\inst2|Mux1~16_combout\ & ((\inst2|Mux1~18_combout\) # ((!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux1~16_combout\ & (((\inst2|Mux1~11_combout\ & \inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux1~16_combout\,
	datab => \inst2|Mux1~18_combout\,
	datac => \inst2|Mux1~11_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux1~19_combout\);

-- Location: FF_X54_Y38_N27
\inst2|memory_array[72][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[72][6]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[72][6]~q\);

-- Location: FF_X55_Y39_N1
\inst2|memory_array[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[12][6]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[12][6]~q\);

-- Location: FF_X54_Y39_N5
\inst2|memory_array[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[8][6]~q\);

-- Location: LCCOMB_X54_Y39_N4
\inst2|Mux1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~20_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[12][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[8][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[12][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[8][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux1~20_combout\);

-- Location: FF_X54_Y38_N21
\inst2|memory_array[76][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[76][6]~q\);

-- Location: LCCOMB_X54_Y38_N20
\inst2|Mux1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~21_combout\ = (\inst2|Mux1~20_combout\ & (((\inst2|memory_array[76][6]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux1~20_combout\ & (\inst2|memory_array[72][6]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[72][6]~q\,
	datab => \inst2|Mux1~20_combout\,
	datac => \inst2|memory_array[76][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux1~21_combout\);

-- Location: FF_X54_Y37_N1
\inst2|memory_array[80][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[80][6]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[80][6]~q\);

-- Location: FF_X53_Y37_N25
\inst2|memory_array[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[20][6]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[20][6]~q\);

-- Location: FF_X53_Y37_N3
\inst2|memory_array[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[16][6]~q\);

-- Location: LCCOMB_X53_Y37_N2
\inst2|Mux1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~22_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[20][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[16][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[16][6]~q\,
	datad => \inst2|memory_array[20][6]~q\,
	combout => \inst2|Mux1~22_combout\);

-- Location: FF_X54_Y37_N11
\inst2|memory_array[84][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[84][6]~q\);

-- Location: LCCOMB_X54_Y37_N10
\inst2|Mux1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~23_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux1~22_combout\ & (\inst2|memory_array[84][6]~q\)) # (!\inst2|Mux1~22_combout\ & ((\inst2|memory_array[80][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux1~22_combout\,
	datac => \inst2|memory_array[84][6]~q\,
	datad => \inst2|memory_array[80][6]~q\,
	combout => \inst2|Mux1~23_combout\);

-- Location: FF_X59_Y38_N27
\inst2|memory_array[64][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[64][6]~feeder_combout\,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[64][6]~q\);

-- Location: FF_X58_Y38_N11
\inst2|memory_array[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[4][6]~feeder_combout\,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[4][6]~q\);

-- Location: FF_X58_Y38_N9
\inst2|memory_array[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[0][6]~q\);

-- Location: LCCOMB_X58_Y38_N8
\inst2|Mux1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~24_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[4][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[4][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[0][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux1~24_combout\);

-- Location: FF_X59_Y38_N13
\inst2|memory_array[68][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[68][6]~q\);

-- Location: LCCOMB_X59_Y38_N12
\inst2|Mux1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~25_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux1~24_combout\ & ((\inst2|memory_array[68][6]~q\))) # (!\inst2|Mux1~24_combout\ & (\inst2|memory_array[64][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[64][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[68][6]~q\,
	datad => \inst2|Mux1~24_combout\,
	combout => \inst2|Mux1~25_combout\);

-- Location: LCCOMB_X59_Y38_N2
\inst2|Mux1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux1~23_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux1~25_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux1~23_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux1~26_combout\);

-- Location: FF_X54_Y39_N15
\inst2|memory_array[88][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[88][6]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[88][6]~q\);

-- Location: FF_X54_Y41_N15
\inst2|memory_array[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[28][6]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[28][6]~q\);

-- Location: FF_X53_Y39_N23
\inst2|memory_array[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[24][6]~q\);

-- Location: LCCOMB_X53_Y39_N22
\inst2|Mux1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~27_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[28][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[24][6]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[28][6]~q\,
	datac => \inst2|memory_array[24][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux1~27_combout\);

-- Location: FF_X55_Y39_N31
\inst2|memory_array[92][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[92][6]~q\);

-- Location: LCCOMB_X55_Y39_N30
\inst2|Mux1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~28_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux1~27_combout\ & (\inst2|memory_array[92][6]~q\)) # (!\inst2|Mux1~27_combout\ & ((\inst2|memory_array[88][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux1~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux1~27_combout\,
	datac => \inst2|memory_array[92][6]~q\,
	datad => \inst2|memory_array[88][6]~q\,
	combout => \inst2|Mux1~28_combout\);

-- Location: LCCOMB_X59_Y38_N28
\inst2|Mux1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~29_combout\ = (\inst2|Mux1~26_combout\ & (((\inst2|Mux1~28_combout\) # (!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux1~26_combout\ & (\inst2|Mux1~21_combout\ & (\inst6|PR_ALU_OUT_S3\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux1~21_combout\,
	datab => \inst2|Mux1~26_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux1~28_combout\,
	combout => \inst2|Mux1~29_combout\);

-- Location: LCCOMB_X59_Y38_N22
\inst2|Mux1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~30_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux1~19_combout\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((!\inst6|PR_ALU_OUT_S3\(5) & \inst2|Mux1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux1~19_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(5),
	datad => \inst2|Mux1~29_combout\,
	combout => \inst2|Mux1~30_combout\);

-- Location: FF_X63_Y39_N7
\inst2|memory_array[236][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[236][6]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[236][6]~q\);

-- Location: FF_X62_Y42_N23
\inst2|memory_array[240][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[240][6]~feeder_combout\,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[240][6]~q\);

-- Location: FF_X61_Y43_N7
\inst2|memory_array[176][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[176][6]~q\);

-- Location: LCCOMB_X61_Y43_N6
\inst2|Mux1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~33_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[240][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[176][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[240][6]~q\,
	datac => \inst2|memory_array[176][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux1~33_combout\);

-- Location: FF_X68_Y39_N31
\inst2|memory_array[224][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[224][6]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[224][6]~q\);

-- Location: FF_X66_Y41_N21
\inst2|memory_array[248][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[248][6]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[248][6]~q\);

-- Location: FF_X66_Y40_N31
\inst2|memory_array[184][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[184][6]~q\);

-- Location: LCCOMB_X66_Y40_N30
\inst2|Mux1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~38_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[248][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|memory_array[184][6]~q\ & !\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[248][6]~q\,
	datac => \inst2|memory_array[184][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux1~38_combout\);

-- Location: LCCOMB_X65_Y49_N22
\inst6|PR_PC_S3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~25_combout\ = (\inst6|PR_PC_S2\(6) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S2\(6),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S3~25_combout\);

-- Location: FF_X65_Y39_N19
\inst2|memory_array[200][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[200][5]~q\);

-- Location: FF_X59_Y39_N7
\inst2|memory_array[88][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[88][5]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[88][5]~q\);

-- Location: FF_X65_Y41_N31
\inst2|memory_array[72][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[72][5]~q\);

-- Location: LCCOMB_X65_Y41_N30
\inst2|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~0_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[88][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[72][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[88][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[72][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux2~0_combout\);

-- Location: FF_X65_Y38_N5
\inst2|memory_array[216][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[216][5]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[216][5]~q\);

-- Location: LCCOMB_X65_Y39_N18
\inst2|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~1_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux2~0_combout\ & ((\inst2|memory_array[216][5]~q\))) # (!\inst2|Mux2~0_combout\ & (\inst2|memory_array[200][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux2~0_combout\,
	datac => \inst2|memory_array[200][5]~q\,
	datad => \inst2|memory_array[216][5]~q\,
	combout => \inst2|Mux2~1_combout\);

-- Location: FF_X58_Y37_N1
\inst2|memory_array[196][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[196][5]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[196][5]~q\);

-- Location: FF_X56_Y37_N7
\inst2|memory_array[84][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[84][5]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[84][5]~q\);

-- Location: FF_X57_Y37_N13
\inst2|memory_array[68][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[68][5]~q\);

-- Location: LCCOMB_X57_Y37_N12
\inst2|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~2_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[84][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[68][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[68][5]~q\,
	datad => \inst2|memory_array[84][5]~q\,
	combout => \inst2|Mux2~2_combout\);

-- Location: FF_X58_Y37_N3
\inst2|memory_array[212][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[212][5]~q\);

-- Location: LCCOMB_X58_Y37_N2
\inst2|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~3_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux2~2_combout\ & ((\inst2|memory_array[212][5]~q\))) # (!\inst2|Mux2~2_combout\ & (\inst2|memory_array[196][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[196][5]~q\,
	datac => \inst2|memory_array[212][5]~q\,
	datad => \inst2|Mux2~2_combout\,
	combout => \inst2|Mux2~3_combout\);

-- Location: FF_X67_Y38_N13
\inst2|memory_array[192][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[192][5]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[192][5]~q\);

-- Location: FF_X59_Y41_N27
\inst2|memory_array[80][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[80][5]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[80][5]~q\);

-- Location: FF_X59_Y38_N17
\inst2|memory_array[64][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[64][5]~q\);

-- Location: LCCOMB_X59_Y38_N16
\inst2|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~4_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[80][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[64][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[80][5]~q\,
	datac => \inst2|memory_array[64][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux2~4_combout\);

-- Location: FF_X66_Y38_N3
\inst2|memory_array[208][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[208][5]~q\);

-- Location: LCCOMB_X66_Y38_N2
\inst2|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~5_combout\ = (\inst2|Mux2~4_combout\ & (((\inst2|memory_array[208][5]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux2~4_combout\ & (\inst2|memory_array[192][5]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux2~4_combout\,
	datab => \inst2|memory_array[192][5]~q\,
	datac => \inst2|memory_array[208][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux2~5_combout\);

-- Location: LCCOMB_X65_Y42_N24
\inst2|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux2~3_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux2~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux2~3_combout\,
	datad => \inst2|Mux2~5_combout\,
	combout => \inst2|Mux2~6_combout\);

-- Location: FF_X61_Y38_N1
\inst2|memory_array[204][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[204][5]~q\);

-- Location: FF_X56_Y38_N21
\inst2|memory_array[92][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[92][5]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[92][5]~q\);

-- Location: FF_X56_Y38_N11
\inst2|memory_array[76][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[76][5]~q\);

-- Location: LCCOMB_X56_Y38_N10
\inst2|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~7_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[92][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[76][5]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[92][5]~q\,
	datac => \inst2|memory_array[76][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux2~7_combout\);

-- Location: FF_X61_Y38_N19
\inst2|memory_array[220][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[220][5]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[220][5]~q\);

-- Location: LCCOMB_X61_Y38_N0
\inst2|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~8_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux2~7_combout\ & (\inst2|memory_array[220][5]~q\)) # (!\inst2|Mux2~7_combout\ & ((\inst2|memory_array[204][5]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[220][5]~q\,
	datac => \inst2|memory_array[204][5]~q\,
	datad => \inst2|Mux2~7_combout\,
	combout => \inst2|Mux2~8_combout\);

-- Location: LCCOMB_X65_Y42_N10
\inst2|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~9_combout\ = (\inst2|Mux2~6_combout\ & (((\inst2|Mux2~8_combout\) # (!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux2~6_combout\ & (\inst2|Mux2~1_combout\ & (\inst6|PR_ALU_OUT_S3\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux2~1_combout\,
	datab => \inst2|Mux2~6_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux2~8_combout\,
	combout => \inst2|Mux2~9_combout\);

-- Location: FF_X67_Y46_N25
\inst2|memory_array[168][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[168][5]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[168][5]~q\);

-- Location: FF_X56_Y47_N31
\inst2|memory_array[44][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[44][5]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[44][5]~q\);

-- Location: FF_X54_Y46_N17
\inst2|memory_array[40][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[40][5]~q\);

-- Location: LCCOMB_X54_Y46_N16
\inst2|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~10_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[44][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[40][5]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[44][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[40][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux2~10_combout\);

-- Location: FF_X67_Y46_N23
\inst2|memory_array[172][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[172][5]~q\);

-- Location: LCCOMB_X67_Y46_N22
\inst2|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~11_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux2~10_combout\ & ((\inst2|memory_array[172][5]~q\))) # (!\inst2|Mux2~10_combout\ & (\inst2|memory_array[168][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[168][5]~q\,
	datac => \inst2|memory_array[172][5]~q\,
	datad => \inst2|Mux2~10_combout\,
	combout => \inst2|Mux2~11_combout\);

-- Location: FF_X58_Y45_N15
\inst2|memory_array[176][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[176][5]~feeder_combout\,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[176][5]~q\);

-- Location: FF_X57_Y46_N25
\inst2|memory_array[52][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[52][5]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[52][5]~q\);

-- Location: FF_X57_Y46_N27
\inst2|memory_array[48][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[48][5]~q\);

-- Location: LCCOMB_X57_Y46_N26
\inst2|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~12_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[52][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[48][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[52][5]~q\,
	datac => \inst2|memory_array[48][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux2~12_combout\);

-- Location: FF_X61_Y45_N15
\inst2|memory_array[180][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[180][5]~q\);

-- Location: LCCOMB_X61_Y45_N14
\inst2|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~13_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux2~12_combout\ & ((\inst2|memory_array[180][5]~q\))) # (!\inst2|Mux2~12_combout\ & (\inst2|memory_array[176][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[176][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[180][5]~q\,
	datad => \inst2|Mux2~12_combout\,
	combout => \inst2|Mux2~13_combout\);

-- Location: FF_X65_Y43_N1
\inst2|memory_array[160][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[160][5]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[160][5]~q\);

-- Location: FF_X66_Y43_N1
\inst2|memory_array[36][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[36][5]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[36][5]~q\);

-- Location: FF_X66_Y43_N11
\inst2|memory_array[32][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[32][5]~q\);

-- Location: LCCOMB_X66_Y43_N10
\inst2|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[36][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[32][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[32][5]~q\,
	datad => \inst2|memory_array[36][5]~q\,
	combout => \inst2|Mux2~14_combout\);

-- Location: FF_X65_Y43_N31
\inst2|memory_array[164][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[164][5]~q\);

-- Location: LCCOMB_X65_Y43_N30
\inst2|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~15_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux2~14_combout\ & (\inst2|memory_array[164][5]~q\)) # (!\inst2|Mux2~14_combout\ & ((\inst2|memory_array[160][5]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux2~14_combout\,
	datac => \inst2|memory_array[164][5]~q\,
	datad => \inst2|memory_array[160][5]~q\,
	combout => \inst2|Mux2~15_combout\);

-- Location: LCCOMB_X65_Y42_N28
\inst2|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~16_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux2~13_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux2~15_combout\,
	datad => \inst2|Mux2~13_combout\,
	combout => \inst2|Mux2~16_combout\);

-- Location: FF_X65_Y46_N25
\inst2|memory_array[184][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[184][5]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[184][5]~q\);

-- Location: FF_X53_Y43_N23
\inst2|memory_array[60][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[60][5]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[60][5]~q\);

-- Location: FF_X54_Y46_N11
\inst2|memory_array[56][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[56][5]~q\);

-- Location: LCCOMB_X54_Y46_N10
\inst2|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~17_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[60][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[56][5]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[60][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[56][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux2~17_combout\);

-- Location: FF_X65_Y46_N23
\inst2|memory_array[188][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[188][5]~q\);

-- Location: LCCOMB_X65_Y46_N22
\inst2|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~18_combout\ = (\inst2|Mux2~17_combout\ & (((\inst2|memory_array[188][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux2~17_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[184][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux2~17_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[188][5]~q\,
	datad => \inst2|memory_array[184][5]~q\,
	combout => \inst2|Mux2~18_combout\);

-- Location: LCCOMB_X65_Y42_N22
\inst2|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux2~16_combout\ & (\inst2|Mux2~18_combout\)) # (!\inst2|Mux2~16_combout\ & ((\inst2|Mux2~11_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux2~18_combout\,
	datac => \inst2|Mux2~11_combout\,
	datad => \inst2|Mux2~16_combout\,
	combout => \inst2|Mux2~19_combout\);

-- Location: FF_X54_Y42_N13
\inst2|memory_array[144][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[144][5]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[144][5]~q\);

-- Location: FF_X53_Y39_N25
\inst2|memory_array[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[24][5]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[24][5]~q\);

-- Location: FF_X54_Y42_N3
\inst2|memory_array[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[16][5]~q\);

-- Location: LCCOMB_X54_Y42_N2
\inst2|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~20_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[24][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[24][5]~q\,
	datac => \inst2|memory_array[16][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux2~20_combout\);

-- Location: FF_X58_Y46_N9
\inst2|memory_array[152][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[152][5]~q\);

-- Location: LCCOMB_X58_Y46_N8
\inst2|Mux2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~21_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux2~20_combout\ & ((\inst2|memory_array[152][5]~q\))) # (!\inst2|Mux2~20_combout\ & (\inst2|memory_array[144][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[144][5]~q\,
	datac => \inst2|memory_array[152][5]~q\,
	datad => \inst2|Mux2~20_combout\,
	combout => \inst2|Mux2~21_combout\);

-- Location: FF_X58_Y47_N27
\inst2|memory_array[132][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[132][5]~feeder_combout\,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[132][5]~q\);

-- Location: FF_X57_Y47_N13
\inst2|memory_array[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[12][5]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[12][5]~q\);

-- Location: FF_X57_Y47_N15
\inst2|memory_array[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[4][5]~q\);

-- Location: LCCOMB_X57_Y47_N14
\inst2|Mux2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~22_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[12][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[4][5]~q\,
	datad => \inst2|memory_array[12][5]~q\,
	combout => \inst2|Mux2~22_combout\);

-- Location: FF_X58_Y47_N25
\inst2|memory_array[140][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[140][5]~q\);

-- Location: LCCOMB_X58_Y47_N24
\inst2|Mux2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~23_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux2~22_combout\ & ((\inst2|memory_array[140][5]~q\))) # (!\inst2|Mux2~22_combout\ & (\inst2|memory_array[132][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[132][5]~q\,
	datac => \inst2|memory_array[140][5]~q\,
	datad => \inst2|Mux2~22_combout\,
	combout => \inst2|Mux2~23_combout\);

-- Location: FF_X59_Y47_N21
\inst2|memory_array[128][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[128][5]~feeder_combout\,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[128][5]~q\);

-- Location: FF_X60_Y39_N13
\inst2|memory_array[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[8][5]~feeder_combout\,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[8][5]~q\);

-- Location: FF_X60_Y39_N3
\inst2|memory_array[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[0][5]~q\);

-- Location: LCCOMB_X60_Y39_N2
\inst2|Mux2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~24_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[8][5]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[0][5]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[8][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[0][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux2~24_combout\);

-- Location: FF_X59_Y47_N15
\inst2|memory_array[136][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[136][5]~q\);

-- Location: LCCOMB_X59_Y47_N14
\inst2|Mux2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~25_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux2~24_combout\ & ((\inst2|memory_array[136][5]~q\))) # (!\inst2|Mux2~24_combout\ & (\inst2|memory_array[128][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[128][5]~q\,
	datac => \inst2|memory_array[136][5]~q\,
	datad => \inst2|Mux2~24_combout\,
	combout => \inst2|Mux2~25_combout\);

-- Location: LCCOMB_X59_Y47_N0
\inst2|Mux2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(4)) # (\inst2|Mux2~23_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux2~25_combout\ & (!\inst6|PR_ALU_OUT_S3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux2~25_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux2~23_combout\,
	combout => \inst2|Mux2~26_combout\);

-- Location: FF_X54_Y45_N29
\inst2|memory_array[148][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[148][5]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[148][5]~q\);

-- Location: FF_X53_Y45_N13
\inst2|memory_array[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[28][5]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[28][5]~q\);

-- Location: FF_X53_Y45_N3
\inst2|memory_array[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[20][5]~q\);

-- Location: LCCOMB_X53_Y45_N2
\inst2|Mux2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~27_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[28][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[20][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[20][5]~q\,
	datad => \inst2|memory_array[28][5]~q\,
	combout => \inst2|Mux2~27_combout\);

-- Location: FF_X54_Y45_N7
\inst2|memory_array[156][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[156][5]~q\);

-- Location: LCCOMB_X54_Y45_N6
\inst2|Mux2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~28_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux2~27_combout\ & ((\inst2|memory_array[156][5]~q\))) # (!\inst2|Mux2~27_combout\ & (\inst2|memory_array[148][5]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux2~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[148][5]~q\,
	datac => \inst2|memory_array[156][5]~q\,
	datad => \inst2|Mux2~27_combout\,
	combout => \inst2|Mux2~28_combout\);

-- Location: LCCOMB_X58_Y45_N4
\inst2|Mux2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~29_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux2~26_combout\ & (\inst2|Mux2~28_combout\)) # (!\inst2|Mux2~26_combout\ & ((\inst2|Mux2~21_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux2~28_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux2~21_combout\,
	datad => \inst2|Mux2~26_combout\,
	combout => \inst2|Mux2~29_combout\);

-- Location: LCCOMB_X65_Y42_N4
\inst2|Mux2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~30_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux2~19_combout\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux2~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux2~19_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst6|PR_ALU_OUT_S3\(5),
	datad => \inst2|Mux2~29_combout\,
	combout => \inst2|Mux2~30_combout\);

-- Location: FF_X61_Y42_N11
\inst2|memory_array[240][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[240][5]~q\);

-- Location: FF_X59_Y46_N29
\inst2|memory_array[120][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[120][5]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[120][5]~q\);

-- Location: FF_X60_Y42_N3
\inst2|memory_array[112][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[112][5]~q\);

-- Location: LCCOMB_X60_Y42_N2
\inst2|Mux2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~31_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[120][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[112][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[120][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[112][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux2~31_combout\);

-- Location: FF_X58_Y42_N13
\inst2|memory_array[248][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[248][5]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[248][5]~q\);

-- Location: LCCOMB_X61_Y42_N10
\inst2|Mux2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~32_combout\ = (\inst2|Mux2~31_combout\ & ((\inst2|memory_array[248][5]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux2~31_combout\ & (((\inst2|memory_array[240][5]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux2~31_combout\,
	datab => \inst2|memory_array[248][5]~q\,
	datac => \inst2|memory_array[240][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux2~32_combout\);

-- Location: FF_X63_Y39_N5
\inst2|memory_array[228][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[228][5]~feeder_combout\,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[228][5]~q\);

-- Location: FF_X60_Y44_N3
\inst2|memory_array[108][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[108][5]~feeder_combout\,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[108][5]~q\);

-- Location: FF_X61_Y40_N23
\inst2|memory_array[100][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[100][5]~q\);

-- Location: LCCOMB_X61_Y40_N22
\inst2|Mux2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~33_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[108][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[100][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[100][5]~q\,
	datad => \inst2|memory_array[108][5]~q\,
	combout => \inst2|Mux2~33_combout\);

-- Location: FF_X63_Y40_N31
\inst2|memory_array[236][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[236][5]~q\);

-- Location: LCCOMB_X63_Y40_N30
\inst2|Mux2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~34_combout\ = (\inst2|Mux2~33_combout\ & (((\inst2|memory_array[236][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux2~33_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[228][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux2~33_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[236][5]~q\,
	datad => \inst2|memory_array[228][5]~q\,
	combout => \inst2|Mux2~34_combout\);

-- Location: FF_X62_Y40_N7
\inst2|memory_array[224][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[224][5]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[224][5]~q\);

-- Location: FF_X58_Y40_N13
\inst2|memory_array[104][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[104][5]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[104][5]~q\);

-- Location: FF_X61_Y40_N25
\inst2|memory_array[96][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[96][5]~q\);

-- Location: LCCOMB_X61_Y40_N24
\inst2|Mux2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~35_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[104][5]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[96][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[96][5]~q\,
	datad => \inst2|memory_array[104][5]~q\,
	combout => \inst2|Mux2~35_combout\);

-- Location: FF_X62_Y40_N1
\inst2|memory_array[232][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[232][5]~q\);

-- Location: LCCOMB_X62_Y40_N0
\inst2|Mux2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~36_combout\ = (\inst2|Mux2~35_combout\ & (((\inst2|memory_array[232][5]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux2~35_combout\ & (\inst2|memory_array[224][5]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[224][5]~q\,
	datab => \inst2|Mux2~35_combout\,
	datac => \inst2|memory_array[232][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux2~36_combout\);

-- Location: LCCOMB_X63_Y40_N20
\inst2|Mux2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~37_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux2~34_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux2~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux2~34_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux2~36_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux2~37_combout\);

-- Location: FF_X61_Y42_N17
\inst2|memory_array[244][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[244][5]~q\);

-- Location: FF_X59_Y46_N15
\inst2|memory_array[124][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[124][5]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[124][5]~q\);

-- Location: FF_X60_Y42_N21
\inst2|memory_array[116][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[116][5]~q\);

-- Location: LCCOMB_X60_Y42_N20
\inst2|Mux2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~38_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[124][5]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[116][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[124][5]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[116][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux2~38_combout\);

-- Location: FF_X61_Y46_N27
\inst2|memory_array[252][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~98_combout\,
	sload => VCC,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[252][5]~q\);

-- Location: LCCOMB_X61_Y42_N16
\inst2|Mux2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~39_combout\ = (\inst2|Mux2~38_combout\ & ((\inst2|memory_array[252][5]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux2~38_combout\ & (((\inst2|memory_array[244][5]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[252][5]~q\,
	datab => \inst2|Mux2~38_combout\,
	datac => \inst2|memory_array[244][5]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux2~39_combout\);

-- Location: LCCOMB_X65_Y42_N2
\inst2|Mux2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~40_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux2~37_combout\ & (\inst2|Mux2~39_combout\)) # (!\inst2|Mux2~37_combout\ & ((\inst2|Mux2~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux2~39_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux2~32_combout\,
	datad => \inst2|Mux2~37_combout\,
	combout => \inst2|Mux2~40_combout\);

-- Location: LCCOMB_X65_Y42_N18
\inst2|Mux2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux2~41_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux2~30_combout\ & ((\inst2|Mux2~40_combout\))) # (!\inst2|Mux2~30_combout\ & (\inst2|Mux2~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux2~9_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux2~30_combout\,
	datad => \inst2|Mux2~40_combout\,
	combout => \inst2|Mux2~41_combout\);

-- Location: FF_X58_Y45_N31
\inst2|memory_array[176][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[176][4]~q\);

-- Location: FF_X56_Y45_N3
\inst2|memory_array[152][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[152][4]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[152][4]~q\);

-- Location: FF_X57_Y45_N31
\inst2|memory_array[144][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[144][4]~q\);

-- Location: LCCOMB_X57_Y45_N30
\inst2|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~0_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[152][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[144][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[152][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[144][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux3~0_combout\);

-- Location: FF_X58_Y42_N23
\inst2|memory_array[184][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[184][4]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[184][4]~q\);

-- Location: LCCOMB_X58_Y45_N30
\inst2|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~1_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux3~0_combout\ & (\inst2|memory_array[184][4]~q\)) # (!\inst2|Mux3~0_combout\ & ((\inst2|memory_array[176][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[184][4]~q\,
	datac => \inst2|memory_array[176][4]~q\,
	datad => \inst2|Mux3~0_combout\,
	combout => \inst2|Mux3~1_combout\);

-- Location: FF_X68_Y42_N19
\inst2|memory_array[140][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[140][4]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[140][4]~q\);

-- Location: FF_X68_Y42_N1
\inst2|memory_array[132][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[132][4]~q\);

-- Location: LCCOMB_X68_Y42_N0
\inst2|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~2_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[140][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[132][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[132][4]~q\,
	datad => \inst2|memory_array[140][4]~q\,
	combout => \inst2|Mux3~2_combout\);

-- Location: FF_X68_Y44_N21
\inst2|memory_array[136][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[136][4]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[136][4]~q\);

-- Location: FF_X68_Y44_N27
\inst2|memory_array[128][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[128][4]~q\);

-- Location: LCCOMB_X68_Y44_N26
\inst2|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~4_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[136][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[128][4]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[136][4]~q\,
	datac => \inst2|memory_array[128][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~4_combout\);

-- Location: FF_X56_Y42_N29
\inst2|memory_array[104][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[104][4]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[104][4]~q\);

-- Location: FF_X55_Y38_N13
\inst2|memory_array[76][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[76][4]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[76][4]~q\);

-- Location: FF_X55_Y38_N31
\inst2|memory_array[72][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[72][4]~q\);

-- Location: LCCOMB_X55_Y38_N30
\inst2|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~10_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[76][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[72][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[72][4]~q\,
	datad => \inst2|memory_array[76][4]~q\,
	combout => \inst2|Mux3~10_combout\);

-- Location: FF_X57_Y40_N27
\inst2|memory_array[108][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[108][4]~q\);

-- Location: LCCOMB_X57_Y40_N26
\inst2|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~11_combout\ = (\inst2|Mux3~10_combout\ & (((\inst2|memory_array[108][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux3~10_combout\ & (\inst2|memory_array[104][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[104][4]~q\,
	datab => \inst2|Mux3~10_combout\,
	datac => \inst2|memory_array[108][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~11_combout\);

-- Location: FF_X52_Y40_N1
\inst2|memory_array[112][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[112][4]~feeder_combout\,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[112][4]~q\);

-- Location: FF_X56_Y37_N17
\inst2|memory_array[84][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[84][4]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[84][4]~q\);

-- Location: FF_X56_Y39_N27
\inst2|memory_array[80][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[80][4]~q\);

-- Location: LCCOMB_X56_Y39_N26
\inst2|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[84][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[80][4]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[84][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[80][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~12_combout\);

-- Location: FF_X52_Y40_N15
\inst2|memory_array[116][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[116][4]~q\);

-- Location: LCCOMB_X52_Y40_N14
\inst2|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~13_combout\ = (\inst2|Mux3~12_combout\ & (((\inst2|memory_array[116][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux3~12_combout\ & (\inst2|memory_array[112][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~12_combout\,
	datab => \inst2|memory_array[112][4]~q\,
	datac => \inst2|memory_array[116][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~13_combout\);

-- Location: FF_X53_Y40_N19
\inst2|memory_array[96][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[96][4]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[96][4]~q\);

-- Location: FF_X55_Y37_N19
\inst2|memory_array[68][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[68][4]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[68][4]~q\);

-- Location: FF_X55_Y37_N13
\inst2|memory_array[64][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[64][4]~q\);

-- Location: LCCOMB_X55_Y37_N12
\inst2|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[68][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[64][4]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[68][4]~q\,
	datac => \inst2|memory_array[64][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~14_combout\);

-- Location: FF_X53_Y40_N9
\inst2|memory_array[100][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[100][4]~q\);

-- Location: LCCOMB_X53_Y40_N8
\inst2|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~15_combout\ = (\inst2|Mux3~14_combout\ & (((\inst2|memory_array[100][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux3~14_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[96][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~14_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[100][4]~q\,
	datad => \inst2|memory_array[96][4]~q\,
	combout => \inst2|Mux3~15_combout\);

-- Location: LCCOMB_X53_Y40_N30
\inst2|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(3)) # ((\inst2|Mux3~13_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux3~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux3~15_combout\,
	datad => \inst2|Mux3~13_combout\,
	combout => \inst2|Mux3~16_combout\);

-- Location: FF_X58_Y43_N23
\inst2|memory_array[120][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[120][4]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[120][4]~q\);

-- Location: FF_X55_Y39_N9
\inst2|memory_array[92][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[92][4]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[92][4]~q\);

-- Location: FF_X56_Y39_N29
\inst2|memory_array[88][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[88][4]~q\);

-- Location: LCCOMB_X56_Y39_N28
\inst2|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~17_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[92][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[88][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[92][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[88][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux3~17_combout\);

-- Location: FF_X58_Y39_N21
\inst2|memory_array[124][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[124][4]~q\);

-- Location: LCCOMB_X58_Y39_N20
\inst2|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~18_combout\ = (\inst2|Mux3~17_combout\ & (((\inst2|memory_array[124][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux3~17_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[120][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~17_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[124][4]~q\,
	datad => \inst2|memory_array[120][4]~q\,
	combout => \inst2|Mux3~18_combout\);

-- Location: LCCOMB_X56_Y39_N6
\inst2|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux3~16_combout\ & (\inst2|Mux3~18_combout\)) # (!\inst2|Mux3~16_combout\ & ((\inst2|Mux3~11_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~18_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux3~16_combout\,
	datad => \inst2|Mux3~11_combout\,
	combout => \inst2|Mux3~19_combout\);

-- Location: FF_X55_Y41_N29
\inst2|memory_array[36][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[36][4]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[36][4]~q\);

-- Location: FF_X54_Y43_N19
\inst2|memory_array[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[20][4]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[20][4]~q\);

-- Location: FF_X55_Y41_N3
\inst2|memory_array[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[4][4]~q\);

-- Location: LCCOMB_X55_Y41_N2
\inst2|Mux3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~20_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[20][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[20][4]~q\,
	datac => \inst2|memory_array[4][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux3~20_combout\);

-- Location: FF_X56_Y41_N21
\inst2|memory_array[52][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[52][4]~q\);

-- Location: LCCOMB_X56_Y41_N20
\inst2|Mux3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~21_combout\ = (\inst2|Mux3~20_combout\ & (((\inst2|memory_array[52][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux3~20_combout\ & (\inst2|memory_array[36][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~20_combout\,
	datab => \inst2|memory_array[36][4]~q\,
	datac => \inst2|memory_array[52][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~21_combout\);

-- Location: FF_X54_Y46_N13
\inst2|memory_array[40][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[40][4]~feeder_combout\,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[40][4]~q\);

-- Location: FF_X53_Y39_N15
\inst2|memory_array[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[24][4]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[24][4]~q\);

-- Location: FF_X54_Y39_N17
\inst2|memory_array[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[8][4]~q\);

-- Location: LCCOMB_X54_Y39_N16
\inst2|Mux3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~22_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[24][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[8][4]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[24][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[8][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~22_combout\);

-- Location: FF_X54_Y46_N27
\inst2|memory_array[56][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[56][4]~q\);

-- Location: LCCOMB_X54_Y46_N26
\inst2|Mux3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~23_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux3~22_combout\ & ((\inst2|memory_array[56][4]~q\))) # (!\inst2|Mux3~22_combout\ & (\inst2|memory_array[40][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[40][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[56][4]~q\,
	datad => \inst2|Mux3~22_combout\,
	combout => \inst2|Mux3~23_combout\);

-- Location: FF_X60_Y43_N23
\inst2|memory_array[32][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[32][4]~feeder_combout\,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[32][4]~q\);

-- Location: FF_X57_Y44_N27
\inst2|memory_array[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[16][4]~feeder_combout\,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[16][4]~q\);

-- Location: FF_X57_Y44_N13
\inst2|memory_array[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[0][4]~q\);

-- Location: LCCOMB_X57_Y44_N12
\inst2|Mux3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~24_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[16][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[0][4]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[16][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[0][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~24_combout\);

-- Location: FF_X60_Y43_N29
\inst2|memory_array[48][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[48][4]~q\);

-- Location: LCCOMB_X60_Y43_N28
\inst2|Mux3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~25_combout\ = (\inst2|Mux3~24_combout\ & (((\inst2|memory_array[48][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux3~24_combout\ & (\inst2|memory_array[32][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[32][4]~q\,
	datab => \inst2|Mux3~24_combout\,
	datac => \inst2|memory_array[48][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~25_combout\);

-- Location: LCCOMB_X60_Y39_N24
\inst2|Mux3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux3~23_combout\) # (\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux3~25_combout\ & ((!\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux3~25_combout\,
	datac => \inst2|Mux3~23_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux3~26_combout\);

-- Location: FF_X56_Y47_N13
\inst2|memory_array[44][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[44][4]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[44][4]~q\);

-- Location: FF_X55_Y47_N1
\inst2|memory_array[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[28][4]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[28][4]~q\);

-- Location: FF_X55_Y47_N31
\inst2|memory_array[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[12][4]~q\);

-- Location: LCCOMB_X55_Y47_N30
\inst2|Mux3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~27_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[28][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[12][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[28][4]~q\,
	datac => \inst2|memory_array[12][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux3~27_combout\);

-- Location: FF_X56_Y47_N7
\inst2|memory_array[60][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[60][4]~q\);

-- Location: LCCOMB_X56_Y47_N6
\inst2|Mux3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~28_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux3~27_combout\ & ((\inst2|memory_array[60][4]~q\))) # (!\inst2|Mux3~27_combout\ & (\inst2|memory_array[44][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux3~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[44][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[60][4]~q\,
	datad => \inst2|Mux3~27_combout\,
	combout => \inst2|Mux3~28_combout\);

-- Location: LCCOMB_X60_Y39_N14
\inst2|Mux3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~29_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux3~26_combout\ & ((\inst2|Mux3~28_combout\))) # (!\inst2|Mux3~26_combout\ & (\inst2|Mux3~21_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~21_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux3~28_combout\,
	datad => \inst2|Mux3~26_combout\,
	combout => \inst2|Mux3~29_combout\);

-- Location: LCCOMB_X60_Y39_N4
\inst2|Mux3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~30_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux3~19_combout\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux3~29_combout\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~19_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux3~29_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux3~30_combout\);

-- Location: FF_X68_Y39_N25
\inst2|memory_array[232][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[232][4]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[232][4]~q\);

-- Location: FF_X65_Y38_N15
\inst2|memory_array[216][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[216][4]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[216][4]~q\);

-- Location: FF_X65_Y37_N23
\inst2|memory_array[200][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[200][4]~q\);

-- Location: LCCOMB_X65_Y37_N22
\inst2|Mux3~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~33_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[216][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[200][4]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[216][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[200][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~33_combout\);

-- Location: FF_X66_Y39_N9
\inst2|memory_array[248][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[248][4]~q\);

-- Location: LCCOMB_X66_Y39_N8
\inst2|Mux3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~34_combout\ = (\inst2|Mux3~33_combout\ & (((\inst2|memory_array[248][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux3~33_combout\ & (\inst2|memory_array[232][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[232][4]~q\,
	datab => \inst2|Mux3~33_combout\,
	datac => \inst2|memory_array[248][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~34_combout\);

-- Location: FF_X68_Y39_N27
\inst2|memory_array[224][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[224][4]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[224][4]~q\);

-- Location: FF_X61_Y38_N17
\inst2|memory_array[220][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[220][4]~q\);

-- Location: FF_X63_Y39_N31
\inst2|memory_array[236][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[236][4]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[236][4]~q\);

-- Location: FF_X61_Y38_N15
\inst2|memory_array[204][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[204][4]~q\);

-- Location: LCCOMB_X61_Y38_N14
\inst2|Mux3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~38_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[236][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[204][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[236][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[204][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~38_combout\);

-- Location: FF_X61_Y46_N15
\inst2|memory_array[252][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array~99_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[252][4]~q\);

-- Location: LCCOMB_X61_Y38_N16
\inst2|Mux3~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~39_combout\ = (\inst2|Mux3~38_combout\ & ((\inst2|memory_array[252][4]~q\) # ((!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux3~38_combout\ & (((\inst2|memory_array[220][4]~q\ & \inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[252][4]~q\,
	datab => \inst2|Mux3~38_combout\,
	datac => \inst2|memory_array[220][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux3~39_combout\);

-- Location: FF_X59_Y41_N9
\inst2|memory_array[100][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[100][3]~q\);

-- Location: FF_X67_Y47_N3
\inst2|memory_array[164][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[164][3]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[164][3]~q\);

-- Location: FF_X56_Y43_N3
\inst2|memory_array[36][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[36][3]~q\);

-- Location: LCCOMB_X56_Y43_N2
\inst2|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~0_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(7))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[164][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[36][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[36][3]~q\,
	datad => \inst2|memory_array[164][3]~q\,
	combout => \inst2|Mux4~0_combout\);

-- Location: FF_X63_Y39_N13
\inst2|memory_array[228][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[228][3]~feeder_combout\,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[228][3]~q\);

-- Location: LCCOMB_X59_Y41_N8
\inst2|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~1_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux4~0_combout\ & (\inst2|memory_array[228][3]~q\)) # (!\inst2|Mux4~0_combout\ & ((\inst2|memory_array[100][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[228][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[100][3]~q\,
	datad => \inst2|Mux4~0_combout\,
	combout => \inst2|Mux4~1_combout\);

-- Location: FF_X58_Y45_N29
\inst2|memory_array[176][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[176][3]~feeder_combout\,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[176][3]~q\);

-- Location: FF_X58_Y43_N17
\inst2|memory_array[112][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[112][3]~feeder_combout\,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[112][3]~q\);

-- Location: FF_X59_Y44_N25
\inst2|memory_array[48][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[48][3]~q\);

-- Location: LCCOMB_X59_Y44_N24
\inst2|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~2_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[112][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[48][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[112][3]~q\,
	datac => \inst2|memory_array[48][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux4~2_combout\);

-- Location: FF_X61_Y42_N31
\inst2|memory_array[240][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[240][3]~q\);

-- Location: LCCOMB_X61_Y42_N30
\inst2|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~3_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux4~2_combout\ & (\inst2|memory_array[240][3]~q\)) # (!\inst2|Mux4~2_combout\ & ((\inst2|memory_array[176][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux4~2_combout\,
	datac => \inst2|memory_array[240][3]~q\,
	datad => \inst2|memory_array[176][3]~q\,
	combout => \inst2|Mux4~3_combout\);

-- Location: FF_X67_Y39_N13
\inst2|memory_array[160][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[160][3]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[160][3]~q\);

-- Location: FF_X61_Y40_N15
\inst2|memory_array[96][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[96][3]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[96][3]~q\);

-- Location: FF_X66_Y43_N13
\inst2|memory_array[32][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[32][3]~q\);

-- Location: LCCOMB_X66_Y43_N12
\inst2|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~4_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[96][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|memory_array[32][3]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[96][3]~q\,
	datac => \inst2|memory_array[32][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux4~4_combout\);

-- Location: FF_X63_Y43_N5
\inst2|memory_array[224][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[224][3]~q\);

-- Location: LCCOMB_X63_Y43_N4
\inst2|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~5_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux4~4_combout\ & ((\inst2|memory_array[224][3]~q\))) # (!\inst2|Mux4~4_combout\ & (\inst2|memory_array[160][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[160][3]~q\,
	datac => \inst2|memory_array[224][3]~q\,
	datad => \inst2|Mux4~4_combout\,
	combout => \inst2|Mux4~5_combout\);

-- Location: LCCOMB_X63_Y42_N12
\inst2|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~6_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux4~3_combout\) # (\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux4~5_combout\ & ((!\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux4~5_combout\,
	datac => \inst2|Mux4~3_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux4~6_combout\);

-- Location: FF_X57_Y41_N11
\inst2|memory_array[116][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[116][3]~q\);

-- Location: FF_X54_Y43_N9
\inst2|memory_array[180][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[180][3]~feeder_combout\,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[180][3]~q\);

-- Location: FF_X57_Y46_N17
\inst2|memory_array[52][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[52][3]~q\);

-- Location: LCCOMB_X57_Y46_N16
\inst2|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~7_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[180][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[52][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[52][3]~q\,
	datad => \inst2|memory_array[180][3]~q\,
	combout => \inst2|Mux4~7_combout\);

-- Location: FF_X61_Y42_N13
\inst2|memory_array[244][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[244][3]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[244][3]~q\);

-- Location: LCCOMB_X57_Y41_N10
\inst2|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~8_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux4~7_combout\ & ((\inst2|memory_array[244][3]~q\))) # (!\inst2|Mux4~7_combout\ & (\inst2|memory_array[116][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux4~7_combout\,
	datac => \inst2|memory_array[116][3]~q\,
	datad => \inst2|memory_array[244][3]~q\,
	combout => \inst2|Mux4~8_combout\);

-- Location: LCCOMB_X59_Y41_N14
\inst2|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~9_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux4~6_combout\ & (\inst2|Mux4~8_combout\)) # (!\inst2|Mux4~6_combout\ & ((\inst2|Mux4~1_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux4~8_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux4~1_combout\,
	datad => \inst2|Mux4~6_combout\,
	combout => \inst2|Mux4~9_combout\);

-- Location: FF_X61_Y39_N3
\inst2|memory_array[76][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[76][3]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[76][3]~q\);

-- Location: FF_X58_Y47_N31
\inst2|memory_array[140][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[140][3]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[140][3]~q\);

-- Location: FF_X54_Y40_N27
\inst2|memory_array[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[12][3]~q\);

-- Location: LCCOMB_X54_Y40_N26
\inst2|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~10_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[140][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[12][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[12][3]~q\,
	datad => \inst2|memory_array[140][3]~q\,
	combout => \inst2|Mux4~10_combout\);

-- Location: FF_X61_Y38_N13
\inst2|memory_array[204][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[204][3]~q\);

-- Location: LCCOMB_X61_Y38_N12
\inst2|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~11_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux4~10_combout\ & ((\inst2|memory_array[204][3]~q\))) # (!\inst2|Mux4~10_combout\ & (\inst2|memory_array[76][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[76][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[204][3]~q\,
	datad => \inst2|Mux4~10_combout\,
	combout => \inst2|Mux4~11_combout\);

-- Location: FF_X62_Y39_N15
\inst2|memory_array[88][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[88][3]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[88][3]~q\);

-- Location: FF_X53_Y39_N29
\inst2|memory_array[152][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[152][3]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[152][3]~q\);

-- Location: FF_X53_Y39_N7
\inst2|memory_array[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[24][3]~q\);

-- Location: LCCOMB_X53_Y39_N6
\inst2|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~12_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[152][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[24][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[152][3]~q\,
	datac => \inst2|memory_array[24][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux4~12_combout\);

-- Location: FF_X62_Y39_N1
\inst2|memory_array[216][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[216][3]~q\);

-- Location: LCCOMB_X62_Y39_N0
\inst2|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~13_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux4~12_combout\ & ((\inst2|memory_array[216][3]~q\))) # (!\inst2|Mux4~12_combout\ & (\inst2|memory_array[88][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[88][3]~q\,
	datac => \inst2|memory_array[216][3]~q\,
	datad => \inst2|Mux4~12_combout\,
	combout => \inst2|Mux4~13_combout\);

-- Location: FF_X65_Y41_N17
\inst2|memory_array[72][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[72][3]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[72][3]~q\);

-- Location: FF_X68_Y40_N25
\inst2|memory_array[136][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[136][3]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[136][3]~q\);

-- Location: FF_X60_Y39_N7
\inst2|memory_array[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[8][3]~q\);

-- Location: LCCOMB_X60_Y39_N6
\inst2|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~14_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[136][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[8][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[136][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[8][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux4~14_combout\);

-- Location: FF_X65_Y37_N21
\inst2|memory_array[200][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[200][3]~q\);

-- Location: LCCOMB_X65_Y37_N20
\inst2|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~15_combout\ = (\inst2|Mux4~14_combout\ & (((\inst2|memory_array[200][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux4~14_combout\ & (\inst2|memory_array[72][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux4~14_combout\,
	datab => \inst2|memory_array[72][3]~q\,
	datac => \inst2|memory_array[200][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux4~15_combout\);

-- Location: LCCOMB_X60_Y40_N6
\inst2|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~16_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux4~13_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux4~13_combout\,
	datac => \inst2|Mux4~15_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux4~16_combout\);

-- Location: FF_X55_Y39_N19
\inst2|memory_array[92][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[92][3]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[92][3]~q\);

-- Location: FF_X58_Y45_N19
\inst2|memory_array[156][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[156][3]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[156][3]~q\);

-- Location: FF_X54_Y41_N21
\inst2|memory_array[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[28][3]~q\);

-- Location: LCCOMB_X54_Y41_N20
\inst2|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~17_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(7))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[156][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[28][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[28][3]~q\,
	datad => \inst2|memory_array[156][3]~q\,
	combout => \inst2|Mux4~17_combout\);

-- Location: FF_X56_Y41_N11
\inst2|memory_array[220][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[220][3]~q\);

-- Location: LCCOMB_X56_Y41_N10
\inst2|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~18_combout\ = (\inst2|Mux4~17_combout\ & (((\inst2|memory_array[220][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux4~17_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[92][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux4~17_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[220][3]~q\,
	datad => \inst2|memory_array[92][3]~q\,
	combout => \inst2|Mux4~18_combout\);

-- Location: LCCOMB_X60_Y40_N8
\inst2|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~19_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux4~16_combout\ & ((\inst2|Mux4~18_combout\))) # (!\inst2|Mux4~16_combout\ & (\inst2|Mux4~11_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux4~11_combout\,
	datac => \inst2|Mux4~18_combout\,
	datad => \inst2|Mux4~16_combout\,
	combout => \inst2|Mux4~19_combout\);

-- Location: FF_X57_Y37_N27
\inst2|memory_array[68][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[68][3]~q\);

-- Location: FF_X56_Y48_N21
\inst2|memory_array[132][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[132][3]~feeder_combout\,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[132][3]~q\);

-- Location: FF_X53_Y44_N27
\inst2|memory_array[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[4][3]~q\);

-- Location: LCCOMB_X53_Y44_N26
\inst2|Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~20_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[132][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|memory_array[4][3]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[132][3]~q\,
	datac => \inst2|memory_array[4][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux4~20_combout\);

-- Location: FF_X58_Y37_N17
\inst2|memory_array[196][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[196][3]~q\);

-- Location: LCCOMB_X58_Y37_N16
\inst2|Mux4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~21_combout\ = (\inst2|Mux4~20_combout\ & (((\inst2|memory_array[196][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux4~20_combout\ & (\inst2|memory_array[68][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[68][3]~q\,
	datab => \inst2|Mux4~20_combout\,
	datac => \inst2|memory_array[196][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux4~21_combout\);

-- Location: FF_X66_Y38_N19
\inst2|memory_array[80][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[80][3]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[80][3]~q\);

-- Location: FF_X54_Y42_N1
\inst2|memory_array[144][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[144][3]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[144][3]~q\);

-- Location: FF_X54_Y42_N15
\inst2|memory_array[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[16][3]~q\);

-- Location: LCCOMB_X54_Y42_N14
\inst2|Mux4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~22_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[144][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|memory_array[16][3]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[144][3]~q\,
	datac => \inst2|memory_array[16][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux4~22_combout\);

-- Location: FF_X59_Y37_N19
\inst2|memory_array[208][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[208][3]~q\);

-- Location: LCCOMB_X59_Y37_N18
\inst2|Mux4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~23_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux4~22_combout\ & ((\inst2|memory_array[208][3]~q\))) # (!\inst2|Mux4~22_combout\ & (\inst2|memory_array[80][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[80][3]~q\,
	datac => \inst2|memory_array[208][3]~q\,
	datad => \inst2|Mux4~22_combout\,
	combout => \inst2|Mux4~23_combout\);

-- Location: FF_X59_Y40_N25
\inst2|memory_array[64][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[64][3]~feeder_combout\,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[64][3]~q\);

-- Location: FF_X68_Y38_N21
\inst2|memory_array[128][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[128][3]~feeder_combout\,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[128][3]~q\);

-- Location: FF_X60_Y39_N1
\inst2|memory_array[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[0][3]~q\);

-- Location: LCCOMB_X60_Y39_N0
\inst2|Mux4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~24_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[128][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[128][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[0][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux4~24_combout\);

-- Location: FF_X59_Y40_N11
\inst2|memory_array[192][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[192][3]~q\);

-- Location: LCCOMB_X59_Y40_N10
\inst2|Mux4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~25_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux4~24_combout\ & (\inst2|memory_array[192][3]~q\)) # (!\inst2|Mux4~24_combout\ & ((\inst2|memory_array[64][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux4~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux4~24_combout\,
	datac => \inst2|memory_array[192][3]~q\,
	datad => \inst2|memory_array[64][3]~q\,
	combout => \inst2|Mux4~25_combout\);

-- Location: LCCOMB_X59_Y40_N8
\inst2|Mux4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux4~23_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux4~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux4~23_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux4~25_combout\,
	combout => \inst2|Mux4~26_combout\);

-- Location: FF_X56_Y37_N3
\inst2|memory_array[84][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[84][3]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[84][3]~q\);

-- Location: FF_X53_Y41_N9
\inst2|memory_array[148][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[148][3]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[148][3]~q\);

-- Location: FF_X54_Y43_N11
\inst2|memory_array[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[20][3]~q\);

-- Location: LCCOMB_X54_Y43_N10
\inst2|Mux4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~27_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(7))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[148][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[20][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[20][3]~q\,
	datad => \inst2|memory_array[148][3]~q\,
	combout => \inst2|Mux4~27_combout\);

-- Location: FF_X58_Y37_N23
\inst2|memory_array[212][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[212][3]~q\);

-- Location: LCCOMB_X58_Y37_N22
\inst2|Mux4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~28_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux4~27_combout\ & ((\inst2|memory_array[212][3]~q\))) # (!\inst2|Mux4~27_combout\ & (\inst2|memory_array[84][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux4~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[84][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[212][3]~q\,
	datad => \inst2|Mux4~27_combout\,
	combout => \inst2|Mux4~28_combout\);

-- Location: LCCOMB_X59_Y40_N22
\inst2|Mux4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~29_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux4~26_combout\ & ((\inst2|Mux4~28_combout\))) # (!\inst2|Mux4~26_combout\ & (\inst2|Mux4~21_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux4~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux4~26_combout\,
	datac => \inst2|Mux4~21_combout\,
	datad => \inst2|Mux4~28_combout\,
	combout => \inst2|Mux4~29_combout\);

-- Location: LCCOMB_X60_Y40_N14
\inst2|Mux4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~30_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux4~19_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux4~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux4~19_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux4~29_combout\,
	combout => \inst2|Mux4~30_combout\);

-- Location: FF_X58_Y42_N21
\inst2|memory_array[184][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[184][3]~q\);

-- Location: FF_X58_Y46_N7
\inst2|memory_array[120][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[120][3]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[120][3]~q\);

-- Location: FF_X54_Y46_N1
\inst2|memory_array[56][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[56][3]~q\);

-- Location: LCCOMB_X54_Y46_N0
\inst2|Mux4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~31_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[120][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|memory_array[56][3]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[120][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[56][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux4~31_combout\);

-- Location: FF_X58_Y42_N31
\inst2|memory_array[248][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[248][3]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[248][3]~q\);

-- Location: LCCOMB_X58_Y42_N20
\inst2|Mux4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~32_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux4~31_combout\ & (\inst2|memory_array[248][3]~q\)) # (!\inst2|Mux4~31_combout\ & ((\inst2|memory_array[184][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[248][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[184][3]~q\,
	datad => \inst2|Mux4~31_combout\,
	combout => \inst2|Mux4~32_combout\);

-- Location: FF_X65_Y42_N21
\inst2|memory_array[108][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[108][3]~feeder_combout\,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[108][3]~q\);

-- Location: FF_X67_Y40_N11
\inst2|memory_array[172][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[172][3]~feeder_combout\,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[172][3]~q\);

-- Location: FF_X63_Y40_N7
\inst2|memory_array[44][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[44][3]~q\);

-- Location: LCCOMB_X63_Y40_N6
\inst2|Mux4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~33_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[172][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|memory_array[44][3]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[172][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[44][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux4~33_combout\);

-- Location: FF_X63_Y40_N25
\inst2|memory_array[236][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[236][3]~q\);

-- Location: LCCOMB_X63_Y40_N24
\inst2|Mux4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~34_combout\ = (\inst2|Mux4~33_combout\ & (((\inst2|memory_array[236][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux4~33_combout\ & (\inst2|memory_array[108][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux4~33_combout\,
	datab => \inst2|memory_array[108][3]~q\,
	datac => \inst2|memory_array[236][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux4~34_combout\);

-- Location: FF_X68_Y40_N23
\inst2|memory_array[168][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[168][3]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[168][3]~q\);

-- Location: FF_X56_Y42_N3
\inst2|memory_array[104][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[104][3]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[104][3]~q\);

-- Location: FF_X56_Y42_N17
\inst2|memory_array[40][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[40][3]~q\);

-- Location: LCCOMB_X56_Y42_N16
\inst2|Mux4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~35_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[104][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[40][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[40][3]~q\,
	datad => \inst2|memory_array[104][3]~q\,
	combout => \inst2|Mux4~35_combout\);

-- Location: FF_X62_Y40_N11
\inst2|memory_array[232][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[232][3]~q\);

-- Location: LCCOMB_X62_Y40_N10
\inst2|Mux4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~36_combout\ = (\inst2|Mux4~35_combout\ & (((\inst2|memory_array[232][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux4~35_combout\ & (\inst2|memory_array[168][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux4~35_combout\,
	datab => \inst2|memory_array[168][3]~q\,
	datac => \inst2|memory_array[232][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux4~36_combout\);

-- Location: LCCOMB_X63_Y40_N18
\inst2|Mux4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~37_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux4~34_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((!\inst6|PR_ALU_OUT_S3\(4) & \inst2|Mux4~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux4~34_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux4~36_combout\,
	combout => \inst2|Mux4~37_combout\);

-- Location: FF_X58_Y39_N3
\inst2|memory_array[124][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[124][3]~q\);

-- Location: FF_X55_Y43_N5
\inst2|memory_array[188][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[188][3]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[188][3]~q\);

-- Location: FF_X55_Y43_N11
\inst2|memory_array[60][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~100_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[60][3]~q\);

-- Location: LCCOMB_X55_Y43_N10
\inst2|Mux4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~38_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[188][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|memory_array[60][3]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[188][3]~q\,
	datac => \inst2|memory_array[60][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux4~38_combout\);

-- Location: FF_X65_Y41_N7
\inst2|memory_array[252][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[252][3]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[252][3]~q\);

-- Location: LCCOMB_X58_Y39_N2
\inst2|Mux4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~39_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux4~38_combout\ & (\inst2|memory_array[252][3]~q\)) # (!\inst2|Mux4~38_combout\ & ((\inst2|memory_array[124][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux4~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[252][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[124][3]~q\,
	datad => \inst2|Mux4~38_combout\,
	combout => \inst2|Mux4~39_combout\);

-- Location: LCCOMB_X59_Y40_N12
\inst2|Mux4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~40_combout\ = (\inst2|Mux4~37_combout\ & (((\inst2|Mux4~39_combout\) # (!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux4~37_combout\ & (\inst2|Mux4~32_combout\ & (\inst6|PR_ALU_OUT_S3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux4~37_combout\,
	datab => \inst2|Mux4~32_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux4~39_combout\,
	combout => \inst2|Mux4~40_combout\);

-- Location: LCCOMB_X60_Y40_N0
\inst2|Mux4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux4~41_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux4~30_combout\ & ((\inst2|Mux4~40_combout\))) # (!\inst2|Mux4~30_combout\ & (\inst2|Mux4~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux4~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux4~30_combout\,
	datac => \inst2|Mux4~9_combout\,
	datad => \inst2|Mux4~40_combout\,
	combout => \inst2|Mux4~41_combout\);

-- Location: FF_X52_Y42_N5
\inst2|memory_array[152][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[152][2]~q\);

-- Location: FF_X53_Y42_N17
\inst2|memory_array[56][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[56][2]~feeder_combout\,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[56][2]~q\);

-- Location: FF_X52_Y42_N7
\inst2|memory_array[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[24][2]~q\);

-- Location: LCCOMB_X52_Y42_N6
\inst2|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~0_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(5))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[56][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[24][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[24][2]~q\,
	datad => \inst2|memory_array[56][2]~q\,
	combout => \inst2|Mux5~0_combout\);

-- Location: FF_X58_Y42_N25
\inst2|memory_array[184][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[184][2]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[184][2]~q\);

-- Location: LCCOMB_X52_Y42_N4
\inst2|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~1_combout\ = (\inst2|Mux5~0_combout\ & ((\inst2|memory_array[184][2]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux5~0_combout\ & (((\inst2|memory_array[152][2]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux5~0_combout\,
	datab => \inst2|memory_array[184][2]~q\,
	datac => \inst2|memory_array[152][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux5~1_combout\);

-- Location: FF_X58_Y43_N11
\inst2|memory_array[112][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[112][2]~feeder_combout\,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[112][2]~q\);

-- Location: FF_X59_Y37_N5
\inst2|memory_array[208][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[208][2]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[208][2]~q\);

-- Location: FF_X56_Y39_N25
\inst2|memory_array[80][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[80][2]~q\);

-- Location: LCCOMB_X56_Y39_N24
\inst2|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~2_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[208][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|memory_array[80][2]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[208][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[80][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux5~2_combout\);

-- Location: FF_X57_Y45_N29
\inst2|memory_array[240][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[240][2]~q\);

-- Location: LCCOMB_X57_Y45_N28
\inst2|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~3_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux5~2_combout\ & ((\inst2|memory_array[240][2]~q\))) # (!\inst2|Mux5~2_combout\ & (\inst2|memory_array[112][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[112][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[240][2]~q\,
	datad => \inst2|Mux5~2_combout\,
	combout => \inst2|Mux5~3_combout\);

-- Location: FF_X59_Y44_N3
\inst2|memory_array[48][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[48][2]~feeder_combout\,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[48][2]~q\);

-- Location: FF_X54_Y42_N29
\inst2|memory_array[144][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[144][2]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[144][2]~q\);

-- Location: FF_X54_Y42_N11
\inst2|memory_array[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[16][2]~q\);

-- Location: LCCOMB_X54_Y42_N10
\inst2|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~4_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[144][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[16][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[16][2]~q\,
	datad => \inst2|memory_array[144][2]~q\,
	combout => \inst2|Mux5~4_combout\);

-- Location: FF_X58_Y45_N17
\inst2|memory_array[176][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[176][2]~q\);

-- Location: LCCOMB_X58_Y45_N16
\inst2|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~5_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux5~4_combout\ & ((\inst2|memory_array[176][2]~q\))) # (!\inst2|Mux5~4_combout\ & (\inst2|memory_array[48][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[48][2]~q\,
	datac => \inst2|memory_array[176][2]~q\,
	datad => \inst2|Mux5~4_combout\,
	combout => \inst2|Mux5~5_combout\);

-- Location: LCCOMB_X57_Y44_N22
\inst2|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux5~3_combout\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux5~3_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|Mux5~5_combout\,
	combout => \inst2|Mux5~6_combout\);

-- Location: FF_X58_Y43_N1
\inst2|memory_array[120][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[120][2]~q\);

-- Location: FF_X62_Y39_N27
\inst2|memory_array[216][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[216][2]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[216][2]~q\);

-- Location: FF_X62_Y39_N21
\inst2|memory_array[88][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[88][2]~q\);

-- Location: LCCOMB_X62_Y39_N20
\inst2|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~7_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[216][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|memory_array[88][2]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[216][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[88][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux5~7_combout\);

-- Location: FF_X58_Y42_N15
\inst2|memory_array[248][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[248][2]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[248][2]~q\);

-- Location: LCCOMB_X58_Y43_N0
\inst2|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~8_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux5~7_combout\ & ((\inst2|memory_array[248][2]~q\))) # (!\inst2|Mux5~7_combout\ & (\inst2|memory_array[120][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux5~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux5~7_combout\,
	datac => \inst2|memory_array[120][2]~q\,
	datad => \inst2|memory_array[248][2]~q\,
	combout => \inst2|Mux5~8_combout\);

-- Location: LCCOMB_X56_Y44_N4
\inst2|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~9_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux5~6_combout\ & (\inst2|Mux5~8_combout\)) # (!\inst2|Mux5~6_combout\ & ((\inst2|Mux5~1_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux5~8_combout\,
	datab => \inst2|Mux5~1_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux5~6_combout\,
	combout => \inst2|Mux5~9_combout\);

-- Location: FF_X63_Y40_N17
\inst2|memory_array[44][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[44][2]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[44][2]~q\);

-- Location: FF_X54_Y40_N25
\inst2|memory_array[76][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[76][2]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[76][2]~q\);

-- Location: FF_X54_Y40_N31
\inst2|memory_array[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[12][2]~q\);

-- Location: LCCOMB_X54_Y40_N30
\inst2|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~10_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[76][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|memory_array[12][2]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[76][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[12][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux5~10_combout\);

-- Location: FF_X57_Y40_N9
\inst2|memory_array[108][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[108][2]~q\);

-- Location: LCCOMB_X57_Y40_N8
\inst2|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~11_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux5~10_combout\ & ((\inst2|memory_array[108][2]~q\))) # (!\inst2|Mux5~10_combout\ & (\inst2|memory_array[44][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[44][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[108][2]~q\,
	datad => \inst2|Mux5~10_combout\,
	combout => \inst2|Mux5~11_combout\);

-- Location: FF_X67_Y44_N31
\inst2|memory_array[196][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[196][2]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[196][2]~q\);

-- Location: FF_X67_Y45_N23
\inst2|memory_array[164][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[164][2]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[164][2]~q\);

-- Location: FF_X68_Y43_N9
\inst2|memory_array[132][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[132][2]~q\);

-- Location: LCCOMB_X68_Y43_N8
\inst2|Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~12_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[164][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[132][2]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[164][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[132][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux5~12_combout\);

-- Location: FF_X67_Y44_N17
\inst2|memory_array[228][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[228][2]~q\);

-- Location: LCCOMB_X67_Y44_N16
\inst2|Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~13_combout\ = (\inst2|Mux5~12_combout\ & (((\inst2|memory_array[228][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux5~12_combout\ & (\inst2|memory_array[196][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[196][2]~q\,
	datab => \inst2|Mux5~12_combout\,
	datac => \inst2|memory_array[228][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux5~13_combout\);

-- Location: FF_X59_Y38_N11
\inst2|memory_array[68][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[68][2]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[68][2]~q\);

-- Location: FF_X53_Y44_N17
\inst2|memory_array[36][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[36][2]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[36][2]~q\);

-- Location: FF_X53_Y44_N7
\inst2|memory_array[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[4][2]~q\);

-- Location: LCCOMB_X53_Y44_N6
\inst2|Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~14_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[36][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[36][2]~q\,
	datac => \inst2|memory_array[4][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux5~14_combout\);

-- Location: FF_X59_Y42_N3
\inst2|memory_array[100][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[100][2]~q\);

-- Location: LCCOMB_X59_Y42_N2
\inst2|Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~15_combout\ = (\inst2|Mux5~14_combout\ & (((\inst2|memory_array[100][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux5~14_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[68][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux5~14_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[100][2]~q\,
	datad => \inst2|memory_array[68][2]~q\,
	combout => \inst2|Mux5~15_combout\);

-- Location: LCCOMB_X59_Y44_N28
\inst2|Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~16_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux5~13_combout\)) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux5~13_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst6|PR_ALU_OUT_S3\(7),
	datad => \inst2|Mux5~15_combout\,
	combout => \inst2|Mux5~16_combout\);

-- Location: FF_X62_Y37_N11
\inst2|memory_array[204][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[204][2]~feeder_combout\,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[204][2]~q\);

-- Location: FF_X67_Y42_N27
\inst2|memory_array[172][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[172][2]~feeder_combout\,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[172][2]~q\);

-- Location: FF_X68_Y43_N23
\inst2|memory_array[140][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[140][2]~q\);

-- Location: LCCOMB_X68_Y43_N22
\inst2|Mux5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~17_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[172][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[140][2]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[172][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[140][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux5~17_combout\);

-- Location: FF_X63_Y40_N23
\inst2|memory_array[236][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[236][2]~q\);

-- Location: LCCOMB_X63_Y40_N22
\inst2|Mux5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~18_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux5~17_combout\ & ((\inst2|memory_array[236][2]~q\))) # (!\inst2|Mux5~17_combout\ & (\inst2|memory_array[204][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[204][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[236][2]~q\,
	datad => \inst2|Mux5~17_combout\,
	combout => \inst2|Mux5~18_combout\);

-- Location: LCCOMB_X59_Y44_N6
\inst2|Mux5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux5~16_combout\ & ((\inst2|Mux5~18_combout\))) # (!\inst2|Mux5~16_combout\ & (\inst2|Mux5~11_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux5~11_combout\,
	datab => \inst2|Mux5~18_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux5~16_combout\,
	combout => \inst2|Mux5~19_combout\);

-- Location: FF_X56_Y42_N27
\inst2|memory_array[40][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[40][2]~feeder_combout\,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[40][2]~q\);

-- Location: FF_X54_Y38_N7
\inst2|memory_array[72][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[72][2]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[72][2]~q\);

-- Location: FF_X54_Y39_N23
\inst2|memory_array[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[8][2]~q\);

-- Location: LCCOMB_X54_Y39_N22
\inst2|Mux5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~20_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[72][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|memory_array[8][2]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[72][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[8][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux5~20_combout\);

-- Location: FF_X56_Y42_N1
\inst2|memory_array[104][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[104][2]~q\);

-- Location: LCCOMB_X56_Y42_N0
\inst2|Mux5~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~21_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux5~20_combout\ & ((\inst2|memory_array[104][2]~q\))) # (!\inst2|Mux5~20_combout\ & (\inst2|memory_array[40][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[40][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[104][2]~q\,
	datad => \inst2|Mux5~20_combout\,
	combout => \inst2|Mux5~21_combout\);

-- Location: FF_X68_Y38_N7
\inst2|memory_array[160][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[160][2]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[160][2]~q\);

-- Location: FF_X67_Y38_N25
\inst2|memory_array[192][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[192][2]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[192][2]~q\);

-- Location: FF_X68_Y38_N1
\inst2|memory_array[128][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[128][2]~q\);

-- Location: LCCOMB_X68_Y38_N0
\inst2|Mux5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~22_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[192][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|memory_array[128][2]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[192][2]~q\,
	datac => \inst2|memory_array[128][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux5~22_combout\);

-- Location: FF_X68_Y39_N17
\inst2|memory_array[224][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[224][2]~q\);

-- Location: LCCOMB_X68_Y39_N16
\inst2|Mux5~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~23_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux5~22_combout\ & ((\inst2|memory_array[224][2]~q\))) # (!\inst2|Mux5~22_combout\ & (\inst2|memory_array[160][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[160][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[224][2]~q\,
	datad => \inst2|Mux5~22_combout\,
	combout => \inst2|Mux5~23_combout\);

-- Location: FF_X58_Y44_N9
\inst2|memory_array[32][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[32][2]~feeder_combout\,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[32][2]~q\);

-- Location: FF_X57_Y38_N1
\inst2|memory_array[64][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[64][2]~feeder_combout\,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[64][2]~q\);

-- Location: FF_X60_Y39_N27
\inst2|memory_array[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[0][2]~q\);

-- Location: LCCOMB_X60_Y39_N26
\inst2|Mux5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~24_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[64][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|memory_array[0][2]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[64][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[0][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux5~24_combout\);

-- Location: FF_X55_Y40_N1
\inst2|memory_array[96][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[96][2]~q\);

-- Location: LCCOMB_X55_Y40_N0
\inst2|Mux5~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~25_combout\ = (\inst2|Mux5~24_combout\ & (((\inst2|memory_array[96][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux5~24_combout\ & (\inst2|memory_array[32][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[32][2]~q\,
	datab => \inst2|Mux5~24_combout\,
	datac => \inst2|memory_array[96][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux5~25_combout\);

-- Location: LCCOMB_X55_Y40_N18
\inst2|Mux5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~26_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3)) # ((\inst2|Mux5~23_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux5~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux5~23_combout\,
	datad => \inst2|Mux5~25_combout\,
	combout => \inst2|Mux5~26_combout\);

-- Location: FF_X68_Y41_N15
\inst2|memory_array[168][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[168][2]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[168][2]~q\);

-- Location: FF_X67_Y37_N5
\inst2|memory_array[200][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[200][2]~feeder_combout\,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[200][2]~q\);

-- Location: FF_X68_Y40_N29
\inst2|memory_array[136][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[136][2]~q\);

-- Location: LCCOMB_X68_Y40_N28
\inst2|Mux5~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~27_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[200][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[136][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[200][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[136][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux5~27_combout\);

-- Location: FF_X66_Y41_N23
\inst2|memory_array[232][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[232][2]~q\);

-- Location: LCCOMB_X66_Y41_N22
\inst2|Mux5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~28_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux5~27_combout\ & ((\inst2|memory_array[232][2]~q\))) # (!\inst2|Mux5~27_combout\ & (\inst2|memory_array[168][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux5~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[168][2]~q\,
	datac => \inst2|memory_array[232][2]~q\,
	datad => \inst2|Mux5~27_combout\,
	combout => \inst2|Mux5~28_combout\);

-- Location: LCCOMB_X55_Y40_N28
\inst2|Mux5~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~29_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux5~26_combout\ & (\inst2|Mux5~28_combout\)) # (!\inst2|Mux5~26_combout\ & ((\inst2|Mux5~21_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux5~28_combout\,
	datab => \inst2|Mux5~21_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux5~26_combout\,
	combout => \inst2|Mux5~29_combout\);

-- Location: LCCOMB_X55_Y44_N2
\inst2|Mux5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~30_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux5~19_combout\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux5~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux5~29_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux5~19_combout\,
	combout => \inst2|Mux5~30_combout\);

-- Location: FF_X55_Y44_N25
\inst2|memory_array[156][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[156][2]~q\);

-- Location: FF_X55_Y43_N17
\inst2|memory_array[60][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[60][2]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[60][2]~q\);

-- Location: FF_X54_Y41_N27
\inst2|memory_array[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[28][2]~q\);

-- Location: LCCOMB_X54_Y41_N26
\inst2|Mux5~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~31_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[60][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[28][2]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[60][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[28][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux5~31_combout\);

-- Location: FF_X55_Y43_N7
\inst2|memory_array[188][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[188][2]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[188][2]~q\);

-- Location: LCCOMB_X55_Y44_N24
\inst2|Mux5~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~32_combout\ = (\inst2|Mux5~31_combout\ & (((\inst2|memory_array[188][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux5~31_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[156][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux5~31_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[156][2]~q\,
	datad => \inst2|memory_array[188][2]~q\,
	combout => \inst2|Mux5~32_combout\);

-- Location: FF_X60_Y37_N3
\inst2|memory_array[212][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[212][2]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[212][2]~q\);

-- Location: FF_X52_Y39_N1
\inst2|memory_array[116][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[116][2]~feeder_combout\,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[116][2]~q\);

-- Location: FF_X52_Y39_N19
\inst2|memory_array[84][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[84][2]~q\);

-- Location: LCCOMB_X52_Y39_N18
\inst2|Mux5~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~33_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[116][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[84][2]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[116][2]~q\,
	datac => \inst2|memory_array[84][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux5~33_combout\);

-- Location: FF_X61_Y42_N27
\inst2|memory_array[244][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[244][2]~q\);

-- Location: LCCOMB_X61_Y42_N26
\inst2|Mux5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~34_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux5~33_combout\ & ((\inst2|memory_array[244][2]~q\))) # (!\inst2|Mux5~33_combout\ & (\inst2|memory_array[212][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux5~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[212][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[244][2]~q\,
	datad => \inst2|Mux5~33_combout\,
	combout => \inst2|Mux5~34_combout\);

-- Location: FF_X61_Y44_N31
\inst2|memory_array[148][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[148][2]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[148][2]~q\);

-- Location: FF_X54_Y44_N5
\inst2|memory_array[52][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[52][2]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[52][2]~q\);

-- Location: FF_X54_Y43_N21
\inst2|memory_array[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[20][2]~q\);

-- Location: LCCOMB_X54_Y43_N20
\inst2|Mux5~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~35_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[52][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[20][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[52][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[20][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux5~35_combout\);

-- Location: FF_X54_Y43_N23
\inst2|memory_array[180][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[180][2]~q\);

-- Location: LCCOMB_X54_Y43_N22
\inst2|Mux5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~36_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux5~35_combout\ & ((\inst2|memory_array[180][2]~q\))) # (!\inst2|Mux5~35_combout\ & (\inst2|memory_array[148][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux5~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[148][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[180][2]~q\,
	datad => \inst2|Mux5~35_combout\,
	combout => \inst2|Mux5~36_combout\);

-- Location: LCCOMB_X56_Y44_N26
\inst2|Mux5~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~37_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(3)) # ((\inst2|Mux5~34_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux5~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux5~34_combout\,
	datad => \inst2|Mux5~36_combout\,
	combout => \inst2|Mux5~37_combout\);

-- Location: FF_X57_Y39_N3
\inst2|memory_array[220][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[220][2]~q\);

-- Location: FF_X58_Y39_N17
\inst2|memory_array[124][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[124][2]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[124][2]~q\);

-- Location: FF_X57_Y39_N13
\inst2|memory_array[92][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~101_combout\,
	sload => VCC,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[92][2]~q\);

-- Location: LCCOMB_X57_Y39_N12
\inst2|Mux5~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~38_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[124][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[92][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[124][2]~q\,
	datac => \inst2|memory_array[92][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux5~38_combout\);

-- Location: FF_X61_Y47_N19
\inst2|memory_array[252][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[252][2]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[252][2]~q\);

-- Location: LCCOMB_X57_Y39_N2
\inst2|Mux5~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~39_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux5~38_combout\ & (\inst2|memory_array[252][2]~q\)) # (!\inst2|Mux5~38_combout\ & ((\inst2|memory_array[220][2]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux5~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[252][2]~q\,
	datac => \inst2|memory_array[220][2]~q\,
	datad => \inst2|Mux5~38_combout\,
	combout => \inst2|Mux5~39_combout\);

-- Location: LCCOMB_X56_Y44_N16
\inst2|Mux5~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~40_combout\ = (\inst2|Mux5~37_combout\ & (((\inst2|Mux5~39_combout\) # (!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux5~37_combout\ & (\inst2|Mux5~32_combout\ & (\inst6|PR_ALU_OUT_S3\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux5~37_combout\,
	datab => \inst2|Mux5~32_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux5~39_combout\,
	combout => \inst2|Mux5~40_combout\);

-- Location: LCCOMB_X55_Y44_N16
\inst2|Mux5~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux5~41_combout\ = (\inst2|Mux5~30_combout\ & (((\inst2|Mux5~40_combout\) # (!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux5~30_combout\ & (\inst2|Mux5~9_combout\ & (\inst6|PR_ALU_OUT_S3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux5~9_combout\,
	datab => \inst2|Mux5~30_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux5~40_combout\,
	combout => \inst2|Mux5~41_combout\);

-- Location: FF_X58_Y43_N19
\inst2|memory_array[112][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[112][1]~feeder_combout\,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[112][1]~q\);

-- Location: FF_X59_Y41_N25
\inst2|memory_array[80][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[80][1]~q\);

-- Location: LCCOMB_X59_Y41_N24
\inst2|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~0_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[112][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[80][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[112][1]~q\,
	datac => \inst2|memory_array[80][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux6~0_combout\);

-- Location: FF_X55_Y40_N27
\inst2|memory_array[96][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[96][1]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[96][1]~q\);

-- Location: FF_X57_Y38_N17
\inst2|memory_array[64][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[64][1]~q\);

-- Location: LCCOMB_X57_Y38_N16
\inst2|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~4_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[96][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[64][1]~q\ & !\inst6|PR_ALU_OUT_S3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[96][1]~q\,
	datac => \inst2|memory_array[64][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux6~4_combout\);

-- Location: FF_X57_Y39_N15
\inst2|memory_array[92][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[92][1]~q\);

-- Location: FF_X52_Y39_N13
\inst2|memory_array[116][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[116][1]~feeder_combout\,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[116][1]~q\);

-- Location: FF_X52_Y39_N15
\inst2|memory_array[84][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[84][1]~q\);

-- Location: LCCOMB_X52_Y39_N14
\inst2|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~7_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3)) # ((\inst2|memory_array[116][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[84][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[84][1]~q\,
	datad => \inst2|memory_array[116][1]~q\,
	combout => \inst2|Mux6~7_combout\);

-- Location: FF_X58_Y39_N19
\inst2|memory_array[124][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[124][1]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[124][1]~q\);

-- Location: LCCOMB_X57_Y39_N14
\inst2|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~8_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux6~7_combout\ & (\inst2|memory_array[124][1]~q\)) # (!\inst2|Mux6~7_combout\ & ((\inst2|memory_array[92][1]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[124][1]~q\,
	datac => \inst2|memory_array[92][1]~q\,
	datad => \inst2|Mux6~7_combout\,
	combout => \inst2|Mux6~8_combout\);

-- Location: FF_X68_Y45_N9
\inst2|memory_array[148][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[148][1]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[148][1]~q\);

-- Location: FF_X67_Y40_N17
\inst2|memory_array[164][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[164][1]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[164][1]~q\);

-- Location: FF_X68_Y43_N1
\inst2|memory_array[132][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[132][1]~q\);

-- Location: LCCOMB_X68_Y43_N0
\inst2|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~10_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[164][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[132][1]~q\ & !\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[164][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[132][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux6~10_combout\);

-- Location: FF_X62_Y44_N9
\inst2|memory_array[180][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[180][1]~q\);

-- Location: LCCOMB_X62_Y44_N8
\inst2|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~11_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux6~10_combout\ & ((\inst2|memory_array[180][1]~q\))) # (!\inst2|Mux6~10_combout\ & (\inst2|memory_array[148][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[148][1]~q\,
	datac => \inst2|memory_array[180][1]~q\,
	datad => \inst2|Mux6~10_combout\,
	combout => \inst2|Mux6~11_combout\);

-- Location: FF_X60_Y45_N7
\inst2|memory_array[152][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[152][1]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[152][1]~q\);

-- Location: FF_X68_Y40_N11
\inst2|memory_array[168][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[168][1]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[168][1]~q\);

-- Location: FF_X68_Y40_N5
\inst2|memory_array[136][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[136][1]~q\);

-- Location: LCCOMB_X68_Y40_N4
\inst2|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~12_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[168][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[136][1]~q\ & !\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[168][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[136][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux6~12_combout\);

-- Location: FF_X65_Y45_N13
\inst2|memory_array[184][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[184][1]~q\);

-- Location: LCCOMB_X65_Y45_N12
\inst2|Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~13_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux6~12_combout\ & ((\inst2|memory_array[184][1]~q\))) # (!\inst2|Mux6~12_combout\ & (\inst2|memory_array[152][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[152][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[184][1]~q\,
	datad => \inst2|Mux6~12_combout\,
	combout => \inst2|Mux6~13_combout\);

-- Location: FF_X57_Y45_N27
\inst2|memory_array[144][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[144][1]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[144][1]~q\);

-- Location: FF_X68_Y38_N19
\inst2|memory_array[160][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[160][1]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[160][1]~q\);

-- Location: FF_X68_Y38_N13
\inst2|memory_array[128][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[128][1]~q\);

-- Location: LCCOMB_X68_Y38_N12
\inst2|Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~14_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[160][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[128][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[160][1]~q\,
	datac => \inst2|memory_array[128][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux6~14_combout\);

-- Location: FF_X65_Y45_N3
\inst2|memory_array[176][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[176][1]~q\);

-- Location: LCCOMB_X65_Y45_N2
\inst2|Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~15_combout\ = (\inst2|Mux6~14_combout\ & (((\inst2|memory_array[176][1]~q\) # (!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux6~14_combout\ & (\inst2|memory_array[144][1]~q\ & ((\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[144][1]~q\,
	datab => \inst2|Mux6~14_combout\,
	datac => \inst2|memory_array[176][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux6~15_combout\);

-- Location: LCCOMB_X65_Y45_N0
\inst2|Mux6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~16_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux6~13_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux6~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux6~13_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux6~15_combout\,
	combout => \inst2|Mux6~16_combout\);

-- Location: FF_X68_Y45_N15
\inst2|memory_array[156][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[156][1]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[156][1]~q\);

-- Location: FF_X67_Y40_N27
\inst2|memory_array[172][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[172][1]~feeder_combout\,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[172][1]~q\);

-- Location: FF_X68_Y43_N3
\inst2|memory_array[140][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[140][1]~q\);

-- Location: LCCOMB_X68_Y43_N2
\inst2|Mux6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~17_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[172][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[140][1]~q\ & !\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[172][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[140][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux6~17_combout\);

-- Location: FF_X65_Y46_N27
\inst2|memory_array[188][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[188][1]~q\);

-- Location: LCCOMB_X65_Y46_N26
\inst2|Mux6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~18_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux6~17_combout\ & ((\inst2|memory_array[188][1]~q\))) # (!\inst2|Mux6~17_combout\ & (\inst2|memory_array[156][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[156][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[188][1]~q\,
	datad => \inst2|Mux6~17_combout\,
	combout => \inst2|Mux6~18_combout\);

-- Location: LCCOMB_X62_Y43_N26
\inst2|Mux6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~19_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux6~16_combout\ & (\inst2|Mux6~18_combout\)) # (!\inst2|Mux6~16_combout\ & ((\inst2|Mux6~11_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux6~18_combout\,
	datac => \inst2|Mux6~11_combout\,
	datad => \inst2|Mux6~16_combout\,
	combout => \inst2|Mux6~19_combout\);

-- Location: FF_X56_Y42_N15
\inst2|memory_array[40][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[40][1]~feeder_combout\,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[40][1]~q\);

-- Location: FF_X60_Y39_N21
\inst2|memory_array[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[8][1]~q\);

-- Location: LCCOMB_X60_Y39_N20
\inst2|Mux6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~20_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[40][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[8][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[40][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[8][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux6~20_combout\);

-- Location: FF_X54_Y44_N23
\inst2|memory_array[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[20][1]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[20][1]~q\);

-- Location: FF_X58_Y44_N7
\inst2|memory_array[48][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[48][1]~feeder_combout\,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[48][1]~q\);

-- Location: FF_X57_Y44_N1
\inst2|memory_array[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[16][1]~q\);

-- Location: LCCOMB_X57_Y44_N0
\inst2|Mux6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~22_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[48][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[16][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[48][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[16][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux6~22_combout\);

-- Location: FF_X54_Y44_N1
\inst2|memory_array[52][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[52][1]~q\);

-- Location: LCCOMB_X54_Y44_N0
\inst2|Mux6~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~23_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux6~22_combout\ & ((\inst2|memory_array[52][1]~q\))) # (!\inst2|Mux6~22_combout\ & (\inst2|memory_array[20][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[20][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[52][1]~q\,
	datad => \inst2|Mux6~22_combout\,
	combout => \inst2|Mux6~23_combout\);

-- Location: FF_X55_Y41_N5
\inst2|memory_array[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[4][1]~feeder_combout\,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[4][1]~q\);

-- Location: FF_X60_Y43_N27
\inst2|memory_array[32][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[32][1]~feeder_combout\,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[32][1]~q\);

-- Location: FF_X59_Y43_N31
\inst2|memory_array[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[0][1]~q\);

-- Location: LCCOMB_X59_Y43_N30
\inst2|Mux6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~24_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[32][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[32][1]~q\,
	datac => \inst2|memory_array[0][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux6~24_combout\);

-- Location: FF_X55_Y41_N31
\inst2|memory_array[36][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[36][1]~q\);

-- Location: LCCOMB_X55_Y41_N30
\inst2|Mux6~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~25_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux6~24_combout\ & ((\inst2|memory_array[36][1]~q\))) # (!\inst2|Mux6~24_combout\ & (\inst2|memory_array[4][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux6~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[4][1]~q\,
	datac => \inst2|memory_array[36][1]~q\,
	datad => \inst2|Mux6~24_combout\,
	combout => \inst2|Mux6~25_combout\);

-- Location: LCCOMB_X55_Y44_N30
\inst2|Mux6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~26_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux6~23_combout\) # ((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((!\inst6|PR_ALU_OUT_S3\(3) & \inst2|Mux6~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux6~23_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux6~25_combout\,
	combout => \inst2|Mux6~26_combout\);

-- Location: FF_X62_Y43_N29
\inst2|memory_array[204][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[204][1]~q\);

-- Location: FF_X59_Y39_N31
\inst2|memory_array[232][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[232][1]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[232][1]~q\);

-- Location: FF_X65_Y39_N1
\inst2|memory_array[200][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[200][1]~q\);

-- Location: LCCOMB_X65_Y39_N0
\inst2|Mux6~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~31_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|memory_array[232][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[200][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[200][1]~q\,
	datad => \inst2|memory_array[232][1]~q\,
	combout => \inst2|Mux6~31_combout\);

-- Location: FF_X63_Y40_N15
\inst2|memory_array[236][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[236][1]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[236][1]~q\);

-- Location: LCCOMB_X62_Y43_N28
\inst2|Mux6~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~32_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux6~31_combout\ & ((\inst2|memory_array[236][1]~q\))) # (!\inst2|Mux6~31_combout\ & (\inst2|memory_array[204][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux6~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux6~31_combout\,
	datac => \inst2|memory_array[204][1]~q\,
	datad => \inst2|memory_array[236][1]~q\,
	combout => \inst2|Mux6~32_combout\);

-- Location: FF_X58_Y37_N21
\inst2|memory_array[212][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[212][1]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[212][1]~q\);

-- Location: FF_X65_Y40_N25
\inst2|memory_array[240][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[240][1]~feeder_combout\,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[240][1]~q\);

-- Location: FF_X59_Y37_N27
\inst2|memory_array[208][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[208][1]~q\);

-- Location: LCCOMB_X59_Y37_N26
\inst2|Mux6~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~33_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|memory_array[240][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[208][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[208][1]~q\,
	datad => \inst2|memory_array[240][1]~q\,
	combout => \inst2|Mux6~33_combout\);

-- Location: FF_X62_Y41_N5
\inst2|memory_array[244][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[244][1]~q\);

-- Location: LCCOMB_X62_Y41_N4
\inst2|Mux6~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~34_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux6~33_combout\ & ((\inst2|memory_array[244][1]~q\))) # (!\inst2|Mux6~33_combout\ & (\inst2|memory_array[212][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux6~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[212][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[244][1]~q\,
	datad => \inst2|Mux6~33_combout\,
	combout => \inst2|Mux6~34_combout\);

-- Location: FF_X60_Y38_N11
\inst2|memory_array[196][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[196][1]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[196][1]~q\);

-- Location: FF_X68_Y39_N19
\inst2|memory_array[224][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[224][1]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[224][1]~q\);

-- Location: FF_X65_Y39_N23
\inst2|memory_array[192][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[192][1]~q\);

-- Location: LCCOMB_X65_Y39_N22
\inst2|Mux6~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~35_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|memory_array[224][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[192][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[192][1]~q\,
	datad => \inst2|memory_array[224][1]~q\,
	combout => \inst2|Mux6~35_combout\);

-- Location: FF_X63_Y39_N23
\inst2|memory_array[228][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[228][1]~q\);

-- Location: LCCOMB_X63_Y39_N22
\inst2|Mux6~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~36_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux6~35_combout\ & ((\inst2|memory_array[228][1]~q\))) # (!\inst2|Mux6~35_combout\ & (\inst2|memory_array[196][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux6~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[196][1]~q\,
	datac => \inst2|memory_array[228][1]~q\,
	datad => \inst2|Mux6~35_combout\,
	combout => \inst2|Mux6~36_combout\);

-- Location: LCCOMB_X62_Y43_N18
\inst2|Mux6~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux6~34_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux6~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux6~36_combout\,
	datab => \inst2|Mux6~34_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux6~37_combout\);

-- Location: FF_X60_Y45_N21
\inst2|memory_array[220][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[220][1]~q\);

-- Location: FF_X58_Y42_N5
\inst2|memory_array[248][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[248][1]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[248][1]~q\);

-- Location: FF_X62_Y39_N19
\inst2|memory_array[216][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[216][1]~q\);

-- Location: LCCOMB_X62_Y39_N18
\inst2|Mux6~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~38_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[248][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[216][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[248][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[216][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux6~38_combout\);

-- Location: FF_X61_Y46_N5
\inst2|memory_array[252][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array~102_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[252][1]~q\);

-- Location: LCCOMB_X60_Y45_N20
\inst2|Mux6~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~39_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux6~38_combout\ & (\inst2|memory_array[252][1]~q\)) # (!\inst2|Mux6~38_combout\ & ((\inst2|memory_array[220][1]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux6~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[252][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[220][1]~q\,
	datad => \inst2|Mux6~38_combout\,
	combout => \inst2|Mux6~39_combout\);

-- Location: LCCOMB_X62_Y43_N12
\inst2|Mux6~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~40_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux6~37_combout\ & (\inst2|Mux6~39_combout\)) # (!\inst2|Mux6~37_combout\ & ((\inst2|Mux6~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux6~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux6~39_combout\,
	datab => \inst2|Mux6~32_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux6~37_combout\,
	combout => \inst2|Mux6~40_combout\);

-- Location: FF_X60_Y40_N29
\inst2|memory_array[112][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[112][0]~q\);

-- Location: FF_X58_Y45_N7
\inst2|memory_array[176][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[176][0]~feeder_combout\,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[176][0]~q\);

-- Location: FF_X59_Y44_N9
\inst2|memory_array[48][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[48][0]~q\);

-- Location: LCCOMB_X59_Y44_N8
\inst2|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~0_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[176][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|memory_array[48][0]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[176][0]~q\,
	datac => \inst2|memory_array[48][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux7~0_combout\);

-- Location: FF_X61_Y42_N21
\inst2|memory_array[240][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[240][0]~feeder_combout\,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[240][0]~q\);

-- Location: LCCOMB_X60_Y40_N28
\inst2|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~1_combout\ = (\inst2|Mux7~0_combout\ & (((\inst2|memory_array[240][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux7~0_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[112][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux7~0_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[112][0]~q\,
	datad => \inst2|memory_array[240][0]~q\,
	combout => \inst2|Mux7~1_combout\);

-- Location: FF_X67_Y40_N29
\inst2|memory_array[164][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[164][0]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[164][0]~q\);

-- Location: FF_X58_Y41_N29
\inst2|memory_array[100][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[100][0]~feeder_combout\,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[100][0]~q\);

-- Location: FF_X54_Y41_N29
\inst2|memory_array[36][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[36][0]~q\);

-- Location: LCCOMB_X54_Y41_N28
\inst2|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~2_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[100][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[36][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[100][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[36][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux7~2_combout\);

-- Location: FF_X62_Y41_N31
\inst2|memory_array[228][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[228][0]~q\);

-- Location: LCCOMB_X62_Y41_N30
\inst2|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~3_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux7~2_combout\ & ((\inst2|memory_array[228][0]~q\))) # (!\inst2|Mux7~2_combout\ & (\inst2|memory_array[164][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[164][0]~q\,
	datac => \inst2|memory_array[228][0]~q\,
	datad => \inst2|Mux7~2_combout\,
	combout => \inst2|Mux7~3_combout\);

-- Location: FF_X68_Y38_N11
\inst2|memory_array[160][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[160][0]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[160][0]~q\);

-- Location: FF_X58_Y41_N3
\inst2|memory_array[96][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[96][0]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[96][0]~q\);

-- Location: FF_X66_Y43_N15
\inst2|memory_array[32][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[32][0]~q\);

-- Location: LCCOMB_X66_Y43_N14
\inst2|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~4_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[96][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[32][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[96][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[32][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux7~4_combout\);

-- Location: FF_X67_Y43_N23
\inst2|memory_array[224][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[224][0]~q\);

-- Location: LCCOMB_X67_Y43_N22
\inst2|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~5_combout\ = (\inst2|Mux7~4_combout\ & (((\inst2|memory_array[224][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux7~4_combout\ & (\inst2|memory_array[160][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux7~4_combout\,
	datab => \inst2|memory_array[160][0]~q\,
	datac => \inst2|memory_array[224][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux7~5_combout\);

-- Location: LCCOMB_X60_Y40_N22
\inst2|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~6_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux7~3_combout\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux7~5_combout\,
	datac => \inst2|Mux7~3_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux7~6_combout\);

-- Location: FF_X60_Y42_N27
\inst2|memory_array[116][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[116][0]~q\);

-- Location: FF_X54_Y43_N25
\inst2|memory_array[180][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[180][0]~feeder_combout\,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[180][0]~q\);

-- Location: FF_X57_Y46_N11
\inst2|memory_array[52][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[52][0]~q\);

-- Location: LCCOMB_X57_Y46_N10
\inst2|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~7_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[180][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[52][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[52][0]~q\,
	datad => \inst2|memory_array[180][0]~q\,
	combout => \inst2|Mux7~7_combout\);

-- Location: FF_X61_Y42_N23
\inst2|memory_array[244][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[244][0]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[244][0]~q\);

-- Location: LCCOMB_X60_Y42_N26
\inst2|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~8_combout\ = (\inst2|Mux7~7_combout\ & ((\inst2|memory_array[244][0]~q\) # ((!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux7~7_combout\ & (((\inst2|memory_array[116][0]~q\ & \inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux7~7_combout\,
	datab => \inst2|memory_array[244][0]~q\,
	datac => \inst2|memory_array[116][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux7~8_combout\);

-- Location: LCCOMB_X60_Y40_N12
\inst2|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~9_combout\ = (\inst2|Mux7~6_combout\ & ((\inst2|Mux7~8_combout\) # ((!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux7~6_combout\ & (((\inst2|Mux7~1_combout\ & \inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux7~8_combout\,
	datab => \inst2|Mux7~1_combout\,
	datac => \inst2|Mux7~6_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux7~9_combout\);

-- Location: FF_X62_Y39_N5
\inst2|memory_array[88][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[88][0]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[88][0]~q\);

-- Location: FF_X53_Y39_N21
\inst2|memory_array[152][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[152][0]~feeder_combout\,
	ena => \inst2|memory_array[153][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[152][0]~q\);

-- Location: FF_X53_Y39_N19
\inst2|memory_array[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[24][0]~q\);

-- Location: LCCOMB_X53_Y39_N18
\inst2|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~10_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(7))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[152][0]~q\))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[24][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[24][0]~q\,
	datad => \inst2|memory_array[152][0]~q\,
	combout => \inst2|Mux7~10_combout\);

-- Location: FF_X62_Y39_N23
\inst2|memory_array[216][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[216][0]~q\);

-- Location: LCCOMB_X62_Y39_N22
\inst2|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~11_combout\ = (\inst2|Mux7~10_combout\ & (((\inst2|memory_array[216][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux7~10_combout\ & (\inst2|memory_array[88][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux7~10_combout\,
	datab => \inst2|memory_array[88][0]~q\,
	datac => \inst2|memory_array[216][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux7~11_combout\);

-- Location: FF_X68_Y42_N23
\inst2|memory_array[140][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[140][0]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[140][0]~q\);

-- Location: FF_X54_Y40_N21
\inst2|memory_array[76][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[76][0]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[76][0]~q\);

-- Location: FF_X54_Y40_N19
\inst2|memory_array[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[12][0]~q\);

-- Location: LCCOMB_X54_Y40_N18
\inst2|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~12_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(6))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[76][0]~q\))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[12][0]~q\,
	datad => \inst2|memory_array[76][0]~q\,
	combout => \inst2|Mux7~12_combout\);

-- Location: FF_X61_Y38_N27
\inst2|memory_array[204][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[204][0]~q\);

-- Location: LCCOMB_X61_Y38_N26
\inst2|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~13_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux7~12_combout\ & ((\inst2|memory_array[204][0]~q\))) # (!\inst2|Mux7~12_combout\ & (\inst2|memory_array[140][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[140][0]~q\,
	datac => \inst2|memory_array[204][0]~q\,
	datad => \inst2|Mux7~12_combout\,
	combout => \inst2|Mux7~13_combout\);

-- Location: FF_X68_Y37_N25
\inst2|memory_array[136][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[136][0]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[136][0]~q\);

-- Location: FF_X61_Y39_N11
\inst2|memory_array[72][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[72][0]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[72][0]~q\);

-- Location: FF_X60_Y39_N19
\inst2|memory_array[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[8][0]~q\);

-- Location: LCCOMB_X60_Y39_N18
\inst2|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~14_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[72][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|memory_array[8][0]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[72][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[8][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux7~14_combout\);

-- Location: FF_X67_Y37_N31
\inst2|memory_array[200][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[200][0]~q\);

-- Location: LCCOMB_X67_Y37_N30
\inst2|Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~15_combout\ = (\inst2|Mux7~14_combout\ & (((\inst2|memory_array[200][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux7~14_combout\ & (\inst2|memory_array[136][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux7~14_combout\,
	datab => \inst2|memory_array[136][0]~q\,
	datac => \inst2|memory_array[200][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux7~15_combout\);

-- Location: LCCOMB_X60_Y40_N2
\inst2|Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~16_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux7~13_combout\) # (\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux7~15_combout\ & ((!\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux7~15_combout\,
	datac => \inst2|Mux7~13_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux7~16_combout\);

-- Location: FF_X57_Y39_N21
\inst2|memory_array[92][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[92][0]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[92][0]~q\);

-- Location: FF_X55_Y44_N5
\inst2|memory_array[156][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[156][0]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[156][0]~q\);

-- Location: FF_X54_Y41_N31
\inst2|memory_array[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[28][0]~q\);

-- Location: LCCOMB_X54_Y41_N30
\inst2|Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~17_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[156][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|memory_array[28][0]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[156][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[28][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux7~17_combout\);

-- Location: FF_X57_Y39_N7
\inst2|memory_array[220][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[220][0]~q\);

-- Location: LCCOMB_X57_Y39_N6
\inst2|Mux7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~18_combout\ = (\inst2|Mux7~17_combout\ & (((\inst2|memory_array[220][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux7~17_combout\ & (\inst2|memory_array[92][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux7~17_combout\,
	datab => \inst2|memory_array[92][0]~q\,
	datac => \inst2|memory_array[220][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux7~18_combout\);

-- Location: LCCOMB_X60_Y40_N16
\inst2|Mux7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~19_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux7~16_combout\ & (\inst2|Mux7~18_combout\)) # (!\inst2|Mux7~16_combout\ & ((\inst2|Mux7~11_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux7~18_combout\,
	datac => \inst2|Mux7~11_combout\,
	datad => \inst2|Mux7~16_combout\,
	combout => \inst2|Mux7~19_combout\);

-- Location: FF_X59_Y41_N23
\inst2|memory_array[80][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[80][0]~q\);

-- Location: FF_X54_Y42_N25
\inst2|memory_array[144][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[144][0]~feeder_combout\,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[144][0]~q\);

-- Location: FF_X54_Y42_N7
\inst2|memory_array[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[16][0]~q\);

-- Location: LCCOMB_X54_Y42_N6
\inst2|Mux7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~20_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[144][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|memory_array[16][0]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[144][0]~q\,
	datac => \inst2|memory_array[16][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux7~20_combout\);

-- Location: FF_X59_Y36_N5
\inst2|memory_array[208][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[208][0]~q\);

-- Location: LCCOMB_X59_Y36_N4
\inst2|Mux7~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~21_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux7~20_combout\ & ((\inst2|memory_array[208][0]~q\))) # (!\inst2|Mux7~20_combout\ & (\inst2|memory_array[80][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[80][0]~q\,
	datac => \inst2|memory_array[208][0]~q\,
	datad => \inst2|Mux7~20_combout\,
	combout => \inst2|Mux7~21_combout\);

-- Location: FF_X68_Y37_N27
\inst2|memory_array[132][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[132][0]~feeder_combout\,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[132][0]~q\);

-- Location: FF_X57_Y38_N15
\inst2|memory_array[68][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[68][0]~feeder_combout\,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[68][0]~q\);

-- Location: FF_X58_Y38_N31
\inst2|memory_array[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[4][0]~q\);

-- Location: LCCOMB_X58_Y38_N30
\inst2|Mux7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~22_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[68][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[68][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[4][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux7~22_combout\);

-- Location: FF_X62_Y37_N13
\inst2|memory_array[196][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[196][0]~q\);

-- Location: LCCOMB_X62_Y37_N12
\inst2|Mux7~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~23_combout\ = (\inst2|Mux7~22_combout\ & (((\inst2|memory_array[196][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux7~22_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[132][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux7~22_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[196][0]~q\,
	datad => \inst2|memory_array[132][0]~q\,
	combout => \inst2|Mux7~23_combout\);

-- Location: FF_X67_Y38_N19
\inst2|memory_array[64][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[64][0]~feeder_combout\,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[64][0]~q\);

-- Location: FF_X68_Y38_N9
\inst2|memory_array[128][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[128][0]~feeder_combout\,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[128][0]~q\);

-- Location: FF_X60_Y39_N29
\inst2|memory_array[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[0][0]~q\);

-- Location: LCCOMB_X60_Y39_N28
\inst2|Mux7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~24_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[128][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[128][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[0][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux7~24_combout\);

-- Location: FF_X67_Y38_N21
\inst2|memory_array[192][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[192][0]~q\);

-- Location: LCCOMB_X67_Y38_N20
\inst2|Mux7~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~25_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux7~24_combout\ & ((\inst2|memory_array[192][0]~q\))) # (!\inst2|Mux7~24_combout\ & (\inst2|memory_array[64][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux7~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[64][0]~q\,
	datac => \inst2|memory_array[192][0]~q\,
	datad => \inst2|Mux7~24_combout\,
	combout => \inst2|Mux7~25_combout\);

-- Location: LCCOMB_X62_Y37_N2
\inst2|Mux7~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux7~23_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((!\inst6|PR_ALU_OUT_S3\(4) & \inst2|Mux7~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux7~23_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux7~25_combout\,
	combout => \inst2|Mux7~26_combout\);

-- Location: FF_X52_Y37_N21
\inst2|memory_array[84][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[84][0]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[84][0]~q\);

-- Location: FF_X53_Y41_N27
\inst2|memory_array[148][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[148][0]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[148][0]~q\);

-- Location: FF_X54_Y43_N15
\inst2|memory_array[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[20][0]~q\);

-- Location: LCCOMB_X54_Y43_N14
\inst2|Mux7~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~27_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(7))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[148][0]~q\))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[20][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[20][0]~q\,
	datad => \inst2|memory_array[148][0]~q\,
	combout => \inst2|Mux7~27_combout\);

-- Location: FF_X58_Y37_N15
\inst2|memory_array[212][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[212][0]~q\);

-- Location: LCCOMB_X58_Y37_N14
\inst2|Mux7~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~28_combout\ = (\inst2|Mux7~27_combout\ & (((\inst2|memory_array[212][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux7~27_combout\ & (\inst2|memory_array[84][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux7~27_combout\,
	datab => \inst2|memory_array[84][0]~q\,
	datac => \inst2|memory_array[212][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux7~28_combout\);

-- Location: LCCOMB_X59_Y40_N30
\inst2|Mux7~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~29_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux7~26_combout\ & (\inst2|Mux7~28_combout\)) # (!\inst2|Mux7~26_combout\ & ((\inst2|Mux7~21_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux7~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux7~28_combout\,
	datac => \inst2|Mux7~26_combout\,
	datad => \inst2|Mux7~21_combout\,
	combout => \inst2|Mux7~29_combout\);

-- Location: LCCOMB_X60_Y40_N26
\inst2|Mux7~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~30_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux7~19_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux7~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux7~19_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux7~29_combout\,
	combout => \inst2|Mux7~30_combout\);

-- Location: FF_X58_Y43_N15
\inst2|memory_array[120][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[120][0]~q\);

-- Location: FF_X52_Y43_N1
\inst2|memory_array[184][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[184][0]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[184][0]~q\);

-- Location: FF_X52_Y43_N3
\inst2|memory_array[56][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[56][0]~q\);

-- Location: LCCOMB_X52_Y43_N2
\inst2|Mux7~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~31_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[184][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[56][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[184][0]~q\,
	datac => \inst2|memory_array[56][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux7~31_combout\);

-- Location: FF_X58_Y42_N3
\inst2|memory_array[248][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[248][0]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[248][0]~q\);

-- Location: LCCOMB_X58_Y43_N14
\inst2|Mux7~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~32_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux7~31_combout\ & (\inst2|memory_array[248][0]~q\)) # (!\inst2|Mux7~31_combout\ & ((\inst2|memory_array[120][0]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux7~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[248][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[120][0]~q\,
	datad => \inst2|Mux7~31_combout\,
	combout => \inst2|Mux7~32_combout\);

-- Location: FF_X67_Y40_N19
\inst2|memory_array[172][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[172][0]~feeder_combout\,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[172][0]~q\);

-- Location: FF_X57_Y40_N25
\inst2|memory_array[108][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[108][0]~feeder_combout\,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[108][0]~q\);

-- Location: FF_X63_Y40_N29
\inst2|memory_array[44][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[44][0]~q\);

-- Location: LCCOMB_X63_Y40_N28
\inst2|Mux7~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~33_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[108][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[44][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[108][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[44][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux7~33_combout\);

-- Location: FF_X63_Y40_N27
\inst2|memory_array[236][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[236][0]~q\);

-- Location: LCCOMB_X63_Y40_N26
\inst2|Mux7~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~34_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux7~33_combout\ & ((\inst2|memory_array[236][0]~q\))) # (!\inst2|Mux7~33_combout\ & (\inst2|memory_array[172][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux7~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[172][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[236][0]~q\,
	datad => \inst2|Mux7~33_combout\,
	combout => \inst2|Mux7~34_combout\);

-- Location: FF_X68_Y40_N31
\inst2|memory_array[168][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[168][0]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[168][0]~q\);

-- Location: FF_X56_Y42_N13
\inst2|memory_array[104][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[104][0]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[104][0]~q\);

-- Location: FF_X56_Y42_N19
\inst2|memory_array[40][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[40][0]~q\);

-- Location: LCCOMB_X56_Y42_N18
\inst2|Mux7~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~35_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[104][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[40][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[104][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[40][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux7~35_combout\);

-- Location: FF_X59_Y39_N1
\inst2|memory_array[232][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[232][0]~q\);

-- Location: LCCOMB_X59_Y39_N0
\inst2|Mux7~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~36_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux7~35_combout\ & ((\inst2|memory_array[232][0]~q\))) # (!\inst2|Mux7~35_combout\ & (\inst2|memory_array[168][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux7~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[168][0]~q\,
	datac => \inst2|memory_array[232][0]~q\,
	datad => \inst2|Mux7~35_combout\,
	combout => \inst2|Mux7~36_combout\);

-- Location: LCCOMB_X59_Y40_N20
\inst2|Mux7~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~37_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux7~34_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux7~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux7~34_combout\,
	datad => \inst2|Mux7~36_combout\,
	combout => \inst2|Mux7~37_combout\);

-- Location: FF_X57_Y40_N7
\inst2|memory_array[124][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[124][0]~q\);

-- Location: FF_X55_Y43_N25
\inst2|memory_array[188][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[188][0]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[188][0]~q\);

-- Location: FF_X55_Y43_N27
\inst2|memory_array[60][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[60][0]~q\);

-- Location: LCCOMB_X55_Y43_N26
\inst2|Mux7~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~38_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[188][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[60][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[188][0]~q\,
	datac => \inst2|memory_array[60][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux7~38_combout\);

-- Location: FF_X61_Y46_N17
\inst2|memory_array[252][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~103_combout\,
	sload => VCC,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[252][0]~q\);

-- Location: LCCOMB_X57_Y40_N6
\inst2|Mux7~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~39_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux7~38_combout\ & (\inst2|memory_array[252][0]~q\)) # (!\inst2|Mux7~38_combout\ & ((\inst2|memory_array[124][0]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux7~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[252][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[124][0]~q\,
	datad => \inst2|Mux7~38_combout\,
	combout => \inst2|Mux7~39_combout\);

-- Location: LCCOMB_X59_Y40_N6
\inst2|Mux7~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~40_combout\ = (\inst2|Mux7~37_combout\ & ((\inst2|Mux7~39_combout\) # ((!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux7~37_combout\ & (((\inst6|PR_ALU_OUT_S3\(4) & \inst2|Mux7~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux7~39_combout\,
	datab => \inst2|Mux7~37_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux7~32_combout\,
	combout => \inst2|Mux7~40_combout\);

-- Location: LCCOMB_X60_Y40_N30
\inst2|Mux7~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux7~41_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux7~30_combout\ & (\inst2|Mux7~40_combout\)) # (!\inst2|Mux7~30_combout\ & ((\inst2|Mux7~9_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux7~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux7~40_combout\,
	datac => \inst2|Mux7~30_combout\,
	datad => \inst2|Mux7~9_combout\,
	combout => \inst2|Mux7~41_combout\);

-- Location: LCCOMB_X74_Y50_N14
\inst|LUT_DATA[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_DATA[6]~4_combout\ = (\inst|LUT_INDEX\(3) & !\inst|LUT_INDEX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|LUT_INDEX\(3),
	datad => \inst|LUT_INDEX\(1),
	combout => \inst|LUT_DATA[6]~4_combout\);

-- Location: LCCOMB_X74_Y50_N18
\inst|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~6_combout\ = (\inst|LUT_INDEX\(2)) # (((!\inst6|myreg|REGISTERS[2][1]~q\ & !\inst6|myreg|REGISTERS[2][2]~q\)) # (!\inst6|myreg|REGISTERS[2][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(2),
	datab => \inst6|myreg|REGISTERS[2][1]~q\,
	datac => \inst6|myreg|REGISTERS[2][2]~q\,
	datad => \inst6|myreg|REGISTERS[2][3]~q\,
	combout => \inst|Mux3~6_combout\);

-- Location: LCCOMB_X75_Y50_N6
\inst|hex6c|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex6c|Decoder0~0_combout\ = (!\inst6|myreg|REGISTERS[2][5]~q\ & (!\inst6|myreg|REGISTERS[2][6]~q\ & \inst6|myreg|REGISTERS[2][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[2][5]~q\,
	datab => \inst6|myreg|REGISTERS[2][6]~q\,
	datac => \inst6|myreg|REGISTERS[2][7]~q\,
	combout => \inst|hex6c|Decoder0~0_combout\);

-- Location: LCCOMB_X76_Y49_N16
\inst|hex12c|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex12c|Decoder0~0_combout\ = (\inst6|myreg|REGISTERS[5][7]~q\ & (!\inst6|myreg|REGISTERS[5][5]~q\ & !\inst6|myreg|REGISTERS[5][6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][7]~q\,
	datac => \inst6|myreg|REGISTERS[5][5]~q\,
	datad => \inst6|myreg|REGISTERS[5][6]~q\,
	combout => \inst|hex12c|Decoder0~0_combout\);

-- Location: LCCOMB_X74_Y51_N8
\inst|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~6_combout\ = ((!\inst6|myreg|REGISTERS[0][1]~q\ & (!\inst6|myreg|REGISTERS[0][2]~q\ & \inst6|myreg|REGISTERS[0][3]~q\))) # (!\inst|LUT_INDEX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][1]~q\,
	datab => \inst6|myreg|REGISTERS[0][2]~q\,
	datac => \inst|LUT_INDEX\(3),
	datad => \inst6|myreg|REGISTERS[0][3]~q\,
	combout => \inst|Mux5~6_combout\);

-- Location: LCCOMB_X74_Y49_N6
\inst|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~7_combout\ = (\inst|LUT_INDEX\(5) & ((\inst|LUT_DATA[6]~7_combout\) # ((\inst|hex12c|Decoder0~0_combout\)))) # (!\inst|LUT_INDEX\(5) & (!\inst|LUT_DATA[6]~7_combout\ & (\inst|Mux5~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(5),
	datab => \inst|LUT_DATA[6]~7_combout\,
	datac => \inst|Mux5~18_combout\,
	datad => \inst|hex12c|Decoder0~0_combout\,
	combout => \inst|Mux5~7_combout\);

-- Location: LCCOMB_X72_Y49_N22
\inst|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~11_combout\ = (\inst6|myreg|REGISTERS[4][1]~q\) # ((\inst6|myreg|REGISTERS[4][0]~q\) # (!\inst6|myreg|REGISTERS[4][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myreg|REGISTERS[4][1]~q\,
	datac => \inst6|myreg|REGISTERS[4][0]~q\,
	datad => \inst6|myreg|REGISTERS[4][3]~q\,
	combout => \inst|Mux6~11_combout\);

-- Location: LCCOMB_X72_Y49_N12
\inst|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~12_combout\ = (\inst|LUT_INDEX\(0)) # ((\inst6|myreg|REGISTERS[4][2]~q\ & \inst|Mux6~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myreg|REGISTERS[4][2]~q\,
	datac => \inst|Mux6~11_combout\,
	datad => \inst|LUT_INDEX\(0),
	combout => \inst|Mux6~12_combout\);

-- Location: LCCOMB_X75_Y50_N26
\inst|hex6c|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex6c|WideOr1~0_combout\ = (\inst6|myreg|REGISTERS[2][6]~q\ & (((\inst6|myreg|REGISTERS[2][5]~q\) # (\inst6|myreg|REGISTERS[2][4]~q\)) # (!\inst6|myreg|REGISTERS[2][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[2][7]~q\,
	datab => \inst6|myreg|REGISTERS[2][6]~q\,
	datac => \inst6|myreg|REGISTERS[2][5]~q\,
	datad => \inst6|myreg|REGISTERS[2][4]~q\,
	combout => \inst|hex6c|WideOr1~0_combout\);

-- Location: LCCOMB_X76_Y49_N0
\inst|hex11c|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex11c|WideOr1~0_combout\ = (\inst6|myreg|REGISTERS[5][2]~q\ & ((\inst6|myreg|REGISTERS[5][1]~q\) # ((\inst6|myreg|REGISTERS[5][0]~q\) # (!\inst6|myreg|REGISTERS[5][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][1]~q\,
	datab => \inst6|myreg|REGISTERS[5][2]~q\,
	datac => \inst6|myreg|REGISTERS[5][0]~q\,
	datad => \inst6|myreg|REGISTERS[5][3]~q\,
	combout => \inst|hex11c|WideOr1~0_combout\);

-- Location: LCCOMB_X76_Y49_N28
\inst|hex12c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex12c|WideOr2~0_combout\ = (\inst6|myreg|REGISTERS[5][7]~q\ & ((\inst6|myreg|REGISTERS[5][4]~q\ & (\inst6|myreg|REGISTERS[5][5]~q\)) # (!\inst6|myreg|REGISTERS[5][4]~q\ & (!\inst6|myreg|REGISTERS[5][5]~q\ & \inst6|myreg|REGISTERS[5][6]~q\)))) # 
-- (!\inst6|myreg|REGISTERS[5][7]~q\ & (((\inst6|myreg|REGISTERS[5][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][7]~q\,
	datab => \inst6|myreg|REGISTERS[5][4]~q\,
	datac => \inst6|myreg|REGISTERS[5][5]~q\,
	datad => \inst6|myreg|REGISTERS[5][6]~q\,
	combout => \inst|hex12c|WideOr2~0_combout\);

-- Location: LCCOMB_X76_Y49_N30
\inst|hex11c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex11c|WideOr2~0_combout\ = (\inst6|myreg|REGISTERS[5][3]~q\ & ((\inst6|myreg|REGISTERS[5][1]~q\ & ((\inst6|myreg|REGISTERS[5][0]~q\))) # (!\inst6|myreg|REGISTERS[5][1]~q\ & (\inst6|myreg|REGISTERS[5][2]~q\ & !\inst6|myreg|REGISTERS[5][0]~q\)))) # 
-- (!\inst6|myreg|REGISTERS[5][3]~q\ & (((\inst6|myreg|REGISTERS[5][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][3]~q\,
	datab => \inst6|myreg|REGISTERS[5][2]~q\,
	datac => \inst6|myreg|REGISTERS[5][1]~q\,
	datad => \inst6|myreg|REGISTERS[5][0]~q\,
	combout => \inst|hex11c|WideOr2~0_combout\);

-- Location: LCCOMB_X73_Y48_N8
\inst|hex4c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex4c|WideOr2~0_combout\ = (\inst6|myreg|REGISTERS[1][5]~q\ & ((\inst6|myreg|REGISTERS[1][4]~q\) # ((!\inst6|myreg|REGISTERS[1][7]~q\)))) # (!\inst6|myreg|REGISTERS[1][5]~q\ & (!\inst6|myreg|REGISTERS[1][4]~q\ & (\inst6|myreg|REGISTERS[1][6]~q\ & 
-- \inst6|myreg|REGISTERS[1][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][5]~q\,
	datab => \inst6|myreg|REGISTERS[1][4]~q\,
	datac => \inst6|myreg|REGISTERS[1][6]~q\,
	datad => \inst6|myreg|REGISTERS[1][7]~q\,
	combout => \inst|hex4c|WideOr2~0_combout\);

-- Location: LCCOMB_X74_Y51_N20
\inst|hex3c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex3c|WideOr2~0_combout\ = (\inst6|myreg|REGISTERS[1][3]~q\ & ((\inst6|myreg|REGISTERS[1][0]~q\ & ((\inst6|myreg|REGISTERS[1][1]~q\))) # (!\inst6|myreg|REGISTERS[1][0]~q\ & (\inst6|myreg|REGISTERS[1][2]~q\ & !\inst6|myreg|REGISTERS[1][1]~q\)))) # 
-- (!\inst6|myreg|REGISTERS[1][3]~q\ & (((\inst6|myreg|REGISTERS[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][2]~q\,
	datab => \inst6|myreg|REGISTERS[1][3]~q\,
	datac => \inst6|myreg|REGISTERS[1][0]~q\,
	datad => \inst6|myreg|REGISTERS[1][1]~q\,
	combout => \inst|hex3c|WideOr2~0_combout\);

-- Location: LCCOMB_X74_Y48_N6
\inst|LUT_DATA[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_DATA[6]~11_combout\ = (\inst|LUT_INDEX\(3) & \inst|LUT_INDEX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(1),
	combout => \inst|LUT_DATA[6]~11_combout\);

-- Location: LCCOMB_X76_Y49_N10
\inst|hex11c|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex11c|WideOr3~0_combout\ = \inst6|myreg|REGISTERS[5][0]~q\ $ (((\inst6|myreg|REGISTERS[5][3]~q\ & ((\inst6|myreg|REGISTERS[5][1]~q\) # (\inst6|myreg|REGISTERS[5][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][1]~q\,
	datab => \inst6|myreg|REGISTERS[5][2]~q\,
	datac => \inst6|myreg|REGISTERS[5][3]~q\,
	datad => \inst6|myreg|REGISTERS[5][0]~q\,
	combout => \inst|hex11c|WideOr3~0_combout\);

-- Location: LCCOMB_X72_Y49_N24
\inst|Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~9_combout\ = ((!\inst6|myreg|REGISTERS[4][1]~q\ & !\inst6|myreg|REGISTERS[4][2]~q\)) # (!\inst6|myreg|REGISTERS[4][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myreg|REGISTERS[4][1]~q\,
	datac => \inst6|myreg|REGISTERS[4][2]~q\,
	datad => \inst6|myreg|REGISTERS[4][3]~q\,
	combout => \inst|Mux8~9_combout\);

-- Location: LCCOMB_X72_Y49_N10
\inst|Mux8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~10_combout\ = (\inst|LUT_INDEX\(0)) # (\inst|Mux8~9_combout\ $ (!\inst6|myreg|REGISTERS[4][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|Mux8~9_combout\,
	datac => \inst6|myreg|REGISTERS[4][0]~q\,
	datad => \inst|LUT_INDEX\(0),
	combout => \inst|Mux8~10_combout\);

-- Location: LCCOMB_X57_Y48_N30
\inst6|PR_PC_S1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~2_combout\ = (\reset~input_o\ & ((\inst6|muxjump|RESULT[29]~1_combout\) # ((\inst6|PC_PLUS_4\(29) & \inst6|myBranchSelect|MUX_OUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(29),
	datac => \inst6|muxjump|RESULT[29]~1_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~2_combout\);

-- Location: LCCOMB_X57_Y49_N30
\inst6|PR_PC_S1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~3_combout\ = (\reset~input_o\ & ((\inst6|muxjump|RESULT[28]~2_combout\) # ((\inst6|PC_PLUS_4\(28) & \inst6|myBranchSelect|MUX_OUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(28),
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|muxjump|RESULT[28]~2_combout\,
	combout => \inst6|PR_PC_S1~3_combout\);

-- Location: LCCOMB_X56_Y53_N4
\inst6|muxjump|RESULT[18]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|muxjump|RESULT[18]~8_combout\ = (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux13~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[18]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|INTER_ADD[18]~36_combout\,
	datad => \inst6|myAlu|Mux13~1_combout\,
	combout => \inst6|muxjump|RESULT[18]~8_combout\);

-- Location: LCCOMB_X56_Y53_N26
\inst6|PR_PC_S1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~13_combout\ = (\reset~input_o\ & ((\inst6|muxjump|RESULT[18]~8_combout\) # ((\inst6|PC_PLUS_4\(18) & \inst6|myBranchSelect|MUX_OUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(18),
	datab => \reset~input_o\,
	datac => \inst6|muxjump|RESULT[18]~8_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~13_combout\);

-- Location: LCCOMB_X62_Y54_N18
\inst6|muxjump|RESULT[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|muxjump|RESULT[8]~9_combout\ = (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux23~0_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|myAlu|Mux23~0_combout\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux23~2_combout\,
	combout => \inst6|muxjump|RESULT[8]~9_combout\);

-- Location: LCCOMB_X62_Y54_N12
\inst6|PR_PC_S1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~23_combout\ = (\reset~input_o\ & ((\inst6|muxjump|RESULT[8]~9_combout\) # ((\inst6|PC_PLUS_4\(8) & \inst6|myBranchSelect|MUX_OUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(8),
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|muxjump|RESULT[8]~9_combout\,
	combout => \inst6|PR_PC_S1~23_combout\);

-- Location: LCCOMB_X58_Y54_N8
\inst6|PR_PC_S1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~25_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(6))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(6),
	datab => \reset~input_o\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux25~5_combout\,
	combout => \inst6|PR_PC_S1~25_combout\);

-- Location: LCCOMB_X55_Y51_N24
\inst6|muxjump|RESULT[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|muxjump|RESULT[2]~10_combout\ = (\inst6|myAlu|Mux29~1_combout\ & (!\inst6|myAlu|ShiftRight0~8_combout\ & ((\inst6|PR_BRANCH_SELECT_S2\(0)) # (\inst6|myBranchSelect|Mux0~20_combout\)))) # (!\inst6|myAlu|Mux29~1_combout\ & 
-- ((\inst6|PR_BRANCH_SELECT_S2\(0)) # ((\inst6|myBranchSelect|Mux0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux29~1_combout\,
	datab => \inst6|PR_BRANCH_SELECT_S2\(0),
	datac => \inst6|myBranchSelect|Mux0~20_combout\,
	datad => \inst6|myAlu|ShiftRight0~8_combout\,
	combout => \inst6|muxjump|RESULT[2]~10_combout\);

-- Location: LCCOMB_X55_Y51_N22
\inst6|muxjump|RESULT[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|muxjump|RESULT[2]~11_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|muxjump|RESULT[2]~10_combout\ & ((!\inst6|myBranchSelect|LessThan1~62_combout\) # (!\inst6|PR_BRANCH_SELECT_S2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_BRANCH_SELECT_S2\(3),
	datab => \inst6|PR_BRANCH_SELECT_S2\(0),
	datac => \inst6|myBranchSelect|LessThan1~62_combout\,
	datad => \inst6|muxjump|RESULT[2]~10_combout\,
	combout => \inst6|muxjump|RESULT[2]~11_combout\);

-- Location: LCCOMB_X55_Y51_N18
\inst6|PR_PC_S1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~31_combout\ = (\inst6|PC_PLUS_4\(2) & ((!\inst6|PR_PC_S1~28_combout\) # (!\inst6|PR_BRANCH_SELECT_S2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC_PLUS_4\(2),
	datac => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|PR_PC_S1~28_combout\,
	combout => \inst6|PR_PC_S1~31_combout\);

-- Location: LCCOMB_X55_Y51_N30
\inst6|PR_PC_S1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~32_combout\ = (\reset~input_o\ & ((\inst6|PR_PC_S1~31_combout\) # ((\inst6|muxjump|RESULT[2]~11_combout\ & \inst6|myAlu|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|muxjump|RESULT[2]~11_combout\,
	datab => \inst6|myAlu|Mux29~7_combout\,
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S1~31_combout\,
	combout => \inst6|PR_PC_S1~32_combout\);

-- Location: FF_X75_Y52_N23
\inst|u0|Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|Selector5~1_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|u0|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|Cont\(3));

-- Location: FF_X75_Y52_N31
\inst|u0|Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|Selector6~0_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|u0|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|Cont\(2));

-- Location: FF_X75_Y52_N27
\inst|u0|Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|Selector8~0_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|u0|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|Cont\(0));

-- Location: LCCOMB_X74_Y54_N22
\inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector0~0_combout\ = (\inst|mLCD_Start~q\ & ((!\inst|u0|oDone~q\) # (!\inst|mLCD_ST.000001~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mLCD_ST.000001~q\,
	datac => \inst|mLCD_Start~q\,
	datad => \inst|u0|oDone~q\,
	combout => \inst|Selector0~0_combout\);

-- Location: FF_X65_Y50_N27
\inst6|REG_READ_ADDR2_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|REG_READ_ADDR2_S3[0]~feeder_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_READ_ADDR2_S3\(0));

-- Location: LCCOMB_X63_Y53_N30
\inst2|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~0_combout\ = (\inst6|PR_ALU_OUT_S3\(10)) # ((\inst6|PR_ALU_OUT_S3\(8)) # ((\inst6|PR_ALU_OUT_S3\(11)) # (\inst6|PR_ALU_OUT_S3\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(10),
	datab => \inst6|PR_ALU_OUT_S3\(8),
	datac => \inst6|PR_ALU_OUT_S3\(11),
	datad => \inst6|PR_ALU_OUT_S3\(9),
	combout => \inst2|LessThan0~0_combout\);

-- Location: LCCOMB_X63_Y50_N30
\inst2|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~5_combout\ = (\inst6|PR_ALU_OUT_S3\(24)) # ((\inst6|PR_ALU_OUT_S3\(26)) # ((\inst6|PR_ALU_OUT_S3\(27)) # (\inst6|PR_ALU_OUT_S3\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(24),
	datab => \inst6|PR_ALU_OUT_S3\(26),
	datac => \inst6|PR_ALU_OUT_S3\(27),
	datad => \inst6|PR_ALU_OUT_S3\(25),
	combout => \inst2|LessThan0~5_combout\);

-- Location: LCCOMB_X59_Y41_N20
\inst2|memory_array[153][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[153][0]~4_combout\ = ((\inst2|memory_array[153][0]~3_combout\ & (!\inst6|PR_ALU_OUT_S3\(6) & \inst2|Decoder3~1_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[153][0]~3_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|Decoder3~1_combout\,
	combout => \inst2|memory_array[153][0]~4_combout\);

-- Location: FF_X61_Y46_N19
\inst6|PR_DATA_2_S3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(30));

-- Location: LCCOMB_X61_Y46_N24
\inst2|memory_array~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~73_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(30)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S3\(30),
	datab => \inst6|PR_DATA_CACHE_OUT\(30),
	datac => \reset~input_o\,
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~73_combout\);

-- Location: FF_X65_Y48_N31
\inst6|PR_DATA_2_S3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(29));

-- Location: LCCOMB_X65_Y47_N8
\inst2|memory_array~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~74_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(29)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datab => \inst6|PR_DATA_2_S3\(29),
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_CACHE_OUT\(29),
	combout => \inst2|memory_array~74_combout\);

-- Location: FF_X63_Y51_N31
\inst6|PR_DATA_2_S3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(27));

-- Location: LCCOMB_X63_Y47_N10
\inst2|memory_array~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~76_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(27)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S3\(27),
	datab => \reset~input_o\,
	datac => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datad => \inst6|PR_DATA_CACHE_OUT\(27),
	combout => \inst2|memory_array~76_combout\);

-- Location: FF_X66_Y47_N13
\inst6|PR_DATA_2_S3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(25));

-- Location: FF_X66_Y47_N9
\inst6|PR_DATA_2_S3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(21));

-- Location: LCCOMB_X66_Y47_N26
\inst2|memory_array~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~82_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_CACHE_OUT\(21))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_2_S3\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(21),
	datab => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datac => \inst6|PR_DATA_2_S3\(21),
	datad => \reset~input_o\,
	combout => \inst2|memory_array~82_combout\);

-- Location: FF_X63_Y48_N25
\inst6|PR_DATA_2_S3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(20));

-- Location: LCCOMB_X62_Y46_N24
\inst2|memory_array~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~83_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(20)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_DATA_2_S3\(20),
	datac => \inst6|PR_DATA_CACHE_OUT\(20),
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~83_combout\);

-- Location: FF_X66_Y47_N17
\inst6|PR_DATA_2_S3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(19));

-- Location: FF_X62_Y47_N11
\inst6|PR_DATA_2_S3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(18));

-- Location: LCCOMB_X62_Y47_N24
\inst2|memory_array~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~85_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_CACHE_OUT\(18))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_2_S3\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(18),
	datab => \reset~input_o\,
	datac => \inst6|PR_DATA_2_S3\(18),
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~85_combout\);

-- Location: FF_X61_Y47_N1
\inst6|PR_DATA_2_S3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(13));

-- Location: LCCOMB_X62_Y47_N30
\inst2|memory_array~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~90_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(13)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S3\(13),
	datab => \reset~input_o\,
	datac => \inst6|PR_DATA_CACHE_OUT\(13),
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~90_combout\);

-- Location: FF_X61_Y47_N27
\inst6|PR_DATA_2_S3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(12));

-- Location: LCCOMB_X61_Y47_N8
\inst2|memory_array~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~91_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(12)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S3\(12),
	datab => \reset~input_o\,
	datac => \inst6|PR_DATA_CACHE_OUT\(12),
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~91_combout\);

-- Location: FF_X62_Y47_N13
\inst6|PR_DATA_2_S3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(11));

-- Location: FF_X66_Y47_N1
\inst6|PR_DATA_2_S3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(8));

-- Location: LCCOMB_X66_Y47_N6
\inst2|memory_array~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~95_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(8)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S3\(8),
	datab => \reset~input_o\,
	datac => \inst6|PR_DATA_CACHE_OUT\(8),
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~95_combout\);

-- Location: FF_X66_Y47_N5
\inst6|PR_DATA_2_S3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(7));

-- Location: LCCOMB_X66_Y47_N2
\inst2|memory_array~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~96_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_CACHE_OUT\(7))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_2_S3\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(7),
	datab => \reset~input_o\,
	datac => \inst6|PR_DATA_2_S3\(7),
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~96_combout\);

-- Location: FF_X65_Y49_N7
\inst6|PR_DATA_2_S3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(6));

-- Location: FF_X65_Y47_N19
\inst6|PR_DATA_2_S3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(5));

-- Location: LCCOMB_X65_Y47_N24
\inst2|memory_array~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~98_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(5)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datab => \inst6|PR_DATA_2_S3\(5),
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_CACHE_OUT\(5),
	combout => \inst2|memory_array~98_combout\);

-- Location: FF_X61_Y46_N7
\inst6|PR_DATA_2_S3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(4));

-- Location: FF_X65_Y49_N21
\inst6|PR_DATA_2_S3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(3));

-- Location: LCCOMB_X65_Y49_N18
\inst2|memory_array~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~100_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_CACHE_OUT\(3))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_2_S3\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(3),
	datab => \inst6|PR_DATA_2_S3\(3),
	datac => \reset~input_o\,
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~100_combout\);

-- Location: FF_X61_Y47_N5
\inst6|PR_DATA_2_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(2));

-- Location: LCCOMB_X61_Y47_N30
\inst2|memory_array~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~101_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(2)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datac => \inst6|PR_DATA_2_S3\(2),
	datad => \inst6|PR_DATA_CACHE_OUT\(2),
	combout => \inst2|memory_array~101_combout\);

-- Location: FF_X60_Y50_N31
\inst6|PR_DATA_2_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(1));

-- Location: FF_X65_Y47_N23
\inst6|PR_DATA_2_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(0));

-- Location: LCCOMB_X62_Y46_N30
\inst2|memory_array~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~103_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(0)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_DATA_2_S3\(0),
	datac => \inst6|PR_DATA_CACHE_OUT\(0),
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~103_combout\);

-- Location: LCCOMB_X75_Y52_N10
\inst|u0|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Selector5~0_combout\ = ((\inst|u0|ST.01~q\) # ((\inst|u0|ST.10~q\ & \inst|u0|Cont\(4)))) # (!\inst|u0|ST.00~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|u0|ST.00~q\,
	datab => \inst|u0|ST.01~q\,
	datac => \inst|u0|ST.10~q\,
	datad => \inst|u0|Cont\(4),
	combout => \inst|u0|Selector5~0_combout\);

-- Location: LCCOMB_X75_Y52_N22
\inst|u0|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Selector5~1_combout\ = (\inst|u0|Selector5~0_combout\ & ((\inst|u0|Cont\(3)) # ((\inst|u0|Selector2~1_combout\ & \inst|u0|Add0~6_combout\)))) # (!\inst|u0|Selector5~0_combout\ & (\inst|u0|Selector2~1_combout\ & ((\inst|u0|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|u0|Selector5~0_combout\,
	datab => \inst|u0|Selector2~1_combout\,
	datac => \inst|u0|Cont\(3),
	datad => \inst|u0|Add0~6_combout\,
	combout => \inst|u0|Selector5~1_combout\);

-- Location: LCCOMB_X75_Y52_N30
\inst|u0|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Selector6~0_combout\ = (\inst|u0|Selector5~0_combout\ & ((\inst|u0|Cont\(2)) # ((\inst|u0|Selector2~1_combout\ & \inst|u0|Add0~4_combout\)))) # (!\inst|u0|Selector5~0_combout\ & (\inst|u0|Selector2~1_combout\ & ((\inst|u0|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|u0|Selector5~0_combout\,
	datab => \inst|u0|Selector2~1_combout\,
	datac => \inst|u0|Cont\(2),
	datad => \inst|u0|Add0~4_combout\,
	combout => \inst|u0|Selector6~0_combout\);

-- Location: LCCOMB_X75_Y52_N26
\inst|u0|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Selector8~0_combout\ = (\inst|u0|Selector5~0_combout\ & ((\inst|u0|Cont\(0)) # ((\inst|u0|Selector2~1_combout\ & \inst|u0|Add0~0_combout\)))) # (!\inst|u0|Selector5~0_combout\ & (\inst|u0|Selector2~1_combout\ & ((\inst|u0|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|u0|Selector5~0_combout\,
	datab => \inst|u0|Selector2~1_combout\,
	datac => \inst|u0|Cont\(0),
	datad => \inst|u0|Add0~0_combout\,
	combout => \inst|u0|Selector8~0_combout\);

-- Location: LCCOMB_X61_Y46_N18
\inst6|PR_DATA_2_S3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~1_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[30]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[30]~3_combout\,
	combout => \inst6|PR_DATA_2_S3~1_combout\);

-- Location: LCCOMB_X65_Y48_N30
\inst6|PR_DATA_2_S3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~2_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[29]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[29]~5_combout\,
	combout => \inst6|PR_DATA_2_S3~2_combout\);

-- Location: LCCOMB_X63_Y51_N30
\inst6|PR_DATA_2_S3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~4_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[27]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[27]~9_combout\,
	combout => \inst6|PR_DATA_2_S3~4_combout\);

-- Location: LCCOMB_X66_Y47_N12
\inst6|PR_DATA_2_S3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~6_combout\ = (\inst6|oparand2_mux_haz|RESULT[25]~13_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[25]~13_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~6_combout\);

-- Location: LCCOMB_X66_Y47_N8
\inst6|PR_DATA_2_S3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~10_combout\ = (\inst6|oparand2_mux_haz|RESULT[21]~21_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|oparand2_mux_haz|RESULT[21]~21_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~10_combout\);

-- Location: LCCOMB_X63_Y48_N24
\inst6|PR_DATA_2_S3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~11_combout\ = (\inst6|oparand2_mux_haz|RESULT[20]~23_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux_haz|RESULT[20]~23_combout\,
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~11_combout\);

-- Location: LCCOMB_X66_Y47_N16
\inst6|PR_DATA_2_S3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~12_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[19]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[19]~25_combout\,
	combout => \inst6|PR_DATA_2_S3~12_combout\);

-- Location: LCCOMB_X62_Y47_N10
\inst6|PR_DATA_2_S3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~13_combout\ = (\inst6|oparand2_mux_haz|RESULT[18]~27_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[18]~27_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~13_combout\);

-- Location: LCCOMB_X61_Y47_N0
\inst6|PR_DATA_2_S3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~18_combout\ = (\inst6|oparand2_mux_haz|RESULT[13]~37_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[13]~37_combout\,
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~18_combout\);

-- Location: LCCOMB_X61_Y47_N26
\inst6|PR_DATA_2_S3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~19_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[12]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[12]~39_combout\,
	combout => \inst6|PR_DATA_2_S3~19_combout\);

-- Location: LCCOMB_X62_Y47_N12
\inst6|PR_DATA_2_S3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~20_combout\ = (\inst6|oparand2_mux_haz|RESULT[11]~41_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|oparand2_mux_haz|RESULT[11]~41_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~20_combout\);

-- Location: LCCOMB_X66_Y47_N0
\inst6|PR_DATA_2_S3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~23_combout\ = (\inst6|oparand2_mux_haz|RESULT[8]~47_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux_haz|RESULT[8]~47_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~23_combout\);

-- Location: LCCOMB_X66_Y47_N4
\inst6|PR_DATA_2_S3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~24_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[7]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[7]~49_combout\,
	combout => \inst6|PR_DATA_2_S3~24_combout\);

-- Location: LCCOMB_X65_Y49_N6
\inst6|PR_DATA_2_S3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~25_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[6]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[6]~51_combout\,
	combout => \inst6|PR_DATA_2_S3~25_combout\);

-- Location: LCCOMB_X65_Y47_N18
\inst6|PR_DATA_2_S3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~26_combout\ = (\inst6|oparand2_mux_haz|RESULT[5]~53_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux_haz|RESULT[5]~53_combout\,
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~26_combout\);

-- Location: LCCOMB_X61_Y46_N6
\inst6|PR_DATA_2_S3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~27_combout\ = (\inst6|oparand2_mux_haz|RESULT[4]~55_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux_haz|RESULT[4]~55_combout\,
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~27_combout\);

-- Location: LCCOMB_X65_Y49_N20
\inst6|PR_DATA_2_S3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~28_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[3]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[3]~57_combout\,
	combout => \inst6|PR_DATA_2_S3~28_combout\);

-- Location: LCCOMB_X61_Y47_N4
\inst6|PR_DATA_2_S3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~29_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[2]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|oparand2_mux_haz|RESULT[2]~59_combout\,
	combout => \inst6|PR_DATA_2_S3~29_combout\);

-- Location: LCCOMB_X60_Y50_N30
\inst6|PR_DATA_2_S3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~30_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[1]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|oparand2_mux_haz|RESULT[1]~61_combout\,
	combout => \inst6|PR_DATA_2_S3~30_combout\);

-- Location: LCCOMB_X65_Y47_N22
\inst6|PR_DATA_2_S3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~31_combout\ = (\inst6|oparand2_mux_haz|RESULT[0]~64_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[0]~64_combout\,
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~31_combout\);

-- Location: LCCOMB_X61_Y52_N26
\inst6|myAlu|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux18~5_combout\ = (\inst6|oparand2_mux|RESULT[13]~18_combout\ & (\inst6|PR_ALU_SELECT\(0) & (\inst6|PR_ALU_SELECT\(1) & \inst6|oparand1_mux|RESULT[13]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[13]~18_combout\,
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|oparand1_mux|RESULT[13]~18_combout\,
	combout => \inst6|myAlu|Mux18~5_combout\);

-- Location: LCCOMB_X74_Y49_N14
\inst|Mux5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~18_combout\ = (\inst|LUT_INDEX\(0) & ((\inst|LUT_INDEX\(3)) # ((!\inst|LUT_INDEX\(1) & \inst|Mux5~6_combout\)))) # (!\inst|LUT_INDEX\(0) & (((!\inst|LUT_INDEX\(1) & \inst|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(1),
	datad => \inst|Mux5~6_combout\,
	combout => \inst|Mux5~18_combout\);

-- Location: LCCOMB_X73_Y49_N26
\inst|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~20_combout\ = (!\inst|LUT_INDEX\(4) & ((\inst|LUT_INDEX\(3) & (\inst|LUT_INDEX\(0))) # (!\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LUT_INDEX\(3),
	datad => \inst|LUT_INDEX\(4),
	combout => \inst|Mux2~20_combout\);

-- Location: LCCOMB_X56_Y52_N22
\inst6|PC_PLUS_4[2]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[2]~87_combout\ = !\inst6|PC[2]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|PC[2]~46_combout\,
	combout => \inst6|PC_PLUS_4[2]~87_combout\);

-- Location: LCCOMB_X65_Y50_N26
\inst6|REG_READ_ADDR2_S3[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|REG_READ_ADDR2_S3[0]~feeder_combout\ = \inst6|REG_READ_ADDR2_S2\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|REG_READ_ADDR2_S2\(0),
	combout => \inst6|REG_READ_ADDR2_S3[0]~feeder_combout\);

-- Location: LCCOMB_X69_Y50_N24
\inst6|myreg|REGISTERS[6][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][0]~feeder_combout\ = \inst6|myreg|REGISTERS~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~0_combout\,
	combout => \inst6|myreg|REGISTERS[6][0]~feeder_combout\);

-- Location: LCCOMB_X70_Y50_N26
\inst6|myreg|REGISTERS[7][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][0]~feeder_combout\ = \inst6|myreg|REGISTERS~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~0_combout\,
	combout => \inst6|myreg|REGISTERS[7][0]~feeder_combout\);

-- Location: LCCOMB_X69_Y50_N12
\inst6|myreg|REGISTERS[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][2]~feeder_combout\ = \inst6|myreg|REGISTERS~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~11_combout\,
	combout => \inst6|myreg|REGISTERS[6][2]~feeder_combout\);

-- Location: LCCOMB_X70_Y50_N30
\inst6|myreg|REGISTERS[7][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][2]~feeder_combout\ = \inst6|myreg|REGISTERS~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~11_combout\,
	combout => \inst6|myreg|REGISTERS[7][2]~feeder_combout\);

-- Location: LCCOMB_X65_Y51_N30
\inst6|myreg|REGISTERS[6][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][3]~feeder_combout\ = \inst6|myreg|REGISTERS~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~12_combout\,
	combout => \inst6|myreg|REGISTERS[6][3]~feeder_combout\);

-- Location: LCCOMB_X65_Y50_N2
\inst6|myreg|REGISTERS[7][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][3]~feeder_combout\ = \inst6|myreg|REGISTERS~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~12_combout\,
	combout => \inst6|myreg|REGISTERS[7][3]~feeder_combout\);

-- Location: LCCOMB_X70_Y49_N20
\inst6|myreg|REGISTERS[6][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][4]~feeder_combout\ = \inst6|myreg|REGISTERS~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~13_combout\,
	combout => \inst6|myreg|REGISTERS[6][4]~feeder_combout\);

-- Location: LCCOMB_X70_Y50_N18
\inst6|myreg|REGISTERS[7][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][6]~feeder_combout\ = \inst6|myreg|REGISTERS~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~15_combout\,
	combout => \inst6|myreg|REGISTERS[7][6]~feeder_combout\);

-- Location: LCCOMB_X70_Y49_N8
\inst6|myreg|REGISTERS[7][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][31]~feeder_combout\ = \inst6|myreg|REGISTERS~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~17_combout\,
	combout => \inst6|myreg|REGISTERS[7][31]~feeder_combout\);

-- Location: LCCOMB_X67_Y51_N4
\inst6|myreg|REGISTERS[6][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][31]~feeder_combout\ = \inst6|myreg|REGISTERS~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~17_combout\,
	combout => \inst6|myreg|REGISTERS[6][31]~feeder_combout\);

-- Location: LCCOMB_X70_Y49_N30
\inst6|myreg|REGISTERS[7][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][30]~feeder_combout\ = \inst6|myreg|REGISTERS~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~18_combout\,
	combout => \inst6|myreg|REGISTERS[7][30]~feeder_combout\);

-- Location: LCCOMB_X67_Y51_N18
\inst6|myreg|REGISTERS[6][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][28]~feeder_combout\ = \inst6|myreg|REGISTERS~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~20_combout\,
	combout => \inst6|myreg|REGISTERS[6][28]~feeder_combout\);

-- Location: LCCOMB_X67_Y50_N2
\inst6|myreg|REGISTERS[5][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][28]~feeder_combout\ = \inst6|myreg|REGISTERS~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~20_combout\,
	combout => \inst6|myreg|REGISTERS[5][28]~feeder_combout\);

-- Location: LCCOMB_X67_Y51_N26
\inst6|myreg|REGISTERS[6][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][26]~feeder_combout\ = \inst6|myreg|REGISTERS~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~22_combout\,
	combout => \inst6|myreg|REGISTERS[6][26]~feeder_combout\);

-- Location: LCCOMB_X67_Y50_N22
\inst6|myreg|REGISTERS[5][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][26]~feeder_combout\ = \inst6|myreg|REGISTERS~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~22_combout\,
	combout => \inst6|myreg|REGISTERS[5][26]~feeder_combout\);

-- Location: LCCOMB_X67_Y51_N16
\inst6|myreg|REGISTERS[6][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][24]~feeder_combout\ = \inst6|myreg|REGISTERS~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~24_combout\,
	combout => \inst6|myreg|REGISTERS[6][24]~feeder_combout\);

-- Location: LCCOMB_X67_Y51_N30
\inst6|myreg|REGISTERS[7][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][24]~feeder_combout\ = \inst6|myreg|REGISTERS~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~24_combout\,
	combout => \inst6|myreg|REGISTERS[7][24]~feeder_combout\);

-- Location: LCCOMB_X67_Y51_N24
\inst6|myreg|REGISTERS[6][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][23]~feeder_combout\ = \inst6|myreg|REGISTERS~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~25_combout\,
	combout => \inst6|myreg|REGISTERS[6][23]~feeder_combout\);

-- Location: LCCOMB_X67_Y49_N16
\inst6|myreg|REGISTERS[5][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][23]~feeder_combout\ = \inst6|myreg|REGISTERS~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~25_combout\,
	combout => \inst6|myreg|REGISTERS[5][23]~feeder_combout\);

-- Location: LCCOMB_X66_Y52_N4
\inst6|myreg|REGISTERS[6][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][21]~feeder_combout\ = \inst6|myreg|REGISTERS~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~27_combout\,
	combout => \inst6|myreg|REGISTERS[6][21]~feeder_combout\);

-- Location: LCCOMB_X67_Y51_N10
\inst6|myreg|REGISTERS[7][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][21]~feeder_combout\ = \inst6|myreg|REGISTERS~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~27_combout\,
	combout => \inst6|myreg|REGISTERS[7][21]~feeder_combout\);

-- Location: LCCOMB_X67_Y48_N24
\inst6|myreg|REGISTERS[7][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][20]~feeder_combout\ = \inst6|myreg|REGISTERS~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~28_combout\,
	combout => \inst6|myreg|REGISTERS[7][20]~feeder_combout\);

-- Location: LCCOMB_X69_Y50_N30
\inst6|myreg|REGISTERS[6][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][20]~feeder_combout\ = \inst6|myreg|REGISTERS~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~28_combout\,
	combout => \inst6|myreg|REGISTERS[6][20]~feeder_combout\);

-- Location: LCCOMB_X69_Y50_N26
\inst6|myreg|REGISTERS[6][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][19]~feeder_combout\ = \inst6|myreg|REGISTERS~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~29_combout\,
	combout => \inst6|myreg|REGISTERS[6][19]~feeder_combout\);

-- Location: LCCOMB_X68_Y47_N6
\inst6|myreg|REGISTERS[7][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][18]~feeder_combout\ = \inst6|myreg|REGISTERS~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~30_combout\,
	combout => \inst6|myreg|REGISTERS[7][18]~feeder_combout\);

-- Location: LCCOMB_X69_Y47_N0
\inst6|myreg|REGISTERS[6][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][18]~feeder_combout\ = \inst6|myreg|REGISTERS~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~30_combout\,
	combout => \inst6|myreg|REGISTERS[6][18]~feeder_combout\);

-- Location: LCCOMB_X68_Y51_N0
\inst6|myreg|REGISTERS[7][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][17]~feeder_combout\ = \inst6|myreg|REGISTERS~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~31_combout\,
	combout => \inst6|myreg|REGISTERS[7][17]~feeder_combout\);

-- Location: LCCOMB_X69_Y50_N6
\inst6|myreg|REGISTERS[6][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][17]~feeder_combout\ = \inst6|myreg|REGISTERS~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~31_combout\,
	combout => \inst6|myreg|REGISTERS[6][17]~feeder_combout\);

-- Location: LCCOMB_X69_Y50_N10
\inst6|myreg|REGISTERS[6][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][16]~feeder_combout\ = \inst6|myreg|REGISTERS~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~32_combout\,
	combout => \inst6|myreg|REGISTERS[6][16]~feeder_combout\);

-- Location: LCCOMB_X68_Y51_N24
\inst6|myreg|REGISTERS[7][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][14]~feeder_combout\ = \inst6|myreg|REGISTERS~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~34_combout\,
	combout => \inst6|myreg|REGISTERS[7][14]~feeder_combout\);

-- Location: LCCOMB_X69_Y47_N12
\inst6|myreg|REGISTERS[6][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][13]~feeder_combout\ = \inst6|myreg|REGISTERS~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~35_combout\,
	combout => \inst6|myreg|REGISTERS[6][13]~feeder_combout\);

-- Location: LCCOMB_X69_Y47_N4
\inst6|myreg|REGISTERS[6][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][12]~feeder_combout\ = \inst6|myreg|REGISTERS~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~36_combout\,
	combout => \inst6|myreg|REGISTERS[6][12]~feeder_combout\);

-- Location: LCCOMB_X68_Y51_N26
\inst6|myreg|REGISTERS[7][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][12]~feeder_combout\ = \inst6|myreg|REGISTERS~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~36_combout\,
	combout => \inst6|myreg|REGISTERS[7][12]~feeder_combout\);

-- Location: LCCOMB_X68_Y47_N10
\inst6|myreg|REGISTERS[7][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][11]~feeder_combout\ = \inst6|myreg|REGISTERS~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~37_combout\,
	combout => \inst6|myreg|REGISTERS[7][11]~feeder_combout\);

-- Location: LCCOMB_X69_Y47_N28
\inst6|myreg|REGISTERS[6][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][11]~feeder_combout\ = \inst6|myreg|REGISTERS~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~37_combout\,
	combout => \inst6|myreg|REGISTERS[6][11]~feeder_combout\);

-- Location: LCCOMB_X68_Y47_N12
\inst6|myreg|REGISTERS[7][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][9]~feeder_combout\ = \inst6|myreg|REGISTERS~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~39_combout\,
	combout => \inst6|myreg|REGISTERS[7][9]~feeder_combout\);

-- Location: LCCOMB_X68_Y51_N28
\inst6|myreg|REGISTERS[7][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][8]~feeder_combout\ = \inst6|myreg|REGISTERS~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~40_combout\,
	combout => \inst6|myreg|REGISTERS[7][8]~feeder_combout\);

-- Location: LCCOMB_X69_Y47_N20
\inst6|myreg|REGISTERS[6][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][8]~feeder_combout\ = \inst6|myreg|REGISTERS~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~40_combout\,
	combout => \inst6|myreg|REGISTERS[6][8]~feeder_combout\);

-- Location: LCCOMB_X66_Y44_N0
\inst2|memory_array[239][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[239][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[239][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y46_N28
\inst2|memory_array[247][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[247][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[247][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y46_N26
\inst2|memory_array[255][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[255][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[255][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y45_N6
\inst2|memory_array[159][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[159][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[159][7]~feeder_combout\);

-- Location: LCCOMB_X65_Y43_N26
\inst2|memory_array[163][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[163][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[163][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y45_N24
\inst2|memory_array[155][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[155][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[155][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y39_N16
\inst2|memory_array[75][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[75][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[75][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y37_N12
\inst2|memory_array[203][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[203][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[203][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y40_N4
\inst2|memory_array[191][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[191][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[191][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N4
\inst2|memory_array[235][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[235][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[235][7]~feeder_combout\);

-- Location: LCCOMB_X54_Y40_N0
\inst2|memory_array[15][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[15][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[15][7]~feeder_combout\);

-- Location: LCCOMB_X56_Y46_N8
\inst2|memory_array[51][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[51][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[51][7]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N28
\inst2|memory_array[31][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[31][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[31][7]~feeder_combout\);

-- Location: LCCOMB_X58_Y46_N4
\inst2|memory_array[123][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[123][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[123][7]~feeder_combout\);

-- Location: LCCOMB_X57_Y45_N4
\inst2|memory_array[147][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[147][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[147][7]~feeder_combout\);

-- Location: LCCOMB_X56_Y44_N12
\inst2|memory_array[35][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[35][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[35][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y37_N28
\inst2|memory_array[71][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[71][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[71][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y37_N0
\inst2|memory_array[199][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[199][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[199][7]~feeder_combout\);

-- Location: LCCOMB_X58_Y40_N16
\inst2|memory_array[107][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[107][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[107][7]~feeder_combout\);

-- Location: LCCOMB_X56_Y39_N12
\inst2|memory_array[91][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[91][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[91][7]~feeder_combout\);

-- Location: LCCOMB_X53_Y44_N0
\inst2|memory_array[39][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[39][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[39][7]~feeder_combout\);

-- Location: LCCOMB_X57_Y41_N0
\inst2|memory_array[119][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[119][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[119][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y38_N8
\inst2|memory_array[219][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[219][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[219][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y40_N28
\inst2|memory_array[103][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[103][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[103][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y37_N24
\inst2|memory_array[215][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[215][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[215][7]~feeder_combout\);

-- Location: LCCOMB_X54_Y39_N0
\inst2|memory_array[11][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[11][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[11][7]~feeder_combout\);

-- Location: LCCOMB_X59_Y40_N0
\inst2|memory_array[67][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[67][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[67][6]~feeder_combout\);

-- Location: LCCOMB_X56_Y42_N4
\inst2|memory_array[107][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[107][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[107][6]~feeder_combout\);

-- Location: LCCOMB_X57_Y44_N2
\inst2|memory_array[19][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[19][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[19][6]~feeder_combout\);

-- Location: LCCOMB_X58_Y44_N4
\inst2|memory_array[51][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[51][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[51][6]~feeder_combout\);

-- Location: LCCOMB_X55_Y43_N12
\inst2|memory_array[63][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[63][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[63][6]~feeder_combout\);

-- Location: LCCOMB_X57_Y40_N4
\inst2|memory_array[127][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[127][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[127][6]~feeder_combout\);

-- Location: LCCOMB_X61_Y39_N12
\inst2|memory_array[75][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[75][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[75][6]~feeder_combout\);

-- Location: LCCOMB_X54_Y43_N2
\inst2|memory_array[23][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[23][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[23][6]~feeder_combout\);

-- Location: LCCOMB_X56_Y38_N8
\inst2|memory_array[79][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[79][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[79][6]~feeder_combout\);

-- Location: LCCOMB_X58_Y41_N24
\inst2|memory_array[99][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[99][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[99][6]~feeder_combout\);

-- Location: LCCOMB_X57_Y41_N6
\inst2|memory_array[119][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[119][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[119][6]~feeder_combout\);

-- Location: LCCOMB_X56_Y41_N4
\inst2|memory_array[55][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[55][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[55][6]~feeder_combout\);

-- Location: LCCOMB_X54_Y41_N0
\inst2|memory_array[31][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[31][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[31][6]~feeder_combout\);

-- Location: LCCOMB_X53_Y42_N20
\inst2|memory_array[59][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[59][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[59][6]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N16
\inst2|memory_array[155][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[155][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[155][6]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N2
\inst2|memory_array[27][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[27][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[27][6]~feeder_combout\);

-- Location: LCCOMB_X53_Y41_N12
\inst2|memory_array[159][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[159][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[159][6]~feeder_combout\);

-- Location: LCCOMB_X65_Y46_N8
\inst2|memory_array[191][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[191][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[191][6]~feeder_combout\);

-- Location: LCCOMB_X66_Y46_N24
\inst2|memory_array[183][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[183][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[183][6]~feeder_combout\);

-- Location: LCCOMB_X63_Y43_N22
\inst2|memory_array[227][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[227][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[227][6]~feeder_combout\);

-- Location: LCCOMB_X65_Y44_N2
\inst2|memory_array[247][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[247][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[247][6]~feeder_combout\);

-- Location: LCCOMB_X66_Y44_N14
\inst2|memory_array[235][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[235][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[235][6]~feeder_combout\);

-- Location: LCCOMB_X67_Y45_N20
\inst2|memory_array[167][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[167][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[167][6]~feeder_combout\);

-- Location: LCCOMB_X68_Y41_N28
\inst2|memory_array[175][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[175][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[175][6]~feeder_combout\);

-- Location: LCCOMB_X62_Y45_N6
\inst2|memory_array[139][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[139][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[139][6]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N24
\inst2|memory_array[255][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[255][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[255][6]~feeder_combout\);

-- Location: LCCOMB_X62_Y37_N8
\inst2|memory_array[199][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[199][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[199][6]~feeder_combout\);

-- Location: LCCOMB_X62_Y38_N2
\inst2|memory_array[211][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[211][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[211][6]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N16
\inst2|memory_array[143][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[143][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[143][6]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N24
\inst2|memory_array[215][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[215][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[215][6]~feeder_combout\);

-- Location: LCCOMB_X55_Y37_N16
\inst2|memory_array[71][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[71][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[71][6]~feeder_combout\);

-- Location: LCCOMB_X67_Y37_N0
\inst2|memory_array[195][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[195][6]~feeder_combout\ = \inst2|memory_array~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~73_combout\,
	combout => \inst2|memory_array[195][6]~feeder_combout\);

-- Location: LCCOMB_X61_Y41_N24
\inst2|memory_array[215][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[215][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[215][5]~feeder_combout\);

-- Location: LCCOMB_X61_Y43_N26
\inst2|memory_array[179][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[179][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[179][5]~feeder_combout\);

-- Location: LCCOMB_X65_Y46_N2
\inst2|memory_array[187][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[187][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[187][5]~feeder_combout\);

-- Location: LCCOMB_X57_Y39_N8
\inst2|memory_array[95][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[95][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[95][5]~feeder_combout\);

-- Location: LCCOMB_X65_Y39_N20
\inst2|memory_array[203][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[203][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[203][5]~feeder_combout\);

-- Location: LCCOMB_X62_Y40_N4
\inst2|memory_array[227][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[227][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[227][5]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N2
\inst2|memory_array[223][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[223][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[223][5]~feeder_combout\);

-- Location: LCCOMB_X66_Y38_N28
\inst2|memory_array[83][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[83][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[83][5]~feeder_combout\);

-- Location: LCCOMB_X58_Y40_N18
\inst2|memory_array[107][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[107][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[107][5]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N26
\inst2|memory_array[251][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[251][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[251][5]~feeder_combout\);

-- Location: LCCOMB_X67_Y38_N4
\inst2|memory_array[195][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[195][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[195][5]~feeder_combout\);

-- Location: LCCOMB_X67_Y44_N2
\inst2|memory_array[231][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[231][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[231][5]~feeder_combout\);

-- Location: LCCOMB_X67_Y45_N4
\inst2|memory_array[163][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[163][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[163][5]~feeder_combout\);

-- Location: LCCOMB_X67_Y46_N20
\inst2|memory_array[171][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[171][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[171][5]~feeder_combout\);

-- Location: LCCOMB_X57_Y45_N22
\inst2|memory_array[147][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[147][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[147][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y40_N2
\inst2|memory_array[15][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[15][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[15][5]~feeder_combout\);

-- Location: LCCOMB_X60_Y47_N8
\inst2|memory_array[11][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[11][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[11][5]~feeder_combout\);

-- Location: LCCOMB_X61_Y46_N20
\inst2|memory_array[255][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[255][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[255][5]~feeder_combout\);

-- Location: LCCOMB_X58_Y46_N10
\inst2|memory_array[123][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[123][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[123][5]~feeder_combout\);

-- Location: LCCOMB_X60_Y44_N14
\inst2|memory_array[111][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[111][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[111][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N20
\inst2|memory_array[47][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[47][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[47][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N22
\inst2|memory_array[63][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[63][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[63][5]~feeder_combout\);

-- Location: LCCOMB_X62_Y45_N22
\inst2|memory_array[131][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[131][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[131][5]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N20
\inst2|memory_array[135][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[135][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[135][5]~feeder_combout\);

-- Location: LCCOMB_X55_Y41_N16
\inst2|memory_array[39][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[39][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[39][5]~feeder_combout\);

-- Location: LCCOMB_X62_Y39_N24
\inst2|memory_array[91][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[91][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[91][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y45_N24
\inst2|memory_array[151][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[151][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[151][5]~feeder_combout\);

-- Location: LCCOMB_X52_Y45_N4
\inst2|memory_array[27][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[27][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[27][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y41_N2
\inst2|memory_array[31][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[31][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[31][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y44_N14
\inst2|memory_array[55][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[55][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[55][5]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N2
\inst2|memory_array[127][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[127][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[127][5]~feeder_combout\);

-- Location: LCCOMB_X56_Y37_N20
\inst2|memory_array[87][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[87][5]~feeder_combout\ = \inst2|memory_array~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~74_combout\,
	combout => \inst2|memory_array[87][5]~feeder_combout\);

-- Location: LCCOMB_X56_Y43_N6
\inst2|memory_array[39][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[39][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[39][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y47_N28
\inst2|memory_array[47][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[47][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[47][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y47_N28
\inst2|memory_array[31][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[31][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[31][4]~feeder_combout\);

-- Location: LCCOMB_X67_Y47_N30
\inst2|memory_array[167][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[167][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[167][4]~feeder_combout\);

-- Location: LCCOMB_X58_Y46_N24
\inst2|memory_array[155][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[155][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[155][4]~feeder_combout\);

-- Location: LCCOMB_X60_Y43_N0
\inst2|memory_array[35][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[35][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[35][4]~feeder_combout\);

-- Location: LCCOMB_X58_Y43_N12
\inst2|memory_array[123][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[123][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[123][4]~feeder_combout\);

-- Location: LCCOMB_X59_Y43_N0
\inst2|memory_array[19][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[19][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[19][4]~feeder_combout\);

-- Location: LCCOMB_X66_Y45_N6
\inst2|memory_array[255][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[255][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[255][4]~feeder_combout\);

-- Location: LCCOMB_X65_Y45_N26
\inst2|memory_array[187][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[187][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[187][4]~feeder_combout\);

-- Location: LCCOMB_X67_Y45_N0
\inst2|memory_array[163][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[163][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[163][4]~feeder_combout\);

-- Location: LCCOMB_X68_Y44_N0
\inst2|memory_array[139][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[139][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[139][4]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N18
\inst2|memory_array[215][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[215][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[215][4]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N20
\inst2|memory_array[235][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[235][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[235][4]~feeder_combout\);

-- Location: LCCOMB_X65_Y38_N18
\inst2|memory_array[211][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[211][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[211][4]~feeder_combout\);

-- Location: LCCOMB_X53_Y46_N0
\inst2|memory_array[27][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[27][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[27][4]~feeder_combout\);

-- Location: LCCOMB_X52_Y46_N18
\inst2|memory_array[43][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[43][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[43][4]~feeder_combout\);

-- Location: LCCOMB_X58_Y40_N30
\inst2|memory_array[107][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[107][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[107][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y41_N12
\inst2|memory_array[223][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[223][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[223][4]~feeder_combout\);

-- Location: LCCOMB_X54_Y43_N26
\inst2|memory_array[23][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[23][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[23][4]~feeder_combout\);

-- Location: LCCOMB_X53_Y38_N8
\inst2|memory_array[71][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[71][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[71][4]~feeder_combout\);

-- Location: LCCOMB_X67_Y43_N16
\inst2|memory_array[227][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[227][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[227][3]~feeder_combout\);

-- Location: LCCOMB_X65_Y44_N18
\inst2|memory_array[243][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[243][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[243][3]~feeder_combout\);

-- Location: LCCOMB_X66_Y45_N8
\inst2|memory_array[239][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[239][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[239][3]~feeder_combout\);

-- Location: LCCOMB_X67_Y45_N18
\inst2|memory_array[167][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[167][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[167][3]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N14
\inst2|memory_array[255][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[255][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[255][3]~feeder_combout\);

-- Location: LCCOMB_X66_Y40_N6
\inst2|memory_array[191][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[191][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[191][3]~feeder_combout\);

-- Location: LCCOMB_X68_Y41_N16
\inst2|memory_array[175][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[175][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[175][3]~feeder_combout\);

-- Location: LCCOMB_X63_Y45_N24
\inst2|memory_array[183][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[183][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[183][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y40_N12
\inst2|memory_array[99][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[99][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[99][3]~feeder_combout\);

-- Location: LCCOMB_X62_Y38_N22
\inst2|memory_array[211][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[211][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[211][3]~feeder_combout\);

-- Location: LCCOMB_X63_Y38_N0
\inst2|memory_array[155][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[155][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[155][3]~feeder_combout\);

-- Location: LCCOMB_X59_Y38_N24
\inst2|memory_array[67][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[67][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[67][3]~feeder_combout\);

-- Location: LCCOMB_X62_Y37_N30
\inst2|memory_array[199][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[199][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[199][3]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N24
\inst2|memory_array[143][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[143][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[143][3]~feeder_combout\);

-- Location: LCCOMB_X67_Y37_N20
\inst2|memory_array[195][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[195][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[195][3]~feeder_combout\);

-- Location: LCCOMB_X66_Y37_N0
\inst2|memory_array[139][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[139][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[139][3]~feeder_combout\);

-- Location: LCCOMB_X55_Y46_N6
\inst2|memory_array[107][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[107][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[107][3]~feeder_combout\);

-- Location: LCCOMB_X55_Y43_N30
\inst2|memory_array[63][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[63][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[63][3]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N14
\inst2|memory_array[31][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[31][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[31][3]~feeder_combout\);

-- Location: LCCOMB_X57_Y43_N16
\inst2|memory_array[51][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[51][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[51][3]~feeder_combout\);

-- Location: LCCOMB_X54_Y39_N28
\inst2|memory_array[91][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[91][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[91][3]~feeder_combout\);

-- Location: LCCOMB_X56_Y41_N26
\inst2|memory_array[55][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[55][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[55][3]~feeder_combout\);

-- Location: LCCOMB_X53_Y41_N0
\inst2|memory_array[159][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[159][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[159][3]~feeder_combout\);

-- Location: LCCOMB_X53_Y42_N12
\inst2|memory_array[59][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[59][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[59][3]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N8
\inst2|memory_array[215][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[215][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[215][3]~feeder_combout\);

-- Location: LCCOMB_X58_Y39_N6
\inst2|memory_array[127][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[127][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[127][3]~feeder_combout\);

-- Location: LCCOMB_X57_Y41_N30
\inst2|memory_array[119][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[119][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[119][3]~feeder_combout\);

-- Location: LCCOMB_X55_Y39_N26
\inst2|memory_array[15][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[15][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[15][3]~feeder_combout\);

-- Location: LCCOMB_X56_Y37_N18
\inst2|memory_array[83][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[83][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[83][3]~feeder_combout\);

-- Location: LCCOMB_X58_Y38_N4
\inst2|memory_array[7][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[7][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[7][3]~feeder_combout\);

-- Location: LCCOMB_X54_Y38_N12
\inst2|memory_array[75][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[75][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[75][3]~feeder_combout\);

-- Location: LCCOMB_X53_Y37_N28
\inst2|memory_array[23][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[23][3]~feeder_combout\ = \inst2|memory_array~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~76_combout\,
	combout => \inst2|memory_array[23][3]~feeder_combout\);

-- Location: LCCOMB_X60_Y46_N2
\inst2|memory_array[131][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[131][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[131][2]~feeder_combout\);

-- Location: LCCOMB_X59_Y46_N4
\inst2|memory_array[123][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[123][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[123][2]~feeder_combout\);

-- Location: LCCOMB_X59_Y46_N26
\inst2|memory_array[127][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[127][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[127][2]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N16
\inst2|memory_array[63][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[63][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[63][2]~feeder_combout\);

-- Location: LCCOMB_X54_Y45_N12
\inst2|memory_array[151][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[151][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[151][2]~feeder_combout\);

-- Location: LCCOMB_X52_Y45_N0
\inst2|memory_array[27][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[27][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[27][2]~feeder_combout\);

-- Location: LCCOMB_X53_Y45_N24
\inst2|memory_array[31][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[31][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[31][2]~feeder_combout\);

-- Location: LCCOMB_X61_Y43_N18
\inst2|memory_array[179][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[179][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[179][2]~feeder_combout\);

-- Location: LCCOMB_X62_Y39_N28
\inst2|memory_array[91][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[91][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[91][2]~feeder_combout\);

-- Location: LCCOMB_X54_Y37_N20
\inst2|memory_array[83][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[83][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[83][2]~feeder_combout\);

-- Location: LCCOMB_X56_Y45_N18
\inst2|memory_array[147][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[147][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[147][2]~feeder_combout\);

-- Location: LCCOMB_X58_Y40_N28
\inst2|memory_array[107][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[107][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[107][2]~feeder_combout\);

-- Location: LCCOMB_X56_Y40_N14
\inst2|memory_array[55][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[55][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[55][2]~feeder_combout\);

-- Location: LCCOMB_X56_Y37_N14
\inst2|memory_array[87][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[87][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[87][2]~feeder_combout\);

-- Location: LCCOMB_X62_Y40_N20
\inst2|memory_array[227][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[227][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[227][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y44_N18
\inst2|memory_array[231][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[231][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[231][2]~feeder_combout\);

-- Location: LCCOMB_X65_Y39_N14
\inst2|memory_array[203][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[203][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[203][2]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N6
\inst2|memory_array[251][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[251][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[251][2]~feeder_combout\);

-- Location: LCCOMB_X60_Y44_N28
\inst2|memory_array[111][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[111][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[111][2]~feeder_combout\);

-- Location: LCCOMB_X58_Y47_N8
\inst2|memory_array[135][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[135][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[135][2]~feeder_combout\);

-- Location: LCCOMB_X60_Y47_N28
\inst2|memory_array[11][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[11][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[11][2]~feeder_combout\);

-- Location: LCCOMB_X57_Y47_N4
\inst2|memory_array[15][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[15][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[15][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y47_N12
\inst2|memory_array[167][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[167][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[167][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y45_N14
\inst2|memory_array[155][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[155][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[155][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y46_N8
\inst2|memory_array[27][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[27][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[27][1]~feeder_combout\);

-- Location: LCCOMB_X52_Y46_N26
\inst2|memory_array[43][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[43][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[43][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y38_N24
\inst2|memory_array[71][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[71][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[71][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y43_N30
\inst2|memory_array[35][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[35][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[35][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y43_N6
\inst2|memory_array[123][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[123][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[123][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y47_N8
\inst2|memory_array[31][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[31][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[31][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N12
\inst2|memory_array[47][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[47][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[47][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y45_N0
\inst2|memory_array[255][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[255][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[255][1]~feeder_combout\);

-- Location: LCCOMB_X65_Y46_N6
\inst2|memory_array[191][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[191][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[191][1]~feeder_combout\);

-- Location: LCCOMB_X68_Y45_N4
\inst2|memory_array[159][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[159][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[159][1]~feeder_combout\);

-- Location: LCCOMB_X68_Y44_N12
\inst2|memory_array[139][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[139][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[139][1]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N12
\inst2|memory_array[227][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[227][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[227][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y38_N12
\inst2|memory_array[79][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[79][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[79][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y39_N14
\inst2|memory_array[95][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[95][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[95][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y42_N12
\inst2|memory_array[107][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[107][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[107][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y41_N0
\inst2|memory_array[223][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[223][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[223][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y41_N0
\inst2|memory_array[39][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[39][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[39][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y41_N16
\inst2|memory_array[215][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[215][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[215][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y40_N28
\inst2|memory_array[127][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[127][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[127][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y45_N22
\inst2|memory_array[183][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[183][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[183][0]~feeder_combout\);

-- Location: LCCOMB_X66_Y44_N12
\inst2|memory_array[239][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[239][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[239][0]~feeder_combout\);

-- Location: LCCOMB_X67_Y45_N6
\inst2|memory_array[167][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[167][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[167][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y38_N16
\inst2|memory_array[155][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[155][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[155][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N26
\inst2|memory_array[215][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[215][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[215][0]~feeder_combout\);

-- Location: LCCOMB_X57_Y37_N10
\inst2|memory_array[67][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[67][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[67][0]~feeder_combout\);

-- Location: LCCOMB_X62_Y38_N18
\inst2|memory_array[211][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[211][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[211][0]~feeder_combout\);

-- Location: LCCOMB_X56_Y37_N4
\inst2|memory_array[83][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[83][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[83][0]~feeder_combout\);

-- Location: LCCOMB_X53_Y37_N4
\inst2|memory_array[23][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[23][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[23][0]~feeder_combout\);

-- Location: LCCOMB_X67_Y37_N28
\inst2|memory_array[195][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[195][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[195][0]~feeder_combout\);

-- Location: LCCOMB_X66_Y37_N8
\inst2|memory_array[139][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[139][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[139][0]~feeder_combout\);

-- Location: LCCOMB_X66_Y40_N2
\inst2|memory_array[191][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[191][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[191][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y42_N14
\inst2|memory_array[99][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[99][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[99][0]~feeder_combout\);

-- Location: LCCOMB_X57_Y43_N12
\inst2|memory_array[51][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[51][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[51][0]~feeder_combout\);

-- Location: LCCOMB_X55_Y43_N28
\inst2|memory_array[63][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[63][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[63][0]~feeder_combout\);

-- Location: LCCOMB_X54_Y38_N24
\inst2|memory_array[75][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[75][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[75][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y38_N12
\inst2|memory_array[7][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[7][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[7][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N28
\inst2|memory_array[143][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[143][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[143][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y42_N4
\inst2|memory_array[119][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[119][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[119][0]~feeder_combout\);

-- Location: LCCOMB_X54_Y40_N28
\inst2|memory_array[15][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[15][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[15][0]~feeder_combout\);

-- Location: LCCOMB_X54_Y39_N12
\inst2|memory_array[91][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[91][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[91][0]~feeder_combout\);

-- Location: LCCOMB_X66_Y43_N20
\inst2|memory_array[38][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[38][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[38][7]~feeder_combout\);

-- Location: LCCOMB_X65_Y43_N20
\inst2|memory_array[162][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[162][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[162][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y47_N24
\inst2|memory_array[10][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[10][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[10][7]~feeder_combout\);

-- Location: LCCOMB_X56_Y47_N14
\inst2|memory_array[46][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[46][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[46][7]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N18
\inst2|memory_array[30][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[30][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[30][7]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N4
\inst2|memory_array[62][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[62][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[62][7]~feeder_combout\);

-- Location: LCCOMB_X57_Y46_N0
\inst2|memory_array[54][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[54][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[54][7]~feeder_combout\);

-- Location: LCCOMB_X63_Y43_N18
\inst2|memory_array[226][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[226][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[226][7]~feeder_combout\);

-- Location: LCCOMB_X59_Y47_N18
\inst2|memory_array[130][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[130][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[130][7]~feeder_combout\);

-- Location: LCCOMB_X57_Y47_N24
\inst2|memory_array[14][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[14][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[14][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N24
\inst2|memory_array[250][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[250][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[250][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y44_N28
\inst2|memory_array[230][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[230][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[230][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y45_N8
\inst2|memory_array[178][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[178][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[178][7]~feeder_combout\);

-- Location: LCCOMB_X58_Y47_N28
\inst2|memory_array[134][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[134][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[134][7]~feeder_combout\);

-- Location: LCCOMB_X56_Y42_N8
\inst2|memory_array[106][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[106][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[106][7]~feeder_combout\);

-- Location: LCCOMB_X57_Y45_N0
\inst2|memory_array[146][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[146][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[146][7]~feeder_combout\);

-- Location: LCCOMB_X54_Y45_N16
\inst2|memory_array[150][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[150][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[150][7]~feeder_combout\);

-- Location: LCCOMB_X52_Y45_N28
\inst2|memory_array[26][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[26][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[26][7]~feeder_combout\);

-- Location: LCCOMB_X55_Y45_N28
\inst2|memory_array[186][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[186][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[186][7]~feeder_combout\);

-- Location: LCCOMB_X65_Y42_N8
\inst2|memory_array[110][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[110][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[110][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y40_N12
\inst2|memory_array[170][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[170][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[170][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y38_N28
\inst2|memory_array[194][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[194][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[194][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y38_N16
\inst2|memory_array[82][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[82][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[82][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y39_N8
\inst2|memory_array[90][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[90][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[90][7]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N12
\inst2|memory_array[214][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[214][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[214][7]~feeder_combout\);

-- Location: LCCOMB_X57_Y39_N28
\inst2|memory_array[94][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[94][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[94][7]~feeder_combout\);

-- Location: LCCOMB_X57_Y39_N26
\inst2|memory_array[222][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[222][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[222][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y45_N16
\inst2|memory_array[254][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[254][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[254][6]~feeder_combout\);

-- Location: LCCOMB_X66_Y41_N24
\inst2|memory_array[234][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[234][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[234][6]~feeder_combout\);

-- Location: LCCOMB_X68_Y46_N16
\inst2|memory_array[246][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[246][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[246][6]~feeder_combout\);

-- Location: LCCOMB_X68_Y44_N4
\inst2|memory_array[138][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[138][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[138][6]~feeder_combout\);

-- Location: LCCOMB_X61_Y41_N28
\inst2|memory_array[214][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[214][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[214][6]~feeder_combout\);

-- Location: LCCOMB_X63_Y41_N30
\inst2|memory_array[186][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[186][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[186][6]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N2
\inst2|memory_array[226][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[226][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[226][6]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N30
\inst2|memory_array[162][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[162][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[162][6]~feeder_combout\);

-- Location: LCCOMB_X67_Y40_N12
\inst2|memory_array[166][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[166][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[166][6]~feeder_combout\);

-- Location: LCCOMB_X65_Y38_N16
\inst2|memory_array[218][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[218][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[218][6]~feeder_combout\);

-- Location: LCCOMB_X66_Y38_N0
\inst2|memory_array[210][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[210][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[210][6]~feeder_combout\);

-- Location: LCCOMB_X59_Y43_N28
\inst2|memory_array[18][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[18][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[18][6]~feeder_combout\);

-- Location: LCCOMB_X55_Y47_N16
\inst2|memory_array[30][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[30][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[30][6]~feeder_combout\);

-- Location: LCCOMB_X56_Y46_N0
\inst2|memory_array[34][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[34][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[34][6]~feeder_combout\);

-- Location: LCCOMB_X60_Y45_N0
\inst2|memory_array[154][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[154][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[154][6]~feeder_combout\);

-- Location: LCCOMB_X60_Y45_N2
\inst2|memory_array[222][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[222][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[222][6]~feeder_combout\);

-- Location: LCCOMB_X53_Y46_N28
\inst2|memory_array[26][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[26][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[26][6]~feeder_combout\);

-- Location: LCCOMB_X53_Y44_N22
\inst2|memory_array[38][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[38][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[38][6]~feeder_combout\);

-- Location: LCCOMB_X52_Y46_N2
\inst2|memory_array[42][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[42][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[42][6]~feeder_combout\);

-- Location: LCCOMB_X52_Y40_N8
\inst2|memory_array[114][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[114][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[114][6]~feeder_combout\);

-- Location: LCCOMB_X53_Y40_N2
\inst2|memory_array[98][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[98][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[98][6]~feeder_combout\);

-- Location: LCCOMB_X53_Y38_N16
\inst2|memory_array[70][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[70][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[70][6]~feeder_combout\);

-- Location: LCCOMB_X55_Y39_N22
\inst2|memory_array[94][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[94][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[94][6]~feeder_combout\);

-- Location: LCCOMB_X52_Y41_N24
\inst2|memory_array[86][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[86][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[86][6]~feeder_combout\);

-- Location: LCCOMB_X66_Y46_N16
\inst2|memory_array[182][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[182][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[182][5]~feeder_combout\);

-- Location: LCCOMB_X66_Y45_N14
\inst2|memory_array[238][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[238][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[238][5]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N8
\inst2|memory_array[254][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[254][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[254][5]~feeder_combout\);

-- Location: LCCOMB_X67_Y41_N26
\inst2|memory_array[198][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[198][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[198][5]~feeder_combout\);

-- Location: LCCOMB_X66_Y40_N20
\inst2|memory_array[190][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[190][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[190][5]~feeder_combout\);

-- Location: LCCOMB_X63_Y38_N20
\inst2|memory_array[154][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[154][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[154][5]~feeder_combout\);

-- Location: LCCOMB_X67_Y37_N24
\inst2|memory_array[194][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[194][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[194][5]~feeder_combout\);

-- Location: LCCOMB_X67_Y40_N30
\inst2|memory_array[174][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[174][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[174][5]~feeder_combout\);

-- Location: LCCOMB_X57_Y43_N24
\inst2|memory_array[50][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[50][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[50][5]~feeder_combout\);

-- Location: LCCOMB_X63_Y43_N8
\inst2|memory_array[226][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[226][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[226][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y46_N20
\inst2|memory_array[126][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[126][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[126][5]~feeder_combout\);

-- Location: LCCOMB_X55_Y43_N22
\inst2|memory_array[62][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[62][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[62][5]~feeder_combout\);

-- Location: LCCOMB_X53_Y41_N4
\inst2|memory_array[158][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[158][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[158][5]~feeder_combout\);

-- Location: LCCOMB_X53_Y37_N8
\inst2|memory_array[22][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[22][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[22][5]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N12
\inst2|memory_array[30][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[30][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[30][5]~feeder_combout\);

-- Location: LCCOMB_X56_Y42_N30
\inst2|memory_array[106][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[106][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[106][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y40_N14
\inst2|memory_array[14][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[14][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[14][5]~feeder_combout\);

-- Location: LCCOMB_X55_Y38_N16
\inst2|memory_array[74][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[74][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[74][5]~feeder_combout\);

-- Location: LCCOMB_X56_Y39_N2
\inst2|memory_array[90][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[90][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[90][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y46_N6
\inst2|memory_array[58][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[58][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[58][5]~feeder_combout\);

-- Location: LCCOMB_X65_Y44_N30
\inst2|memory_array[242][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[242][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[242][5]~feeder_combout\);

-- Location: LCCOMB_X68_Y43_N28
\inst2|memory_array[142][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[142][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[142][5]~feeder_combout\);

-- Location: LCCOMB_X56_Y41_N28
\inst2|memory_array[54][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[54][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[54][5]~feeder_combout\);

-- Location: LCCOMB_X58_Y41_N30
\inst2|memory_array[98][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[98][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[98][5]~feeder_combout\);

-- Location: LCCOMB_X57_Y41_N12
\inst2|memory_array[118][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[118][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[118][5]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N30
\inst2|memory_array[214][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[214][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[214][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y37_N26
\inst2|memory_array[82][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[82][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[82][5]~feeder_combout\);

-- Location: LCCOMB_X57_Y37_N14
\inst2|memory_array[66][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[66][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[66][5]~feeder_combout\);

-- Location: LCCOMB_X58_Y38_N24
\inst2|memory_array[6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[6][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[6][5]~feeder_combout\);

-- Location: LCCOMB_X67_Y39_N16
\inst2|memory_array[166][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[166][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[166][5]~feeder_combout\);

-- Location: LCCOMB_X66_Y37_N4
\inst2|memory_array[138][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[138][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[138][5]~feeder_combout\);

-- Location: LCCOMB_X66_Y38_N6
\inst2|memory_array[210][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[210][5]~feeder_combout\ = \inst2|memory_array~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~82_combout\,
	combout => \inst2|memory_array[210][5]~feeder_combout\);

-- Location: LCCOMB_X61_Y44_N26
\inst2|memory_array[150][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[150][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[150][4]~feeder_combout\);

-- Location: LCCOMB_X65_Y43_N24
\inst2|memory_array[162][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[162][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[162][4]~feeder_combout\);

-- Location: LCCOMB_X67_Y44_N10
\inst2|memory_array[230][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[230][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[230][4]~feeder_combout\);

-- Location: LCCOMB_X61_Y45_N20
\inst2|memory_array[178][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[178][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[178][4]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N6
\inst2|memory_array[222][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[222][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[222][4]~feeder_combout\);

-- Location: LCCOMB_X57_Y39_N24
\inst2|memory_array[94][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[94][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[94][4]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N2
\inst2|memory_array[250][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[250][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[250][4]~feeder_combout\);

-- Location: LCCOMB_X65_Y39_N12
\inst2|memory_array[202][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[202][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[202][4]~feeder_combout\);

-- Location: LCCOMB_X67_Y38_N22
\inst2|memory_array[194][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[194][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[194][4]~feeder_combout\);

-- Location: LCCOMB_X68_Y40_N14
\inst2|memory_array[170][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[170][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[170][4]~feeder_combout\);

-- Location: LCCOMB_X67_Y43_N12
\inst2|memory_array[226][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[226][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[226][4]~feeder_combout\);

-- Location: LCCOMB_X66_Y43_N28
\inst2|memory_array[38][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[38][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[38][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y47_N8
\inst2|memory_array[46][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[46][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[46][4]~feeder_combout\);

-- Location: LCCOMB_X58_Y47_N20
\inst2|memory_array[134][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[134][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[134][4]~feeder_combout\);

-- Location: LCCOMB_X57_Y47_N0
\inst2|memory_array[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[14][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[14][4]~feeder_combout\);

-- Location: LCCOMB_X59_Y47_N24
\inst2|memory_array[130][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[130][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[130][4]~feeder_combout\);

-- Location: LCCOMB_X60_Y47_N0
\inst2|memory_array[10][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[10][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[10][4]~feeder_combout\);

-- Location: LCCOMB_X57_Y40_N22
\inst2|memory_array[110][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[110][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[110][4]~feeder_combout\);

-- Location: LCCOMB_X57_Y46_N6
\inst2|memory_array[54][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[54][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[54][4]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N28
\inst2|memory_array[122][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[122][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[122][4]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N26
\inst2|memory_array[126][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[126][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[126][4]~feeder_combout\);

-- Location: LCCOMB_X58_Y40_N20
\inst2|memory_array[106][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[106][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[106][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y45_N6
\inst2|memory_array[186][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[186][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[186][4]~feeder_combout\);

-- Location: LCCOMB_X52_Y45_N24
\inst2|memory_array[26][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[26][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[26][4]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N8
\inst2|memory_array[30][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[30][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[30][4]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N10
\inst2|memory_array[62][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[62][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[62][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y45_N20
\inst2|memory_array[146][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[146][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[146][4]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N10
\inst2|memory_array[214][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[214][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[214][4]~feeder_combout\);

-- Location: LCCOMB_X54_Y37_N24
\inst2|memory_array[82][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[82][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[82][4]~feeder_combout\);

-- Location: LCCOMB_X54_Y37_N14
\inst2|memory_array[86][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[86][4]~feeder_combout\ = \inst2|memory_array~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~83_combout\,
	combout => \inst2|memory_array[86][4]~feeder_combout\);

-- Location: LCCOMB_X66_Y45_N10
\inst2|memory_array[254][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[254][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[254][3]~feeder_combout\);

-- Location: LCCOMB_X68_Y42_N12
\inst2|memory_array[142][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[142][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[142][3]~feeder_combout\);

-- Location: LCCOMB_X65_Y38_N8
\inst2|memory_array[218][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[218][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[218][3]~feeder_combout\);

-- Location: LCCOMB_X66_Y38_N12
\inst2|memory_array[210][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[210][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[210][3]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N28
\inst2|memory_array[162][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[162][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[162][3]~feeder_combout\);

-- Location: LCCOMB_X59_Y43_N4
\inst2|memory_array[18][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[18][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[18][3]~feeder_combout\);

-- Location: LCCOMB_X59_Y46_N10
\inst2|memory_array[122][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[122][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[122][3]~feeder_combout\);

-- Location: LCCOMB_X65_Y46_N12
\inst2|memory_array[190][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[190][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[190][3]~feeder_combout\);

-- Location: LCCOMB_X63_Y43_N14
\inst2|memory_array[226][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[226][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[226][3]~feeder_combout\);

-- Location: LCCOMB_X66_Y41_N12
\inst2|memory_array[234][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[234][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[234][3]~feeder_combout\);

-- Location: LCCOMB_X68_Y45_N28
\inst2|memory_array[158][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[158][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[158][3]~feeder_combout\);

-- Location: LCCOMB_X67_Y39_N0
\inst2|memory_array[166][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[166][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[166][3]~feeder_combout\);

-- Location: LCCOMB_X60_Y45_N30
\inst2|memory_array[154][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[154][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[154][3]~feeder_combout\);

-- Location: LCCOMB_X60_Y45_N8
\inst2|memory_array[222][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[222][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[222][3]~feeder_combout\);

-- Location: LCCOMB_X54_Y44_N24
\inst2|memory_array[22][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[22][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[22][3]~feeder_combout\);

-- Location: LCCOMB_X53_Y44_N14
\inst2|memory_array[38][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[38][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[38][3]~feeder_combout\);

-- Location: LCCOMB_X53_Y38_N0
\inst2|memory_array[70][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[70][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[70][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y42_N14
\inst2|memory_array[246][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[246][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[246][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y41_N26
\inst2|memory_array[214][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[214][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[214][3]~feeder_combout\);

-- Location: LCCOMB_X55_Y47_N12
\inst2|memory_array[30][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[30][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[30][3]~feeder_combout\);

-- Location: LCCOMB_X53_Y46_N16
\inst2|memory_array[26][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[26][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[26][3]~feeder_combout\);

-- Location: LCCOMB_X52_Y46_N22
\inst2|memory_array[42][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[42][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[42][3]~feeder_combout\);

-- Location: LCCOMB_X55_Y39_N28
\inst2|memory_array[94][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[94][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[94][3]~feeder_combout\);

-- Location: LCCOMB_X52_Y40_N12
\inst2|memory_array[114][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[114][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[114][3]~feeder_combout\);

-- Location: LCCOMB_X62_Y40_N8
\inst2|memory_array[226][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[226][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[226][2]~feeder_combout\);

-- Location: LCCOMB_X63_Y40_N8
\inst2|memory_array[238][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[238][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[238][2]~feeder_combout\);

-- Location: LCCOMB_X65_Y44_N28
\inst2|memory_array[242][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[242][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[242][2]~feeder_combout\);

-- Location: LCCOMB_X54_Y46_N18
\inst2|memory_array[58][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[58][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[58][2]~feeder_combout\);

-- Location: LCCOMB_X55_Y43_N20
\inst2|memory_array[62][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[62][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[62][2]~feeder_combout\);

-- Location: LCCOMB_X59_Y42_N0
\inst2|memory_array[98][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[98][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[98][2]~feeder_combout\);

-- Location: LCCOMB_X57_Y46_N22
\inst2|memory_array[54][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[54][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[54][2]~feeder_combout\);

-- Location: LCCOMB_X57_Y43_N28
\inst2|memory_array[50][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[50][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[50][2]~feeder_combout\);

-- Location: LCCOMB_X58_Y40_N24
\inst2|memory_array[106][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[106][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[106][2]~feeder_combout\);

-- Location: LCCOMB_X54_Y40_N16
\inst2|memory_array[14][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[14][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[14][2]~feeder_combout\);

-- Location: LCCOMB_X60_Y42_N24
\inst2|memory_array[118][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[118][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[118][2]~feeder_combout\);

-- Location: LCCOMB_X60_Y37_N20
\inst2|memory_array[214][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[214][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[214][2]~feeder_combout\);

-- Location: LCCOMB_X61_Y45_N0
\inst2|memory_array[182][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[182][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[182][2]~feeder_combout\);

-- Location: LCCOMB_X56_Y39_N8
\inst2|memory_array[90][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[90][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[90][2]~feeder_combout\);

-- Location: LCCOMB_X58_Y39_N10
\inst2|memory_array[126][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[126][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[126][2]~feeder_combout\);

-- Location: LCCOMB_X54_Y41_N18
\inst2|memory_array[30][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[30][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[30][2]~feeder_combout\);

-- Location: LCCOMB_X53_Y41_N24
\inst2|memory_array[158][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[158][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[158][2]~feeder_combout\);

-- Location: LCCOMB_X63_Y38_N24
\inst2|memory_array[154][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[154][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[154][2]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N12
\inst2|memory_array[142][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[142][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[142][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y40_N14
\inst2|memory_array[174][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[174][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[174][2]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N8
\inst2|memory_array[250][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[250][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[250][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y41_N4
\inst2|memory_array[198][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[198][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[198][2]~feeder_combout\);

-- Location: LCCOMB_X66_Y38_N30
\inst2|memory_array[210][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[210][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[210][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y39_N6
\inst2|memory_array[166][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[166][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[166][2]~feeder_combout\);

-- Location: LCCOMB_X65_Y37_N2
\inst2|memory_array[194][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[194][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[194][2]~feeder_combout\);

-- Location: LCCOMB_X66_Y37_N16
\inst2|memory_array[138][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[138][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[138][2]~feeder_combout\);

-- Location: LCCOMB_X66_Y40_N12
\inst2|memory_array[190][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[190][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[190][2]~feeder_combout\);

-- Location: LCCOMB_X58_Y38_N0
\inst2|memory_array[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[6][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[6][2]~feeder_combout\);

-- Location: LCCOMB_X57_Y37_N0
\inst2|memory_array[66][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[66][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[66][2]~feeder_combout\);

-- Location: LCCOMB_X54_Y37_N18
\inst2|memory_array[82][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[82][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[82][2]~feeder_combout\);

-- Location: LCCOMB_X54_Y38_N0
\inst2|memory_array[74][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[74][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[74][2]~feeder_combout\);

-- Location: LCCOMB_X53_Y37_N20
\inst2|memory_array[22][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[22][2]~feeder_combout\ = \inst2|memory_array~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~85_combout\,
	combout => \inst2|memory_array[22][2]~feeder_combout\);

-- Location: LCCOMB_X65_Y43_N28
\inst2|memory_array[162][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[162][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[162][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y39_N26
\inst2|memory_array[230][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[230][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[230][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N20
\inst2|memory_array[250][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[250][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[250][1]~feeder_combout\);

-- Location: LCCOMB_X67_Y42_N4
\inst2|memory_array[170][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[170][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[170][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y47_N16
\inst2|memory_array[10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[10][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[10][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y47_N26
\inst2|memory_array[130][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[130][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[130][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y47_N28
\inst2|memory_array[14][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[14][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[14][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y45_N0
\inst2|memory_array[146][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[146][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[146][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y47_N0
\inst2|memory_array[134][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[134][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[134][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y46_N20
\inst2|memory_array[54][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[54][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[54][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y43_N10
\inst2|memory_array[178][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[178][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[178][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N28
\inst2|memory_array[46][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[46][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[46][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N14
\inst2|memory_array[62][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[62][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[62][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y45_N10
\inst2|memory_array[186][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[186][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[186][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y45_N20
\inst2|memory_array[150][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[150][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[150][1]~feeder_combout\);

-- Location: LCCOMB_X52_Y45_N20
\inst2|memory_array[26][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[26][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[26][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y45_N16
\inst2|memory_array[30][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[30][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[30][1]~feeder_combout\);

-- Location: LCCOMB_X65_Y39_N30
\inst2|memory_array[202][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[202][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[202][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y39_N16
\inst2|memory_array[90][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[90][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[90][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y39_N18
\inst2|memory_array[82][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[82][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[82][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y43_N0
\inst2|memory_array[38][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[38][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[38][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y40_N18
\inst2|memory_array[126][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[126][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[126][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y37_N26
\inst2|memory_array[86][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[86][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[86][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y40_N26
\inst2|memory_array[106][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[106][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[106][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y37_N20
\inst2|memory_array[194][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[194][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[194][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y38_N2
\inst2|memory_array[94][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[94][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[94][1]~feeder_combout\);

-- Location: LCCOMB_X68_Y44_N28
\inst2|memory_array[138][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[138][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[138][0]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N22
\inst2|memory_array[162][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[162][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[162][0]~feeder_combout\);

-- Location: LCCOMB_X67_Y45_N10
\inst2|memory_array[166][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[166][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[166][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y39_N2
\inst2|memory_array[238][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[238][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[238][0]~feeder_combout\);

-- Location: LCCOMB_X65_Y38_N0
\inst2|memory_array[218][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[218][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[218][0]~feeder_combout\);

-- Location: LCCOMB_X66_Y38_N8
\inst2|memory_array[210][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[210][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[210][0]~feeder_combout\);

-- Location: LCCOMB_X68_Y42_N2
\inst2|memory_array[142][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[142][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[142][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y43_N20
\inst2|memory_array[34][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[34][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[34][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y46_N22
\inst2|memory_array[254][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[254][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[254][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y46_N2
\inst2|memory_array[122][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[122][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[122][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y44_N24
\inst2|memory_array[158][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[158][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[158][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y45_N10
\inst2|memory_array[154][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[154][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[154][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y43_N12
\inst2|memory_array[18][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[18][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[18][0]~feeder_combout\);

-- Location: LCCOMB_X56_Y47_N22
\inst2|memory_array[46][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[46][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[46][0]~feeder_combout\);

-- Location: LCCOMB_X53_Y46_N4
\inst2|memory_array[26][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[26][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[26][0]~feeder_combout\);

-- Location: LCCOMB_X55_Y47_N20
\inst2|memory_array[30][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[30][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[30][0]~feeder_combout\);

-- Location: LCCOMB_X52_Y46_N10
\inst2|memory_array[42][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[42][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[42][0]~feeder_combout\);

-- Location: LCCOMB_X52_Y41_N8
\inst2|memory_array[86][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[86][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[86][0]~feeder_combout\);

-- Location: LCCOMB_X55_Y39_N2
\inst2|memory_array[94][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[94][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[94][0]~feeder_combout\);

-- Location: LCCOMB_X54_Y44_N20
\inst2|memory_array[22][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[22][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[22][0]~feeder_combout\);

-- Location: LCCOMB_X53_Y44_N2
\inst2|memory_array[38][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[38][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[38][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y41_N12
\inst2|memory_array[214][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[214][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[214][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y42_N16
\inst2|memory_array[186][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[186][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[186][0]~feeder_combout\);

-- Location: LCCOMB_X55_Y45_N26
\inst2|memory_array[190][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[190][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[190][0]~feeder_combout\);

-- Location: LCCOMB_X53_Y38_N12
\inst2|memory_array[70][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[70][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[70][0]~feeder_combout\);

-- Location: LCCOMB_X53_Y40_N10
\inst2|memory_array[98][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[98][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[98][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N20
\inst2|memory_array[197][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[197][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[197][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y43_N4
\inst2|memory_array[141][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[141][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[141][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y45_N16
\inst2|memory_array[157][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[157][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[157][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y42_N0
\inst2|memory_array[117][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[117][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[117][7]~feeder_combout\);

-- Location: LCCOMB_X63_Y38_N8
\inst2|memory_array[153][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[153][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[153][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y39_N30
\inst2|memory_array[165][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[165][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[165][7]~feeder_combout\);

-- Location: LCCOMB_X65_Y37_N14
\inst2|memory_array[193][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[193][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[193][7]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N22
\inst2|memory_array[125][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[125][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[125][7]~feeder_combout\);

-- Location: LCCOMB_X54_Y40_N6
\inst2|memory_array[13][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[13][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[13][7]~feeder_combout\);

-- Location: LCCOMB_X55_Y40_N12
\inst2|memory_array[97][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[97][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[97][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y38_N12
\inst2|memory_array[209][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[209][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[209][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y37_N20
\inst2|memory_array[137][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[137][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[137][7]~feeder_combout\);

-- Location: LCCOMB_X60_Y37_N26
\inst2|memory_array[213][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[213][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[213][7]~feeder_combout\);

-- Location: LCCOMB_X56_Y39_N16
\inst2|memory_array[89][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[89][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[89][7]~feeder_combout\);

-- Location: LCCOMB_X57_Y46_N4
\inst2|memory_array[53][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[53][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[53][7]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N26
\inst2|memory_array[29][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[29][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[29][7]~feeder_combout\);

-- Location: LCCOMB_X53_Y37_N12
\inst2|memory_array[21][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[21][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[21][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y47_N24
\inst2|memory_array[133][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[133][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[133][6]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N0
\inst2|memory_array[249][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[249][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[249][6]~feeder_combout\);

-- Location: LCCOMB_X67_Y42_N28
\inst2|memory_array[169][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[169][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[169][6]~feeder_combout\);

-- Location: LCCOMB_X62_Y40_N14
\inst2|memory_array[225][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[225][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[225][6]~feeder_combout\);

-- Location: LCCOMB_X67_Y45_N12
\inst2|memory_array[161][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[161][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[161][6]~feeder_combout\);

-- Location: LCCOMB_X65_Y38_N22
\inst2|memory_array[217][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[217][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[217][6]~feeder_combout\);

-- Location: LCCOMB_X65_Y46_N10
\inst2|memory_array[185][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[185][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[185][6]~feeder_combout\);

-- Location: LCCOMB_X57_Y46_N2
\inst2|memory_array[53][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[53][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[53][6]~feeder_combout\);

-- Location: LCCOMB_X63_Y39_N0
\inst2|memory_array[229][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[229][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[229][6]~feeder_combout\);

-- Location: LCCOMB_X59_Y37_N28
\inst2|memory_array[193][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[193][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[193][6]~feeder_combout\);

-- Location: LCCOMB_X54_Y37_N2
\inst2|memory_array[81][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[81][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[81][6]~feeder_combout\);

-- Location: LCCOMB_X56_Y38_N30
\inst2|memory_array[93][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[93][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[93][6]~feeder_combout\);

-- Location: LCCOMB_X58_Y39_N12
\inst2|memory_array[109][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[109][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[109][6]~feeder_combout\);

-- Location: LCCOMB_X58_Y39_N26
\inst2|memory_array[125][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[125][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[125][6]~feeder_combout\);

-- Location: LCCOMB_X59_Y39_N8
\inst2|memory_array[89][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[89][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[89][6]~feeder_combout\);

-- Location: LCCOMB_X59_Y45_N0
\inst2|memory_array[129][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[129][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[129][6]~feeder_combout\);

-- Location: LCCOMB_X60_Y47_N4
\inst2|memory_array[9][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[9][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[9][6]~feeder_combout\);

-- Location: LCCOMB_X57_Y47_N16
\inst2|memory_array[13][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[13][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[13][6]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N4
\inst2|memory_array[45][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[45][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[45][6]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N30
\inst2|memory_array[61][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[61][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[61][6]~feeder_combout\);

-- Location: LCCOMB_X52_Y45_N16
\inst2|memory_array[25][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[25][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[25][6]~feeder_combout\);

-- Location: LCCOMB_X54_Y45_N4
\inst2|memory_array[149][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[149][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[149][6]~feeder_combout\);

-- Location: LCCOMB_X53_Y45_N0
\inst2|memory_array[29][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[29][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[29][6]~feeder_combout\);

-- Location: LCCOMB_X61_Y43_N12
\inst2|memory_array[177][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[177][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[177][6]~feeder_combout\);

-- Location: LCCOMB_X58_Y46_N14
\inst2|memory_array[121][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[121][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[121][6]~feeder_combout\);

-- Location: LCCOMB_X54_Y42_N20
\inst2|memory_array[145][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[145][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[145][6]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N20
\inst2|memory_array[221][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[221][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[221][6]~feeder_combout\);

-- Location: LCCOMB_X58_Y40_N0
\inst2|memory_array[105][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[105][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[105][6]~feeder_combout\);

-- Location: LCCOMB_X63_Y43_N6
\inst2|memory_array[225][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[225][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[225][5]~feeder_combout\);

-- Location: LCCOMB_X60_Y45_N26
\inst2|memory_array[153][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[153][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[153][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y43_N24
\inst2|memory_array[17][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[17][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[17][5]~feeder_combout\);

-- Location: LCCOMB_X57_Y39_N16
\inst2|memory_array[93][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[93][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[93][5]~feeder_combout\);

-- Location: LCCOMB_X62_Y38_N16
\inst2|memory_array[217][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[217][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[217][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y37_N12
\inst2|memory_array[209][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[209][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[209][5]~feeder_combout\);

-- Location: LCCOMB_X55_Y38_N10
\inst2|memory_array[77][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[77][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[77][5]~feeder_combout\);

-- Location: LCCOMB_X62_Y41_N16
\inst2|memory_array[229][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[229][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[229][5]~feeder_combout\);

-- Location: LCCOMB_X62_Y41_N22
\inst2|memory_array[245][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[245][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[245][5]~feeder_combout\);

-- Location: LCCOMB_X65_Y46_N30
\inst2|memory_array[189][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[189][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[189][5]~feeder_combout\);

-- Location: LCCOMB_X66_Y45_N12
\inst2|memory_array[253][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[253][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[253][5]~feeder_combout\);

-- Location: LCCOMB_X61_Y44_N16
\inst2|memory_array[157][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[157][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[157][5]~feeder_combout\);

-- Location: LCCOMB_X68_Y44_N24
\inst2|memory_array[137][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[137][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[137][5]~feeder_combout\);

-- Location: LCCOMB_X67_Y45_N16
\inst2|memory_array[165][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[165][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[165][5]~feeder_combout\);

-- Location: LCCOMB_X68_Y43_N20
\inst2|memory_array[141][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[141][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[141][5]~feeder_combout\);

-- Location: LCCOMB_X66_Y44_N6
\inst2|memory_array[237][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[237][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[237][5]~feeder_combout\);

-- Location: LCCOMB_X66_Y44_N20
\inst2|memory_array[233][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[233][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[233][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y46_N18
\inst2|memory_array[121][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[121][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[121][5]~feeder_combout\);

-- Location: LCCOMB_X56_Y47_N26
\inst2|memory_array[45][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[45][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[45][5]~feeder_combout\);

-- Location: LCCOMB_X58_Y42_N6
\inst2|memory_array[185][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[185][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[185][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y44_N16
\inst2|memory_array[33][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[33][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[33][5]~feeder_combout\);

-- Location: LCCOMB_X55_Y42_N4
\inst2|memory_array[105][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[105][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[105][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y41_N16
\inst2|memory_array[29][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[29][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[29][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y44_N16
\inst2|memory_array[21][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[21][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[21][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y46_N22
\inst2|memory_array[41][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[41][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[41][5]~feeder_combout\);

-- Location: LCCOMB_X53_Y46_N20
\inst2|memory_array[25][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[25][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[25][5]~feeder_combout\);

-- Location: LCCOMB_X53_Y44_N10
\inst2|memory_array[37][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[37][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[37][5]~feeder_combout\);

-- Location: LCCOMB_X53_Y40_N22
\inst2|memory_array[97][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[97][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[97][5]~feeder_combout\);

-- Location: LCCOMB_X52_Y41_N20
\inst2|memory_array[85][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[85][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[85][5]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N24
\inst2|memory_array[161][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[161][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[161][5]~feeder_combout\);

-- Location: LCCOMB_X52_Y40_N16
\inst2|memory_array[113][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[113][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[113][5]~feeder_combout\);

-- Location: LCCOMB_X53_Y38_N20
\inst2|memory_array[69][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[69][5]~feeder_combout\ = \inst2|memory_array~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~90_combout\,
	combout => \inst2|memory_array[69][5]~feeder_combout\);

-- Location: LCCOMB_X63_Y46_N4
\inst2|memory_array[181][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[181][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[181][4]~feeder_combout\);

-- Location: LCCOMB_X57_Y43_N8
\inst2|memory_array[49][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[49][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[49][4]~feeder_combout\);

-- Location: LCCOMB_X66_Y44_N2
\inst2|memory_array[237][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[237][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[237][4]~feeder_combout\);

-- Location: LCCOMB_X67_Y43_N18
\inst2|memory_array[225][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[225][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[225][4]~feeder_combout\);

-- Location: LCCOMB_X68_Y45_N20
\inst2|memory_array[157][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[157][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[157][4]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N16
\inst2|memory_array[249][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[249][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[249][4]~feeder_combout\);

-- Location: LCCOMB_X67_Y39_N2
\inst2|memory_array[165][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[165][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[165][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y41_N24
\inst2|memory_array[53][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[53][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[53][4]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N10
\inst2|memory_array[125][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[125][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[125][4]~feeder_combout\);

-- Location: LCCOMB_X61_Y42_N24
\inst2|memory_array[241][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[241][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[241][4]~feeder_combout\);

-- Location: LCCOMB_X62_Y38_N14
\inst2|memory_array[209][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[209][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[209][4]~feeder_combout\);

-- Location: LCCOMB_X63_Y38_N28
\inst2|memory_array[153][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[153][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[153][4]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N20
\inst2|memory_array[29][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[29][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[29][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y42_N6
\inst2|memory_array[105][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[105][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[105][4]~feeder_combout\);

-- Location: LCCOMB_X53_Y42_N8
\inst2|memory_array[57][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[57][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[57][4]~feeder_combout\);

-- Location: LCCOMB_X57_Y41_N20
\inst2|memory_array[117][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[117][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[117][4]~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N28
\inst2|memory_array[197][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[197][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[197][4]~feeder_combout\);

-- Location: LCCOMB_X60_Y37_N28
\inst2|memory_array[213][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[213][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[213][4]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N8
\inst2|memory_array[141][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[141][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[141][4]~feeder_combout\);

-- Location: LCCOMB_X67_Y42_N20
\inst2|memory_array[173][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[173][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[173][4]~feeder_combout\);

-- Location: LCCOMB_X67_Y37_N18
\inst2|memory_array[193][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[193][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[193][4]~feeder_combout\);

-- Location: LCCOMB_X66_Y37_N28
\inst2|memory_array[137][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[137][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[137][4]~feeder_combout\);

-- Location: LCCOMB_X54_Y40_N22
\inst2|memory_array[13][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[13][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[13][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y43_N2
\inst2|memory_array[61][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[61][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[61][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y41_N8
\inst2|memory_array[5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[5][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[5][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y39_N14
\inst2|memory_array[89][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[89][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[89][4]~feeder_combout\);

-- Location: LCCOMB_X54_Y38_N30
\inst2|memory_array[73][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[73][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[73][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y37_N28
\inst2|memory_array[81][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[81][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[81][4]~feeder_combout\);

-- Location: LCCOMB_X53_Y37_N0
\inst2|memory_array[21][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[21][4]~feeder_combout\ = \inst2|memory_array~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~91_combout\,
	combout => \inst2|memory_array[21][4]~feeder_combout\);

-- Location: LCCOMB_X63_Y43_N28
\inst2|memory_array[225][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[225][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[225][3]~feeder_combout\);

-- Location: LCCOMB_X58_Y47_N10
\inst2|memory_array[133][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[133][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[133][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y43_N24
\inst2|memory_array[177][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[177][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[177][3]~feeder_combout\);

-- Location: LCCOMB_X57_Y47_N8
\inst2|memory_array[13][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[13][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[13][3]~feeder_combout\);

-- Location: LCCOMB_X53_Y45_N20
\inst2|memory_array[29][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[29][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[29][3]~feeder_combout\);

-- Location: LCCOMB_X60_Y47_N12
\inst2|memory_array[9][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[9][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[9][3]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N4
\inst2|memory_array[253][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[253][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[253][3]~feeder_combout\);

-- Location: LCCOMB_X59_Y41_N4
\inst2|memory_array[81][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[81][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[81][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N22
\inst2|memory_array[221][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[221][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[221][3]~feeder_combout\);

-- Location: LCCOMB_X63_Y39_N10
\inst2|memory_array[229][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[229][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[229][3]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N10
\inst2|memory_array[249][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[249][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[249][3]~feeder_combout\);

-- Location: LCCOMB_X56_Y38_N22
\inst2|memory_array[93][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[93][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[93][3]~feeder_combout\);

-- Location: LCCOMB_X57_Y40_N20
\inst2|memory_array[109][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[109][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[109][3]~feeder_combout\);

-- Location: LCCOMB_X58_Y40_N4
\inst2|memory_array[105][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[105][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[105][3]~feeder_combout\);

-- Location: LCCOMB_X67_Y46_N8
\inst2|memory_array[169][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[169][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[169][3]~feeder_combout\);

-- Location: LCCOMB_X59_Y45_N4
\inst2|memory_array[129][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[129][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[129][3]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N12
\inst2|memory_array[121][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[121][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[121][3]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N6
\inst2|memory_array[125][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[125][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[125][3]~feeder_combout\);

-- Location: LCCOMB_X54_Y45_N0
\inst2|memory_array[149][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[149][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[149][3]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N26
\inst2|memory_array[25][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[25][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[25][3]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N24
\inst2|memory_array[45][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[45][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[45][3]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N18
\inst2|memory_array[61][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[61][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[61][3]~feeder_combout\);

-- Location: LCCOMB_X57_Y45_N6
\inst2|memory_array[145][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[145][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[145][3]~feeder_combout\);

-- Location: LCCOMB_X57_Y46_N18
\inst2|memory_array[53][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[53][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[53][3]~feeder_combout\);

-- Location: LCCOMB_X56_Y47_N0
\inst2|memory_array[45][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[45][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[45][2]~feeder_combout\);

-- Location: LCCOMB_X52_Y41_N0
\inst2|memory_array[85][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[85][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[85][2]~feeder_combout\);

-- Location: LCCOMB_X61_Y41_N0
\inst2|memory_array[213][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[213][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[213][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y45_N26
\inst2|memory_array[165][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[165][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[165][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y43_N28
\inst2|memory_array[225][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[225][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[225][2]~feeder_combout\);

-- Location: LCCOMB_X68_Y44_N16
\inst2|memory_array[137][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[137][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[137][2]~feeder_combout\);

-- Location: LCCOMB_X62_Y41_N6
\inst2|memory_array[245][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[245][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[245][2]~feeder_combout\);

-- Location: LCCOMB_X63_Y41_N22
\inst2|memory_array[185][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[185][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[185][2]~feeder_combout\);

-- Location: LCCOMB_X55_Y47_N4
\inst2|memory_array[29][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[29][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[29][2]~feeder_combout\);

-- Location: LCCOMB_X54_Y44_N8
\inst2|memory_array[21][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[21][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[21][2]~feeder_combout\);

-- Location: LCCOMB_X60_Y45_N22
\inst2|memory_array[153][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[153][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[153][2]~feeder_combout\);

-- Location: LCCOMB_X60_Y45_N4
\inst2|memory_array[221][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[221][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[221][2]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N2
\inst2|memory_array[253][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[253][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[253][2]~feeder_combout\);

-- Location: LCCOMB_X65_Y38_N6
\inst2|memory_array[217][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[217][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[217][2]~feeder_combout\);

-- Location: LCCOMB_X68_Y42_N16
\inst2|memory_array[141][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[141][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[141][2]~feeder_combout\);

-- Location: LCCOMB_X59_Y39_N22
\inst2|memory_array[233][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[233][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[233][2]~feeder_combout\);

-- Location: LCCOMB_X56_Y38_N26
\inst2|memory_array[77][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[77][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[77][2]~feeder_combout\);

-- Location: LCCOMB_X53_Y38_N28
\inst2|memory_array[69][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[69][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[69][2]~feeder_combout\);

-- Location: LCCOMB_X52_Y40_N28
\inst2|memory_array[113][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[113][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[113][2]~feeder_combout\);

-- Location: LCCOMB_X59_Y46_N6
\inst2|memory_array[121][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[121][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[121][2]~feeder_combout\);

-- Location: LCCOMB_X55_Y43_N8
\inst2|memory_array[61][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[61][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[61][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y43_N0
\inst2|memory_array[49][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[49][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[49][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y42_N24
\inst2|memory_array[105][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[105][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[105][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y42_N14
\inst2|memory_array[125][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[125][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[125][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y45_N2
\inst2|memory_array[181][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[181][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[181][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y38_N12
\inst2|memory_array[153][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[153][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[153][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y41_N12
\inst2|memory_array[97][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[97][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[97][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y40_N4
\inst2|memory_array[13][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[13][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[13][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y40_N6
\inst2|memory_array[53][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[53][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[53][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y39_N0
\inst2|memory_array[89][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[89][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[89][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y37_N12
\inst2|memory_array[81][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[81][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[81][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y38_N22
\inst2|memory_array[65][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[65][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[65][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y38_N22
\inst2|memory_array[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[5][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[5][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y37_N16
\inst2|memory_array[209][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[209][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[209][1]~feeder_combout\);

-- Location: LCCOMB_X53_Y42_N24
\inst2|memory_array[57][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[57][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[57][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y41_N4
\inst2|memory_array[117][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[117][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[117][1]~feeder_combout\);

-- Location: LCCOMB_X61_Y42_N2
\inst2|memory_array[241][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[241][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[241][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y46_N22
\inst2|memory_array[253][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[253][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[253][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y40_N28
\inst2|memory_array[189][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[189][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[189][1]~feeder_combout\);

-- Location: LCCOMB_X67_Y41_N30
\inst2|memory_array[197][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[197][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[197][1]~feeder_combout\);

-- Location: LCCOMB_X65_Y37_N6
\inst2|memory_array[193][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[193][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[193][1]~feeder_combout\);

-- Location: LCCOMB_X66_Y37_N12
\inst2|memory_array[137][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[137][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[137][1]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N28
\inst2|memory_array[233][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[233][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[233][1]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N6
\inst2|memory_array[225][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[225][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[225][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y47_N20
\inst2|memory_array[9][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[9][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[9][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y46_N30
\inst2|memory_array[121][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[121][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[121][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y46_N22
\inst2|memory_array[129][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[129][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[129][0]~feeder_combout\);

-- Location: LCCOMB_X54_Y45_N8
\inst2|memory_array[149][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[149][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[149][0]~feeder_combout\);

-- Location: LCCOMB_X55_Y45_N2
\inst2|memory_array[185][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[185][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[185][0]~feeder_combout\);

-- Location: LCCOMB_X53_Y45_N28
\inst2|memory_array[29][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[29][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[29][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y40_N6
\inst2|memory_array[105][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[105][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[105][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N28
\inst2|memory_array[221][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[221][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[221][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y39_N4
\inst2|memory_array[109][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[109][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[109][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y39_N30
\inst2|memory_array[125][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[125][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[125][0]~feeder_combout\);

-- Location: LCCOMB_X56_Y38_N0
\inst2|memory_array[93][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[93][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[93][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y37_N6
\inst2|memory_array[193][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[193][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[193][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N28
\inst2|memory_array[197][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[197][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[197][0]~feeder_combout\);

-- Location: LCCOMB_X52_Y37_N24
\inst2|memory_array[85][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[85][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[85][0]~feeder_combout\);

-- Location: LCCOMB_X52_Y37_N6
\inst2|memory_array[81][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[81][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[81][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y47_N2
\inst2|memory_array[133][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[133][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[133][0]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N24
\inst2|memory_array[61][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[61][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[61][0]~feeder_combout\);

-- Location: LCCOMB_X52_Y42_N2
\inst2|memory_array[25][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[25][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[25][0]~feeder_combout\);

-- Location: LCCOMB_X57_Y46_N30
\inst2|memory_array[53][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[53][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[53][0]~feeder_combout\);

-- Location: LCCOMB_X57_Y45_N18
\inst2|memory_array[145][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[145][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[145][0]~feeder_combout\);

-- Location: LCCOMB_X56_Y47_N20
\inst2|memory_array[45][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[45][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[45][0]~feeder_combout\);

-- Location: LCCOMB_X57_Y47_N20
\inst2|memory_array[13][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[13][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[13][0]~feeder_combout\);

-- Location: LCCOMB_X65_Y38_N28
\inst2|memory_array[217][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[217][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[217][0]~feeder_combout\);

-- Location: LCCOMB_X66_Y42_N18
\inst2|memory_array[249][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[249][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[249][0]~feeder_combout\);

-- Location: LCCOMB_X67_Y46_N16
\inst2|memory_array[169][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[169][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[169][0]~feeder_combout\);

-- Location: LCCOMB_X67_Y44_N0
\inst2|memory_array[229][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[229][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[229][0]~feeder_combout\);

-- Location: LCCOMB_X62_Y40_N30
\inst2|memory_array[225][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[225][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[225][0]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N22
\inst2|memory_array[253][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[253][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[253][0]~feeder_combout\);

-- Location: LCCOMB_X66_Y43_N8
\inst2|memory_array[37][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[37][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[37][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y43_N20
\inst2|memory_array[177][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[177][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[177][0]~feeder_combout\);

-- Location: LCCOMB_X62_Y39_N12
\inst2|memory_array[89][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[89][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[89][0]~feeder_combout\);

-- Location: LCCOMB_X65_Y43_N8
\inst2|memory_array[161][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[161][0]~feeder_combout\ = \inst2|memory_array~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~95_combout\,
	combout => \inst2|memory_array[161][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y44_N18
\inst2|memory_array[156][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[156][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[156][7]~feeder_combout\);

-- Location: LCCOMB_X55_Y39_N10
\inst2|memory_array[92][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[92][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[92][7]~feeder_combout\);

-- Location: LCCOMB_X59_Y46_N16
\inst2|memory_array[120][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[120][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[120][7]~feeder_combout\);

-- Location: LCCOMB_X55_Y37_N2
\inst2|memory_array[68][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[68][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[68][7]~feeder_combout\);

-- Location: LCCOMB_X54_Y43_N30
\inst2|memory_array[20][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[20][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[20][7]~feeder_combout\);

-- Location: LCCOMB_X57_Y41_N28
\inst2|memory_array[112][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[112][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[112][7]~feeder_combout\);

-- Location: LCCOMB_X55_Y42_N20
\inst2|memory_array[104][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[104][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[104][7]~feeder_combout\);

-- Location: LCCOMB_X56_Y41_N8
\inst2|memory_array[220][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[220][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[220][7]~feeder_combout\);

-- Location: LCCOMB_X53_Y40_N4
\inst2|memory_array[96][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[96][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[96][7]~feeder_combout\);

-- Location: LCCOMB_X52_Y41_N12
\inst2|memory_array[84][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[84][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[84][7]~feeder_combout\);

-- Location: LCCOMB_X55_Y41_N14
\inst2|memory_array[36][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[36][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[36][7]~feeder_combout\);

-- Location: LCCOMB_X55_Y38_N20
\inst2|memory_array[76][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[76][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[76][7]~feeder_combout\);

-- Location: LCCOMB_X56_Y46_N20
\inst2|memory_array[32][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[32][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[32][7]~feeder_combout\);

-- Location: LCCOMB_X56_Y47_N10
\inst2|memory_array[44][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[44][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[44][7]~feeder_combout\);

-- Location: LCCOMB_X55_Y47_N24
\inst2|memory_array[28][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[28][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[28][7]~feeder_combout\);

-- Location: LCCOMB_X56_Y45_N12
\inst2|memory_array[152][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[152][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[152][7]~feeder_combout\);

-- Location: LCCOMB_X55_Y45_N14
\inst2|memory_array[188][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[188][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[188][7]~feeder_combout\);

-- Location: LCCOMB_X53_Y46_N24
\inst2|memory_array[24][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[24][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[24][7]~feeder_combout\);

-- Location: LCCOMB_X52_Y46_N6
\inst2|memory_array[40][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[40][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[40][7]~feeder_combout\);

-- Location: LCCOMB_X57_Y44_N10
\inst2|memory_array[16][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[16][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[16][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y45_N2
\inst2|memory_array[252][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[252][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[252][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N8
\inst2|memory_array[232][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[232][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[232][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N14
\inst2|memory_array[224][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[224][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[224][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N4
\inst2|memory_array[160][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[160][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[160][7]~feeder_combout\);

-- Location: LCCOMB_X61_Y41_N20
\inst2|memory_array[212][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[212][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[212][7]~feeder_combout\);

-- Location: LCCOMB_X63_Y41_N4
\inst2|memory_array[184][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[184][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[184][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y41_N28
\inst2|memory_array[244][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[244][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[244][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y38_N24
\inst2|memory_array[208][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[208][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[208][7]~feeder_combout\);

-- Location: LCCOMB_X65_Y38_N10
\inst2|memory_array[216][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[216][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[216][7]~feeder_combout\);

-- Location: LCCOMB_X68_Y42_N14
\inst2|memory_array[140][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[140][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[140][7]~feeder_combout\);

-- Location: LCCOMB_X67_Y45_N8
\inst2|memory_array[164][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[164][7]~feeder_combout\ = \inst2|memory_array~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~96_combout\,
	combout => \inst2|memory_array[164][7]~feeder_combout\);

-- Location: LCCOMB_X66_Y41_N20
\inst2|memory_array[248][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[248][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[248][6]~feeder_combout\);

-- Location: LCCOMB_X57_Y40_N12
\inst2|memory_array[124][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[124][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[124][6]~feeder_combout\);

-- Location: LCCOMB_X63_Y39_N6
\inst2|memory_array[236][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[236][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[236][6]~feeder_combout\);

-- Location: LCCOMB_X62_Y42_N22
\inst2|memory_array[240][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[240][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[240][6]~feeder_combout\);

-- Location: LCCOMB_X55_Y43_N14
\inst2|memory_array[60][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[60][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[60][6]~feeder_combout\);

-- Location: LCCOMB_X57_Y43_N4
\inst2|memory_array[48][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[48][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[48][6]~feeder_combout\);

-- Location: LCCOMB_X53_Y41_N28
\inst2|memory_array[156][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[156][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[156][6]~feeder_combout\);

-- Location: LCCOMB_X54_Y41_N14
\inst2|memory_array[28][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[28][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[28][6]~feeder_combout\);

-- Location: LCCOMB_X54_Y39_N14
\inst2|memory_array[88][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[88][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[88][6]~feeder_combout\);

-- Location: LCCOMB_X53_Y37_N24
\inst2|memory_array[20][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[20][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[20][6]~feeder_combout\);

-- Location: LCCOMB_X54_Y37_N0
\inst2|memory_array[80][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[80][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[80][6]~feeder_combout\);

-- Location: LCCOMB_X55_Y39_N0
\inst2|memory_array[12][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[12][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[12][6]~feeder_combout\);

-- Location: LCCOMB_X66_Y37_N24
\inst2|memory_array[136][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[136][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[136][6]~feeder_combout\);

-- Location: LCCOMB_X63_Y37_N0
\inst2|memory_array[140][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[140][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[140][6]~feeder_combout\);

-- Location: LCCOMB_X67_Y38_N10
\inst2|memory_array[192][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[192][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[192][6]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N30
\inst2|memory_array[224][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[224][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[224][6]~feeder_combout\);

-- Location: LCCOMB_X63_Y38_N4
\inst2|memory_array[152][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[152][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[152][6]~feeder_combout\);

-- Location: LCCOMB_X62_Y38_N28
\inst2|memory_array[208][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[208][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[208][6]~feeder_combout\);

-- Location: LCCOMB_X59_Y38_N26
\inst2|memory_array[64][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[64][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[64][6]~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N18
\inst2|memory_array[196][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[196][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[196][6]~feeder_combout\);

-- Location: LCCOMB_X58_Y38_N10
\inst2|memory_array[4][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[4][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[4][6]~feeder_combout\);

-- Location: LCCOMB_X54_Y38_N26
\inst2|memory_array[72][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[72][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[72][6]~feeder_combout\);

-- Location: LCCOMB_X60_Y37_N16
\inst2|memory_array[212][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[212][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[212][6]~feeder_combout\);

-- Location: LCCOMB_X65_Y46_N24
\inst2|memory_array[184][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[184][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[184][5]~feeder_combout\);

-- Location: LCCOMB_X67_Y46_N24
\inst2|memory_array[168][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[168][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[168][5]~feeder_combout\);

-- Location: LCCOMB_X67_Y38_N12
\inst2|memory_array[192][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[192][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[192][5]~feeder_combout\);

-- Location: LCCOMB_X66_Y43_N0
\inst2|memory_array[36][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[36][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[36][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y47_N20
\inst2|memory_array[128][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[128][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[128][5]~feeder_combout\);

-- Location: LCCOMB_X57_Y47_N12
\inst2|memory_array[12][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[12][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[12][5]~feeder_combout\);

-- Location: LCCOMB_X56_Y47_N30
\inst2|memory_array[44][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[44][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[44][5]~feeder_combout\);

-- Location: LCCOMB_X58_Y47_N26
\inst2|memory_array[132][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[132][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[132][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y45_N28
\inst2|memory_array[148][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[148][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[148][5]~feeder_combout\);

-- Location: LCCOMB_X58_Y45_N14
\inst2|memory_array[176][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[176][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[176][5]~feeder_combout\);

-- Location: LCCOMB_X60_Y44_N2
\inst2|memory_array[108][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[108][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[108][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y46_N28
\inst2|memory_array[120][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[120][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[120][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y46_N14
\inst2|memory_array[124][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[124][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[124][5]~feeder_combout\);

-- Location: LCCOMB_X57_Y46_N24
\inst2|memory_array[52][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[52][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[52][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y39_N6
\inst2|memory_array[88][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[88][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[88][5]~feeder_combout\);

-- Location: LCCOMB_X63_Y39_N4
\inst2|memory_array[228][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[228][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[228][5]~feeder_combout\);

-- Location: LCCOMB_X58_Y40_N12
\inst2|memory_array[104][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[104][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[104][5]~feeder_combout\);

-- Location: LCCOMB_X65_Y43_N0
\inst2|memory_array[160][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[160][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[160][5]~feeder_combout\);

-- Location: LCCOMB_X62_Y40_N6
\inst2|memory_array[224][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[224][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[224][5]~feeder_combout\);

-- Location: LCCOMB_X65_Y38_N4
\inst2|memory_array[216][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[216][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[216][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y41_N26
\inst2|memory_array[80][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[80][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[80][5]~feeder_combout\);

-- Location: LCCOMB_X60_Y39_N12
\inst2|memory_array[8][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[8][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[8][5]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N0
\inst2|memory_array[196][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[196][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[196][5]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N18
\inst2|memory_array[220][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[220][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[220][5]~feeder_combout\);

-- Location: LCCOMB_X58_Y42_N12
\inst2|memory_array[248][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[248][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[248][5]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N24
\inst2|memory_array[24][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[24][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[24][5]~feeder_combout\);

-- Location: LCCOMB_X56_Y37_N6
\inst2|memory_array[84][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[84][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[84][5]~feeder_combout\);

-- Location: LCCOMB_X56_Y38_N20
\inst2|memory_array[92][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[92][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[92][5]~feeder_combout\);

-- Location: LCCOMB_X53_Y43_N22
\inst2|memory_array[60][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[60][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[60][5]~feeder_combout\);

-- Location: LCCOMB_X53_Y45_N12
\inst2|memory_array[28][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[28][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[28][5]~feeder_combout\);

-- Location: LCCOMB_X54_Y42_N12
\inst2|memory_array[144][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[144][5]~feeder_combout\ = \inst2|memory_array~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~98_combout\,
	combout => \inst2|memory_array[144][5]~feeder_combout\);

-- Location: LCCOMB_X56_Y45_N2
\inst2|memory_array[152][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[152][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[152][4]~feeder_combout\);

-- Location: LCCOMB_X58_Y42_N22
\inst2|memory_array[184][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[184][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[184][4]~feeder_combout\);

-- Location: LCCOMB_X60_Y43_N22
\inst2|memory_array[32][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[32][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[32][4]~feeder_combout\);

-- Location: LCCOMB_X57_Y44_N26
\inst2|memory_array[16][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[16][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[16][4]~feeder_combout\);

-- Location: LCCOMB_X63_Y39_N30
\inst2|memory_array[236][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[236][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[236][4]~feeder_combout\);

-- Location: LCCOMB_X68_Y44_N20
\inst2|memory_array[136][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[136][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[136][4]~feeder_combout\);

-- Location: LCCOMB_X68_Y42_N18
\inst2|memory_array[140][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[140][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[140][4]~feeder_combout\);

-- Location: LCCOMB_X65_Y38_N14
\inst2|memory_array[216][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[216][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[216][4]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N24
\inst2|memory_array[232][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[232][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[232][4]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N26
\inst2|memory_array[224][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[224][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[224][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y47_N12
\inst2|memory_array[44][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[44][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[44][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y42_N28
\inst2|memory_array[104][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[104][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[104][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y41_N28
\inst2|memory_array[36][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[36][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[36][4]~feeder_combout\);

-- Location: LCCOMB_X54_Y46_N12
\inst2|memory_array[40][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[40][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[40][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y47_N0
\inst2|memory_array[28][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[28][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[28][4]~feeder_combout\);

-- Location: LCCOMB_X58_Y43_N22
\inst2|memory_array[120][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[120][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[120][4]~feeder_combout\);

-- Location: LCCOMB_X54_Y43_N18
\inst2|memory_array[20][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[20][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[20][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y39_N8
\inst2|memory_array[92][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[92][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[92][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y37_N16
\inst2|memory_array[84][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[84][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[84][4]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N14
\inst2|memory_array[24][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[24][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[24][4]~feeder_combout\);

-- Location: LCCOMB_X52_Y40_N0
\inst2|memory_array[112][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[112][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[112][4]~feeder_combout\);

-- Location: LCCOMB_X53_Y40_N18
\inst2|memory_array[96][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[96][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[96][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y38_N12
\inst2|memory_array[76][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[76][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[76][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y37_N18
\inst2|memory_array[68][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[68][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[68][4]~feeder_combout\);

-- Location: LCCOMB_X58_Y46_N6
\inst2|memory_array[120][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[120][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[120][3]~feeder_combout\);

-- Location: LCCOMB_X58_Y47_N30
\inst2|memory_array[140][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[140][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[140][3]~feeder_combout\);

-- Location: LCCOMB_X67_Y47_N2
\inst2|memory_array[164][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[164][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[164][3]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N6
\inst2|memory_array[252][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[252][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[252][3]~feeder_combout\);

-- Location: LCCOMB_X65_Y41_N16
\inst2|memory_array[72][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[72][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[72][3]~feeder_combout\);

-- Location: LCCOMB_X56_Y48_N20
\inst2|memory_array[132][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[132][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[132][3]~feeder_combout\);

-- Location: LCCOMB_X58_Y45_N28
\inst2|memory_array[176][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[176][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[176][3]~feeder_combout\);

-- Location: LCCOMB_X58_Y45_N18
\inst2|memory_array[156][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[156][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[156][3]~feeder_combout\);

-- Location: LCCOMB_X67_Y40_N10
\inst2|memory_array[172][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[172][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[172][3]~feeder_combout\);

-- Location: LCCOMB_X66_Y38_N18
\inst2|memory_array[80][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[80][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[80][3]~feeder_combout\);

-- Location: LCCOMB_X68_Y40_N22
\inst2|memory_array[168][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[168][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[168][3]~feeder_combout\);

-- Location: LCCOMB_X68_Y40_N24
\inst2|memory_array[136][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[136][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[136][3]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N20
\inst2|memory_array[128][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[128][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[128][3]~feeder_combout\);

-- Location: LCCOMB_X67_Y39_N12
\inst2|memory_array[160][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[160][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[160][3]~feeder_combout\);

-- Location: LCCOMB_X56_Y37_N2
\inst2|memory_array[84][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[84][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[84][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y40_N14
\inst2|memory_array[96][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[96][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[96][3]~feeder_combout\);

-- Location: LCCOMB_X58_Y43_N16
\inst2|memory_array[112][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[112][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[112][3]~feeder_combout\);

-- Location: LCCOMB_X54_Y43_N8
\inst2|memory_array[180][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[180][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[180][3]~feeder_combout\);

-- Location: LCCOMB_X55_Y43_N4
\inst2|memory_array[188][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[188][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[188][3]~feeder_combout\);

-- Location: LCCOMB_X59_Y40_N24
\inst2|memory_array[64][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[64][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[64][3]~feeder_combout\);

-- Location: LCCOMB_X54_Y42_N0
\inst2|memory_array[144][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[144][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[144][3]~feeder_combout\);

-- Location: LCCOMB_X53_Y41_N8
\inst2|memory_array[148][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[148][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[148][3]~feeder_combout\);

-- Location: LCCOMB_X63_Y39_N12
\inst2|memory_array[228][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[228][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[228][3]~feeder_combout\);

-- Location: LCCOMB_X62_Y39_N14
\inst2|memory_array[88][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[88][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[88][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y39_N2
\inst2|memory_array[76][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[76][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[76][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y42_N12
\inst2|memory_array[244][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[244][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[244][3]~feeder_combout\);

-- Location: LCCOMB_X56_Y42_N2
\inst2|memory_array[104][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[104][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[104][3]~feeder_combout\);

-- Location: LCCOMB_X55_Y39_N18
\inst2|memory_array[92][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[92][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[92][3]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N28
\inst2|memory_array[152][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[152][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[152][3]~feeder_combout\);

-- Location: LCCOMB_X58_Y42_N30
\inst2|memory_array[248][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[248][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[248][3]~feeder_combout\);

-- Location: LCCOMB_X65_Y42_N20
\inst2|memory_array[108][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[108][3]~feeder_combout\ = \inst2|memory_array~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~100_combout\,
	combout => \inst2|memory_array[108][3]~feeder_combout\);

-- Location: LCCOMB_X61_Y47_N18
\inst2|memory_array[252][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[252][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[252][2]~feeder_combout\);

-- Location: LCCOMB_X61_Y44_N30
\inst2|memory_array[148][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[148][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[148][2]~feeder_combout\);

-- Location: LCCOMB_X59_Y44_N2
\inst2|memory_array[48][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[48][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[48][2]~feeder_combout\);

-- Location: LCCOMB_X62_Y39_N26
\inst2|memory_array[216][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[216][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[216][2]~feeder_combout\);

-- Location: LCCOMB_X58_Y42_N14
\inst2|memory_array[248][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[248][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[248][2]~feeder_combout\);

-- Location: LCCOMB_X58_Y42_N24
\inst2|memory_array[184][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[184][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[184][2]~feeder_combout\);

-- Location: LCCOMB_X59_Y38_N10
\inst2|memory_array[68][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[68][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[68][2]~feeder_combout\);

-- Location: LCCOMB_X62_Y37_N10
\inst2|memory_array[204][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[204][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[204][2]~feeder_combout\);

-- Location: LCCOMB_X58_Y44_N8
\inst2|memory_array[32][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[32][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[32][2]~feeder_combout\);

-- Location: LCCOMB_X58_Y39_N16
\inst2|memory_array[124][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[124][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[124][2]~feeder_combout\);

-- Location: LCCOMB_X60_Y37_N2
\inst2|memory_array[212][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[212][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[212][2]~feeder_combout\);

-- Location: LCCOMB_X59_Y37_N4
\inst2|memory_array[208][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[208][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[208][2]~feeder_combout\);

-- Location: LCCOMB_X58_Y43_N10
\inst2|memory_array[112][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[112][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[112][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y44_N30
\inst2|memory_array[196][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[196][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[196][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y45_N22
\inst2|memory_array[164][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[164][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[164][2]~feeder_combout\);

-- Location: LCCOMB_X63_Y40_N16
\inst2|memory_array[44][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[44][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[44][2]~feeder_combout\);

-- Location: LCCOMB_X68_Y41_N14
\inst2|memory_array[168][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[168][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[168][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y42_N26
\inst2|memory_array[172][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[172][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[172][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y37_N4
\inst2|memory_array[200][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[200][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[200][2]~feeder_combout\);

-- Location: LCCOMB_X54_Y44_N4
\inst2|memory_array[52][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[52][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[52][2]~feeder_combout\);

-- Location: LCCOMB_X56_Y42_N26
\inst2|memory_array[40][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[40][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[40][2]~feeder_combout\);

-- Location: LCCOMB_X53_Y44_N16
\inst2|memory_array[36][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[36][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[36][2]~feeder_combout\);

-- Location: LCCOMB_X55_Y43_N16
\inst2|memory_array[60][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[60][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[60][2]~feeder_combout\);

-- Location: LCCOMB_X55_Y43_N6
\inst2|memory_array[188][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[188][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[188][2]~feeder_combout\);

-- Location: LCCOMB_X54_Y42_N28
\inst2|memory_array[144][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[144][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[144][2]~feeder_combout\);

-- Location: LCCOMB_X53_Y42_N16
\inst2|memory_array[56][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[56][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[56][2]~feeder_combout\);

-- Location: LCCOMB_X57_Y38_N0
\inst2|memory_array[64][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[64][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[64][2]~feeder_combout\);

-- Location: LCCOMB_X54_Y38_N6
\inst2|memory_array[72][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[72][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[72][2]~feeder_combout\);

-- Location: LCCOMB_X54_Y40_N24
\inst2|memory_array[76][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[76][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[76][2]~feeder_combout\);

-- Location: LCCOMB_X52_Y39_N0
\inst2|memory_array[116][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[116][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[116][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y38_N24
\inst2|memory_array[192][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[192][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[192][2]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N6
\inst2|memory_array[160][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[160][2]~feeder_combout\ = \inst2|memory_array~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~101_combout\,
	combout => \inst2|memory_array[160][2]~feeder_combout\);

-- Location: LCCOMB_X60_Y45_N6
\inst2|memory_array[152][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[152][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[152][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y44_N6
\inst2|memory_array[48][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[48][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[48][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y42_N4
\inst2|memory_array[248][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[248][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[248][1]~feeder_combout\);

-- Location: LCCOMB_X56_Y42_N14
\inst2|memory_array[40][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[40][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[40][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N10
\inst2|memory_array[196][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[196][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[196][1]~feeder_combout\);

-- Location: LCCOMB_X68_Y45_N8
\inst2|memory_array[148][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[148][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[148][1]~feeder_combout\);

-- Location: LCCOMB_X68_Y45_N14
\inst2|memory_array[156][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[156][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[156][1]~feeder_combout\);

-- Location: LCCOMB_X60_Y43_N26
\inst2|memory_array[32][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[32][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[32][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y43_N18
\inst2|memory_array[112][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[112][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[112][1]~feeder_combout\);

-- Location: LCCOMB_X67_Y40_N26
\inst2|memory_array[172][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[172][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[172][1]~feeder_combout\);

-- Location: LCCOMB_X67_Y40_N16
\inst2|memory_array[164][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[164][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[164][1]~feeder_combout\);

-- Location: LCCOMB_X68_Y39_N18
\inst2|memory_array[224][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[224][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[224][1]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N18
\inst2|memory_array[160][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[160][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[160][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y39_N30
\inst2|memory_array[232][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[232][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[232][1]~feeder_combout\);

-- Location: LCCOMB_X65_Y40_N24
\inst2|memory_array[240][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[240][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[240][1]~feeder_combout\);

-- Location: LCCOMB_X68_Y40_N10
\inst2|memory_array[168][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[168][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[168][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y40_N14
\inst2|memory_array[236][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[236][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[236][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y37_N20
\inst2|memory_array[212][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[212][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[212][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y45_N26
\inst2|memory_array[144][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[144][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[144][1]~feeder_combout\);

-- Location: LCCOMB_X54_Y44_N22
\inst2|memory_array[20][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[20][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[20][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y39_N18
\inst2|memory_array[124][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[124][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[124][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y40_N26
\inst2|memory_array[96][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[96][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[96][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y41_N4
\inst2|memory_array[4][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[4][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[4][1]~feeder_combout\);

-- Location: LCCOMB_X52_Y39_N12
\inst2|memory_array[116][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[116][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[116][1]~feeder_combout\);

-- Location: LCCOMB_X58_Y42_N2
\inst2|memory_array[248][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[248][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[248][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y42_N22
\inst2|memory_array[244][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[244][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[244][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y42_N20
\inst2|memory_array[240][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[240][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[240][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y41_N2
\inst2|memory_array[96][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[96][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[96][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y41_N28
\inst2|memory_array[100][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[100][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[100][0]~feeder_combout\);

-- Location: LCCOMB_X62_Y39_N4
\inst2|memory_array[88][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[88][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[88][0]~feeder_combout\);

-- Location: LCCOMB_X57_Y39_N20
\inst2|memory_array[92][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[92][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[92][0]~feeder_combout\);

-- Location: LCCOMB_X57_Y38_N14
\inst2|memory_array[68][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[68][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[68][0]~feeder_combout\);

-- Location: LCCOMB_X56_Y42_N12
\inst2|memory_array[104][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[104][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[104][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y39_N10
\inst2|memory_array[72][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[72][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[72][0]~feeder_combout\);

-- Location: LCCOMB_X67_Y40_N18
\inst2|memory_array[172][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[172][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[172][0]~feeder_combout\);

-- Location: LCCOMB_X67_Y40_N28
\inst2|memory_array[164][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[164][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[164][0]~feeder_combout\);

-- Location: LCCOMB_X68_Y40_N30
\inst2|memory_array[168][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[168][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[168][0]~feeder_combout\);

-- Location: LCCOMB_X68_Y42_N22
\inst2|memory_array[140][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[140][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[140][0]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N10
\inst2|memory_array[160][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[160][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[160][0]~feeder_combout\);

-- Location: LCCOMB_X68_Y38_N8
\inst2|memory_array[128][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[128][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[128][0]~feeder_combout\);

-- Location: LCCOMB_X67_Y38_N18
\inst2|memory_array[64][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[64][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[64][0]~feeder_combout\);

-- Location: LCCOMB_X68_Y37_N24
\inst2|memory_array[136][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[136][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[136][0]~feeder_combout\);

-- Location: LCCOMB_X68_Y37_N26
\inst2|memory_array[132][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[132][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[132][0]~feeder_combout\);

-- Location: LCCOMB_X58_Y45_N6
\inst2|memory_array[176][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[176][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[176][0]~feeder_combout\);

-- Location: LCCOMB_X55_Y44_N4
\inst2|memory_array[156][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[156][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[156][0]~feeder_combout\);

-- Location: LCCOMB_X55_Y43_N24
\inst2|memory_array[188][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[188][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[188][0]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N20
\inst2|memory_array[152][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[152][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[152][0]~feeder_combout\);

-- Location: LCCOMB_X54_Y42_N24
\inst2|memory_array[144][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[144][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[144][0]~feeder_combout\);

-- Location: LCCOMB_X53_Y41_N26
\inst2|memory_array[148][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[148][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[148][0]~feeder_combout\);

-- Location: LCCOMB_X54_Y40_N20
\inst2|memory_array[76][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[76][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[76][0]~feeder_combout\);

-- Location: LCCOMB_X54_Y43_N24
\inst2|memory_array[180][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[180][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[180][0]~feeder_combout\);

-- Location: LCCOMB_X52_Y43_N0
\inst2|memory_array[184][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[184][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[184][0]~feeder_combout\);

-- Location: LCCOMB_X57_Y40_N24
\inst2|memory_array[108][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[108][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[108][0]~feeder_combout\);

-- Location: LCCOMB_X52_Y37_N20
\inst2|memory_array[84][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[84][0]~feeder_combout\ = \inst2|memory_array~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~103_combout\,
	combout => \inst2|memory_array[84][0]~feeder_combout\);

-- Location: IOOBUF_X111_Y73_N9
\reset_led~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_reset~input_o\,
	devoe => ww_devoe,
	o => \reset_led~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\clock_led~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|clk_out~q\,
	devoe => ww_devoe,
	o => \clock_led~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\seg_1_A~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \seg_1_A~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\seg_1_B~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \seg_1_B~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\seg_1_C~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \seg_1_C~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\seg_1_D~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \seg_1_D~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\seg_1_E~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \seg_1_E~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\seg_1_F~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \seg_1_F~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\seg_1_G~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \seg_1_G~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\seg_2_A~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|WideOr7~0_combout\,
	devoe => ww_devoe,
	o => \seg_2_A~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\seg_2_B~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|WideOr8~0_combout\,
	devoe => ww_devoe,
	o => \seg_2_B~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\seg_2_C~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|WideOr9~0_combout\,
	devoe => ww_devoe,
	o => \seg_2_C~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\seg_2_D~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|WideOr10~0_combout\,
	devoe => ww_devoe,
	o => \seg_2_D~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\seg_2_E~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|WideOr11~0_combout\,
	devoe => ww_devoe,
	o => \seg_2_E~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\seg_2_F~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|WideOr12~0_combout\,
	devoe => ww_devoe,
	o => \seg_2_F~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\seg_2_G~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst5|ALT_INV_WideOr13~0_combout\,
	devoe => ww_devoe,
	o => \seg_2_G~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\read~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|DEBUG_READ_ACC~combout\,
	devoe => ww_devoe,
	o => \read~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\write~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|DEBUG_WRITE_ACC~combout\,
	devoe => ww_devoe,
	o => \write~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\LCD_RW~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_RW~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\LCD_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|u0|LCD_EN~q\,
	devoe => ww_devoe,
	o => \LCD_EN~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\LCD_RS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|mLCD_RS~q\,
	devoe => ww_devoe,
	o => \LCD_RS~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\DEBUG_CONTROL[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|myBranchSelect|ALT_INV_MUX_OUT~0_combout\,
	devoe => ww_devoe,
	o => \DEBUG_CONTROL[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\DEBUG_CONTROL[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PR_BRANCH_SELECT_S2\(3),
	devoe => ww_devoe,
	o => \DEBUG_CONTROL[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\DEBUG_CONTROL[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PR_OPERAND2_SEL~q\,
	devoe => ww_devoe,
	o => \DEBUG_CONTROL[4]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\DEBUG_CONTROL[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	devoe => ww_devoe,
	o => \DEBUG_CONTROL[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\DEBUG_CONTROL[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	devoe => ww_devoe,
	o => \DEBUG_CONTROL[2]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\DEBUG_CONTROL[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	devoe => ww_devoe,
	o => \DEBUG_CONTROL[1]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\DEBUG_CONTROL[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	devoe => ww_devoe,
	o => \DEBUG_CONTROL[0]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\LCD_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|mLCD_DATA\(7),
	devoe => ww_devoe,
	o => \LCD_DATA[7]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\LCD_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|mLCD_DATA\(6),
	devoe => ww_devoe,
	o => \LCD_DATA[6]~output_o\);

-- Location: IOOBUF_X0_Y55_N23
\LCD_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|mLCD_DATA\(5),
	devoe => ww_devoe,
	o => \LCD_DATA[5]~output_o\);

-- Location: IOOBUF_X0_Y54_N9
\LCD_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|mLCD_DATA\(4),
	devoe => ww_devoe,
	o => \LCD_DATA[4]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\LCD_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|mLCD_DATA\(3),
	devoe => ww_devoe,
	o => \LCD_DATA[3]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\LCD_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|mLCD_DATA\(2),
	devoe => ww_devoe,
	o => \LCD_DATA[2]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\LCD_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|mLCD_DATA\(1),
	devoe => ww_devoe,
	o => \LCD_DATA[1]~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\LCD_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|mLCD_DATA\(0),
	devoe => ww_devoe,
	o => \LCD_DATA[0]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\pc[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[31]~16_combout\,
	devoe => ww_devoe,
	o => \pc[31]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\pc[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[30]~17_combout\,
	devoe => ww_devoe,
	o => \pc[30]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\pc[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[29]~18_combout\,
	devoe => ww_devoe,
	o => \pc[29]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\pc[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[28]~19_combout\,
	devoe => ww_devoe,
	o => \pc[28]~output_o\);

-- Location: IOOBUF_X54_Y73_N9
\pc[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[27]~20_combout\,
	devoe => ww_devoe,
	o => \pc[27]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\pc[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[26]~21_combout\,
	devoe => ww_devoe,
	o => \pc[26]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\pc[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[25]~22_combout\,
	devoe => ww_devoe,
	o => \pc[25]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\pc[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[24]~23_combout\,
	devoe => ww_devoe,
	o => \pc[24]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\pc[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[23]~24_combout\,
	devoe => ww_devoe,
	o => \pc[23]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\pc[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[22]~25_combout\,
	devoe => ww_devoe,
	o => \pc[22]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\pc[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[21]~26_combout\,
	devoe => ww_devoe,
	o => \pc[21]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\pc[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[20]~27_combout\,
	devoe => ww_devoe,
	o => \pc[20]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\pc[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[19]~28_combout\,
	devoe => ww_devoe,
	o => \pc[19]~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\pc[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[18]~29_combout\,
	devoe => ww_devoe,
	o => \pc[18]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\pc[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[17]~30_combout\,
	devoe => ww_devoe,
	o => \pc[17]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\pc[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[16]~31_combout\,
	devoe => ww_devoe,
	o => \pc[16]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\pc[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[15]~32_combout\,
	devoe => ww_devoe,
	o => \pc[15]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\pc[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[14]~33_combout\,
	devoe => ww_devoe,
	o => \pc[14]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\pc[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[13]~34_combout\,
	devoe => ww_devoe,
	o => \pc[13]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\pc[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[12]~35_combout\,
	devoe => ww_devoe,
	o => \pc[12]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\pc[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[11]~36_combout\,
	devoe => ww_devoe,
	o => \pc[11]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\pc[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[10]~37_combout\,
	devoe => ww_devoe,
	o => \pc[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\pc[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[9]~38_combout\,
	devoe => ww_devoe,
	o => \pc[9]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\pc[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[8]~40_combout\,
	devoe => ww_devoe,
	o => \pc[8]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\pc[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[7]~41_combout\,
	devoe => ww_devoe,
	o => \pc[7]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\pc[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[6]~42_combout\,
	devoe => ww_devoe,
	o => \pc[6]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\pc[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[5]~43_combout\,
	devoe => ww_devoe,
	o => \pc[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\pc[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[4]~44_combout\,
	devoe => ww_devoe,
	o => \pc[4]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\pc[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[3]~45_combout\,
	devoe => ww_devoe,
	o => \pc[3]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\pc[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[2]~46_combout\,
	devoe => ww_devoe,
	o => \pc[2]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\pc[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[1]~47_combout\,
	devoe => ww_devoe,
	o => \pc[1]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\pc[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|PC[0]~48_combout\,
	devoe => ww_devoe,
	o => \pc[0]~output_o\);

-- Location: IOIBUF_X115_Y40_N8
\reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: IOIBUF_X0_Y36_N15
\pin_name1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pin_name1,
	o => \pin_name1~input_o\);

-- Location: CLKCTRL_G4
\pin_name1~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pin_name1~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pin_name1~inputclkctrl_outclk\);

-- Location: FF_X113_Y34_N17
\inst3|count[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(32));

-- Location: FF_X113_Y36_N17
\inst3|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(0));

-- Location: LCCOMB_X113_Y36_N16
\inst3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~0_combout\ = \inst3|count\(0) $ (VCC)
-- \inst3|Add0~1\ = CARRY(\inst3|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(0),
	datad => VCC,
	combout => \inst3|Add0~0_combout\,
	cout => \inst3|Add0~1\);

-- Location: FF_X113_Y36_N21
\inst3|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(2));

-- Location: LCCOMB_X113_Y36_N18
\inst3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~2_combout\ = (\inst3|count\(1) & (!\inst3|Add0~1\)) # (!\inst3|count\(1) & ((\inst3|Add0~1\) # (GND)))
-- \inst3|Add0~3\ = CARRY((!\inst3|Add0~1\) # (!\inst3|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(1),
	datad => VCC,
	cin => \inst3|Add0~1\,
	combout => \inst3|Add0~2_combout\,
	cout => \inst3|Add0~3\);

-- Location: FF_X113_Y36_N19
\inst3|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(1));

-- Location: LCCOMB_X113_Y36_N20
\inst3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~4_combout\ = (\inst3|count\(2) & (\inst3|Add0~3\ $ (GND))) # (!\inst3|count\(2) & (!\inst3|Add0~3\ & VCC))
-- \inst3|Add0~5\ = CARRY((\inst3|count\(2) & !\inst3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(2),
	datad => VCC,
	cin => \inst3|Add0~3\,
	combout => \inst3|Add0~4_combout\,
	cout => \inst3|Add0~5\);

-- Location: LCCOMB_X113_Y36_N22
\inst3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~6_combout\ = (\inst3|count\(3) & (!\inst3|Add0~5\)) # (!\inst3|count\(3) & ((\inst3|Add0~5\) # (GND)))
-- \inst3|Add0~7\ = CARRY((!\inst3|Add0~5\) # (!\inst3|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(3),
	datad => VCC,
	cin => \inst3|Add0~5\,
	combout => \inst3|Add0~6_combout\,
	cout => \inst3|Add0~7\);

-- Location: LCCOMB_X113_Y36_N4
\inst3|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~0_combout\ = (!\inst3|Add0~2_combout\ & (!\inst3|Add0~0_combout\ & (!\inst3|Add0~4_combout\ & !\inst3|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~2_combout\,
	datab => \inst3|Add0~0_combout\,
	datac => \inst3|Add0~4_combout\,
	datad => \inst3|Add0~6_combout\,
	combout => \inst3|Equal0~0_combout\);

-- Location: FF_X113_Y35_N1
\inst3|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(8));

-- Location: LCCOMB_X113_Y36_N24
\inst3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~8_combout\ = (\inst3|count\(4) & (\inst3|Add0~7\ $ (GND))) # (!\inst3|count\(4) & (!\inst3|Add0~7\ & VCC))
-- \inst3|Add0~9\ = CARRY((\inst3|count\(4) & !\inst3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(4),
	datad => VCC,
	cin => \inst3|Add0~7\,
	combout => \inst3|Add0~8_combout\,
	cout => \inst3|Add0~9\);

-- Location: FF_X113_Y36_N25
\inst3|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(4));

-- Location: LCCOMB_X113_Y36_N28
\inst3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~12_combout\ = (\inst3|count\(6) & (\inst3|Add0~11\ $ (GND))) # (!\inst3|count\(6) & (!\inst3|Add0~11\ & VCC))
-- \inst3|Add0~13\ = CARRY((\inst3|count\(6) & !\inst3|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(6),
	datad => VCC,
	cin => \inst3|Add0~11\,
	combout => \inst3|Add0~12_combout\,
	cout => \inst3|Add0~13\);

-- Location: FF_X113_Y36_N29
\inst3|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(6));

-- Location: LCCOMB_X113_Y35_N0
\inst3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~16_combout\ = (\inst3|count\(8) & (\inst3|Add0~15\ $ (GND))) # (!\inst3|count\(8) & (!\inst3|Add0~15\ & VCC))
-- \inst3|Add0~17\ = CARRY((\inst3|count\(8) & !\inst3|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(8),
	datad => VCC,
	cin => \inst3|Add0~15\,
	combout => \inst3|Add0~16_combout\,
	cout => \inst3|Add0~17\);

-- Location: LCCOMB_X113_Y35_N2
\inst3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~18_combout\ = (\inst3|count\(9) & (!\inst3|Add0~17\)) # (!\inst3|count\(9) & ((\inst3|Add0~17\) # (GND)))
-- \inst3|Add0~19\ = CARRY((!\inst3|Add0~17\) # (!\inst3|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(9),
	datad => VCC,
	cin => \inst3|Add0~17\,
	combout => \inst3|Add0~18_combout\,
	cout => \inst3|Add0~19\);

-- Location: FF_X113_Y35_N3
\inst3|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(9));

-- Location: LCCOMB_X113_Y35_N4
\inst3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~20_combout\ = (\inst3|count\(10) & (\inst3|Add0~19\ $ (GND))) # (!\inst3|count\(10) & (!\inst3|Add0~19\ & VCC))
-- \inst3|Add0~21\ = CARRY((\inst3|count\(10) & !\inst3|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(10),
	datad => VCC,
	cin => \inst3|Add0~19\,
	combout => \inst3|Add0~20_combout\,
	cout => \inst3|Add0~21\);

-- Location: LCCOMB_X113_Y35_N6
\inst3|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~22_combout\ = (\inst3|count\(11) & (!\inst3|Add0~21\)) # (!\inst3|count\(11) & ((\inst3|Add0~21\) # (GND)))
-- \inst3|Add0~23\ = CARRY((!\inst3|Add0~21\) # (!\inst3|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(11),
	datad => VCC,
	cin => \inst3|Add0~21\,
	combout => \inst3|Add0~22_combout\,
	cout => \inst3|Add0~23\);

-- Location: LCCOMB_X113_Y36_N8
\inst3|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~2_combout\ = (!\inst3|Add0~18_combout\ & (!\inst3|Add0~16_combout\ & (!\inst3|Add0~22_combout\ & \inst3|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~18_combout\,
	datab => \inst3|Add0~16_combout\,
	datac => \inst3|Add0~22_combout\,
	datad => \inst3|Add0~20_combout\,
	combout => \inst3|Equal0~2_combout\);

-- Location: LCCOMB_X113_Y35_N8
\inst3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~24_combout\ = (\inst3|count\(12) & (\inst3|Add0~23\ $ (GND))) # (!\inst3|count\(12) & (!\inst3|Add0~23\ & VCC))
-- \inst3|Add0~25\ = CARRY((\inst3|count\(12) & !\inst3|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(12),
	datad => VCC,
	cin => \inst3|Add0~23\,
	combout => \inst3|Add0~24_combout\,
	cout => \inst3|Add0~25\);

-- Location: FF_X113_Y35_N9
\inst3|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(12));

-- Location: LCCOMB_X113_Y35_N10
\inst3|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~26_combout\ = (\inst3|count\(13) & (!\inst3|Add0~25\)) # (!\inst3|count\(13) & ((\inst3|Add0~25\) # (GND)))
-- \inst3|Add0~27\ = CARRY((!\inst3|Add0~25\) # (!\inst3|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(13),
	datad => VCC,
	cin => \inst3|Add0~25\,
	combout => \inst3|Add0~26_combout\,
	cout => \inst3|Add0~27\);

-- Location: LCCOMB_X113_Y35_N12
\inst3|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~28_combout\ = (\inst3|count\(14) & (\inst3|Add0~27\ $ (GND))) # (!\inst3|count\(14) & (!\inst3|Add0~27\ & VCC))
-- \inst3|Add0~29\ = CARRY((\inst3|count\(14) & !\inst3|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(14),
	datad => VCC,
	cin => \inst3|Add0~27\,
	combout => \inst3|Add0~28_combout\,
	cout => \inst3|Add0~29\);

-- Location: LCCOMB_X113_Y35_N14
\inst3|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~30_combout\ = (\inst3|count\(15) & (!\inst3|Add0~29\)) # (!\inst3|count\(15) & ((\inst3|Add0~29\) # (GND)))
-- \inst3|Add0~31\ = CARRY((!\inst3|Add0~29\) # (!\inst3|count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(15),
	datad => VCC,
	cin => \inst3|Add0~29\,
	combout => \inst3|Add0~30_combout\,
	cout => \inst3|Add0~31\);

-- Location: LCCOMB_X113_Y36_N2
\inst3|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~3_combout\ = (!\inst3|Add0~24_combout\ & (!\inst3|Add0~26_combout\ & (!\inst3|Add0~28_combout\ & \inst3|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~24_combout\,
	datab => \inst3|Add0~26_combout\,
	datac => \inst3|Add0~28_combout\,
	datad => \inst3|Add0~30_combout\,
	combout => \inst3|Equal0~3_combout\);

-- Location: LCCOMB_X113_Y36_N12
\inst3|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~4_combout\ = (\inst3|Equal0~1_combout\ & (\inst3|Equal0~0_combout\ & (\inst3|Equal0~2_combout\ & \inst3|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Equal0~1_combout\,
	datab => \inst3|Equal0~0_combout\,
	datac => \inst3|Equal0~2_combout\,
	datad => \inst3|Equal0~3_combout\,
	combout => \inst3|Equal0~4_combout\);

-- Location: LCCOMB_X113_Y34_N12
\inst3|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~60_combout\ = (\inst3|count\(30) & (\inst3|Add0~59\ $ (GND))) # (!\inst3|count\(30) & (!\inst3|Add0~59\ & VCC))
-- \inst3|Add0~61\ = CARRY((\inst3|count\(30) & !\inst3|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(30),
	datad => VCC,
	cin => \inst3|Add0~59\,
	combout => \inst3|Add0~60_combout\,
	cout => \inst3|Add0~61\);

-- Location: LCCOMB_X113_Y34_N10
\inst3|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~58_combout\ = (\inst3|count\(29) & (!\inst3|Add0~57\)) # (!\inst3|count\(29) & ((\inst3|Add0~57\) # (GND)))
-- \inst3|Add0~59\ = CARRY((!\inst3|Add0~57\) # (!\inst3|count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(29),
	datad => VCC,
	cin => \inst3|Add0~57\,
	combout => \inst3|Add0~58_combout\,
	cout => \inst3|Add0~59\);

-- Location: LCCOMB_X113_Y34_N6
\inst3|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~54_combout\ = (\inst3|count\(27) & (!\inst3|Add0~53\)) # (!\inst3|count\(27) & ((\inst3|Add0~53\) # (GND)))
-- \inst3|Add0~55\ = CARRY((!\inst3|Add0~53\) # (!\inst3|count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(27),
	datad => VCC,
	cin => \inst3|Add0~53\,
	combout => \inst3|Add0~54_combout\,
	cout => \inst3|Add0~55\);

-- Location: LCCOMB_X113_Y35_N18
\inst3|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~34_combout\ = (\inst3|count\(17) & (!\inst3|Add0~33\)) # (!\inst3|count\(17) & ((\inst3|Add0~33\) # (GND)))
-- \inst3|Add0~35\ = CARRY((!\inst3|Add0~33\) # (!\inst3|count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(17),
	datad => VCC,
	cin => \inst3|Add0~33\,
	combout => \inst3|Add0~34_combout\,
	cout => \inst3|Add0~35\);

-- Location: LCCOMB_X114_Y35_N14
\inst3|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~5_combout\ = (!\inst3|Add0~32_combout\ & (\inst3|Add0~34_combout\ & (\inst3|Add0~36_combout\ & \inst3|Add0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~32_combout\,
	datab => \inst3|Add0~34_combout\,
	datac => \inst3|Add0~36_combout\,
	datad => \inst3|Add0~38_combout\,
	combout => \inst3|Equal0~5_combout\);

-- Location: LCCOMB_X113_Y35_N26
\inst3|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~42_combout\ = (\inst3|count\(21) & (!\inst3|Add0~41\)) # (!\inst3|count\(21) & ((\inst3|Add0~41\) # (GND)))
-- \inst3|Add0~43\ = CARRY((!\inst3|Add0~41\) # (!\inst3|count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(21),
	datad => VCC,
	cin => \inst3|Add0~41\,
	combout => \inst3|Add0~42_combout\,
	cout => \inst3|Add0~43\);

-- Location: LCCOMB_X113_Y35_N30
\inst3|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~46_combout\ = (\inst3|count\(23) & (!\inst3|Add0~45\)) # (!\inst3|count\(23) & ((\inst3|Add0~45\) # (GND)))
-- \inst3|Add0~47\ = CARRY((!\inst3|Add0~45\) # (!\inst3|count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|count\(23),
	datad => VCC,
	cin => \inst3|Add0~45\,
	combout => \inst3|Add0~46_combout\,
	cout => \inst3|Add0~47\);

-- Location: LCCOMB_X114_Y35_N16
\inst3|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~6_combout\ = (\inst3|Add0~40_combout\ & (!\inst3|Add0~44_combout\ & (!\inst3|Add0~42_combout\ & !\inst3|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~40_combout\,
	datab => \inst3|Add0~44_combout\,
	datac => \inst3|Add0~42_combout\,
	datad => \inst3|Add0~46_combout\,
	combout => \inst3|Equal0~6_combout\);

-- Location: LCCOMB_X114_Y35_N10
\inst3|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~7_combout\ = (!\inst3|Add0~48_combout\ & (\inst3|Equal0~5_combout\ & (!\inst3|Add0~50_combout\ & \inst3|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~48_combout\,
	datab => \inst3|Equal0~5_combout\,
	datac => \inst3|Add0~50_combout\,
	datad => \inst3|Equal0~6_combout\,
	combout => \inst3|Equal0~7_combout\);

-- Location: LCCOMB_X114_Y35_N24
\inst3|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~8_combout\ = (!\inst3|Add0~56_combout\ & (!\inst3|Add0~52_combout\ & (!\inst3|Add0~54_combout\ & \inst3|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~56_combout\,
	datab => \inst3|Add0~52_combout\,
	datac => \inst3|Add0~54_combout\,
	datad => \inst3|Equal0~7_combout\,
	combout => \inst3|Equal0~8_combout\);

-- Location: LCCOMB_X114_Y35_N20
\inst3|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Equal0~9_combout\ = (!\inst3|Add0~62_combout\ & (!\inst3|Add0~60_combout\ & (!\inst3|Add0~58_combout\ & \inst3|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~62_combout\,
	datab => \inst3|Add0~60_combout\,
	datac => \inst3|Add0~58_combout\,
	datad => \inst3|Equal0~8_combout\,
	combout => \inst3|Equal0~9_combout\);

-- Location: LCCOMB_X114_Y35_N26
\inst3|count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|count~4_combout\ = (\inst3|Add0~30_combout\ & ((\inst3|Add0~64_combout\) # ((!\inst3|Equal0~9_combout\) # (!\inst3|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~30_combout\,
	datab => \inst3|Add0~64_combout\,
	datac => \inst3|Equal0~4_combout\,
	datad => \inst3|Equal0~9_combout\,
	combout => \inst3|count~4_combout\);

-- Location: FF_X114_Y35_N27
\inst3|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|count~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(15));

-- Location: LCCOMB_X113_Y35_N16
\inst3|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~32_combout\ = (\inst3|count\(16) & (\inst3|Add0~31\ $ (GND))) # (!\inst3|count\(16) & (!\inst3|Add0~31\ & VCC))
-- \inst3|Add0~33\ = CARRY((\inst3|count\(16) & !\inst3|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(16),
	datad => VCC,
	cin => \inst3|Add0~31\,
	combout => \inst3|Add0~32_combout\,
	cout => \inst3|Add0~33\);

-- Location: FF_X113_Y35_N17
\inst3|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(16));

-- Location: LCCOMB_X113_Y35_N20
\inst3|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~36_combout\ = (\inst3|count\(18) & (\inst3|Add0~35\ $ (GND))) # (!\inst3|count\(18) & (!\inst3|Add0~35\ & VCC))
-- \inst3|Add0~37\ = CARRY((\inst3|count\(18) & !\inst3|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(18),
	datad => VCC,
	cin => \inst3|Add0~35\,
	combout => \inst3|Add0~36_combout\,
	cout => \inst3|Add0~37\);

-- Location: LCCOMB_X114_Y35_N12
\inst3|count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|count~2_combout\ = (\inst3|Add0~36_combout\ & ((\inst3|Add0~64_combout\) # ((!\inst3|Equal0~9_combout\) # (!\inst3|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~64_combout\,
	datab => \inst3|Add0~36_combout\,
	datac => \inst3|Equal0~4_combout\,
	datad => \inst3|Equal0~9_combout\,
	combout => \inst3|count~2_combout\);

-- Location: FF_X114_Y35_N13
\inst3|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|count~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(18));

-- Location: LCCOMB_X113_Y35_N22
\inst3|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~38_combout\ = (\inst3|count\(19) & (!\inst3|Add0~37\)) # (!\inst3|count\(19) & ((\inst3|Add0~37\) # (GND)))
-- \inst3|Add0~39\ = CARRY((!\inst3|Add0~37\) # (!\inst3|count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(19),
	datad => VCC,
	cin => \inst3|Add0~37\,
	combout => \inst3|Add0~38_combout\,
	cout => \inst3|Add0~39\);

-- Location: LCCOMB_X114_Y35_N28
\inst3|count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|count~1_combout\ = (\inst3|Add0~38_combout\ & ((\inst3|Add0~64_combout\) # ((!\inst3|Equal0~9_combout\) # (!\inst3|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|Add0~64_combout\,
	datab => \inst3|Add0~38_combout\,
	datac => \inst3|Equal0~4_combout\,
	datad => \inst3|Equal0~9_combout\,
	combout => \inst3|count~1_combout\);

-- Location: FF_X114_Y35_N29
\inst3|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|count~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(19));

-- Location: LCCOMB_X113_Y35_N28
\inst3|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~44_combout\ = (\inst3|count\(22) & (\inst3|Add0~43\ $ (GND))) # (!\inst3|count\(22) & (!\inst3|Add0~43\ & VCC))
-- \inst3|Add0~45\ = CARRY((\inst3|count\(22) & !\inst3|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(22),
	datad => VCC,
	cin => \inst3|Add0~43\,
	combout => \inst3|Add0~44_combout\,
	cout => \inst3|Add0~45\);

-- Location: FF_X113_Y35_N29
\inst3|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(22));

-- Location: LCCOMB_X113_Y34_N0
\inst3|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~48_combout\ = (\inst3|count\(24) & (\inst3|Add0~47\ $ (GND))) # (!\inst3|count\(24) & (!\inst3|Add0~47\ & VCC))
-- \inst3|Add0~49\ = CARRY((\inst3|count\(24) & !\inst3|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(24),
	datad => VCC,
	cin => \inst3|Add0~47\,
	combout => \inst3|Add0~48_combout\,
	cout => \inst3|Add0~49\);

-- Location: FF_X113_Y34_N1
\inst3|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(24));

-- Location: LCCOMB_X113_Y34_N2
\inst3|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~50_combout\ = (\inst3|count\(25) & (!\inst3|Add0~49\)) # (!\inst3|count\(25) & ((\inst3|Add0~49\) # (GND)))
-- \inst3|Add0~51\ = CARRY((!\inst3|Add0~49\) # (!\inst3|count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(25),
	datad => VCC,
	cin => \inst3|Add0~49\,
	combout => \inst3|Add0~50_combout\,
	cout => \inst3|Add0~51\);

-- Location: FF_X113_Y34_N3
\inst3|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(25));

-- Location: LCCOMB_X113_Y34_N4
\inst3|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~52_combout\ = (\inst3|count\(26) & (\inst3|Add0~51\ $ (GND))) # (!\inst3|count\(26) & (!\inst3|Add0~51\ & VCC))
-- \inst3|Add0~53\ = CARRY((\inst3|count\(26) & !\inst3|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(26),
	datad => VCC,
	cin => \inst3|Add0~51\,
	combout => \inst3|Add0~52_combout\,
	cout => \inst3|Add0~53\);

-- Location: FF_X113_Y34_N5
\inst3|count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(26));

-- Location: LCCOMB_X113_Y34_N8
\inst3|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~56_combout\ = (\inst3|count\(28) & (\inst3|Add0~55\ $ (GND))) # (!\inst3|count\(28) & (!\inst3|Add0~55\ & VCC))
-- \inst3|Add0~57\ = CARRY((\inst3|count\(28) & !\inst3|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(28),
	datad => VCC,
	cin => \inst3|Add0~55\,
	combout => \inst3|Add0~56_combout\,
	cout => \inst3|Add0~57\);

-- Location: FF_X113_Y34_N9
\inst3|count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(28));

-- Location: LCCOMB_X113_Y34_N14
\inst3|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~62_combout\ = (\inst3|count\(31) & (!\inst3|Add0~61\)) # (!\inst3|count\(31) & ((\inst3|Add0~61\) # (GND)))
-- \inst3|Add0~63\ = CARRY((!\inst3|Add0~61\) # (!\inst3|count\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst3|count\(31),
	datad => VCC,
	cin => \inst3|Add0~61\,
	combout => \inst3|Add0~62_combout\,
	cout => \inst3|Add0~63\);

-- Location: FF_X113_Y34_N15
\inst3|count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|Add0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count\(31));

-- Location: LCCOMB_X113_Y34_N16
\inst3|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|Add0~64_combout\ = \inst3|Add0~63\ $ (!\inst3|count\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst3|count\(32),
	cin => \inst3|Add0~63\,
	combout => \inst3|Add0~64_combout\);

-- Location: LCCOMB_X114_Y35_N18
\inst3|clk_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|clk_out~0_combout\ = \inst3|clk_out~q\ $ (((!\inst3|Add0~64_combout\ & (\inst3|Equal0~4_combout\ & \inst3|Equal0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|clk_out~q\,
	datab => \inst3|Add0~64_combout\,
	datac => \inst3|Equal0~4_combout\,
	datad => \inst3|Equal0~9_combout\,
	combout => \inst3|clk_out~0_combout\);

-- Location: LCCOMB_X114_Y35_N22
\inst3|clk_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|clk_out~feeder_combout\ = \inst3|clk_out~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|clk_out~0_combout\,
	combout => \inst3|clk_out~feeder_combout\);

-- Location: FF_X114_Y35_N23
\inst3|clk_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst3|clk_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|clk_out~q\);

-- Location: IOIBUF_X115_Y15_N8
\REGISTER_ADDR[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_REGISTER_ADDR(2),
	o => \REGISTER_ADDR[2]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\REGISTER_ADDR[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_REGISTER_ADDR(4),
	o => \REGISTER_ADDR[4]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\REGISTER_ADDR[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_REGISTER_ADDR(3),
	o => \REGISTER_ADDR[3]~input_o\);

-- Location: LCCOMB_X114_Y18_N0
\inst6|myreg|Mux95~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux95~4_combout\ = (\REGISTER_ADDR[4]~input_o\) # (\REGISTER_ADDR[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \REGISTER_ADDR[4]~input_o\,
	datad => \REGISTER_ADDR[3]~input_o\,
	combout => \inst6|myreg|Mux95~4_combout\);

-- Location: CLKCTRL_G7
\inst3|clk_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|clk_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|clk_out~clkctrl_outclk\);

-- Location: LCCOMB_X63_Y53_N26
\inst6|PR_BRANCH_SELECT_S2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_BRANCH_SELECT_S2~0_combout\ = (\reset~input_o\ & (\inst6|PR_INSTRUCTION\(12) & \inst6|myControl|Equal10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myControl|Equal10~0_combout\,
	combout => \inst6|PR_BRANCH_SELECT_S2~0_combout\);

-- Location: FF_X60_Y51_N31
\inst6|PR_ALU_SELECT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_BRANCH_SELECT_S2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_SELECT\(0));

-- Location: LCCOMB_X65_Y51_N22
\inst6|PR_BRANCH_SELECT_S2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_BRANCH_SELECT_S2~2_combout\ = (!\inst6|myControl|Equal10~0_combout\ & (\reset~input_o\ & \inst6|PR_INSTRUCTION\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myControl|Equal10~0_combout\,
	datab => \reset~input_o\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|PR_BRANCH_SELECT_S2~2_combout\);

-- Location: FF_X61_Y49_N27
\inst6|PR_BRANCH_SELECT_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_BRANCH_SELECT_S2~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_BRANCH_SELECT_S2\(3));

-- Location: LCCOMB_X58_Y52_N22
\inst6|PR_BRANCH_SELECT_S2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_BRANCH_SELECT_S2[0]~feeder_combout\ = \inst6|PR_BRANCH_SELECT_S2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|PR_BRANCH_SELECT_S2~0_combout\,
	combout => \inst6|PR_BRANCH_SELECT_S2[0]~feeder_combout\);

-- Location: FF_X58_Y52_N23
\inst6|PR_BRANCH_SELECT_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_BRANCH_SELECT_S2[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_BRANCH_SELECT_S2\(0));

-- Location: LCCOMB_X57_Y54_N6
\inst6|PC_PLUS_4[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[4]~31_combout\ = (\inst6|PC[4]~44_combout\ & (!\inst6|PC_PLUS_4[3]~30\)) # (!\inst6|PC[4]~44_combout\ & ((\inst6|PC_PLUS_4[3]~30\) # (GND)))
-- \inst6|PC_PLUS_4[4]~32\ = CARRY((!\inst6|PC_PLUS_4[3]~30\) # (!\inst6|PC[4]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[4]~44_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[3]~30\,
	combout => \inst6|PC_PLUS_4[4]~31_combout\,
	cout => \inst6|PC_PLUS_4[4]~32\);

-- Location: FF_X57_Y54_N7
\inst6|PC_PLUS_4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(4));

-- Location: LCCOMB_X67_Y49_N8
\inst6|PR_DATA_1_S2[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2[26]~4_combout\ = ((\inst6|PR_INSTRUCTION\(17) & \inst6|PR_INSTRUCTION\(12))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_1_S2[26]~4_combout\);

-- Location: LCCOMB_X59_Y52_N14
\inst6|myAlu|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux24~4_combout\ = (!\inst6|PR_ALU_SELECT\(1) & (\inst6|PR_ALU_SELECT\(0) & !\inst6|myAlu|ShiftRight0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|PR_ALU_SELECT\(0),
	datad => \inst6|myAlu|ShiftRight0~8_combout\,
	combout => \inst6|myAlu|Mux24~4_combout\);

-- Location: LCCOMB_X59_Y49_N6
\inst6|PR_IMMEDIATE_SELECT_OUT~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_IMMEDIATE_SELECT_OUT~6_combout\ = (\reset~input_o\ & \inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|PR_IMMEDIATE_SELECT_OUT~6_combout\);

-- Location: FF_X61_Y51_N23
\inst6|PR_IMMEDIATE_SELECT_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_IMMEDIATE_SELECT_OUT~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(12));

-- Location: LCCOMB_X63_Y49_N24
\inst6|PR_REG_WRITE_SELECT_S3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REG_WRITE_SELECT_S3~1_combout\ = (\reset~input_o\ & \inst6|PR_BRANCH_SELECT_S2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_BRANCH_SELECT_S2\(3),
	combout => \inst6|PR_REG_WRITE_SELECT_S3~1_combout\);

-- Location: FF_X63_Y49_N25
\inst6|PR_REG_WRITE_SELECT_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REG_WRITE_SELECT_S3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REG_WRITE_SELECT_S3\(1));

-- Location: LCCOMB_X62_Y49_N6
\inst6|PR_REG_WRITE_SELECT_S4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REG_WRITE_SELECT_S4~1_combout\ = (\reset~input_o\ & \inst6|PR_REG_WRITE_SELECT_S3\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_REG_WRITE_SELECT_S3\(1),
	combout => \inst6|PR_REG_WRITE_SELECT_S4~1_combout\);

-- Location: FF_X62_Y49_N7
\inst6|PR_REG_WRITE_SELECT_S4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REG_WRITE_SELECT_S4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REG_WRITE_SELECT_S4\(1));

-- Location: LCCOMB_X61_Y51_N14
\inst6|PR_ALU_OUT_S4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~19_combout\ = (\inst6|PR_ALU_OUT_S3\(12) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(12),
	datad => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S4~19_combout\);

-- Location: FF_X61_Y51_N17
\inst6|PR_ALU_OUT_S4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(12));

-- Location: LCCOMB_X61_Y51_N16
\inst6|regWriteSelMUX|RESULT[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[12]~38_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(12)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(12),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_ALU_OUT_S4\(12),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[12]~38_combout\);

-- Location: LCCOMB_X65_Y51_N0
\inst6|PR_PC_S3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~19_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_PC_S2\(12),
	combout => \inst6|PR_PC_S3~19_combout\);

-- Location: FF_X65_Y51_N1
\inst6|PR_PC_S3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(12));

-- Location: LCCOMB_X65_Y51_N6
\inst6|PR_PC_S4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~19_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(12),
	combout => \inst6|PR_PC_S4~19_combout\);

-- Location: FF_X61_Y51_N21
\inst6|PR_PC_S4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(12));

-- Location: LCCOMB_X61_Y51_N20
\inst6|regWriteSelMUX|RESULT[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[12]~39_combout\ = (\inst6|regWriteSelMUX|RESULT[12]~38_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_PC_S4\(12) & \inst6|PR_REG_WRITE_SELECT_S4\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|regWriteSelMUX|RESULT[12]~38_combout\,
	datac => \inst6|PR_PC_S4\(12),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[12]~39_combout\);

-- Location: LCCOMB_X65_Y54_N10
\inst6|PR_INSTRUCTION~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~5_combout\ = (\inst1|Mux0_rtl_0|auto_generated|ram_block1a8\ & (\reset~input_o\ & \inst6|myBranchSelect|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux0_rtl_0|auto_generated|ram_block1a8\,
	datac => \reset~input_o\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_INSTRUCTION~5_combout\);

-- Location: FF_X65_Y54_N11
\inst6|PR_INSTRUCTION[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(20));

-- Location: LCCOMB_X68_Y51_N4
\inst6|myreg|REGISTERS~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~36_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[12]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[12]~39_combout\,
	combout => \inst6|myreg|REGISTERS~36_combout\);

-- Location: LCCOMB_X66_Y50_N30
\inst6|PR_INSTRUCTION~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~11_combout\ = (\inst1|Mux0_rtl_0|auto_generated|ram_block1a2\ & (\reset~input_o\ & \inst6|myBranchSelect|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux0_rtl_0|auto_generated|ram_block1a2\,
	datab => \reset~input_o\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_INSTRUCTION~11_combout\);

-- Location: FF_X66_Y50_N31
\inst6|PR_INSTRUCTION[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(8));

-- Location: LCCOMB_X66_Y50_N6
\inst6|PR_REGISTER_WRITE_ADDR_S2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REGISTER_WRITE_ADDR_S2~0_combout\ = (\reset~input_o\ & \inst6|PR_INSTRUCTION\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(8),
	combout => \inst6|PR_REGISTER_WRITE_ADDR_S2~0_combout\);

-- Location: FF_X66_Y50_N7
\inst6|PR_REGISTER_WRITE_ADDR_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REGISTER_WRITE_ADDR_S2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REGISTER_WRITE_ADDR_S2\(1));

-- Location: LCCOMB_X62_Y50_N4
\inst6|PR_REGISTER_WRITE_ADDR_S3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REGISTER_WRITE_ADDR_S3~0_combout\ = (\reset~input_o\ & \inst6|PR_REGISTER_WRITE_ADDR_S2\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S2\(1),
	combout => \inst6|PR_REGISTER_WRITE_ADDR_S3~0_combout\);

-- Location: FF_X62_Y50_N5
\inst6|PR_REGISTER_WRITE_ADDR_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REGISTER_WRITE_ADDR_S3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REGISTER_WRITE_ADDR_S3\(1));

-- Location: LCCOMB_X61_Y50_N16
\inst6|PR_REGISTER_WRITE_ADDR_S4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REGISTER_WRITE_ADDR_S4~1_combout\ = (\reset~input_o\ & \inst6|PR_REGISTER_WRITE_ADDR_S3\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S3\(1),
	combout => \inst6|PR_REGISTER_WRITE_ADDR_S4~1_combout\);

-- Location: FF_X61_Y50_N17
\inst6|PR_REGISTER_WRITE_ADDR_S4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REGISTER_WRITE_ADDR_S4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1));

-- Location: FF_X62_Y50_N13
\inst6|REG_READ_ADDR1_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_INSTRUCTION\(17),
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_READ_ADDR1_S2\(2));

-- Location: LCCOMB_X58_Y50_N26
\inst6|PR_REG_WRITE_EN_S2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REG_WRITE_EN_S2~1_combout\ = (!\inst6|PR_REG_WRITE_EN_S2~0_combout\ & (\reset~input_o\ & \inst6|myBranchSelect|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_EN_S2~0_combout\,
	datab => \reset~input_o\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_REG_WRITE_EN_S2~1_combout\);

-- Location: FF_X58_Y50_N27
\inst6|PR_REG_WRITE_EN_S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REG_WRITE_EN_S2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REG_WRITE_EN_S2~q\);

-- Location: LCCOMB_X62_Y50_N12
\inst6|PR_REG_WRITE_EN_S3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REG_WRITE_EN_S3~0_combout\ = (\reset~input_o\ & \inst6|PR_REG_WRITE_EN_S2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_REG_WRITE_EN_S2~q\,
	combout => \inst6|PR_REG_WRITE_EN_S3~0_combout\);

-- Location: FF_X62_Y50_N25
\inst6|PR_REG_WRITE_EN_S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_REG_WRITE_EN_S3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REG_WRITE_EN_S3~q\);

-- Location: LCCOMB_X61_Y50_N10
\inst6|PR_REG_WRITE_EN_S4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REG_WRITE_EN_S4~0_combout\ = (\inst6|PR_REG_WRITE_EN_S3~q\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_REG_WRITE_EN_S3~q\,
	datad => \reset~input_o\,
	combout => \inst6|PR_REG_WRITE_EN_S4~0_combout\);

-- Location: FF_X61_Y50_N31
\inst6|PR_REG_WRITE_EN_S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_REG_WRITE_EN_S4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REG_WRITE_EN_S4~q\);

-- Location: FF_X61_Y50_N7
\inst6|PR_REG_WRITE_EN_S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_REG_WRITE_EN_S4~q\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REG_WRITE_EN_S5~q\);

-- Location: FF_X61_Y50_N11
\inst6|REG_READ_ADDR1_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_INSTRUCTION\(12),
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_READ_ADDR1_S2\(3));

-- Location: LCCOMB_X62_Y50_N14
\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~1_combout\ = (\inst6|PR_REG_WRITE_EN_S5~q\ & (!\inst6|REG_READ_ADDR1_S2\(3) & (\inst6|PR_REGISTER_WRITE_ADDR_S5\(2) $ (!\inst6|REG_READ_ADDR1_S2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REGISTER_WRITE_ADDR_S5\(2),
	datab => \inst6|REG_READ_ADDR1_S2\(2),
	datac => \inst6|PR_REG_WRITE_EN_S5~q\,
	datad => \inst6|REG_READ_ADDR1_S2\(3),
	combout => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~1_combout\);

-- Location: LCCOMB_X65_Y54_N12
\inst6|PR_INSTRUCTION~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~0_combout\ = (\inst1|Mux0_rtl_0|auto_generated|ram_block1a5\ & (\reset~input_o\ & \inst6|myBranchSelect|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Mux0_rtl_0|auto_generated|ram_block1a5\,
	datac => \reset~input_o\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_INSTRUCTION~0_combout\);

-- Location: FF_X65_Y54_N13
\inst6|PR_INSTRUCTION[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(15));

-- Location: FF_X62_Y50_N21
\inst6|REG_READ_ADDR1_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_INSTRUCTION\(15),
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_READ_ADDR1_S2\(0));

-- Location: FF_X58_Y52_N1
\inst6|PR_IMMEDIATE_SELECT_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_INSTRUCTION\(12),
	sclr => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(7));

-- Location: LCCOMB_X62_Y54_N20
\inst6|PR_PC_S2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~23_combout\ = (\inst6|PR_PC_S1\(8) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S1\(8),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S2~23_combout\);

-- Location: FF_X62_Y54_N21
\inst6|PR_PC_S2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(8));

-- Location: LCCOMB_X62_Y54_N26
\inst6|PR_PC_S3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~23_combout\ = (\inst6|PR_PC_S2\(8) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S2\(8),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S3~23_combout\);

-- Location: FF_X62_Y54_N27
\inst6|PR_PC_S3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(8));

-- Location: LCCOMB_X63_Y54_N10
\inst6|PR_PC_S4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~23_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_PC_S3\(8),
	combout => \inst6|PR_PC_S4~23_combout\);

-- Location: FF_X62_Y54_N9
\inst6|PR_PC_S4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(8));

-- Location: FF_X60_Y53_N5
\inst6|PR_IMMEDIATE_SELECT_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_INSTRUCTION\(12),
	sclr => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(4));

-- Location: LCCOMB_X58_Y52_N30
\inst6|PR_PC_S1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~27_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(4))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux27~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PC_PLUS_4\(4),
	datad => \inst6|myAlu|Mux27~4_combout\,
	combout => \inst6|PR_PC_S1~27_combout\);

-- Location: FF_X58_Y52_N31
\inst6|PR_PC_S1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(4));

-- Location: LCCOMB_X61_Y47_N10
\inst6|PR_PC_S2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~27_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(4),
	combout => \inst6|PR_PC_S2~27_combout\);

-- Location: FF_X61_Y47_N11
\inst6|PR_PC_S2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(4));

-- Location: LCCOMB_X61_Y47_N24
\inst6|PR_PC_S3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~27_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S2\(4),
	combout => \inst6|PR_PC_S3~27_combout\);

-- Location: FF_X61_Y47_N25
\inst6|PR_PC_S3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(4));

-- Location: LCCOMB_X60_Y46_N16
\inst6|PR_PC_S4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~27_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(4),
	combout => \inst6|PR_PC_S4~27_combout\);

-- Location: FF_X61_Y46_N31
\inst6|PR_PC_S4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(4));

-- Location: LCCOMB_X55_Y51_N16
\inst6|PR_ALU_OUT_S3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~34_combout\ = (\reset~input_o\ & ((\inst6|PR_ALU_SELECT\(1)) # ((!\inst6|PR_ALU_SELECT\(0)) # (!\inst6|myAlu|ShiftRight0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|myAlu|ShiftRight0~8_combout\,
	datac => \reset~input_o\,
	datad => \inst6|PR_ALU_SELECT\(0),
	combout => \inst6|PR_ALU_OUT_S3~34_combout\);

-- Location: FF_X62_Y51_N19
\inst6|PR_IMMEDIATE_SELECT_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_IMMEDIATE_SELECT_OUT~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(10));

-- Location: LCCOMB_X66_Y50_N26
\inst6|PR_REGISTER_WRITE_ADDR_S2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REGISTER_WRITE_ADDR_S2~2_combout\ = (\reset~input_o\ & \inst6|PR_INSTRUCTION\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_INSTRUCTION\(9),
	combout => \inst6|PR_REGISTER_WRITE_ADDR_S2~2_combout\);

-- Location: FF_X66_Y50_N27
\inst6|PR_REGISTER_WRITE_ADDR_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REGISTER_WRITE_ADDR_S2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REGISTER_WRITE_ADDR_S2\(2));

-- Location: LCCOMB_X62_Y50_N18
\inst6|PR_REGISTER_WRITE_ADDR_S3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REGISTER_WRITE_ADDR_S3~2_combout\ = (\reset~input_o\ & \inst6|PR_REGISTER_WRITE_ADDR_S2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S2\(2),
	combout => \inst6|PR_REGISTER_WRITE_ADDR_S3~2_combout\);

-- Location: FF_X62_Y50_N19
\inst6|PR_REGISTER_WRITE_ADDR_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REGISTER_WRITE_ADDR_S3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REGISTER_WRITE_ADDR_S3\(2));

-- Location: FF_X61_Y50_N27
\inst6|REG_READ_ADDR2_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_INSTRUCTION\(20),
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_READ_ADDR2_S2\(0));

-- Location: LCCOMB_X63_Y54_N2
\inst1|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux10~0_combout\ = (!\inst6|PC[6]~42_combout\ & (!\inst6|PC[8]~40_combout\ & (!\inst6|PC[7]~41_combout\ & !\inst6|PC[9]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[6]~42_combout\,
	datab => \inst6|PC[8]~40_combout\,
	datac => \inst6|PC[7]~41_combout\,
	datad => \inst6|PC[9]~38_combout\,
	combout => \inst1|Mux10~0_combout\);

-- Location: LCCOMB_X63_Y54_N12
\inst1|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux10~1_combout\ = (\inst6|PC[3]~45_combout\ & \inst1|Mux10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PC[3]~45_combout\,
	datad => \inst1|Mux10~0_combout\,
	combout => \inst1|Mux10~1_combout\);

-- Location: LCCOMB_X63_Y54_N26
\inst1|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux16~0_combout\ = (\inst6|PC[4]~44_combout\ & (!\inst6|PC[5]~43_combout\ & (!\inst6|PC[2]~46_combout\ & \inst1|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[4]~44_combout\,
	datab => \inst6|PC[5]~43_combout\,
	datac => \inst6|PC[2]~46_combout\,
	datad => \inst1|Mux10~1_combout\,
	combout => \inst1|Mux16~0_combout\);

-- Location: FF_X63_Y54_N27
\inst1|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst1|Mux16~0_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|readdata\(21));

-- Location: LCCOMB_X63_Y53_N6
\inst6|PR_INSTRUCTION~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~4_combout\ = (\inst1|readdata\(21) & (\inst6|myBranchSelect|MUX_OUT~0_combout\ & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|readdata\(21),
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_INSTRUCTION~4_combout\);

-- Location: FF_X63_Y53_N7
\inst6|PR_INSTRUCTION[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(21));

-- Location: FF_X61_Y50_N29
\inst6|REG_READ_ADDR2_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_INSTRUCTION\(21),
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_READ_ADDR2_S2\(1));

-- Location: LCCOMB_X61_Y50_N28
\inst6|myStage3Fowarding|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|always0~3_combout\ = (\inst6|PR_REGISTER_WRITE_ADDR_S3\(0) & (\inst6|REG_READ_ADDR2_S2\(0) & (\inst6|REG_READ_ADDR2_S2\(1) $ (!\inst6|PR_REGISTER_WRITE_ADDR_S3\(1))))) # (!\inst6|PR_REGISTER_WRITE_ADDR_S3\(0) & 
-- (!\inst6|REG_READ_ADDR2_S2\(0) & (\inst6|REG_READ_ADDR2_S2\(1) $ (!\inst6|PR_REGISTER_WRITE_ADDR_S3\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REGISTER_WRITE_ADDR_S3\(0),
	datab => \inst6|REG_READ_ADDR2_S2\(0),
	datac => \inst6|REG_READ_ADDR2_S2\(1),
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S3\(1),
	combout => \inst6|myStage3Fowarding|always0~3_combout\);

-- Location: LCCOMB_X61_Y50_N18
\inst6|myStage3Fowarding|always0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|always0~4_combout\ = (!\inst6|REG_READ_ADDR1_S2\(3) & (\inst6|PR_REG_WRITE_EN_S3~q\ & (!\inst6|PR_REGISTER_WRITE_ADDR_S3\(2) & \inst6|myStage3Fowarding|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_READ_ADDR1_S2\(3),
	datab => \inst6|PR_REG_WRITE_EN_S3~q\,
	datac => \inst6|PR_REGISTER_WRITE_ADDR_S3\(2),
	datad => \inst6|myStage3Fowarding|always0~3_combout\,
	combout => \inst6|myStage3Fowarding|always0~4_combout\);

-- Location: FF_X62_Y50_N7
\inst6|PR_REGISTER_WRITE_ADDR_S5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1),
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REGISTER_WRITE_ADDR_S5\(1));

-- Location: LCCOMB_X61_Y50_N26
\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~2_combout\ = (\inst6|PR_REGISTER_WRITE_ADDR_S5\(0) & (\inst6|REG_READ_ADDR2_S2\(0) & (\inst6|REG_READ_ADDR2_S2\(1) $ (!\inst6|PR_REGISTER_WRITE_ADDR_S5\(1))))) # (!\inst6|PR_REGISTER_WRITE_ADDR_S5\(0) & 
-- (!\inst6|REG_READ_ADDR2_S2\(0) & (\inst6|REG_READ_ADDR2_S2\(1) $ (!\inst6|PR_REGISTER_WRITE_ADDR_S5\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REGISTER_WRITE_ADDR_S5\(0),
	datab => \inst6|REG_READ_ADDR2_S2\(1),
	datac => \inst6|REG_READ_ADDR2_S2\(0),
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S5\(1),
	combout => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~2_combout\);

-- Location: LCCOMB_X62_Y50_N30
\inst6|PR_REGISTER_WRITE_ADDR_S4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REGISTER_WRITE_ADDR_S4~2_combout\ = (\inst6|PR_REGISTER_WRITE_ADDR_S3\(2) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_REGISTER_WRITE_ADDR_S3\(2),
	datad => \reset~input_o\,
	combout => \inst6|PR_REGISTER_WRITE_ADDR_S4~2_combout\);

-- Location: FF_X62_Y50_N9
\inst6|PR_REGISTER_WRITE_ADDR_S4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_REGISTER_WRITE_ADDR_S4~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REGISTER_WRITE_ADDR_S4\(2));

-- Location: FF_X62_Y50_N31
\inst6|PR_REGISTER_WRITE_ADDR_S5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_REGISTER_WRITE_ADDR_S4\(2),
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REGISTER_WRITE_ADDR_S5\(2));

-- Location: LCCOMB_X61_Y50_N2
\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~3_combout\ = (\inst6|PR_REG_WRITE_EN_S5~q\ & (!\inst6|REG_READ_ADDR1_S2\(3) & (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~2_combout\ & !\inst6|PR_REGISTER_WRITE_ADDR_S5\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_EN_S5~q\,
	datab => \inst6|REG_READ_ADDR1_S2\(3),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~2_combout\,
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S5\(2),
	combout => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~3_combout\);

-- Location: LCCOMB_X61_Y50_N6
\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ = (\inst6|myStage3Fowarding|always0~4_combout\) # ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\ & \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\,
	datab => \inst6|myStage3Fowarding|always0~4_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~3_combout\,
	combout => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\);

-- Location: LCCOMB_X57_Y54_N12
\inst6|PC_PLUS_4[7]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[7]~37_combout\ = (\inst6|PC[7]~41_combout\ & (\inst6|PC_PLUS_4[6]~36\ $ (GND))) # (!\inst6|PC[7]~41_combout\ & (!\inst6|PC_PLUS_4[6]~36\ & VCC))
-- \inst6|PC_PLUS_4[7]~38\ = CARRY((\inst6|PC[7]~41_combout\ & !\inst6|PC_PLUS_4[6]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[7]~41_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[6]~36\,
	combout => \inst6|PC_PLUS_4[7]~37_combout\,
	cout => \inst6|PC_PLUS_4[7]~38\);

-- Location: LCCOMB_X57_Y54_N16
\inst6|PC_PLUS_4[9]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[9]~41_combout\ = (\inst6|PC[9]~38_combout\ & (\inst6|PC_PLUS_4[8]~40\ $ (GND))) # (!\inst6|PC[9]~38_combout\ & (!\inst6|PC_PLUS_4[8]~40\ & VCC))
-- \inst6|PC_PLUS_4[9]~42\ = CARRY((\inst6|PC[9]~38_combout\ & !\inst6|PC_PLUS_4[8]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[9]~38_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[8]~40\,
	combout => \inst6|PC_PLUS_4[9]~41_combout\,
	cout => \inst6|PC_PLUS_4[9]~42\);

-- Location: FF_X57_Y54_N17
\inst6|PC_PLUS_4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[9]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(9));

-- Location: LCCOMB_X56_Y54_N28
\inst6|PR_PC_S1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~22_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(9))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux22~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PC_PLUS_4\(9),
	datad => \inst6|myAlu|Mux22~4_combout\,
	combout => \inst6|PR_PC_S1~22_combout\);

-- Location: FF_X56_Y54_N29
\inst6|PR_PC_S1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(9));

-- Location: LCCOMB_X56_Y54_N26
\inst6|PR_PC_S2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~22_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(9),
	combout => \inst6|PR_PC_S2~22_combout\);

-- Location: FF_X61_Y53_N21
\inst6|PR_PC_S2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(9));

-- Location: LCCOMB_X56_Y49_N8
\inst6|PR_PC_S3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~22_combout\ = (\inst6|PR_PC_S2\(9) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S2\(9),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S3~22_combout\);

-- Location: FF_X56_Y49_N9
\inst6|PR_PC_S3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(9));

-- Location: LCCOMB_X57_Y49_N10
\inst6|PR_PC_S4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~22_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(9),
	combout => \inst6|PR_PC_S4~22_combout\);

-- Location: FF_X62_Y49_N31
\inst6|PR_PC_S4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(9));

-- Location: LCCOMB_X56_Y54_N10
\inst6|myAlu|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux0~2_combout\ = (!\inst6|PR_ALU_SELECT\(0) & !\inst6|PR_ALU_SELECT\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_SELECT\(0),
	datad => \inst6|PR_ALU_SELECT\(1),
	combout => \inst6|myAlu|Mux0~2_combout\);

-- Location: LCCOMB_X66_Y50_N16
\inst6|myImmediate|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myImmediate|Mux2~0_combout\ = (\inst6|myControl|Equal10~0_combout\ & (\inst6|PR_INSTRUCTION\(20))) # (!\inst6|myControl|Equal10~0_combout\ & (((\inst6|PR_INSTRUCTION\(7) & !\inst6|PR_INSTRUCTION\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|myControl|Equal10~0_combout\,
	datac => \inst6|PR_INSTRUCTION\(7),
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myImmediate|Mux2~0_combout\);

-- Location: FF_X60_Y52_N5
\inst6|PR_IMMEDIATE_SELECT_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myImmediate|Mux2~0_combout\,
	sclr => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(0));

-- Location: FF_X63_Y52_N9
\inst6|PC_PLUS_4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC[0]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(0));

-- Location: LCCOMB_X63_Y52_N18
\inst6|myAlu|INTER_AND[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_AND\(0) = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|PR_PC_S2\(0)))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|oparand1_mux_haz|RESULT[0]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[0]~63_combout\,
	datab => \inst6|PR_PC_S2\(0),
	datac => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datad => \inst6|PR_BRANCH_SELECT_S2\(3),
	combout => \inst6|myAlu|INTER_AND\(0));

-- Location: LCCOMB_X59_Y55_N24
\inst6|PR_PC_S1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~0_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(31))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(31),
	datab => \reset~input_o\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux0~6_combout\,
	combout => \inst6|PR_PC_S1~0_combout\);

-- Location: FF_X59_Y55_N25
\inst6|PR_PC_S1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(31));

-- Location: LCCOMB_X59_Y55_N26
\inst6|PR_PC_S2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~0_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(31),
	combout => \inst6|PR_PC_S2~0_combout\);

-- Location: FF_X58_Y49_N19
\inst6|PR_PC_S2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(31));

-- Location: LCCOMB_X65_Y47_N20
\inst6|PR_PC_S3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~0_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S2\(31),
	combout => \inst6|PR_PC_S3~0_combout\);

-- Location: FF_X65_Y47_N21
\inst6|PR_PC_S3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(31));

-- Location: LCCOMB_X65_Y47_N26
\inst6|PR_PC_S4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~0_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(31),
	combout => \inst6|PR_PC_S4~0_combout\);

-- Location: FF_X58_Y49_N25
\inst6|PR_PC_S4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(31));

-- Location: LCCOMB_X65_Y47_N28
\inst6|PR_DATA_2_S3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~0_combout\ = (\inst6|oparand2_mux_haz|RESULT[31]~1_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[31]~1_combout\,
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~0_combout\);

-- Location: FF_X65_Y47_N29
\inst6|PR_DATA_2_S3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(31));

-- Location: LCCOMB_X65_Y47_N2
\inst2|memory_array~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~0_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(31)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datab => \inst6|PR_DATA_2_S3\(31),
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_CACHE_OUT\(31),
	combout => \inst2|memory_array~0_combout\);

-- Location: LCCOMB_X65_Y45_N8
\inst2|memory_array[187][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[187][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[187][7]~feeder_combout\);

-- Location: LCCOMB_X62_Y53_N14
\inst6|PR_ALU_OUT_S3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~27_combout\ = (\reset~input_o\ & \inst6|myAlu|Mux25~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|myAlu|Mux25~5_combout\,
	combout => \inst6|PR_ALU_OUT_S3~27_combout\);

-- Location: FF_X62_Y53_N15
\inst6|PR_ALU_OUT_S3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(6));

-- Location: LCCOMB_X63_Y53_N22
\inst6|PR_MEM_READ_S2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_MEM_READ_S2~0_combout\ = (!\inst6|myControl|Equal13~0_combout\ & (\inst6|myBranchSelect|MUX_OUT~0_combout\ & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myControl|Equal13~0_combout\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_MEM_READ_S2~0_combout\);

-- Location: FF_X63_Y53_N23
\inst6|PR_MEM_READ_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_MEM_READ_S2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_MEM_READ_S2\(3));

-- Location: LCCOMB_X63_Y53_N16
\inst6|PR_MEM_READ_S3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_MEM_READ_S3~0_combout\ = (\inst6|PR_MEM_READ_S2\(3) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_MEM_READ_S2\(3),
	datad => \reset~input_o\,
	combout => \inst6|PR_MEM_READ_S3~0_combout\);

-- Location: FF_X63_Y53_N17
\inst6|PR_MEM_READ_S3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_MEM_READ_S3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_MEM_READ_S3\(3));

-- Location: LCCOMB_X62_Y53_N12
\inst6|PR_ALU_OUT_S3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~26_combout\ = (\reset~input_o\ & \inst6|myAlu|Mux24~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|myAlu|Mux24~5_combout\,
	combout => \inst6|PR_ALU_OUT_S3~26_combout\);

-- Location: FF_X62_Y53_N13
\inst6|PR_ALU_OUT_S3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(7));

-- Location: LCCOMB_X65_Y54_N20
\inst6|PR_INSTRUCTION~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~8_combout\ = (\reset~input_o\ & (\inst1|Mux0_rtl_0|auto_generated|ram_block1a9\ & \inst6|myBranchSelect|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst1|Mux0_rtl_0|auto_generated|ram_block1a9\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_INSTRUCTION~8_combout\);

-- Location: FF_X65_Y54_N21
\inst6|PR_INSTRUCTION[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(4));

-- Location: LCCOMB_X65_Y54_N18
\inst6|myControl|Equal10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myControl|Equal10~1_combout\ = (\inst6|PR_INSTRUCTION\(5) & (\inst6|PR_INSTRUCTION\(0) & (!\inst6|PR_INSTRUCTION\(12) & !\inst6|PR_INSTRUCTION\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(5),
	datab => \inst6|PR_INSTRUCTION\(0),
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_INSTRUCTION\(4),
	combout => \inst6|myControl|Equal10~1_combout\);

-- Location: LCCOMB_X66_Y50_N28
\inst6|PR_MEM_WRITE_S2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_MEM_WRITE_S2~0_combout\ = (\inst6|myControl|Equal10~1_combout\ & (\inst6|myBranchSelect|MUX_OUT~0_combout\ & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myControl|Equal10~1_combout\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_MEM_WRITE_S2~0_combout\);

-- Location: FF_X66_Y50_N29
\inst6|PR_MEM_WRITE_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_MEM_WRITE_S2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_MEM_WRITE_S2\(2));

-- Location: LCCOMB_X66_Y50_N4
\inst6|PR_MEM_WRITE_S3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_MEM_WRITE_S3~0_combout\ = (\reset~input_o\ & \inst6|PR_MEM_WRITE_S2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_MEM_WRITE_S2\(2),
	combout => \inst6|PR_MEM_WRITE_S3~0_combout\);

-- Location: FF_X66_Y50_N5
\inst6|PR_MEM_WRITE_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_MEM_WRITE_S3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_MEM_WRITE_S3\(2));

-- Location: LCCOMB_X59_Y45_N8
\inst2|memory_array[169][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[169][0]~1_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_MEM_READ_S3\(3) & (\inst6|PR_ALU_OUT_S3\(7) & \inst6|PR_MEM_WRITE_S3\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_MEM_READ_S3\(3),
	datac => \inst6|PR_ALU_OUT_S3\(7),
	datad => \inst6|PR_MEM_WRITE_S3\(2),
	combout => \inst2|memory_array[169][0]~1_combout\);

-- Location: LCCOMB_X55_Y51_N10
\inst6|PR_ALU_OUT_S3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~30_combout\ = (\inst6|myAlu|Mux28~3_combout\ & \inst6|PR_ALU_OUT_S3~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myAlu|Mux28~3_combout\,
	datad => \inst6|PR_ALU_OUT_S3~34_combout\,
	combout => \inst6|PR_ALU_OUT_S3~30_combout\);

-- Location: FF_X55_Y51_N11
\inst6|PR_ALU_OUT_S3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(3));

-- Location: LCCOMB_X61_Y50_N22
\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ = (!\inst6|myStage3Fowarding|always0~4_combout\ & ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~3_combout\) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\,
	datab => \inst6|myStage3Fowarding|always0~4_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~3_combout\,
	combout => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\);

-- Location: LCCOMB_X61_Y47_N20
\inst6|PR_DATA_2_S3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~3_combout\ = (\inst6|oparand2_mux_haz|RESULT[28]~7_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[28]~7_combout\,
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~3_combout\);

-- Location: FF_X61_Y47_N21
\inst6|PR_DATA_2_S3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(28));

-- Location: FF_X65_Y50_N25
\inst6|REG_READ_ADDR2_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|REG_READ_ADDR2_S2\(1),
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_READ_ADDR2_S3\(1));

-- Location: LCCOMB_X65_Y50_N24
\inst6|stage4_forward_unit|MUX_OUT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|stage4_forward_unit|MUX_OUT~0_combout\ = (\inst6|REG_READ_ADDR2_S3\(0) & (\inst6|PR_REGISTER_WRITE_ADDR_S4\(0) & (\inst6|PR_REGISTER_WRITE_ADDR_S4\(1) $ (!\inst6|REG_READ_ADDR2_S3\(1))))) # (!\inst6|REG_READ_ADDR2_S3\(0) & 
-- (!\inst6|PR_REGISTER_WRITE_ADDR_S4\(0) & (\inst6|PR_REGISTER_WRITE_ADDR_S4\(1) $ (!\inst6|REG_READ_ADDR2_S3\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_READ_ADDR2_S3\(0),
	datab => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1),
	datac => \inst6|REG_READ_ADDR2_S3\(1),
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0),
	combout => \inst6|stage4_forward_unit|MUX_OUT~0_combout\);

-- Location: FF_X68_Y50_N23
\inst6|REG_READ_ADDR2_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|REG_READ_ADDR1_S2\(3),
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_READ_ADDR2_S3\(2));

-- Location: LCCOMB_X68_Y50_N0
\inst6|PR_MEM_READ_S4[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_MEM_READ_S4[3]~feeder_combout\ = \inst6|PR_MEM_READ_S3\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|PR_MEM_READ_S3\(3),
	combout => \inst6|PR_MEM_READ_S4[3]~feeder_combout\);

-- Location: FF_X68_Y50_N1
\inst6|PR_MEM_READ_S4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_MEM_READ_S4[3]~feeder_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_MEM_READ_S4\(3));

-- Location: LCCOMB_X68_Y50_N22
\inst6|stage4_forward_unit|MUX_OUT~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|stage4_forward_unit|MUX_OUT~1_combout\ = (!\inst6|PR_REGISTER_WRITE_ADDR_S4\(2) & (\inst6|PR_MEM_WRITE_S3\(2) & (!\inst6|REG_READ_ADDR2_S3\(2) & \inst6|PR_MEM_READ_S4\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REGISTER_WRITE_ADDR_S4\(2),
	datab => \inst6|PR_MEM_WRITE_S3\(2),
	datac => \inst6|REG_READ_ADDR2_S3\(2),
	datad => \inst6|PR_MEM_READ_S4\(3),
	combout => \inst6|stage4_forward_unit|MUX_OUT~1_combout\);

-- Location: LCCOMB_X66_Y50_N18
\inst6|stage4_forward_unit|MUX_OUT~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|stage4_forward_unit|MUX_OUT~2_combout\ = (\inst6|stage4_forward_unit|MUX_OUT~0_combout\ & \inst6|stage4_forward_unit|MUX_OUT~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|stage4_forward_unit|MUX_OUT~0_combout\,
	datad => \inst6|stage4_forward_unit|MUX_OUT~1_combout\,
	combout => \inst6|stage4_forward_unit|MUX_OUT~2_combout\);

-- Location: LCCOMB_X61_Y47_N14
\inst2|memory_array~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~75_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_CACHE_OUT\(28))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_2_S3\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(28),
	datab => \inst6|PR_DATA_2_S3\(28),
	datac => \reset~input_o\,
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~75_combout\);

-- Location: LCCOMB_X68_Y39_N22
\inst2|memory_array[227][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[227][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[227][4]~feeder_combout\);

-- Location: LCCOMB_X58_Y44_N10
\inst2|Decoder3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Decoder3~4_combout\ = (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(3) & !\inst2|LessThan0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|LessThan0~7_combout\,
	combout => \inst2|Decoder3~4_combout\);

-- Location: LCCOMB_X63_Y43_N20
\inst2|memory_array[227][5]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[227][5]~58_combout\ = ((\inst2|memory_array[231][5]~55_combout\ & \inst2|Decoder3~4_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[231][5]~55_combout\,
	datab => \reset~input_o\,
	datad => \inst2|Decoder3~4_combout\,
	combout => \inst2|memory_array[227][5]~58_combout\);

-- Location: FF_X68_Y39_N23
\inst2|memory_array[227][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[227][4]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[227][4]~q\);

-- Location: LCCOMB_X58_Y44_N0
\inst2|Decoder3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Decoder3~5_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(3) & !\inst2|LessThan0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|LessThan0~7_combout\,
	combout => \inst2|Decoder3~5_combout\);

-- Location: LCCOMB_X59_Y42_N12
\inst2|memory_array[243][5]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[243][5]~71_combout\ = ((\inst2|memory_array[231][5]~55_combout\ & \inst2|Decoder3~5_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[231][5]~55_combout\,
	datab => \reset~input_o\,
	datad => \inst2|Decoder3~5_combout\,
	combout => \inst2|memory_array[243][5]~71_combout\);

-- Location: FF_X66_Y39_N5
\inst2|memory_array[243][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[243][4]~q\);

-- Location: LCCOMB_X66_Y39_N4
\inst2|Mux27~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~36_combout\ = (\inst2|Mux27~35_combout\ & (((\inst2|memory_array[243][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux27~35_combout\ & (\inst2|memory_array[227][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux27~35_combout\,
	datab => \inst2|memory_array[227][4]~q\,
	datac => \inst2|memory_array[243][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux27~36_combout\);

-- Location: LCCOMB_X56_Y49_N20
\inst6|PR_ALU_OUT_S3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~29_combout\ = (\reset~input_o\ & \inst6|myAlu|Mux27~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|myAlu|Mux27~4_combout\,
	combout => \inst6|PR_ALU_OUT_S3~29_combout\);

-- Location: FF_X56_Y49_N21
\inst6|PR_ALU_OUT_S3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(4));

-- Location: LCCOMB_X60_Y44_N16
\inst2|DEBUG_WRITE_ACC\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|DEBUG_WRITE_ACC~combout\ = (!\inst6|PR_MEM_READ_S3\(3) & \inst6|PR_MEM_WRITE_S3\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_MEM_READ_S3\(3),
	datad => \inst6|PR_MEM_WRITE_S3\(2),
	combout => \inst2|DEBUG_WRITE_ACC~combout\);

-- Location: LCCOMB_X63_Y42_N24
\inst2|memory_array[219][1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[219][1]~60_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst2|DEBUG_WRITE_ACC~combout\ & (\inst6|PR_ALU_OUT_S3\(6) & !\inst6|PR_ALU_OUT_S3\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|DEBUG_WRITE_ACC~combout\,
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|memory_array[219][1]~60_combout\);

-- Location: LCCOMB_X57_Y44_N18
\inst2|Decoder3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Decoder3~0_combout\ = (!\inst2|LessThan0~7_combout\ & (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(4) & \inst6|PR_ALU_OUT_S3\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|LessThan0~7_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Decoder3~0_combout\);

-- Location: LCCOMB_X63_Y42_N20
\inst2|memory_array[200][4]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[200][4]~66_combout\ = ((\inst2|memory_array[219][1]~60_combout\ & \inst2|Decoder3~0_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[219][1]~60_combout\,
	datac => \inst2|Decoder3~0_combout\,
	combout => \inst2|memory_array[200][4]~66_combout\);

-- Location: FF_X65_Y39_N27
\inst2|memory_array[203][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[203][4]~q\);

-- Location: LCCOMB_X65_Y38_N24
\inst2|memory_array[219][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[219][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[219][4]~feeder_combout\);

-- Location: LCCOMB_X63_Y42_N2
\inst2|memory_array[219][1]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[219][1]~61_combout\ = ((\inst2|memory_array[219][1]~60_combout\ & \inst2|Decoder3~1_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|memory_array[219][1]~60_combout\,
	datac => \reset~input_o\,
	datad => \inst2|Decoder3~1_combout\,
	combout => \inst2|memory_array[219][1]~61_combout\);

-- Location: FF_X65_Y38_N25
\inst2|memory_array[219][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[219][4]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[219][4]~q\);

-- Location: LCCOMB_X65_Y39_N26
\inst2|Mux27~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~33_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[219][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[203][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[203][4]~q\,
	datad => \inst2|memory_array[219][4]~q\,
	combout => \inst2|Mux27~33_combout\);

-- Location: LCCOMB_X63_Y42_N4
\inst2|memory_array[231][5]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[231][5]~55_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst2|DEBUG_WRITE_ACC~combout\ & (\inst6|PR_ALU_OUT_S3\(6) & \inst6|PR_ALU_OUT_S3\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|DEBUG_WRITE_ACC~combout\,
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|memory_array[231][5]~55_combout\);

-- Location: LCCOMB_X63_Y42_N18
\inst2|memory_array[250][1]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[250][1]~69_combout\ = ((\inst2|memory_array[231][5]~55_combout\ & \inst2|Decoder3~1_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|memory_array[231][5]~55_combout\,
	datad => \inst2|Decoder3~1_combout\,
	combout => \inst2|memory_array[250][1]~69_combout\);

-- Location: FF_X66_Y42_N13
\inst2|memory_array[251][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[251][4]~q\);

-- Location: LCCOMB_X66_Y42_N12
\inst2|Mux27~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~34_combout\ = (\inst2|Mux27~33_combout\ & (((\inst2|memory_array[251][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux27~33_combout\ & (\inst2|memory_array[235][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[235][4]~q\,
	datab => \inst2|Mux27~33_combout\,
	datac => \inst2|memory_array[251][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux27~34_combout\);

-- Location: LCCOMB_X66_Y46_N8
\inst2|Mux27~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(2)) # (\inst2|Mux27~34_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux27~36_combout\ & (!\inst6|PR_ALU_OUT_S3\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux27~36_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux27~34_combout\,
	combout => \inst2|Mux27~37_combout\);

-- Location: LCCOMB_X62_Y44_N24
\inst2|Decoder3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Decoder3~2_combout\ = (!\inst6|PR_ALU_OUT_S3\(4) & (\inst6|PR_ALU_OUT_S3\(2) & (!\inst2|LessThan0~7_combout\ & !\inst6|PR_ALU_OUT_S3\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|LessThan0~7_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Decoder3~2_combout\);

-- Location: LCCOMB_X63_Y43_N26
\inst2|memory_array[231][5]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[231][5]~56_combout\ = ((\inst2|Decoder3~2_combout\ & \inst2|memory_array[231][5]~55_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|Decoder3~2_combout\,
	datad => \inst2|memory_array[231][5]~55_combout\,
	combout => \inst2|memory_array[231][5]~56_combout\);

-- Location: FF_X67_Y44_N25
\inst2|memory_array[231][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[231][4]~q\);

-- Location: LCCOMB_X65_Y44_N12
\inst2|memory_array[247][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[247][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[247][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y44_N14
\inst2|Decoder3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Decoder3~3_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(3) & !\inst2|LessThan0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|LessThan0~7_combout\,
	combout => \inst2|Decoder3~3_combout\);

-- Location: LCCOMB_X59_Y42_N22
\inst2|memory_array[245][5]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[245][5]~70_combout\ = ((\inst2|memory_array[231][5]~55_combout\ & \inst2|Decoder3~3_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[231][5]~55_combout\,
	datab => \reset~input_o\,
	datad => \inst2|Decoder3~3_combout\,
	combout => \inst2|memory_array[245][5]~70_combout\);

-- Location: FF_X65_Y44_N13
\inst2|memory_array[247][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[247][4]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[247][4]~q\);

-- Location: LCCOMB_X67_Y44_N24
\inst2|Mux27~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~32_combout\ = (\inst2|Mux27~31_combout\ & (((\inst2|memory_array[247][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux27~31_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[231][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux27~31_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[231][4]~q\,
	datad => \inst2|memory_array[247][4]~q\,
	combout => \inst2|Mux27~32_combout\);

-- Location: LCCOMB_X66_Y46_N2
\inst2|Mux27~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~40_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux27~37_combout\ & (\inst2|Mux27~39_combout\)) # (!\inst2|Mux27~37_combout\ & ((\inst2|Mux27~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux27~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux27~39_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux27~37_combout\,
	datad => \inst2|Mux27~32_combout\,
	combout => \inst2|Mux27~40_combout\);

-- Location: LCCOMB_X55_Y44_N0
\inst2|Decoder3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Decoder3~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(4) & (\inst6|PR_ALU_OUT_S3\(3) & !\inst2|LessThan0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|LessThan0~7_combout\,
	combout => \inst2|Decoder3~6_combout\);

-- Location: LCCOMB_X60_Y44_N20
\inst2|memory_array[107][3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[107][3]~19_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(6) & \inst2|DEBUG_WRITE_ACC~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|DEBUG_WRITE_ACC~combout\,
	combout => \inst2|memory_array[107][3]~19_combout\);

-- Location: LCCOMB_X59_Y40_N28
\inst2|memory_array[111][3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[111][3]~23_combout\ = ((\inst2|Decoder3~6_combout\ & \inst2|memory_array[107][3]~19_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|Decoder3~6_combout\,
	datac => \inst2|memory_array[107][3]~19_combout\,
	combout => \inst2|memory_array[111][3]~23_combout\);

-- Location: FF_X58_Y39_N29
\inst2|memory_array[111][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[111][4]~q\);

-- Location: LCCOMB_X63_Y42_N30
\inst2|memory_array[85][4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[85][4]~24_combout\ = (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|DEBUG_WRITE_ACC~combout\ & (\inst6|PR_ALU_OUT_S3\(6) & !\inst6|PR_ALU_OUT_S3\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|DEBUG_WRITE_ACC~combout\,
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|memory_array[85][4]~24_combout\);

-- Location: LCCOMB_X59_Y41_N18
\inst2|memory_array[74][6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[74][6]~29_combout\ = ((\inst2|memory_array[85][4]~24_combout\ & \inst2|Decoder3~0_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[85][4]~24_combout\,
	datad => \inst2|Decoder3~0_combout\,
	combout => \inst2|memory_array[74][6]~29_combout\);

-- Location: FF_X55_Y38_N1
\inst2|memory_array[75][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[75][4]~q\);

-- Location: LCCOMB_X56_Y38_N6
\inst2|memory_array[79][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[79][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[79][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y40_N30
\inst2|memory_array[78][3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[78][3]~32_combout\ = ((\inst2|memory_array[85][4]~24_combout\ & \inst2|Decoder3~6_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[85][4]~24_combout\,
	datab => \reset~input_o\,
	datac => \inst2|Decoder3~6_combout\,
	combout => \inst2|memory_array[78][3]~32_combout\);

-- Location: FF_X56_Y38_N7
\inst2|memory_array[79][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[79][4]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[79][4]~q\);

-- Location: LCCOMB_X55_Y38_N0
\inst2|Mux27~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~10_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[79][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[75][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[75][4]~q\,
	datad => \inst2|memory_array[79][4]~q\,
	combout => \inst2|Mux27~10_combout\);

-- Location: LCCOMB_X58_Y39_N28
\inst2|Mux27~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~11_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux27~10_combout\ & ((\inst2|memory_array[111][4]~q\))) # (!\inst2|Mux27~10_combout\ & (\inst2|memory_array[107][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[107][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[111][4]~q\,
	datad => \inst2|Mux27~10_combout\,
	combout => \inst2|Mux27~11_combout\);

-- Location: LCCOMB_X58_Y44_N26
\inst2|Decoder3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Decoder3~7_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (\inst6|PR_ALU_OUT_S3\(2) & (\inst6|PR_ALU_OUT_S3\(3) & !\inst2|LessThan0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|LessThan0~7_combout\,
	combout => \inst2|Decoder3~7_combout\);

-- Location: LCCOMB_X59_Y40_N4
\inst2|memory_array[125][0]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[125][0]~36_combout\ = ((\inst2|memory_array[107][3]~19_combout\ & \inst2|Decoder3~7_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|memory_array[107][3]~19_combout\,
	datad => \inst2|Decoder3~7_combout\,
	combout => \inst2|memory_array[125][0]~36_combout\);

-- Location: FF_X58_Y39_N15
\inst2|memory_array[127][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[127][4]~q\);

-- Location: LCCOMB_X59_Y39_N14
\inst2|memory_array[91][3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[91][3]~26_combout\ = ((\inst2|memory_array[85][4]~24_combout\ & \inst2|Decoder3~1_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[85][4]~24_combout\,
	datad => \inst2|Decoder3~1_combout\,
	combout => \inst2|memory_array[91][3]~26_combout\);

-- Location: FF_X59_Y39_N5
\inst2|memory_array[91][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[91][4]~q\);

-- Location: LCCOMB_X57_Y39_N10
\inst2|memory_array[95][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[95][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[95][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y40_N4
\inst2|memory_array[93][5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[93][5]~28_combout\ = ((\inst2|memory_array[85][4]~24_combout\ & \inst2|Decoder3~7_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst2|memory_array[85][4]~24_combout\,
	datad => \inst2|Decoder3~7_combout\,
	combout => \inst2|memory_array[93][5]~28_combout\);

-- Location: FF_X57_Y39_N11
\inst2|memory_array[95][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[95][4]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[95][4]~q\);

-- Location: LCCOMB_X59_Y39_N4
\inst2|Mux27~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~17_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[95][4]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[91][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[91][4]~q\,
	datad => \inst2|memory_array[95][4]~q\,
	combout => \inst2|Mux27~17_combout\);

-- Location: LCCOMB_X58_Y39_N14
\inst2|Mux27~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~18_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux27~17_combout\ & ((\inst2|memory_array[127][4]~q\))) # (!\inst2|Mux27~17_combout\ & (\inst2|memory_array[123][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[123][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[127][4]~q\,
	datad => \inst2|Mux27~17_combout\,
	combout => \inst2|Mux27~18_combout\);

-- Location: LCCOMB_X52_Y40_N24
\inst2|memory_array[115][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[115][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[115][4]~feeder_combout\);

-- Location: LCCOMB_X59_Y40_N26
\inst2|memory_array[113][2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[113][2]~35_combout\ = ((\inst2|memory_array[107][3]~19_combout\ & \inst2|Decoder3~5_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|memory_array[107][3]~19_combout\,
	datad => \inst2|Decoder3~5_combout\,
	combout => \inst2|memory_array[113][2]~35_combout\);

-- Location: FF_X52_Y40_N25
\inst2|memory_array[115][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[115][4]~feeder_combout\,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[115][4]~q\);

-- Location: LCCOMB_X59_Y42_N16
\inst2|memory_array[116][3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[116][3]~33_combout\ = ((\inst2|memory_array[107][3]~19_combout\ & \inst2|Decoder3~3_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst2|memory_array[107][3]~19_combout\,
	datad => \inst2|Decoder3~3_combout\,
	combout => \inst2|memory_array[116][3]~33_combout\);

-- Location: FF_X52_Y40_N19
\inst2|memory_array[119][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[119][4]~q\);

-- Location: LCCOMB_X52_Y41_N16
\inst2|memory_array[87][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[87][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[87][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y37_N8
\inst2|memory_array[85][4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[85][4]~25_combout\ = ((\inst2|memory_array[85][4]~24_combout\ & \inst2|Decoder3~3_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[85][4]~24_combout\,
	datad => \inst2|Decoder3~3_combout\,
	combout => \inst2|memory_array[85][4]~25_combout\);

-- Location: FF_X52_Y41_N17
\inst2|memory_array[87][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[87][4]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[87][4]~q\);

-- Location: LCCOMB_X59_Y41_N22
\inst2|memory_array[82][2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[82][2]~27_combout\ = ((\inst2|memory_array[85][4]~24_combout\ & \inst2|Decoder3~5_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[85][4]~24_combout\,
	datad => \inst2|Decoder3~5_combout\,
	combout => \inst2|memory_array[82][2]~27_combout\);

-- Location: FF_X52_Y41_N15
\inst2|memory_array[83][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[83][4]~q\);

-- Location: LCCOMB_X52_Y41_N14
\inst2|Mux27~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[87][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[83][4]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[87][4]~q\,
	datac => \inst2|memory_array[83][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux27~12_combout\);

-- Location: LCCOMB_X52_Y40_N18
\inst2|Mux27~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~13_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux27~12_combout\ & ((\inst2|memory_array[119][4]~q\))) # (!\inst2|Mux27~12_combout\ & (\inst2|memory_array[115][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[115][4]~q\,
	datac => \inst2|memory_array[119][4]~q\,
	datad => \inst2|Mux27~12_combout\,
	combout => \inst2|Mux27~13_combout\);

-- Location: LCCOMB_X55_Y40_N20
\inst2|memory_array[99][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[99][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[99][4]~feeder_combout\);

-- Location: LCCOMB_X58_Y41_N16
\inst2|memory_array[98][5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[98][5]~22_combout\ = ((\inst2|memory_array[107][3]~19_combout\ & \inst2|Decoder3~4_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[107][3]~19_combout\,
	datad => \inst2|Decoder3~4_combout\,
	combout => \inst2|memory_array[98][5]~22_combout\);

-- Location: FF_X55_Y40_N21
\inst2|memory_array[99][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[99][4]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[99][4]~q\);

-- Location: LCCOMB_X59_Y42_N6
\inst2|memory_array[103][6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[103][6]~21_combout\ = ((\inst2|memory_array[107][3]~19_combout\ & \inst2|Decoder3~2_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst2|memory_array[107][3]~19_combout\,
	datad => \inst2|Decoder3~2_combout\,
	combout => \inst2|memory_array[103][6]~21_combout\);

-- Location: FF_X55_Y40_N15
\inst2|memory_array[103][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[103][4]~q\);

-- Location: LCCOMB_X59_Y38_N0
\inst2|memory_array[65][4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[65][4]~31_combout\ = ((\inst2|memory_array[85][4]~24_combout\ & \inst2|Decoder3~4_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[85][4]~24_combout\,
	datad => \inst2|Decoder3~4_combout\,
	combout => \inst2|memory_array[65][4]~31_combout\);

-- Location: FF_X53_Y38_N31
\inst2|memory_array[67][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[67][4]~q\);

-- Location: LCCOMB_X53_Y38_N30
\inst2|Mux27~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[71][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[67][4]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[71][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[67][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux27~14_combout\);

-- Location: LCCOMB_X55_Y40_N14
\inst2|Mux27~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~15_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux27~14_combout\ & ((\inst2|memory_array[103][4]~q\))) # (!\inst2|Mux27~14_combout\ & (\inst2|memory_array[99][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[99][4]~q\,
	datac => \inst2|memory_array[103][4]~q\,
	datad => \inst2|Mux27~14_combout\,
	combout => \inst2|Mux27~15_combout\);

-- Location: LCCOMB_X56_Y40_N20
\inst2|Mux27~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(3)) # ((\inst2|Mux27~13_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux27~13_combout\,
	datad => \inst2|Mux27~15_combout\,
	combout => \inst2|Mux27~16_combout\);

-- Location: LCCOMB_X57_Y39_N0
\inst2|Mux27~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux27~16_combout\ & ((\inst2|Mux27~18_combout\))) # (!\inst2|Mux27~16_combout\ & (\inst2|Mux27~11_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux27~11_combout\,
	datac => \inst2|Mux27~18_combout\,
	datad => \inst2|Mux27~16_combout\,
	combout => \inst2|Mux27~19_combout\);

-- Location: LCCOMB_X56_Y40_N8
\inst2|Mux27~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~30_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(7)) # (\inst2|Mux27~19_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux27~29_combout\ & (!\inst6|PR_ALU_OUT_S3\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux27~29_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst6|PR_ALU_OUT_S3\(7),
	datad => \inst2|Mux27~19_combout\,
	combout => \inst2|Mux27~30_combout\);

-- Location: LCCOMB_X68_Y43_N16
\inst2|memory_array[143][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[143][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[143][4]~feeder_combout\);

-- Location: LCCOMB_X59_Y45_N26
\inst2|memory_array[153][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[153][0]~3_combout\ = (!\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_MEM_READ_S3\(3) & (\inst6|PR_ALU_OUT_S3\(7) & \inst6|PR_MEM_WRITE_S3\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_MEM_READ_S3\(3),
	datac => \inst6|PR_ALU_OUT_S3\(7),
	datad => \inst6|PR_MEM_WRITE_S3\(2),
	combout => \inst2|memory_array[153][0]~3_combout\);

-- Location: LCCOMB_X63_Y43_N0
\inst2|memory_array[141][0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[141][0]~17_combout\ = ((\inst2|memory_array[153][0]~3_combout\ & (!\inst6|PR_ALU_OUT_S3\(6) & \inst2|Decoder3~6_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[153][0]~3_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|Decoder3~6_combout\,
	combout => \inst2|memory_array[141][0]~17_combout\);

-- Location: FF_X68_Y43_N17
\inst2|memory_array[143][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[143][4]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[143][4]~q\);

-- Location: LCCOMB_X63_Y43_N30
\inst2|memory_array[133][0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[133][0]~9_combout\ = ((\inst2|Decoder3~2_combout\ & (!\inst6|PR_ALU_OUT_S3\(6) & \inst2|memory_array[153][0]~3_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|Decoder3~2_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|memory_array[153][0]~3_combout\,
	combout => \inst2|memory_array[133][0]~9_combout\);

-- Location: FF_X68_Y43_N15
\inst2|memory_array[135][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[135][4]~q\);

-- Location: LCCOMB_X68_Y43_N14
\inst2|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~2_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[143][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[135][4]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[143][4]~q\,
	datac => \inst2|memory_array[135][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux27~2_combout\);

-- Location: LCCOMB_X67_Y43_N10
\inst2|memory_array[173][0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[173][0]~15_combout\ = ((!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[169][0]~1_combout\ & \inst2|Decoder3~6_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[169][0]~1_combout\,
	datac => \reset~input_o\,
	datad => \inst2|Decoder3~6_combout\,
	combout => \inst2|memory_array[173][0]~15_combout\);

-- Location: FF_X67_Y46_N29
\inst2|memory_array[175][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[175][4]~q\);

-- Location: LCCOMB_X67_Y46_N28
\inst2|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~3_combout\ = (\inst2|Mux27~2_combout\ & (((\inst2|memory_array[175][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux27~2_combout\ & (\inst2|memory_array[167][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[167][4]~q\,
	datab => \inst2|Mux27~2_combout\,
	datac => \inst2|memory_array[175][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux27~3_combout\);

-- Location: LCCOMB_X67_Y46_N0
\inst2|Mux27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux27~3_combout\) # (\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux27~5_combout\ & ((!\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux27~5_combout\,
	datab => \inst2|Mux27~3_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux27~6_combout\);

-- Location: LCCOMB_X65_Y46_N28
\inst2|memory_array[191][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[191][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[191][4]~feeder_combout\);

-- Location: LCCOMB_X56_Y44_N28
\inst2|memory_array[189][7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[189][7]~18_combout\ = ((!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[169][0]~1_combout\ & \inst2|Decoder3~7_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[169][0]~1_combout\,
	datad => \inst2|Decoder3~7_combout\,
	combout => \inst2|memory_array[189][7]~18_combout\);

-- Location: FF_X65_Y46_N29
\inst2|memory_array[191][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[191][4]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[191][4]~q\);

-- Location: LCCOMB_X56_Y44_N22
\inst2|memory_array[181][1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[181][1]~10_combout\ = ((!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[169][0]~1_combout\ & \inst2|Decoder3~3_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[169][0]~1_combout\,
	datad => \inst2|Decoder3~3_combout\,
	combout => \inst2|memory_array[181][1]~10_combout\);

-- Location: FF_X66_Y46_N1
\inst2|memory_array[183][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[183][4]~q\);

-- Location: LCCOMB_X59_Y44_N20
\inst2|memory_array[149][0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[149][0]~8_combout\ = ((!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[153][0]~3_combout\ & \inst2|Decoder3~3_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[153][0]~3_combout\,
	datad => \inst2|Decoder3~3_combout\,
	combout => \inst2|memory_array[149][0]~8_combout\);

-- Location: FF_X68_Y45_N31
\inst2|memory_array[151][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~75_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[151][4]~q\);

-- Location: LCCOMB_X68_Y45_N0
\inst2|memory_array[159][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[159][4]~feeder_combout\ = \inst2|memory_array~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~75_combout\,
	combout => \inst2|memory_array[159][4]~feeder_combout\);

-- Location: LCCOMB_X55_Y44_N26
\inst2|memory_array[157][0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[157][0]~16_combout\ = ((!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[153][0]~3_combout\ & \inst2|Decoder3~7_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \reset~input_o\,
	datac => \inst2|memory_array[153][0]~3_combout\,
	datad => \inst2|Decoder3~7_combout\,
	combout => \inst2|memory_array[157][0]~16_combout\);

-- Location: FF_X68_Y45_N1
\inst2|memory_array[159][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[159][4]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[159][4]~q\);

-- Location: LCCOMB_X68_Y45_N30
\inst2|Mux27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~7_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[159][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[151][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[151][4]~q\,
	datad => \inst2|memory_array[159][4]~q\,
	combout => \inst2|Mux27~7_combout\);

-- Location: LCCOMB_X66_Y46_N0
\inst2|Mux27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~8_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux27~7_combout\ & (\inst2|memory_array[191][4]~q\)) # (!\inst2|Mux27~7_combout\ & ((\inst2|memory_array[183][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[191][4]~q\,
	datac => \inst2|memory_array[183][4]~q\,
	datad => \inst2|Mux27~7_combout\,
	combout => \inst2|Mux27~8_combout\);

-- Location: LCCOMB_X66_Y46_N18
\inst2|Mux27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~9_combout\ = (\inst2|Mux27~6_combout\ & (((\inst2|Mux27~8_combout\) # (!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux27~6_combout\ & (\inst2|Mux27~1_combout\ & (\inst6|PR_ALU_OUT_S3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux27~1_combout\,
	datab => \inst2|Mux27~6_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux27~8_combout\,
	combout => \inst2|Mux27~9_combout\);

-- Location: LCCOMB_X66_Y46_N12
\inst2|Mux27~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux27~41_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux27~30_combout\ & (\inst2|Mux27~40_combout\)) # (!\inst2|Mux27~30_combout\ & ((\inst2|Mux27~9_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux27~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux27~40_combout\,
	datac => \inst2|Mux27~30_combout\,
	datad => \inst2|Mux27~9_combout\,
	combout => \inst2|Mux27~41_combout\);

-- Location: LCCOMB_X61_Y46_N26
\inst2|readdata[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|readdata[31]~0_combout\ = (\reset~input_o\ & (!\inst6|PR_MEM_WRITE_S3\(2) & \inst6|PR_MEM_READ_S3\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_MEM_WRITE_S3\(2),
	datad => \inst6|PR_MEM_READ_S3\(3),
	combout => \inst2|readdata[31]~0_combout\);

-- Location: FF_X66_Y46_N13
\inst2|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux27~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(28));

-- Location: LCCOMB_X66_Y46_N14
\inst6|PR_DATA_CACHE_OUT~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~3_combout\ = (\reset~input_o\ & \inst2|readdata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst2|readdata\(28),
	combout => \inst6|PR_DATA_CACHE_OUT~3_combout\);

-- Location: FF_X58_Y48_N15
\inst6|PR_DATA_CACHE_OUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_CACHE_OUT~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(28));

-- Location: LCCOMB_X57_Y48_N14
\inst6|PR_ALU_OUT_S4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~3_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(28),
	combout => \inst6|PR_ALU_OUT_S4~3_combout\);

-- Location: FF_X58_Y48_N25
\inst6|PR_ALU_OUT_S4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(28));

-- Location: LCCOMB_X58_Y48_N24
\inst6|regWriteSelMUX|RESULT[28]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[28]~6_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(28)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_DATA_CACHE_OUT\(28),
	datac => \inst6|PR_ALU_OUT_S4\(28),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	combout => \inst6|regWriteSelMUX|RESULT[28]~6_combout\);

-- Location: LCCOMB_X57_Y48_N12
\inst6|PR_PC_S3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~3_combout\ = (\inst6|PR_PC_S2\(28) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(28),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S3~3_combout\);

-- Location: FF_X57_Y48_N13
\inst6|PR_PC_S3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(28));

-- Location: LCCOMB_X57_Y48_N18
\inst6|PR_PC_S4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~3_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(28),
	combout => \inst6|PR_PC_S4~3_combout\);

-- Location: FF_X58_Y48_N1
\inst6|PR_PC_S4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(28));

-- Location: LCCOMB_X58_Y48_N0
\inst6|regWriteSelMUX|RESULT[28]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[28]~7_combout\ = (\inst6|regWriteSelMUX|RESULT[28]~6_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_PC_S4\(28) & \inst6|PR_REG_WRITE_SELECT_S4\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|regWriteSelMUX|RESULT[28]~6_combout\,
	datac => \inst6|PR_PC_S4\(28),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	combout => \inst6|regWriteSelMUX|RESULT[28]~7_combout\);

-- Location: FF_X58_Y48_N11
\inst6|REG_WRITE_DATA_S5[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[28]~7_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(28));

-- Location: LCCOMB_X58_Y48_N10
\inst6|oparand2_mux_haz|RESULT[28]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[28]~7_combout\ = (\inst6|oparand2_mux_haz|RESULT[28]~6_combout\ & (((\inst6|REG_WRITE_DATA_S5\(28))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\))) # (!\inst6|oparand2_mux_haz|RESULT[28]~6_combout\ & 
-- (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|regWriteSelMUX|RESULT[28]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[28]~6_combout\,
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(28),
	datad => \inst6|regWriteSelMUX|RESULT[28]~7_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[28]~7_combout\);

-- Location: LCCOMB_X58_Y48_N14
\inst6|oparand2_mux|RESULT[28]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[28]~3_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(22))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[28]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_IMMEDIATE_SELECT_OUT\(22),
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datad => \inst6|oparand2_mux_haz|RESULT[28]~7_combout\,
	combout => \inst6|oparand2_mux|RESULT[28]~3_combout\);

-- Location: FF_X60_Y50_N1
\inst6|PR_IMMEDIATE_SELECT_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_IMMEDIATE_SELECT_OUT~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(3));

-- Location: LCCOMB_X63_Y53_N18
\inst6|PR_PC_S3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~28_combout\ = (\inst6|PR_PC_S2\(3) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_PC_S2\(3),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S3~28_combout\);

-- Location: FF_X63_Y53_N19
\inst6|PR_PC_S3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(3));

-- Location: LCCOMB_X63_Y53_N4
\inst6|PR_PC_S4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~28_combout\ = (\inst6|PR_PC_S3\(3) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S3\(3),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S4~28_combout\);

-- Location: FF_X63_Y49_N23
\inst6|PR_PC_S4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(3));

-- Location: LCCOMB_X63_Y49_N4
\inst6|PR_ALU_OUT_S4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~28_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst6|PR_ALU_OUT_S4~28_combout\);

-- Location: FF_X63_Y49_N19
\inst6|PR_ALU_OUT_S4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(3));

-- Location: LCCOMB_X63_Y49_N18
\inst6|regWriteSelMUX|RESULT[3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[3]~56_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(3)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(3),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_ALU_OUT_S4\(3),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[3]~56_combout\);

-- Location: LCCOMB_X63_Y49_N22
\inst6|regWriteSelMUX|RESULT[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[3]~57_combout\ = (\inst6|regWriteSelMUX|RESULT[3]~56_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_REG_WRITE_SELECT_S4\(1) & \inst6|PR_PC_S4\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(3),
	datad => \inst6|regWriteSelMUX|RESULT[3]~56_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[3]~57_combout\);

-- Location: FF_X65_Y50_N1
\inst6|REG_WRITE_DATA_S5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[3]~57_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(3));

-- Location: LCCOMB_X65_Y50_N0
\inst6|myreg|REGISTERS~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~12_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[3]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[3]~57_combout\,
	combout => \inst6|myreg|REGISTERS~12_combout\);

-- Location: LCCOMB_X68_Y50_N18
\inst6|myreg|REGISTERS[0][9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[0][9]~8_combout\ = ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\ & (!\inst6|PR_REGISTER_WRITE_ADDR_S4\(1) & !\inst6|PR_REGISTER_WRITE_ADDR_S4\(0)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1),
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0),
	combout => \inst6|myreg|REGISTERS[0][9]~8_combout\);

-- Location: FF_X74_Y51_N11
\inst6|myreg|REGISTERS[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~12_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][3]~q\);

-- Location: LCCOMB_X73_Y51_N8
\inst6|myreg|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux28~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][3]~q\,
	combout => \inst6|myreg|Mux28~2_combout\);

-- Location: LCCOMB_X73_Y51_N18
\inst6|myreg|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux28~1_combout\ = (\inst6|myreg|REGISTERS[1][3]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][3]~q\,
	datac => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux28~1_combout\);

-- Location: LCCOMB_X72_Y51_N8
\inst6|PR_DATA_2_S2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~84_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_INSTRUCTION\(21)) # ((\inst6|myreg|Mux28~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(20) & (!\inst6|PR_INSTRUCTION\(21) & (\inst6|myreg|Mux28~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|myreg|Mux28~2_combout\,
	datad => \inst6|myreg|Mux28~1_combout\,
	combout => \inst6|PR_DATA_2_S2~84_combout\);

-- Location: LCCOMB_X68_Y50_N16
\inst6|myreg|REGISTERS[3][26]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[3][26]~9_combout\ = ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\ & (\inst6|PR_REGISTER_WRITE_ADDR_S4\(1) & \inst6|PR_REGISTER_WRITE_ADDR_S4\(0)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1),
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0),
	combout => \inst6|myreg|REGISTERS[3][26]~9_combout\);

-- Location: FF_X75_Y50_N11
\inst6|myreg|REGISTERS[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~12_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][3]~q\);

-- Location: LCCOMB_X73_Y51_N26
\inst6|myreg|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux28~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][3]~q\,
	combout => \inst6|myreg|Mux28~3_combout\);

-- Location: LCCOMB_X72_Y51_N30
\inst6|PR_DATA_2_S2~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~85_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_DATA_2_S2~84_combout\ & ((\inst6|myreg|Mux28~3_combout\))) # (!\inst6|PR_DATA_2_S2~84_combout\ & (\inst6|myreg|Mux28~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (((\inst6|PR_DATA_2_S2~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux28~0_combout\,
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|PR_DATA_2_S2~84_combout\,
	datad => \inst6|myreg|Mux28~3_combout\,
	combout => \inst6|PR_DATA_2_S2~85_combout\);

-- Location: LCCOMB_X66_Y50_N10
\inst6|PR_DATA_2_S2~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~86_combout\ = (!\inst6|PR_INSTRUCTION\(12) & (\inst6|PR_DATA_2_S2~85_combout\ & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|PR_DATA_2_S2~85_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S2~86_combout\);

-- Location: FF_X66_Y50_N11
\inst6|PR_DATA_2_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S2~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(3));

-- Location: LCCOMB_X65_Y50_N18
\inst6|oparand2_mux_haz|RESULT[3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[3]~56_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|regWriteSelMUX|RESULT[3]~57_combout\) # ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|PR_DATA_2_S2\(3) & !\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[3]~57_combout\,
	datab => \inst6|PR_DATA_2_S2\(3),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[3]~56_combout\);

-- Location: LCCOMB_X65_Y50_N8
\inst6|oparand2_mux_haz|RESULT[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[3]~57_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|oparand2_mux_haz|RESULT[3]~56_combout\ & (\inst6|REG_WRITE_DATA_S5\(3))) # (!\inst6|oparand2_mux_haz|RESULT[3]~56_combout\ & 
-- ((\inst6|PR_ALU_OUT_S3\(3)))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[3]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datab => \inst6|REG_WRITE_DATA_S5\(3),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst6|oparand2_mux_haz|RESULT[3]~56_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[3]~57_combout\);

-- Location: LCCOMB_X60_Y50_N0
\inst6|oparand2_mux|RESULT[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[3]~28_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(3))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[3]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|PR_IMMEDIATE_SELECT_OUT\(3),
	datad => \inst6|oparand2_mux_haz|RESULT[3]~57_combout\,
	combout => \inst6|oparand2_mux|RESULT[3]~28_combout\);

-- Location: LCCOMB_X58_Y51_N26
\inst6|PR_PC_S1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~7_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(24))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux7~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(24),
	datab => \reset~input_o\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux7~4_combout\,
	combout => \inst6|PR_PC_S1~7_combout\);

-- Location: FF_X58_Y51_N27
\inst6|PR_PC_S1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(24));

-- Location: LCCOMB_X65_Y51_N20
\inst6|PR_PC_S2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~7_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(24),
	combout => \inst6|PR_PC_S2~7_combout\);

-- Location: FF_X60_Y54_N25
\inst6|PR_PC_S2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(24));

-- Location: LCCOMB_X63_Y47_N16
\inst6|PR_PC_S3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~7_combout\ = (\inst6|PR_PC_S2\(24) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(24),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S3~7_combout\);

-- Location: FF_X63_Y47_N17
\inst6|PR_PC_S3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(24));

-- Location: LCCOMB_X63_Y47_N14
\inst6|PR_PC_S4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~7_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(24),
	combout => \inst6|PR_PC_S4~7_combout\);

-- Location: FF_X63_Y47_N29
\inst6|PR_PC_S4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(24));

-- Location: LCCOMB_X66_Y49_N14
\inst6|myreg|REGISTERS~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~24_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[24]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|regWriteSelMUX|RESULT[24]~15_combout\,
	combout => \inst6|myreg|REGISTERS~24_combout\);

-- Location: FF_X66_Y53_N9
\inst6|myreg|REGISTERS[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~24_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][24]~q\);

-- Location: LCCOMB_X66_Y53_N8
\inst6|myreg|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux7~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][24]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[2][24]~q\,
	combout => \inst6|myreg|Mux7~0_combout\);

-- Location: FF_X67_Y53_N5
\inst6|myreg|REGISTERS[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~24_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][24]~q\);

-- Location: LCCOMB_X67_Y53_N4
\inst6|myreg|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux7~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][24]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][24]~q\,
	combout => \inst6|myreg|Mux7~2_combout\);

-- Location: LCCOMB_X66_Y53_N16
\inst6|PR_DATA_2_S2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~21_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20)) # ((\inst6|myreg|Mux7~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(21) & (!\inst6|PR_INSTRUCTION\(20) & ((\inst6|myreg|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|PR_INSTRUCTION\(20),
	datac => \inst6|myreg|Mux7~0_combout\,
	datad => \inst6|myreg|Mux7~2_combout\,
	combout => \inst6|PR_DATA_2_S2~21_combout\);

-- Location: FF_X66_Y49_N25
\inst6|myreg|REGISTERS[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~24_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][24]~q\);

-- Location: LCCOMB_X66_Y49_N24
\inst6|myreg|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux7~3_combout\ = (\inst6|myreg|REGISTERS[3][24]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[3][24]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux7~3_combout\);

-- Location: LCCOMB_X66_Y53_N18
\inst6|PR_DATA_2_S2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~22_combout\ = (\inst6|PR_DATA_2_S2~21_combout\ & (((\inst6|myreg|Mux7~3_combout\) # (!\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_DATA_2_S2~21_combout\ & (\inst6|myreg|Mux7~1_combout\ & (\inst6|PR_INSTRUCTION\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux7~1_combout\,
	datab => \inst6|PR_DATA_2_S2~21_combout\,
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux7~3_combout\,
	combout => \inst6|PR_DATA_2_S2~22_combout\);

-- Location: LCCOMB_X63_Y50_N28
\inst6|PR_DATA_2_S2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~23_combout\ = (!\inst6|PR_INSTRUCTION\(12) & (\reset~input_o\ & \inst6|PR_DATA_2_S2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_2_S2~22_combout\,
	combout => \inst6|PR_DATA_2_S2~23_combout\);

-- Location: FF_X63_Y50_N29
\inst6|PR_DATA_2_S2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S2~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(24));

-- Location: LCCOMB_X63_Y50_N18
\inst6|oparand2_mux_haz|RESULT[24]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[24]~14_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_ALU_OUT_S3\(24)) # ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- (((\inst6|PR_DATA_2_S2\(24) & !\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(24),
	datab => \inst6|PR_DATA_2_S2\(24),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[24]~14_combout\);

-- Location: LCCOMB_X63_Y50_N12
\inst6|oparand2_mux_haz|RESULT[24]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[24]~15_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|oparand2_mux_haz|RESULT[24]~14_combout\ & ((\inst6|REG_WRITE_DATA_S5\(24)))) # (!\inst6|oparand2_mux_haz|RESULT[24]~14_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[24]~15_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[24]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[24]~15_combout\,
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(24),
	datad => \inst6|oparand2_mux_haz|RESULT[24]~14_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[24]~15_combout\);

-- Location: LCCOMB_X65_Y47_N10
\inst6|PR_DATA_2_S3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~7_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[24]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[24]~15_combout\,
	combout => \inst6|PR_DATA_2_S3~7_combout\);

-- Location: FF_X65_Y47_N11
\inst6|PR_DATA_2_S3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(24));

-- Location: LCCOMB_X65_Y47_N0
\inst2|memory_array~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~79_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_CACHE_OUT\(24))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_2_S3\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_DATA_CACHE_OUT\(24),
	datac => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datad => \inst6|PR_DATA_2_S3\(24),
	combout => \inst2|memory_array~79_combout\);

-- Location: LCCOMB_X60_Y44_N10
\inst2|memory_array[38][6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[38][6]~37_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_ALU_OUT_S3\(7) & (!\inst6|PR_ALU_OUT_S3\(6) & \inst2|DEBUG_WRITE_ACC~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|DEBUG_WRITE_ACC~combout\,
	combout => \inst2|memory_array[38][6]~37_combout\);

-- Location: LCCOMB_X56_Y44_N0
\inst2|memory_array[42][6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[42][6]~50_combout\ = ((\inst2|memory_array[38][6]~37_combout\ & \inst2|Decoder3~0_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[38][6]~37_combout\,
	datad => \inst2|Decoder3~0_combout\,
	combout => \inst2|memory_array[42][6]~50_combout\);

-- Location: FF_X53_Y42_N27
\inst2|memory_array[43][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[43][0]~q\);

-- Location: LCCOMB_X53_Y42_N28
\inst2|memory_array[59][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[59][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[59][0]~feeder_combout\);

-- Location: LCCOMB_X55_Y44_N18
\inst2|memory_array[56][2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[56][2]~46_combout\ = ((\inst2|memory_array[38][6]~37_combout\ & \inst2|Decoder3~1_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst2|memory_array[38][6]~37_combout\,
	datad => \inst2|Decoder3~1_combout\,
	combout => \inst2|memory_array[56][2]~46_combout\);

-- Location: FF_X53_Y42_N29
\inst2|memory_array[59][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[59][0]~feeder_combout\,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[59][0]~q\);

-- Location: LCCOMB_X53_Y42_N26
\inst2|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~2_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[59][0]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[43][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[43][0]~q\,
	datad => \inst2|memory_array[59][0]~q\,
	combout => \inst2|Mux31~2_combout\);

-- Location: LCCOMB_X59_Y44_N4
\inst2|memory_array[123][2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[123][2]~34_combout\ = ((\inst2|memory_array[107][3]~19_combout\ & \inst2|Decoder3~1_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|memory_array[107][3]~19_combout\,
	datac => \reset~input_o\,
	datad => \inst2|Decoder3~1_combout\,
	combout => \inst2|memory_array[123][2]~34_combout\);

-- Location: FF_X57_Y42_N25
\inst2|memory_array[123][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[123][0]~q\);

-- Location: LCCOMB_X56_Y42_N10
\inst2|memory_array[107][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[107][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[107][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y42_N4
\inst2|memory_array[107][3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[107][3]~20_combout\ = ((\inst2|memory_array[107][3]~19_combout\ & \inst2|Decoder3~0_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[107][3]~19_combout\,
	datab => \reset~input_o\,
	datad => \inst2|Decoder3~0_combout\,
	combout => \inst2|memory_array[107][3]~20_combout\);

-- Location: FF_X56_Y42_N11
\inst2|memory_array[107][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[107][0]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[107][0]~q\);

-- Location: LCCOMB_X57_Y42_N24
\inst2|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~3_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux31~2_combout\ & (\inst2|memory_array[123][0]~q\)) # (!\inst2|Mux31~2_combout\ & ((\inst2|memory_array[107][0]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux31~2_combout\,
	datac => \inst2|memory_array[123][0]~q\,
	datad => \inst2|memory_array[107][0]~q\,
	combout => \inst2|Mux31~3_combout\);

-- Location: LCCOMB_X59_Y42_N8
\inst2|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux31~3_combout\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux31~5_combout\,
	datab => \inst2|Mux31~3_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux31~6_combout\);

-- Location: FF_X59_Y42_N21
\inst2|memory_array[103][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[103][0]~q\);

-- Location: LCCOMB_X56_Y40_N12
\inst2|memory_array[55][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[55][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[55][0]~feeder_combout\);

-- Location: LCCOMB_X56_Y44_N10
\inst2|memory_array[54][3]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[54][3]~51_combout\ = ((\inst2|memory_array[38][6]~37_combout\ & \inst2|Decoder3~3_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|memory_array[38][6]~37_combout\,
	datad => \inst2|Decoder3~3_combout\,
	combout => \inst2|memory_array[54][3]~51_combout\);

-- Location: FF_X56_Y40_N13
\inst2|memory_array[55][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[55][0]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[55][0]~q\);

-- Location: LCCOMB_X56_Y44_N30
\inst2|memory_array[38][6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[38][6]~38_combout\ = ((\inst2|memory_array[38][6]~37_combout\ & \inst2|Decoder3~2_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[38][6]~37_combout\,
	datad => \inst2|Decoder3~2_combout\,
	combout => \inst2|memory_array[38][6]~38_combout\);

-- Location: FF_X56_Y43_N27
\inst2|memory_array[39][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[39][0]~q\);

-- Location: LCCOMB_X56_Y43_N26
\inst2|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~0_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[55][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[39][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[55][0]~q\,
	datac => \inst2|memory_array[39][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux31~0_combout\);

-- Location: LCCOMB_X59_Y42_N20
\inst2|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~1_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux31~0_combout\ & (\inst2|memory_array[119][0]~q\)) # (!\inst2|Mux31~0_combout\ & ((\inst2|memory_array[103][0]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[119][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[103][0]~q\,
	datad => \inst2|Mux31~0_combout\,
	combout => \inst2|Mux31~1_combout\);

-- Location: LCCOMB_X59_Y42_N10
\inst2|Mux31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~9_combout\ = (\inst2|Mux31~6_combout\ & ((\inst2|Mux31~8_combout\) # ((!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux31~6_combout\ & (((\inst6|PR_ALU_OUT_S3\(2) & \inst2|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux31~8_combout\,
	datab => \inst2|Mux31~6_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux31~1_combout\,
	combout => \inst2|Mux31~9_combout\);

-- Location: FF_X66_Y41_N15
\inst2|memory_array[251][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[251][0]~q\);

-- Location: LCCOMB_X65_Y41_N20
\inst2|memory_array[255][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[255][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[255][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y42_N18
\inst2|memory_array[255][0]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[255][0]~72_combout\ = ((\inst2|Decoder3~7_combout\ & \inst2|memory_array[231][5]~55_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst2|Decoder3~7_combout\,
	datad => \inst2|memory_array[231][5]~55_combout\,
	combout => \inst2|memory_array[255][0]~72_combout\);

-- Location: FF_X65_Y41_N21
\inst2|memory_array[255][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[255][0]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[255][0]~q\);

-- Location: LCCOMB_X66_Y41_N14
\inst2|Mux31~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~39_combout\ = (\inst2|Mux31~38_combout\ & (((\inst2|memory_array[255][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux31~38_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[251][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux31~38_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[251][0]~q\,
	datad => \inst2|memory_array[255][0]~q\,
	combout => \inst2|Mux31~39_combout\);

-- Location: LCCOMB_X67_Y43_N8
\inst2|memory_array[227][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[227][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[227][0]~feeder_combout\);

-- Location: FF_X67_Y43_N9
\inst2|memory_array[227][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[227][0]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[227][0]~q\);

-- Location: FF_X67_Y43_N3
\inst2|memory_array[231][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[231][0]~q\);

-- Location: LCCOMB_X67_Y43_N2
\inst2|Mux31~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~36_combout\ = (\inst2|Mux31~35_combout\ & (((\inst2|memory_array[231][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux31~35_combout\ & (\inst2|memory_array[227][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux31~35_combout\,
	datab => \inst2|memory_array[227][0]~q\,
	datac => \inst2|memory_array[231][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux31~36_combout\);

-- Location: FF_X65_Y44_N5
\inst2|memory_array[247][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[247][0]~q\);

-- Location: LCCOMB_X65_Y44_N6
\inst2|memory_array[243][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[243][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[243][0]~feeder_combout\);

-- Location: FF_X65_Y44_N7
\inst2|memory_array[243][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[243][0]~feeder_combout\,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[243][0]~q\);

-- Location: LCCOMB_X65_Y44_N4
\inst2|Mux31~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~34_combout\ = (\inst2|Mux31~33_combout\ & (((\inst2|memory_array[247][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst2|Mux31~33_combout\ & (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[243][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux31~33_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[247][0]~q\,
	datad => \inst2|memory_array[243][0]~q\,
	combout => \inst2|Mux31~34_combout\);

-- Location: LCCOMB_X67_Y43_N20
\inst2|Mux31~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux31~34_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux31~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux31~36_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux31~34_combout\,
	combout => \inst2|Mux31~37_combout\);

-- Location: LCCOMB_X67_Y43_N24
\inst2|memory_array[169][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[169][0]~2_combout\ = ((!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[169][0]~1_combout\ & \inst2|Decoder3~0_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[169][0]~1_combout\,
	datac => \reset~input_o\,
	datad => \inst2|Decoder3~0_combout\,
	combout => \inst2|memory_array[169][0]~2_combout\);

-- Location: FF_X68_Y41_N11
\inst2|memory_array[171][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[171][0]~q\);

-- Location: LCCOMB_X68_Y41_N20
\inst2|memory_array[175][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[175][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[175][0]~feeder_combout\);

-- Location: FF_X68_Y41_N21
\inst2|memory_array[175][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[175][0]~feeder_combout\,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[175][0]~q\);

-- Location: LCCOMB_X68_Y41_N10
\inst2|Mux31~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~31_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[175][0]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[171][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[171][0]~q\,
	datad => \inst2|memory_array[175][0]~q\,
	combout => \inst2|Mux31~31_combout\);

-- Location: LCCOMB_X63_Y42_N26
\inst2|memory_array[233][2]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[233][2]~57_combout\ = ((\inst2|memory_array[231][5]~55_combout\ & \inst2|Decoder3~0_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[231][5]~55_combout\,
	datac => \inst2|Decoder3~0_combout\,
	combout => \inst2|memory_array[233][2]~57_combout\);

-- Location: FF_X66_Y41_N17
\inst2|memory_array[235][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[235][0]~q\);

-- Location: LCCOMB_X66_Y41_N16
\inst2|Mux31~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~32_combout\ = (\inst2|Mux31~31_combout\ & ((\inst2|memory_array[239][0]~q\) # ((!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux31~31_combout\ & (((\inst2|memory_array[235][0]~q\ & \inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[239][0]~q\,
	datab => \inst2|Mux31~31_combout\,
	datac => \inst2|memory_array[235][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux31~32_combout\);

-- Location: LCCOMB_X67_Y43_N26
\inst2|Mux31~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~40_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux31~37_combout\ & (\inst2|Mux31~39_combout\)) # (!\inst2|Mux31~37_combout\ & ((\inst2|Mux31~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux31~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux31~39_combout\,
	datac => \inst2|Mux31~37_combout\,
	datad => \inst2|Mux31~32_combout\,
	combout => \inst2|Mux31~40_combout\);

-- Location: FF_X55_Y39_N5
\inst2|memory_array[95][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[95][0]~q\);

-- Location: LCCOMB_X53_Y43_N2
\inst2|memory_array[31][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[31][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[31][0]~feeder_combout\);

-- Location: LCCOMB_X60_Y44_N12
\inst2|memory_array[14][6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[14][6]~39_combout\ = (!\inst6|PR_ALU_OUT_S3\(5) & (!\inst6|PR_ALU_OUT_S3\(7) & (!\inst6|PR_ALU_OUT_S3\(6) & \inst2|DEBUG_WRITE_ACC~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|DEBUG_WRITE_ACC~combout\,
	combout => \inst2|memory_array[14][6]~39_combout\);

-- Location: LCCOMB_X55_Y44_N12
\inst2|memory_array[30][6]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[30][6]~52_combout\ = ((\inst2|memory_array[14][6]~39_combout\ & \inst2|Decoder3~7_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|memory_array[14][6]~39_combout\,
	datac => \reset~input_o\,
	datad => \inst2|Decoder3~7_combout\,
	combout => \inst2|memory_array[30][6]~52_combout\);

-- Location: FF_X53_Y43_N3
\inst2|memory_array[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[31][0]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[31][0]~q\);

-- Location: LCCOMB_X55_Y44_N28
\inst2|memory_array[26][6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[26][6]~44_combout\ = ((\inst2|memory_array[14][6]~39_combout\ & \inst2|Decoder3~1_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|memory_array[14][6]~39_combout\,
	datac => \reset~input_o\,
	datad => \inst2|Decoder3~1_combout\,
	combout => \inst2|memory_array[26][6]~44_combout\);

-- Location: FF_X53_Y39_N31
\inst2|memory_array[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[27][0]~q\);

-- Location: LCCOMB_X53_Y39_N30
\inst2|Mux31~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~27_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[31][0]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[27][0]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[31][0]~q\,
	datac => \inst2|memory_array[27][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux31~27_combout\);

-- Location: LCCOMB_X55_Y39_N4
\inst2|Mux31~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~28_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux31~27_combout\ & ((\inst2|memory_array[95][0]~q\))) # (!\inst2|Mux31~27_combout\ & (\inst2|memory_array[91][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux31~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[91][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[95][0]~q\,
	datad => \inst2|Mux31~27_combout\,
	combout => \inst2|Mux31~28_combout\);

-- Location: LCCOMB_X57_Y37_N26
\inst2|memory_array[70][7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[70][7]~30_combout\ = ((\inst2|memory_array[85][4]~24_combout\ & \inst2|Decoder3~2_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[85][4]~24_combout\,
	datad => \inst2|Decoder3~2_combout\,
	combout => \inst2|memory_array[70][7]~30_combout\);

-- Location: FF_X57_Y37_N29
\inst2|memory_array[71][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[71][0]~q\);

-- Location: LCCOMB_X59_Y44_N26
\inst2|memory_array[0][2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[0][2]~49_combout\ = ((\inst2|memory_array[14][6]~39_combout\ & \inst2|Decoder3~4_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|memory_array[14][6]~39_combout\,
	datac => \reset~input_o\,
	datad => \inst2|Decoder3~4_combout\,
	combout => \inst2|memory_array[0][2]~49_combout\);

-- Location: FF_X58_Y38_N19
\inst2|memory_array[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[3][0]~q\);

-- Location: LCCOMB_X58_Y38_N18
\inst2|Mux31~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~24_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[7][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[7][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[3][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux31~24_combout\);

-- Location: LCCOMB_X57_Y37_N28
\inst2|Mux31~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~25_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux31~24_combout\ & ((\inst2|memory_array[71][0]~q\))) # (!\inst2|Mux31~24_combout\ & (\inst2|memory_array[67][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux31~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[67][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[71][0]~q\,
	datad => \inst2|Mux31~24_combout\,
	combout => \inst2|Mux31~25_combout\);

-- Location: LCCOMB_X57_Y37_N2
\inst2|Mux31~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux31~23_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux31~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux31~23_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux31~25_combout\,
	combout => \inst2|Mux31~26_combout\);

-- Location: LCCOMB_X56_Y39_N10
\inst2|Mux31~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~29_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux31~26_combout\ & ((\inst2|Mux31~28_combout\))) # (!\inst2|Mux31~26_combout\ & (\inst2|Mux31~21_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux31~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux31~21_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux31~28_combout\,
	datad => \inst2|Mux31~26_combout\,
	combout => \inst2|Mux31~29_combout\);

-- Location: FF_X53_Y41_N19
\inst2|memory_array[151][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[151][0]~q\);

-- Location: LCCOMB_X53_Y41_N16
\inst2|memory_array[159][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[159][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[159][0]~feeder_combout\);

-- Location: FF_X53_Y41_N17
\inst2|memory_array[159][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[159][0]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[159][0]~q\);

-- Location: LCCOMB_X53_Y41_N18
\inst2|Mux31~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~17_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[159][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[151][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[151][0]~q\,
	datad => \inst2|memory_array[159][0]~q\,
	combout => \inst2|Mux31~17_combout\);

-- Location: LCCOMB_X59_Y40_N16
\inst2|memory_array[221][4]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[221][4]~64_combout\ = ((\inst2|memory_array[219][1]~60_combout\ & \inst2|Decoder3~7_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|memory_array[219][1]~60_combout\,
	datad => \inst2|Decoder3~7_combout\,
	combout => \inst2|memory_array[221][4]~64_combout\);

-- Location: FF_X56_Y41_N31
\inst2|memory_array[223][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[223][0]~q\);

-- Location: LCCOMB_X56_Y41_N30
\inst2|Mux31~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~18_combout\ = (\inst2|Mux31~17_combout\ & (((\inst2|memory_array[223][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux31~17_combout\ & (\inst2|memory_array[215][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[215][0]~q\,
	datab => \inst2|Mux31~17_combout\,
	datac => \inst2|memory_array[223][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux31~18_combout\);

-- Location: LCCOMB_X62_Y37_N20
\inst2|memory_array[199][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[199][0]~feeder_combout\ = \inst2|memory_array~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~79_combout\,
	combout => \inst2|memory_array[199][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y40_N2
\inst2|memory_array[198][6]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[198][6]~65_combout\ = ((\inst2|memory_array[219][1]~60_combout\ & \inst2|Decoder3~2_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[219][1]~60_combout\,
	datac => \inst2|Decoder3~2_combout\,
	datad => \reset~input_o\,
	combout => \inst2|memory_array[198][6]~65_combout\);

-- Location: FF_X62_Y37_N21
\inst2|memory_array[199][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[199][0]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[199][0]~q\);

-- Location: LCCOMB_X59_Y41_N0
\inst2|memory_array[204][1]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[204][1]~68_combout\ = ((\inst2|memory_array[219][1]~60_combout\ & \inst2|Decoder3~6_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|memory_array[219][1]~60_combout\,
	datad => \inst2|Decoder3~6_combout\,
	combout => \inst2|memory_array[204][1]~68_combout\);

-- Location: FF_X62_Y37_N23
\inst2|memory_array[207][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~79_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[207][0]~q\);

-- Location: LCCOMB_X62_Y37_N22
\inst2|Mux31~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~13_combout\ = (\inst2|Mux31~12_combout\ & (((\inst2|memory_array[207][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux31~12_combout\ & (\inst2|memory_array[199][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux31~12_combout\,
	datab => \inst2|memory_array[199][0]~q\,
	datac => \inst2|memory_array[207][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux31~13_combout\);

-- Location: LCCOMB_X62_Y37_N28
\inst2|Mux31~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~16_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux31~13_combout\) # (\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux31~15_combout\ & ((!\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux31~15_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux31~13_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux31~16_combout\);

-- Location: LCCOMB_X62_Y37_N14
\inst2|Mux31~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~19_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux31~16_combout\ & ((\inst2|Mux31~18_combout\))) # (!\inst2|Mux31~16_combout\ & (\inst2|Mux31~11_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux31~11_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux31~18_combout\,
	datad => \inst2|Mux31~16_combout\,
	combout => \inst2|Mux31~19_combout\);

-- Location: LCCOMB_X63_Y43_N24
\inst2|Mux31~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~30_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux31~19_combout\) # (\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux31~29_combout\ & ((!\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux31~29_combout\,
	datac => \inst2|Mux31~19_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux31~30_combout\);

-- Location: LCCOMB_X63_Y43_N16
\inst2|Mux31~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux31~41_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux31~30_combout\ & ((\inst2|Mux31~40_combout\))) # (!\inst2|Mux31~30_combout\ & (\inst2|Mux31~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux31~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux31~9_combout\,
	datac => \inst2|Mux31~40_combout\,
	datad => \inst2|Mux31~30_combout\,
	combout => \inst2|Mux31~41_combout\);

-- Location: FF_X63_Y43_N17
\inst2|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux31~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(24));

-- Location: LCCOMB_X63_Y47_N6
\inst6|PR_DATA_CACHE_OUT~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~7_combout\ = (\reset~input_o\ & \inst2|readdata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst2|readdata\(24),
	combout => \inst6|PR_DATA_CACHE_OUT~7_combout\);

-- Location: FF_X63_Y47_N7
\inst6|PR_DATA_CACHE_OUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(24));

-- Location: LCCOMB_X58_Y51_N28
\inst6|PR_ALU_OUT_S3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~9_combout\ = (\reset~input_o\ & \inst6|myAlu|Mux7~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|myAlu|Mux7~4_combout\,
	combout => \inst6|PR_ALU_OUT_S3~9_combout\);

-- Location: FF_X58_Y51_N29
\inst6|PR_ALU_OUT_S3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(24));

-- Location: LCCOMB_X63_Y47_N22
\inst6|PR_ALU_OUT_S4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~7_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_ALU_OUT_S3\(24),
	combout => \inst6|PR_ALU_OUT_S4~7_combout\);

-- Location: FF_X63_Y47_N13
\inst6|PR_ALU_OUT_S4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(24));

-- Location: LCCOMB_X63_Y47_N12
\inst6|regWriteSelMUX|RESULT[24]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[24]~14_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(24)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(24),
	datac => \inst6|PR_ALU_OUT_S4\(24),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[24]~14_combout\);

-- Location: LCCOMB_X63_Y47_N28
\inst6|regWriteSelMUX|RESULT[24]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[24]~15_combout\ = (\inst6|regWriteSelMUX|RESULT[24]~14_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(24),
	datad => \inst6|regWriteSelMUX|RESULT[24]~14_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[24]~15_combout\);

-- Location: FF_X63_Y50_N13
\inst6|REG_WRITE_DATA_S5[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[24]~15_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(24));

-- Location: LCCOMB_X62_Y50_N8
\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~4_combout\ = (\inst6|REG_READ_ADDR1_S2\(3)) # ((\inst6|REG_READ_ADDR1_S2\(2) $ (\inst6|PR_REGISTER_WRITE_ADDR_S4\(2))) # (!\inst6|PR_REG_WRITE_EN_S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_READ_ADDR1_S2\(3),
	datab => \inst6|REG_READ_ADDR1_S2\(2),
	datac => \inst6|PR_REGISTER_WRITE_ADDR_S4\(2),
	datad => \inst6|PR_REG_WRITE_EN_S4~q\,
	combout => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~4_combout\);

-- Location: LCCOMB_X62_Y50_N24
\inst6|myStage3Fowarding|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|always0~1_combout\ = (\inst6|PR_REG_WRITE_EN_S3~q\ & (!\inst6|REG_READ_ADDR1_S2\(3) & (\inst6|REG_READ_ADDR1_S2\(2) $ (!\inst6|PR_REGISTER_WRITE_ADDR_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_READ_ADDR1_S2\(2),
	datab => \inst6|PR_REGISTER_WRITE_ADDR_S3\(2),
	datac => \inst6|PR_REG_WRITE_EN_S3~q\,
	datad => \inst6|REG_READ_ADDR1_S2\(3),
	combout => \inst6|myStage3Fowarding|always0~1_combout\);

-- Location: LCCOMB_X62_Y50_N26
\inst6|myStage3Fowarding|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|always0~0_combout\ = (\inst6|PR_REGISTER_WRITE_ADDR_S3\(1) & (\inst6|REG_READ_ADDR1_S2\(1) & (\inst6|REG_READ_ADDR1_S2\(0) $ (!\inst6|PR_REGISTER_WRITE_ADDR_S3\(0))))) # (!\inst6|PR_REGISTER_WRITE_ADDR_S3\(1) & 
-- (!\inst6|REG_READ_ADDR1_S2\(1) & (\inst6|REG_READ_ADDR1_S2\(0) $ (!\inst6|PR_REGISTER_WRITE_ADDR_S3\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REGISTER_WRITE_ADDR_S3\(1),
	datab => \inst6|REG_READ_ADDR1_S2\(0),
	datac => \inst6|REG_READ_ADDR1_S2\(1),
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S3\(0),
	combout => \inst6|myStage3Fowarding|always0~0_combout\);

-- Location: LCCOMB_X62_Y50_N2
\inst6|myStage3Fowarding|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|always0~2_combout\ = (\inst6|myStage3Fowarding|always0~1_combout\ & \inst6|myStage3Fowarding|always0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myStage3Fowarding|always0~1_combout\,
	datad => \inst6|myStage3Fowarding|always0~0_combout\,
	combout => \inst6|myStage3Fowarding|always0~2_combout\);

-- Location: LCCOMB_X62_Y50_N16
\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ = (!\inst6|myStage3Fowarding|always0~2_combout\ & ((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~2_combout\) # ((!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\ & 
-- !\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\,
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~2_combout\,
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~4_combout\,
	datad => \inst6|myStage3Fowarding|always0~2_combout\,
	combout => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\);

-- Location: LCCOMB_X62_Y50_N22
\inst6|oparand1_mux_haz|RESULT[24]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[24]~14_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_ALU_OUT_S3\(24)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|PR_DATA_1_S2\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(24),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(24),
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[24]~14_combout\);

-- Location: LCCOMB_X63_Y50_N26
\inst6|oparand1_mux_haz|RESULT[24]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[24]~15_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|oparand1_mux_haz|RESULT[24]~14_combout\ & (\inst6|REG_WRITE_DATA_S5\(24))) # (!\inst6|oparand1_mux_haz|RESULT[24]~14_combout\ & 
-- ((\inst6|regWriteSelMUX|RESULT[24]~15_combout\))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[24]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datab => \inst6|REG_WRITE_DATA_S5\(24),
	datac => \inst6|regWriteSelMUX|RESULT[24]~15_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[24]~14_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[24]~15_combout\);

-- Location: LCCOMB_X60_Y54_N2
\inst6|oparand1_mux|RESULT[24]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[24]~7_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(24))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[24]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S2\(24),
	datac => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[24]~15_combout\,
	combout => \inst6|oparand1_mux|RESULT[24]~7_combout\);

-- Location: FF_X58_Y48_N27
\inst6|PR_IMMEDIATE_SELECT_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_IMMEDIATE_SELECT_OUT~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(22));

-- Location: LCCOMB_X63_Y50_N20
\inst6|oparand2_mux|RESULT[24]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[24]~7_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(22))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[24]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datab => \inst6|PR_IMMEDIATE_SELECT_OUT\(22),
	datad => \inst6|oparand2_mux_haz|RESULT[24]~15_combout\,
	combout => \inst6|oparand2_mux|RESULT[24]~7_combout\);

-- Location: LCCOMB_X58_Y51_N24
\inst6|myAlu|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux7~2_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand1_mux|RESULT[24]~7_combout\ & \inst6|oparand2_mux|RESULT[24]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|oparand1_mux|RESULT[24]~7_combout\,
	datad => \inst6|oparand2_mux|RESULT[24]~7_combout\,
	combout => \inst6|myAlu|Mux7~2_combout\);

-- Location: LCCOMB_X59_Y52_N30
\inst6|myAlu|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux0~3_combout\ = (!\inst6|PR_ALU_SELECT\(1) & (!\inst6|oparand2_mux|RESULT[4]~27_combout\ & !\inst6|myAlu|ShiftRight0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	datad => \inst6|myAlu|ShiftRight0~8_combout\,
	combout => \inst6|myAlu|Mux0~3_combout\);

-- Location: LCCOMB_X58_Y51_N8
\inst6|myAlu|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux7~3_combout\ = (\inst6|myAlu|Mux7~2_combout\) # ((\inst6|myAlu|ShiftRight0~32_combout\ & (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & \inst6|myAlu|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~32_combout\,
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|myAlu|Mux7~2_combout\,
	datad => \inst6|myAlu|Mux0~3_combout\,
	combout => \inst6|myAlu|Mux7~3_combout\);

-- Location: LCCOMB_X57_Y48_N24
\inst6|PR_PC_S2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~2_combout\ = (\inst6|PR_PC_S1\(29) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S1\(29),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S2~2_combout\);

-- Location: FF_X57_Y48_N25
\inst6|PR_PC_S2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(29));

-- Location: LCCOMB_X57_Y48_N22
\inst6|PR_PC_S3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~2_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S2\(29),
	combout => \inst6|PR_PC_S3~2_combout\);

-- Location: FF_X57_Y48_N23
\inst6|PR_PC_S3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(29));

-- Location: LCCOMB_X57_Y48_N28
\inst6|PR_PC_S4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~2_combout\ = (\inst6|PR_PC_S3\(29) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_PC_S3\(29),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S4~2_combout\);

-- Location: FF_X57_Y48_N27
\inst6|PR_PC_S4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(29));

-- Location: LCCOMB_X65_Y52_N6
\inst6|myreg|REGISTERS~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~19_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[29]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[29]~5_combout\,
	combout => \inst6|myreg|REGISTERS~19_combout\);

-- Location: FF_X67_Y52_N17
\inst6|myreg|REGISTERS[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~19_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][29]~q\);

-- Location: LCCOMB_X67_Y52_N16
\inst6|myreg|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux2~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][29]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][29]~q\,
	combout => \inst6|myreg|Mux2~2_combout\);

-- Location: LCCOMB_X65_Y52_N0
\inst6|PR_DATA_2_S2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~6_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20) & (\inst6|myreg|Mux2~1_combout\)) # (!\inst6|PR_INSTRUCTION\(20) & 
-- ((\inst6|myreg|Mux2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux2~1_combout\,
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux2~2_combout\,
	combout => \inst6|PR_DATA_2_S2~6_combout\);

-- Location: FF_X66_Y52_N11
\inst6|myreg|REGISTERS[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~19_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][29]~q\);

-- Location: LCCOMB_X66_Y52_N10
\inst6|myreg|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux2~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][29]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][29]~q\,
	combout => \inst6|myreg|Mux2~3_combout\);

-- Location: FF_X68_Y52_N23
\inst6|myreg|REGISTERS[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~19_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][29]~q\);

-- Location: LCCOMB_X68_Y52_N22
\inst6|myreg|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux2~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][29]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[2][29]~q\,
	combout => \inst6|myreg|Mux2~0_combout\);

-- Location: LCCOMB_X65_Y52_N26
\inst6|PR_DATA_2_S2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~7_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_DATA_2_S2~6_combout\ & (\inst6|myreg|Mux2~3_combout\)) # (!\inst6|PR_DATA_2_S2~6_combout\ & ((\inst6|myreg|Mux2~0_combout\))))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (\inst6|PR_DATA_2_S2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|PR_DATA_2_S2~6_combout\,
	datac => \inst6|myreg|Mux2~3_combout\,
	datad => \inst6|myreg|Mux2~0_combout\,
	combout => \inst6|PR_DATA_2_S2~7_combout\);

-- Location: LCCOMB_X65_Y48_N6
\inst6|PR_DATA_2_S2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~8_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~7_combout\,
	combout => \inst6|PR_DATA_2_S2~8_combout\);

-- Location: FF_X58_Y48_N17
\inst6|PR_DATA_2_S2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(29));

-- Location: LCCOMB_X58_Y48_N2
\inst6|oparand2_mux_haz|RESULT[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[29]~4_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|regWriteSelMUX|RESULT[29]~5_combout\) # ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|PR_DATA_2_S2\(29) & !\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[29]~5_combout\,
	datab => \inst6|PR_DATA_2_S2\(29),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[29]~4_combout\);

-- Location: LCCOMB_X58_Y48_N4
\inst6|oparand2_mux_haz|RESULT[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[29]~5_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|oparand2_mux_haz|RESULT[29]~4_combout\ & ((\inst6|REG_WRITE_DATA_S5\(29)))) # (!\inst6|oparand2_mux_haz|RESULT[29]~4_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(29))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[29]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(29),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(29),
	datad => \inst6|oparand2_mux_haz|RESULT[29]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[29]~5_combout\);

-- Location: LCCOMB_X58_Y48_N26
\inst6|oparand2_mux|RESULT[29]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[29]~2_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(22))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[29]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|PR_IMMEDIATE_SELECT_OUT\(22),
	datad => \inst6|oparand2_mux_haz|RESULT[29]~5_combout\,
	combout => \inst6|oparand2_mux|RESULT[29]~2_combout\);

-- Location: LCCOMB_X59_Y50_N24
\inst6|myAlu|INTER_ADD[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[28]~56_combout\ = ((\inst6|oparand1_mux|RESULT[28]~3_combout\ $ (\inst6|oparand2_mux|RESULT[28]~3_combout\ $ (!\inst6|myAlu|INTER_ADD[27]~55\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[28]~57\ = CARRY((\inst6|oparand1_mux|RESULT[28]~3_combout\ & ((\inst6|oparand2_mux|RESULT[28]~3_combout\) # (!\inst6|myAlu|INTER_ADD[27]~55\))) # (!\inst6|oparand1_mux|RESULT[28]~3_combout\ & 
-- (\inst6|oparand2_mux|RESULT[28]~3_combout\ & !\inst6|myAlu|INTER_ADD[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[28]~3_combout\,
	datab => \inst6|oparand2_mux|RESULT[28]~3_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[27]~55\,
	combout => \inst6|myAlu|INTER_ADD[28]~56_combout\,
	cout => \inst6|myAlu|INTER_ADD[28]~57\);

-- Location: LCCOMB_X59_Y50_N26
\inst6|myAlu|INTER_ADD[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[29]~58_combout\ = (\inst6|oparand1_mux|RESULT[29]~2_combout\ & ((\inst6|oparand2_mux|RESULT[29]~2_combout\ & (\inst6|myAlu|INTER_ADD[28]~57\ & VCC)) # (!\inst6|oparand2_mux|RESULT[29]~2_combout\ & 
-- (!\inst6|myAlu|INTER_ADD[28]~57\)))) # (!\inst6|oparand1_mux|RESULT[29]~2_combout\ & ((\inst6|oparand2_mux|RESULT[29]~2_combout\ & (!\inst6|myAlu|INTER_ADD[28]~57\)) # (!\inst6|oparand2_mux|RESULT[29]~2_combout\ & ((\inst6|myAlu|INTER_ADD[28]~57\) # 
-- (GND)))))
-- \inst6|myAlu|INTER_ADD[29]~59\ = CARRY((\inst6|oparand1_mux|RESULT[29]~2_combout\ & (!\inst6|oparand2_mux|RESULT[29]~2_combout\ & !\inst6|myAlu|INTER_ADD[28]~57\)) # (!\inst6|oparand1_mux|RESULT[29]~2_combout\ & ((!\inst6|myAlu|INTER_ADD[28]~57\) # 
-- (!\inst6|oparand2_mux|RESULT[29]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[29]~2_combout\,
	datab => \inst6|oparand2_mux|RESULT[29]~2_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[28]~57\,
	combout => \inst6|myAlu|INTER_ADD[29]~58_combout\,
	cout => \inst6|myAlu|INTER_ADD[29]~59\);

-- Location: LCCOMB_X57_Y48_N0
\inst6|PR_ALU_OUT_S3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~4_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux2~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux2~1_combout\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|INTER_ADD[29]~58_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S3~4_combout\);

-- Location: FF_X57_Y48_N1
\inst6|PR_ALU_OUT_S3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(29));

-- Location: LCCOMB_X57_Y48_N8
\inst6|PR_ALU_OUT_S4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~2_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(29),
	combout => \inst6|PR_ALU_OUT_S4~2_combout\);

-- Location: FF_X57_Y48_N7
\inst6|PR_ALU_OUT_S4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(29));

-- Location: LCCOMB_X57_Y48_N6
\inst6|regWriteSelMUX|RESULT[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[29]~4_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(29)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(29),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_ALU_OUT_S4\(29),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[29]~4_combout\);

-- Location: LCCOMB_X57_Y48_N26
\inst6|regWriteSelMUX|RESULT[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[29]~5_combout\ = (\inst6|regWriteSelMUX|RESULT[29]~4_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(29),
	datad => \inst6|regWriteSelMUX|RESULT[29]~4_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[29]~5_combout\);

-- Location: FF_X58_Y48_N5
\inst6|REG_WRITE_DATA_S5[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[29]~5_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(29));

-- Location: LCCOMB_X67_Y50_N28
\inst6|myreg|REGISTERS[5][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][29]~feeder_combout\ = \inst6|myreg|REGISTERS~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~19_combout\,
	combout => \inst6|myreg|REGISTERS[5][29]~feeder_combout\);

-- Location: LCCOMB_X68_Y50_N8
\inst6|myreg|REGISTERS[5][19]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][19]~2_combout\ = ((\inst6|myreg|REGISTERS[5][19]~1_combout\ & (\inst6|PR_REGISTER_WRITE_ADDR_S4\(0) & !\inst6|PR_REGISTER_WRITE_ADDR_S4\(1)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][19]~1_combout\,
	datab => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0),
	datac => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1),
	datad => \reset~input_o\,
	combout => \inst6|myreg|REGISTERS[5][19]~2_combout\);

-- Location: FF_X67_Y50_N29
\inst6|myreg|REGISTERS[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[5][29]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][29]~q\);

-- Location: LCCOMB_X68_Y50_N10
\inst6|myreg|REGISTERS[7][6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][6]~5_combout\ = ((\inst6|myreg|REGISTERS[5][19]~1_combout\ & (\inst6|PR_REGISTER_WRITE_ADDR_S4\(0) & \inst6|PR_REGISTER_WRITE_ADDR_S4\(1)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][19]~1_combout\,
	datab => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0),
	datac => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1),
	datad => \reset~input_o\,
	combout => \inst6|myreg|REGISTERS[7][6]~5_combout\);

-- Location: FF_X67_Y51_N1
\inst6|myreg|REGISTERS[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~19_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][29]~q\);

-- Location: LCCOMB_X66_Y52_N20
\inst6|myreg|REGISTERS[6][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][29]~feeder_combout\ = \inst6|myreg|REGISTERS~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~19_combout\,
	combout => \inst6|myreg|REGISTERS[6][29]~feeder_combout\);

-- Location: LCCOMB_X68_Y50_N6
\inst6|myreg|REGISTERS[6][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][7]~3_combout\ = ((\inst6|myreg|REGISTERS[5][19]~1_combout\ & (!\inst6|PR_REGISTER_WRITE_ADDR_S4\(0) & \inst6|PR_REGISTER_WRITE_ADDR_S4\(1)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][19]~1_combout\,
	datab => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0),
	datac => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1),
	datad => \reset~input_o\,
	combout => \inst6|myreg|REGISTERS[6][7]~3_combout\);

-- Location: FF_X66_Y52_N21
\inst6|myreg|REGISTERS[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][29]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][29]~q\);

-- Location: LCCOMB_X68_Y50_N24
\inst6|myreg|REGISTERS[4][29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[4][29]~4_combout\ = ((\inst6|myreg|REGISTERS[5][19]~1_combout\ & (!\inst6|PR_REGISTER_WRITE_ADDR_S4\(0) & !\inst6|PR_REGISTER_WRITE_ADDR_S4\(1)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][19]~1_combout\,
	datab => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0),
	datac => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1),
	datad => \reset~input_o\,
	combout => \inst6|myreg|REGISTERS[4][29]~4_combout\);

-- Location: FF_X66_Y51_N21
\inst6|myreg|REGISTERS[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~19_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][29]~q\);

-- Location: LCCOMB_X66_Y51_N20
\inst6|PR_DATA_1_S2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~11_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][29]~q\) # ((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & (((\inst6|myreg|REGISTERS[4][29]~q\ & !\inst6|PR_INSTRUCTION\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|myreg|REGISTERS[6][29]~q\,
	datac => \inst6|myreg|REGISTERS[4][29]~q\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~11_combout\);

-- Location: LCCOMB_X67_Y51_N0
\inst6|PR_DATA_1_S2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~12_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~11_combout\ & ((\inst6|myreg|REGISTERS[7][29]~q\))) # (!\inst6|PR_DATA_1_S2~11_combout\ & (\inst6|myreg|REGISTERS[5][29]~q\)))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[5][29]~q\,
	datac => \inst6|myreg|REGISTERS[7][29]~q\,
	datad => \inst6|PR_DATA_1_S2~11_combout\,
	combout => \inst6|PR_DATA_1_S2~12_combout\);

-- Location: LCCOMB_X65_Y52_N4
\inst6|PR_DATA_1_S2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~13_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux2~1_combout\)) # (!\inst6|PR_INSTRUCTION\(15) & 
-- ((\inst6|myreg|Mux2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux2~1_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|Mux2~2_combout\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~13_combout\);

-- Location: LCCOMB_X65_Y52_N14
\inst6|PR_DATA_1_S2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~14_combout\ = (\inst6|PR_DATA_1_S2~13_combout\ & (((\inst6|myreg|Mux2~3_combout\) # (!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~13_combout\ & (\inst6|myreg|Mux2~0_combout\ & ((\inst6|PR_INSTRUCTION\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux2~0_combout\,
	datab => \inst6|myreg|Mux2~3_combout\,
	datac => \inst6|PR_DATA_1_S2~13_combout\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~14_combout\);

-- Location: LCCOMB_X66_Y52_N28
\inst6|PR_DATA_1_S2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~15_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~12_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2~12_combout\,
	datac => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datad => \inst6|PR_DATA_1_S2~14_combout\,
	combout => \inst6|PR_DATA_1_S2~15_combout\);

-- Location: FF_X58_Y48_N9
\inst6|PR_DATA_1_S2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(29));

-- Location: LCCOMB_X58_Y48_N22
\inst6|oparand1_mux_haz|RESULT[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[29]~4_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|regWriteSelMUX|RESULT[29]~5_combout\) # ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|PR_DATA_1_S2\(29) & !\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[29]~5_combout\,
	datab => \inst6|PR_DATA_1_S2\(29),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[29]~4_combout\);

-- Location: LCCOMB_X58_Y48_N18
\inst6|oparand1_mux_haz|RESULT[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[29]~5_combout\ = (\inst6|oparand1_mux_haz|RESULT[29]~4_combout\ & (((\inst6|REG_WRITE_DATA_S5\(29)) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|oparand1_mux_haz|RESULT[29]~4_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(29) & ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(29),
	datab => \inst6|REG_WRITE_DATA_S5\(29),
	datac => \inst6|oparand1_mux_haz|RESULT[29]~4_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[29]~5_combout\);

-- Location: LCCOMB_X58_Y48_N30
\inst6|oparand1_mux|RESULT[29]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[29]~2_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(29))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[29]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(29),
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[29]~5_combout\,
	combout => \inst6|oparand1_mux|RESULT[29]~2_combout\);

-- Location: LCCOMB_X58_Y48_N28
\inst6|oparand1_mux_haz|RESULT[28]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[28]~6_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_ALU_OUT_S3\(28)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|PR_DATA_1_S2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(28),
	datab => \inst6|PR_ALU_OUT_S3\(28),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[28]~6_combout\);

-- Location: LCCOMB_X58_Y48_N20
\inst6|oparand1_mux_haz|RESULT[28]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[28]~7_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|oparand1_mux_haz|RESULT[28]~6_combout\ & (\inst6|REG_WRITE_DATA_S5\(28))) # (!\inst6|oparand1_mux_haz|RESULT[28]~6_combout\ & 
-- ((\inst6|regWriteSelMUX|RESULT[28]~7_combout\))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[28]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(28),
	datab => \inst6|regWriteSelMUX|RESULT[28]~7_combout\,
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[28]~6_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[28]~7_combout\);

-- Location: LCCOMB_X58_Y48_N16
\inst6|oparand1_mux|RESULT[28]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[28]~3_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(28))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[28]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(28),
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[28]~7_combout\,
	combout => \inst6|oparand1_mux|RESULT[28]~3_combout\);

-- Location: LCCOMB_X57_Y51_N28
\inst6|myAlu|ShiftRight0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~15_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[29]~2_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[28]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[29]~2_combout\,
	datad => \inst6|oparand1_mux|RESULT[28]~3_combout\,
	combout => \inst6|myAlu|ShiftRight0~15_combout\);

-- Location: LCCOMB_X66_Y48_N30
\inst6|PR_PC_S3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~5_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_PC_S2\(26),
	combout => \inst6|PR_PC_S3~5_combout\);

-- Location: FF_X66_Y48_N31
\inst6|PR_PC_S3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(26));

-- Location: LCCOMB_X66_Y48_N0
\inst6|PR_PC_S4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~5_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_PC_S3\(26),
	combout => \inst6|PR_PC_S4~5_combout\);

-- Location: FF_X63_Y48_N5
\inst6|PR_PC_S4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(26));

-- Location: LCCOMB_X63_Y48_N16
\inst6|PR_DATA_2_S3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~5_combout\ = (\inst6|oparand2_mux_haz|RESULT[26]~11_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[26]~11_combout\,
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~5_combout\);

-- Location: FF_X63_Y48_N17
\inst6|PR_DATA_2_S3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(26));

-- Location: LCCOMB_X63_Y48_N14
\inst2|memory_array~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~77_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(26)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datab => \inst6|PR_DATA_2_S3\(26),
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_CACHE_OUT\(26),
	combout => \inst2|memory_array~77_combout\);

-- Location: FF_X55_Y45_N23
\inst2|memory_array[191][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[191][2]~q\);

-- Location: LCCOMB_X55_Y45_N20
\inst2|memory_array[187][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[187][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[187][2]~feeder_combout\);

-- Location: FF_X55_Y45_N21
\inst2|memory_array[187][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[187][2]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[187][2]~q\);

-- Location: LCCOMB_X55_Y45_N22
\inst2|Mux29~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~18_combout\ = (\inst2|Mux29~17_combout\ & (((\inst2|memory_array[191][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux29~17_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[187][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~17_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[191][2]~q\,
	datad => \inst2|memory_array[187][2]~q\,
	combout => \inst2|Mux29~18_combout\);

-- Location: LCCOMB_X67_Y46_N2
\inst2|memory_array[171][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[171][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[171][2]~feeder_combout\);

-- Location: FF_X67_Y46_N3
\inst2|memory_array[171][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[171][2]~feeder_combout\,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[171][2]~q\);

-- Location: FF_X67_Y46_N13
\inst2|memory_array[175][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[175][2]~q\);

-- Location: FF_X55_Y46_N13
\inst2|memory_array[43][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[43][2]~q\);

-- Location: LCCOMB_X56_Y47_N24
\inst2|memory_array[47][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[47][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[47][2]~feeder_combout\);

-- Location: LCCOMB_X55_Y44_N6
\inst2|memory_array[46][6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[46][6]~42_combout\ = ((\inst2|memory_array[38][6]~37_combout\ & \inst2|Decoder3~6_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst2|memory_array[38][6]~37_combout\,
	datad => \inst2|Decoder3~6_combout\,
	combout => \inst2|memory_array[46][6]~42_combout\);

-- Location: FF_X56_Y47_N25
\inst2|memory_array[47][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[47][2]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[47][2]~q\);

-- Location: LCCOMB_X55_Y46_N12
\inst2|Mux29~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~10_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[47][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[43][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[43][2]~q\,
	datad => \inst2|memory_array[47][2]~q\,
	combout => \inst2|Mux29~10_combout\);

-- Location: LCCOMB_X67_Y46_N12
\inst2|Mux29~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~11_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux29~10_combout\ & ((\inst2|memory_array[175][2]~q\))) # (!\inst2|Mux29~10_combout\ & (\inst2|memory_array[171][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[171][2]~q\,
	datac => \inst2|memory_array[175][2]~q\,
	datad => \inst2|Mux29~10_combout\,
	combout => \inst2|Mux29~11_combout\);

-- Location: LCCOMB_X65_Y43_N16
\inst2|memory_array[163][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[163][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[163][2]~feeder_combout\);

-- Location: LCCOMB_X67_Y39_N22
\inst2|memory_array[161][0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[161][0]~11_combout\ = ((\inst2|memory_array[169][0]~1_combout\ & (!\inst6|PR_ALU_OUT_S3\(6) & \inst2|Decoder3~4_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[169][0]~1_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \reset~input_o\,
	datad => \inst2|Decoder3~4_combout\,
	combout => \inst2|memory_array[161][0]~11_combout\);

-- Location: FF_X65_Y43_N17
\inst2|memory_array[163][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[163][2]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[163][2]~q\);

-- Location: LCCOMB_X65_Y41_N12
\inst2|memory_array[165][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[165][0]~7_combout\ = ((\inst2|memory_array[169][0]~1_combout\ & (!\inst6|PR_ALU_OUT_S3\(6) & \inst2|Decoder3~2_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[169][0]~1_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|Decoder3~2_combout\,
	combout => \inst2|memory_array[165][0]~7_combout\);

-- Location: FF_X65_Y43_N23
\inst2|memory_array[167][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[167][2]~q\);

-- Location: LCCOMB_X58_Y44_N14
\inst2|memory_array[35][0]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[35][0]~47_combout\ = ((\inst2|memory_array[38][6]~37_combout\ & \inst2|Decoder3~4_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[38][6]~37_combout\,
	datac => \reset~input_o\,
	datad => \inst2|Decoder3~4_combout\,
	combout => \inst2|memory_array[35][0]~47_combout\);

-- Location: FF_X66_Y43_N7
\inst2|memory_array[35][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[35][2]~q\);

-- Location: LCCOMB_X66_Y43_N16
\inst2|memory_array[39][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[39][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[39][2]~feeder_combout\);

-- Location: FF_X66_Y43_N17
\inst2|memory_array[39][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[39][2]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[39][2]~q\);

-- Location: LCCOMB_X66_Y43_N6
\inst2|Mux29~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[39][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[35][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[35][2]~q\,
	datad => \inst2|memory_array[39][2]~q\,
	combout => \inst2|Mux29~14_combout\);

-- Location: LCCOMB_X65_Y43_N22
\inst2|Mux29~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~15_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux29~14_combout\ & ((\inst2|memory_array[167][2]~q\))) # (!\inst2|Mux29~14_combout\ & (\inst2|memory_array[163][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[163][2]~q\,
	datac => \inst2|memory_array[167][2]~q\,
	datad => \inst2|Mux29~14_combout\,
	combout => \inst2|Mux29~15_combout\);

-- Location: LCCOMB_X62_Y43_N16
\inst2|Mux29~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux29~13_combout\) # ((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((!\inst6|PR_ALU_OUT_S3\(3) & \inst2|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~13_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux29~15_combout\,
	combout => \inst2|Mux29~16_combout\);

-- Location: LCCOMB_X65_Y40_N18
\inst2|Mux29~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux29~16_combout\ & (\inst2|Mux29~18_combout\)) # (!\inst2|Mux29~16_combout\ & ((\inst2|Mux29~11_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux29~18_combout\,
	datac => \inst2|Mux29~11_combout\,
	datad => \inst2|Mux29~16_combout\,
	combout => \inst2|Mux29~19_combout\);

-- Location: LCCOMB_X65_Y40_N8
\inst2|Mux29~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~30_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(6)) # (\inst2|Mux29~19_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux29~29_combout\ & (!\inst6|PR_ALU_OUT_S3\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~29_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|Mux29~19_combout\,
	combout => \inst2|Mux29~30_combout\);

-- Location: FF_X61_Y39_N9
\inst2|memory_array[79][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[79][2]~q\);

-- Location: LCCOMB_X57_Y39_N22
\inst2|memory_array[95][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[95][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[95][2]~feeder_combout\);

-- Location: FF_X57_Y39_N23
\inst2|memory_array[95][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[95][2]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[95][2]~q\);

-- Location: LCCOMB_X61_Y39_N8
\inst2|Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~7_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[95][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[79][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[79][2]~q\,
	datad => \inst2|memory_array[95][2]~q\,
	combout => \inst2|Mux29~7_combout\);

-- Location: FF_X61_Y38_N25
\inst2|memory_array[207][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[207][2]~q\);

-- Location: LCCOMB_X61_Y38_N10
\inst2|memory_array[223][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[223][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[223][2]~feeder_combout\);

-- Location: FF_X61_Y38_N11
\inst2|memory_array[223][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[223][2]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[223][2]~q\);

-- Location: LCCOMB_X61_Y38_N24
\inst2|Mux29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~8_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux29~7_combout\ & ((\inst2|memory_array[223][2]~q\))) # (!\inst2|Mux29~7_combout\ & (\inst2|memory_array[207][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux29~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux29~7_combout\,
	datac => \inst2|memory_array[207][2]~q\,
	datad => \inst2|memory_array[223][2]~q\,
	combout => \inst2|Mux29~8_combout\);

-- Location: FF_X62_Y37_N19
\inst2|memory_array[199][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~77_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[199][2]~q\);

-- Location: LCCOMB_X61_Y41_N30
\inst2|memory_array[215][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[215][2]~feeder_combout\ = \inst2|memory_array~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~77_combout\,
	combout => \inst2|memory_array[215][2]~feeder_combout\);

-- Location: LCCOMB_X57_Y37_N24
\inst2|memory_array[215][0]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[215][0]~62_combout\ = ((\inst2|memory_array[219][1]~60_combout\ & \inst2|Decoder3~3_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|memory_array[219][1]~60_combout\,
	datad => \inst2|Decoder3~3_combout\,
	combout => \inst2|memory_array[215][0]~62_combout\);

-- Location: FF_X61_Y41_N31
\inst2|memory_array[215][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[215][2]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[215][2]~q\);

-- Location: LCCOMB_X62_Y37_N18
\inst2|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~1_combout\ = (\inst2|Mux29~0_combout\ & (((\inst2|memory_array[215][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux29~0_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[199][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~0_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[199][2]~q\,
	datad => \inst2|memory_array[215][2]~q\,
	combout => \inst2|Mux29~1_combout\);

-- Location: LCCOMB_X65_Y40_N28
\inst2|Mux29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~9_combout\ = (\inst2|Mux29~6_combout\ & ((\inst2|Mux29~8_combout\) # ((!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux29~6_combout\ & (((\inst2|Mux29~1_combout\ & \inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~6_combout\,
	datab => \inst2|Mux29~8_combout\,
	datac => \inst2|Mux29~1_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux29~9_combout\);

-- Location: LCCOMB_X65_Y40_N12
\inst2|Mux29~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux29~41_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux29~30_combout\ & (\inst2|Mux29~40_combout\)) # (!\inst2|Mux29~30_combout\ & ((\inst2|Mux29~9_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux29~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux29~40_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux29~30_combout\,
	datad => \inst2|Mux29~9_combout\,
	combout => \inst2|Mux29~41_combout\);

-- Location: FF_X65_Y40_N13
\inst2|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux29~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(26));

-- Location: LCCOMB_X63_Y48_N2
\inst6|PR_DATA_CACHE_OUT~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~5_combout\ = (\inst2|readdata\(26) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|readdata\(26),
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_CACHE_OUT~5_combout\);

-- Location: FF_X63_Y48_N3
\inst6|PR_DATA_CACHE_OUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(26));

-- Location: LCCOMB_X63_Y48_N6
\inst6|PR_ALU_OUT_S3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~7_combout\ = (\reset~input_o\ & \inst6|myAlu|Mux5~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|myAlu|Mux5~4_combout\,
	combout => \inst6|PR_ALU_OUT_S3~7_combout\);

-- Location: FF_X63_Y48_N7
\inst6|PR_ALU_OUT_S3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(26));

-- Location: LCCOMB_X63_Y48_N8
\inst6|PR_ALU_OUT_S4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~5_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(26),
	combout => \inst6|PR_ALU_OUT_S4~5_combout\);

-- Location: FF_X63_Y48_N13
\inst6|PR_ALU_OUT_S4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(26));

-- Location: LCCOMB_X63_Y48_N12
\inst6|regWriteSelMUX|RESULT[26]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[26]~10_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(26)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(26),
	datac => \inst6|PR_ALU_OUT_S4\(26),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[26]~10_combout\);

-- Location: LCCOMB_X63_Y48_N4
\inst6|regWriteSelMUX|RESULT[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[26]~11_combout\ = (\inst6|regWriteSelMUX|RESULT[26]~10_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(26),
	datad => \inst6|regWriteSelMUX|RESULT[26]~10_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[26]~11_combout\);

-- Location: FF_X63_Y51_N15
\inst6|REG_WRITE_DATA_S5[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[26]~11_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(26));

-- Location: LCCOMB_X66_Y51_N22
\inst6|myreg|REGISTERS~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~22_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[26]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[26]~11_combout\,
	combout => \inst6|myreg|REGISTERS~22_combout\);

-- Location: FF_X69_Y52_N15
\inst6|myreg|REGISTERS[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~22_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][26]~q\);

-- Location: LCCOMB_X69_Y52_N14
\inst6|myreg|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux5~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][26]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][26]~q\,
	combout => \inst6|myreg|Mux5~3_combout\);

-- Location: FF_X70_Y52_N1
\inst6|myreg|REGISTERS[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~22_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][26]~q\);

-- Location: LCCOMB_X70_Y52_N0
\inst6|myreg|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux5~0_combout\ = (\inst6|myreg|REGISTERS[2][26]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][26]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux5~0_combout\);

-- Location: FF_X70_Y52_N7
\inst6|myreg|REGISTERS[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~22_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][26]~q\);

-- Location: LCCOMB_X70_Y52_N6
\inst6|myreg|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux5~2_combout\ = (\inst6|myreg|REGISTERS[0][26]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[0][26]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux5~2_combout\);

-- Location: LCCOMB_X69_Y52_N28
\inst6|PR_DATA_2_S2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~15_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|myreg|Mux5~0_combout\) # ((\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & (((!\inst6|PR_INSTRUCTION\(20) & \inst6|myreg|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|myreg|Mux5~0_combout\,
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux5~2_combout\,
	combout => \inst6|PR_DATA_2_S2~15_combout\);

-- Location: LCCOMB_X69_Y52_N18
\inst6|PR_DATA_2_S2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~16_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_DATA_2_S2~15_combout\ & ((\inst6|myreg|Mux5~3_combout\))) # (!\inst6|PR_DATA_2_S2~15_combout\ & (\inst6|myreg|Mux5~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (((\inst6|PR_DATA_2_S2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux5~1_combout\,
	datab => \inst6|PR_INSTRUCTION\(20),
	datac => \inst6|myreg|Mux5~3_combout\,
	datad => \inst6|PR_DATA_2_S2~15_combout\,
	combout => \inst6|PR_DATA_2_S2~16_combout\);

-- Location: LCCOMB_X68_Y52_N28
\inst6|PR_DATA_2_S2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~17_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~16_combout\,
	combout => \inst6|PR_DATA_2_S2~17_combout\);

-- Location: FF_X63_Y51_N17
\inst6|PR_DATA_2_S2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(26));

-- Location: LCCOMB_X63_Y51_N16
\inst6|oparand2_mux_haz|RESULT[26]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[26]~10_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (\inst6|PR_ALU_OUT_S3\(26))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_DATA_2_S2\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(26),
	datac => \inst6|PR_DATA_2_S2\(26),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[26]~10_combout\);

-- Location: LCCOMB_X63_Y51_N18
\inst6|oparand2_mux_haz|RESULT[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[26]~11_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|oparand2_mux_haz|RESULT[26]~10_combout\ & ((\inst6|REG_WRITE_DATA_S5\(26)))) # (!\inst6|oparand2_mux_haz|RESULT[26]~10_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[26]~11_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[26]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[26]~11_combout\,
	datab => \inst6|REG_WRITE_DATA_S5\(26),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[26]~10_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[26]~11_combout\);

-- Location: LCCOMB_X63_Y51_N4
\inst6|oparand2_mux|RESULT[26]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[26]~5_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(22))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[26]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|PR_IMMEDIATE_SELECT_OUT\(22),
	datad => \inst6|oparand2_mux_haz|RESULT[26]~11_combout\,
	combout => \inst6|oparand2_mux|RESULT[26]~5_combout\);

-- Location: LCCOMB_X57_Y53_N16
\inst6|PC_PLUS_4[25]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[25]~73_combout\ = (\inst6|PC[25]~22_combout\ & (\inst6|PC_PLUS_4[24]~72\ $ (GND))) # (!\inst6|PC[25]~22_combout\ & (!\inst6|PC_PLUS_4[24]~72\ & VCC))
-- \inst6|PC_PLUS_4[25]~74\ = CARRY((\inst6|PC[25]~22_combout\ & !\inst6|PC_PLUS_4[24]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[25]~22_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[24]~72\,
	combout => \inst6|PC_PLUS_4[25]~73_combout\,
	cout => \inst6|PC_PLUS_4[25]~74\);

-- Location: FF_X57_Y53_N17
\inst6|PC_PLUS_4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[25]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(25));

-- Location: LCCOMB_X59_Y50_N16
\inst6|myAlu|INTER_ADD[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[24]~48_combout\ = ((\inst6|oparand2_mux|RESULT[24]~7_combout\ $ (\inst6|oparand1_mux|RESULT[24]~7_combout\ $ (!\inst6|myAlu|INTER_ADD[23]~47\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[24]~49\ = CARRY((\inst6|oparand2_mux|RESULT[24]~7_combout\ & ((\inst6|oparand1_mux|RESULT[24]~7_combout\) # (!\inst6|myAlu|INTER_ADD[23]~47\))) # (!\inst6|oparand2_mux|RESULT[24]~7_combout\ & 
-- (\inst6|oparand1_mux|RESULT[24]~7_combout\ & !\inst6|myAlu|INTER_ADD[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[24]~7_combout\,
	datab => \inst6|oparand1_mux|RESULT[24]~7_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[23]~47\,
	combout => \inst6|myAlu|INTER_ADD[24]~48_combout\,
	cout => \inst6|myAlu|INTER_ADD[24]~49\);

-- Location: LCCOMB_X59_Y50_N18
\inst6|myAlu|INTER_ADD[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[25]~50_combout\ = (\inst6|oparand2_mux|RESULT[25]~6_combout\ & ((\inst6|oparand1_mux|RESULT[25]~6_combout\ & (\inst6|myAlu|INTER_ADD[24]~49\ & VCC)) # (!\inst6|oparand1_mux|RESULT[25]~6_combout\ & 
-- (!\inst6|myAlu|INTER_ADD[24]~49\)))) # (!\inst6|oparand2_mux|RESULT[25]~6_combout\ & ((\inst6|oparand1_mux|RESULT[25]~6_combout\ & (!\inst6|myAlu|INTER_ADD[24]~49\)) # (!\inst6|oparand1_mux|RESULT[25]~6_combout\ & ((\inst6|myAlu|INTER_ADD[24]~49\) # 
-- (GND)))))
-- \inst6|myAlu|INTER_ADD[25]~51\ = CARRY((\inst6|oparand2_mux|RESULT[25]~6_combout\ & (!\inst6|oparand1_mux|RESULT[25]~6_combout\ & !\inst6|myAlu|INTER_ADD[24]~49\)) # (!\inst6|oparand2_mux|RESULT[25]~6_combout\ & ((!\inst6|myAlu|INTER_ADD[24]~49\) # 
-- (!\inst6|oparand1_mux|RESULT[25]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[25]~6_combout\,
	datab => \inst6|oparand1_mux|RESULT[25]~6_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[24]~49\,
	combout => \inst6|myAlu|INTER_ADD[25]~50_combout\,
	cout => \inst6|myAlu|INTER_ADD[25]~51\);

-- Location: LCCOMB_X60_Y50_N2
\inst6|myAlu|ShiftRight0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~17_combout\ = (\inst6|oparand1_mux|RESULT[31]~0_combout\ & (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & !\inst6|oparand2_mux|RESULT[0]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[31]~0_combout\,
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datad => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	combout => \inst6|myAlu|ShiftRight0~17_combout\);

-- Location: LCCOMB_X57_Y53_N20
\inst6|PC_PLUS_4[27]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[27]~77_combout\ = (\inst6|PC[27]~20_combout\ & (\inst6|PC_PLUS_4[26]~76\ $ (GND))) # (!\inst6|PC[27]~20_combout\ & (!\inst6|PC_PLUS_4[26]~76\ & VCC))
-- \inst6|PC_PLUS_4[27]~78\ = CARRY((\inst6|PC[27]~20_combout\ & !\inst6|PC_PLUS_4[26]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[27]~20_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[26]~76\,
	combout => \inst6|PC_PLUS_4[27]~77_combout\,
	cout => \inst6|PC_PLUS_4[27]~78\);

-- Location: LCCOMB_X57_Y53_N22
\inst6|PC_PLUS_4[28]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[28]~79_combout\ = (\inst6|PC[28]~19_combout\ & (!\inst6|PC_PLUS_4[27]~78\)) # (!\inst6|PC[28]~19_combout\ & ((\inst6|PC_PLUS_4[27]~78\) # (GND)))
-- \inst6|PC_PLUS_4[28]~80\ = CARRY((!\inst6|PC_PLUS_4[27]~78\) # (!\inst6|PC[28]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[28]~19_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[27]~78\,
	combout => \inst6|PC_PLUS_4[28]~79_combout\,
	cout => \inst6|PC_PLUS_4[28]~80\);

-- Location: LCCOMB_X57_Y53_N24
\inst6|PC_PLUS_4[29]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[29]~81_combout\ = (\inst6|PC[29]~18_combout\ & (\inst6|PC_PLUS_4[28]~80\ $ (GND))) # (!\inst6|PC[29]~18_combout\ & (!\inst6|PC_PLUS_4[28]~80\ & VCC))
-- \inst6|PC_PLUS_4[29]~82\ = CARRY((\inst6|PC[29]~18_combout\ & !\inst6|PC_PLUS_4[28]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[29]~18_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[28]~80\,
	combout => \inst6|PC_PLUS_4[29]~81_combout\,
	cout => \inst6|PC_PLUS_4[29]~82\);

-- Location: LCCOMB_X57_Y53_N26
\inst6|PC_PLUS_4[30]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[30]~83_combout\ = (\inst6|PC[30]~17_combout\ & (!\inst6|PC_PLUS_4[29]~82\)) # (!\inst6|PC[30]~17_combout\ & ((\inst6|PC_PLUS_4[29]~82\) # (GND)))
-- \inst6|PC_PLUS_4[30]~84\ = CARRY((!\inst6|PC_PLUS_4[29]~82\) # (!\inst6|PC[30]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[30]~17_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[29]~82\,
	combout => \inst6|PC_PLUS_4[30]~83_combout\,
	cout => \inst6|PC_PLUS_4[30]~84\);

-- Location: FF_X57_Y53_N27
\inst6|PC_PLUS_4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[30]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(30));

-- Location: LCCOMB_X59_Y50_N28
\inst6|myAlu|INTER_ADD[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[30]~60_combout\ = ((\inst6|oparand2_mux|RESULT[30]~1_combout\ $ (\inst6|oparand1_mux|RESULT[30]~1_combout\ $ (!\inst6|myAlu|INTER_ADD[29]~59\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[30]~61\ = CARRY((\inst6|oparand2_mux|RESULT[30]~1_combout\ & ((\inst6|oparand1_mux|RESULT[30]~1_combout\) # (!\inst6|myAlu|INTER_ADD[29]~59\))) # (!\inst6|oparand2_mux|RESULT[30]~1_combout\ & 
-- (\inst6|oparand1_mux|RESULT[30]~1_combout\ & !\inst6|myAlu|INTER_ADD[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[30]~1_combout\,
	datab => \inst6|oparand1_mux|RESULT[30]~1_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[29]~59\,
	combout => \inst6|myAlu|INTER_ADD[30]~60_combout\,
	cout => \inst6|myAlu|INTER_ADD[30]~61\);

-- Location: LCCOMB_X57_Y49_N24
\inst6|muxjump|RESULT[30]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|muxjump|RESULT[30]~0_combout\ = (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux1~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[30]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux1~1_combout\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|INTER_ADD[30]~60_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|muxjump|RESULT[30]~0_combout\);

-- Location: LCCOMB_X57_Y49_N4
\inst6|PR_PC_S1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~1_combout\ = (\reset~input_o\ & ((\inst6|muxjump|RESULT[30]~0_combout\) # ((\inst6|PC_PLUS_4\(30) & \inst6|myBranchSelect|MUX_OUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(30),
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|muxjump|RESULT[30]~0_combout\,
	combout => \inst6|PR_PC_S1~1_combout\);

-- Location: FF_X57_Y49_N5
\inst6|PR_PC_S1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(30));

-- Location: LCCOMB_X57_Y49_N26
\inst6|PR_PC_S2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~1_combout\ = (\inst6|PR_PC_S1\(30) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S1\(30),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S2~1_combout\);

-- Location: FF_X57_Y49_N27
\inst6|PR_PC_S2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(30));

-- Location: LCCOMB_X58_Y49_N30
\inst6|oparand1_mux|RESULT[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[31]~0_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(31))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[31]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(31),
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[31]~1_combout\,
	combout => \inst6|oparand1_mux|RESULT[31]~0_combout\);

-- Location: LCCOMB_X57_Y51_N8
\inst6|myAlu|ShiftRight0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~10_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[31]~0_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[30]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[31]~0_combout\,
	datad => \inst6|oparand1_mux|RESULT[30]~1_combout\,
	combout => \inst6|myAlu|ShiftRight0~10_combout\);

-- Location: LCCOMB_X60_Y50_N28
\inst6|myAlu|ShiftRight0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~9_combout\ = (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|PR_OPERAND2_SEL~q\ & (!\inst6|PR_IMMEDIATE_SELECT_OUT\(3))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((!\inst6|oparand2_mux_haz|RESULT[3]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_IMMEDIATE_SELECT_OUT\(3),
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[3]~57_combout\,
	combout => \inst6|myAlu|ShiftRight0~9_combout\);

-- Location: LCCOMB_X57_Y51_N30
\inst6|myAlu|ShiftRight0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~11_combout\ = (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~10_combout\ & \inst6|myAlu|ShiftRight0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~10_combout\,
	datad => \inst6|myAlu|ShiftRight0~9_combout\,
	combout => \inst6|myAlu|ShiftRight0~11_combout\);

-- Location: LCCOMB_X57_Y49_N18
\inst6|PR_PC_S3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~1_combout\ = (\inst6|PR_PC_S2\(30) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(30),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S3~1_combout\);

-- Location: FF_X57_Y49_N19
\inst6|PR_PC_S3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(30));

-- Location: LCCOMB_X57_Y49_N0
\inst6|PR_PC_S4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~1_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(30),
	combout => \inst6|PR_PC_S4~1_combout\);

-- Location: FF_X61_Y46_N29
\inst6|PR_PC_S4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(30));

-- Location: LCCOMB_X61_Y46_N28
\inst6|regWriteSelMUX|RESULT[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[30]~3_combout\ = (\inst6|regWriteSelMUX|RESULT[30]~2_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_PC_S4\(30) & \inst6|PR_REG_WRITE_SELECT_S4\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[30]~2_combout\,
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(30),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[30]~3_combout\);

-- Location: FF_X58_Y49_N1
\inst6|REG_WRITE_DATA_S5[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[30]~3_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(30));

-- Location: LCCOMB_X65_Y49_N28
\inst6|myreg|REGISTERS~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~18_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[30]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[30]~3_combout\,
	combout => \inst6|myreg|REGISTERS~18_combout\);

-- Location: FF_X69_Y49_N29
\inst6|myreg|REGISTERS[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~18_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][30]~q\);

-- Location: LCCOMB_X69_Y49_N28
\inst6|myreg|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux1~0_combout\ = (\inst6|myreg|REGISTERS[2][30]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][30]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux1~0_combout\);

-- Location: LCCOMB_X68_Y49_N18
\inst6|PR_DATA_2_S2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~3_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|myreg|Mux1~0_combout\) # (\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & (\inst6|myreg|Mux1~2_combout\ & ((!\inst6|PR_INSTRUCTION\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux1~2_combout\,
	datab => \inst6|myreg|Mux1~0_combout\,
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|PR_INSTRUCTION\(20),
	combout => \inst6|PR_DATA_2_S2~3_combout\);

-- Location: FF_X67_Y49_N15
\inst6|myreg|REGISTERS[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~18_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][30]~q\);

-- Location: LCCOMB_X67_Y49_N14
\inst6|myreg|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux1~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][30]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][30]~q\,
	combout => \inst6|myreg|Mux1~3_combout\);

-- Location: LCCOMB_X68_Y50_N28
\inst6|myreg|REGISTERS[1][18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[1][18]~7_combout\ = ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\ & (!\inst6|PR_REGISTER_WRITE_ADDR_S4\(1) & \inst6|PR_REGISTER_WRITE_ADDR_S4\(0)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1),
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0),
	combout => \inst6|myreg|REGISTERS[1][18]~7_combout\);

-- Location: FF_X68_Y49_N3
\inst6|myreg|REGISTERS[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~18_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][30]~q\);

-- Location: LCCOMB_X68_Y49_N2
\inst6|myreg|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux1~1_combout\ = (\inst6|myreg|REGISTERS[1][30]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[1][30]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux1~1_combout\);

-- Location: LCCOMB_X67_Y49_N22
\inst6|PR_DATA_2_S2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~4_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_DATA_2_S2~3_combout\ & (\inst6|myreg|Mux1~3_combout\)) # (!\inst6|PR_DATA_2_S2~3_combout\ & ((\inst6|myreg|Mux1~1_combout\))))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (\inst6|PR_DATA_2_S2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|PR_DATA_2_S2~3_combout\,
	datac => \inst6|myreg|Mux1~3_combout\,
	datad => \inst6|myreg|Mux1~1_combout\,
	combout => \inst6|PR_DATA_2_S2~4_combout\);

-- Location: LCCOMB_X58_Y49_N20
\inst6|PR_DATA_2_S2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~5_combout\ = (!\inst6|PR_INSTRUCTION\(12) & (\inst6|PR_DATA_2_S2~4_combout\ & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datab => \inst6|PR_DATA_2_S2~4_combout\,
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S2~5_combout\);

-- Location: FF_X58_Y49_N21
\inst6|PR_DATA_2_S2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(30));

-- Location: LCCOMB_X58_Y49_N10
\inst6|oparand2_mux_haz|RESULT[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[30]~2_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (\inst6|PR_ALU_OUT_S3\(30))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_DATA_2_S2\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(30),
	datab => \inst6|PR_DATA_2_S2\(30),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[30]~2_combout\);

-- Location: LCCOMB_X58_Y49_N0
\inst6|oparand2_mux_haz|RESULT[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[30]~3_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|oparand2_mux_haz|RESULT[30]~2_combout\ & ((\inst6|REG_WRITE_DATA_S5\(30)))) # (!\inst6|oparand2_mux_haz|RESULT[30]~2_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[30]~3_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[30]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[30]~3_combout\,
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(30),
	datad => \inst6|oparand2_mux_haz|RESULT[30]~2_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[30]~3_combout\);

-- Location: LCCOMB_X58_Y49_N18
\inst6|oparand2_mux|RESULT[30]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[30]~1_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(22))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[30]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_IMMEDIATE_SELECT_OUT\(22),
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datad => \inst6|oparand2_mux_haz|RESULT[30]~3_combout\,
	combout => \inst6|oparand2_mux|RESULT[30]~1_combout\);

-- Location: LCCOMB_X57_Y52_N4
\inst6|myAlu|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux1~0_combout\ = (\inst6|oparand1_mux|RESULT[30]~1_combout\ & (\inst6|PR_ALU_SELECT\(1) & \inst6|oparand2_mux|RESULT[30]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[30]~1_combout\,
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|oparand2_mux|RESULT[30]~1_combout\,
	combout => \inst6|myAlu|Mux1~0_combout\);

-- Location: LCCOMB_X57_Y52_N18
\inst6|myAlu|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux1~1_combout\ = (\inst6|PR_ALU_SELECT\(0) & ((\inst6|myAlu|Mux1~0_combout\) # ((\inst6|myAlu|Mux0~3_combout\ & \inst6|myAlu|ShiftRight0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux0~3_combout\,
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|myAlu|ShiftRight0~11_combout\,
	datad => \inst6|myAlu|Mux1~0_combout\,
	combout => \inst6|myAlu|Mux1~1_combout\);

-- Location: LCCOMB_X58_Y49_N8
\inst6|PR_ALU_OUT_S3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~3_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux1~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[30]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|INTER_ADD[30]~60_combout\,
	datad => \inst6|myAlu|Mux1~1_combout\,
	combout => \inst6|PR_ALU_OUT_S3~3_combout\);

-- Location: FF_X58_Y49_N9
\inst6|PR_ALU_OUT_S3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(30));

-- Location: LCCOMB_X68_Y49_N26
\inst6|PR_DATA_1_S2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~8_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & ((\inst6|myreg|Mux1~1_combout\))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|myreg|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux1~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|myreg|Mux1~1_combout\,
	combout => \inst6|PR_DATA_1_S2~8_combout\);

-- Location: LCCOMB_X68_Y49_N20
\inst6|PR_DATA_1_S2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~9_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~8_combout\ & (\inst6|myreg|Mux1~3_combout\)) # (!\inst6|PR_DATA_1_S2~8_combout\ & ((\inst6|myreg|Mux1~0_combout\))))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux1~3_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_DATA_1_S2~8_combout\,
	datad => \inst6|myreg|Mux1~0_combout\,
	combout => \inst6|PR_DATA_1_S2~9_combout\);

-- Location: FF_X67_Y49_N21
\inst6|myreg|REGISTERS[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~18_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][30]~q\);

-- Location: LCCOMB_X67_Y51_N6
\inst6|myreg|REGISTERS[6][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][30]~feeder_combout\ = \inst6|myreg|REGISTERS~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~18_combout\,
	combout => \inst6|myreg|REGISTERS[6][30]~feeder_combout\);

-- Location: FF_X67_Y51_N7
\inst6|myreg|REGISTERS[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][30]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][30]~q\);

-- Location: FF_X66_Y51_N19
\inst6|myreg|REGISTERS[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~18_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][30]~q\);

-- Location: LCCOMB_X66_Y51_N18
\inst6|PR_DATA_1_S2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~6_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][30]~q\) # ((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & (((\inst6|myreg|REGISTERS[4][30]~q\ & !\inst6|PR_INSTRUCTION\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|myreg|REGISTERS[6][30]~q\,
	datac => \inst6|myreg|REGISTERS[4][30]~q\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~6_combout\);

-- Location: LCCOMB_X67_Y49_N20
\inst6|PR_DATA_1_S2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~7_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~6_combout\ & (\inst6|myreg|REGISTERS[7][30]~q\)) # (!\inst6|PR_DATA_1_S2~6_combout\ & ((\inst6|myreg|REGISTERS[5][30]~q\))))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][30]~q\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|REGISTERS[5][30]~q\,
	datad => \inst6|PR_DATA_1_S2~6_combout\,
	combout => \inst6|PR_DATA_1_S2~7_combout\);

-- Location: LCCOMB_X67_Y49_N12
\inst6|PR_DATA_1_S2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~10_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~7_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_DATA_1_S2~9_combout\,
	datad => \inst6|PR_DATA_1_S2~7_combout\,
	combout => \inst6|PR_DATA_1_S2~10_combout\);

-- Location: FF_X58_Y49_N23
\inst6|PR_DATA_1_S2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(30));

-- Location: LCCOMB_X58_Y49_N22
\inst6|oparand1_mux_haz|RESULT[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[30]~2_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_ALU_OUT_S3\(30)) # ((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & 
-- (((\inst6|PR_DATA_1_S2\(30) & !\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(30),
	datac => \inst6|PR_DATA_1_S2\(30),
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[30]~2_combout\);

-- Location: LCCOMB_X58_Y49_N6
\inst6|oparand1_mux_haz|RESULT[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[30]~3_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|oparand1_mux_haz|RESULT[30]~2_combout\ & (\inst6|REG_WRITE_DATA_S5\(30))) # (!\inst6|oparand1_mux_haz|RESULT[30]~2_combout\ & 
-- ((\inst6|regWriteSelMUX|RESULT[30]~3_combout\))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[30]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(30),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|oparand1_mux_haz|RESULT[30]~2_combout\,
	datad => \inst6|regWriteSelMUX|RESULT[30]~3_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[30]~3_combout\);

-- Location: LCCOMB_X58_Y49_N26
\inst6|oparand1_mux|RESULT[30]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[30]~1_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(30))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[30]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datac => \inst6|PR_PC_S2\(30),
	datad => \inst6|oparand1_mux_haz|RESULT[30]~3_combout\,
	combout => \inst6|oparand1_mux|RESULT[30]~1_combout\);

-- Location: LCCOMB_X59_Y55_N8
\inst6|myAlu|ShiftRight0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~18_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[30]~1_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & 
-- ((\inst6|oparand1_mux|RESULT[29]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|oparand1_mux|RESULT[30]~1_combout\,
	datad => \inst6|oparand1_mux|RESULT[29]~2_combout\,
	combout => \inst6|myAlu|ShiftRight0~18_combout\);

-- Location: LCCOMB_X59_Y55_N12
\inst6|myAlu|ShiftRight0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~20_combout\ = (\inst6|myAlu|ShiftRight0~18_combout\) # ((!\inst6|oparand2_mux|RESULT[1]~30_combout\ & \inst6|myAlu|ShiftRight0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~18_combout\,
	datad => \inst6|myAlu|ShiftRight0~19_combout\,
	combout => \inst6|myAlu|ShiftRight0~20_combout\);

-- Location: LCCOMB_X59_Y54_N14
\inst6|myAlu|ShiftRight0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~21_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~17_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datab => \inst6|myAlu|ShiftRight0~17_combout\,
	datac => \inst6|myAlu|ShiftRight0~20_combout\,
	combout => \inst6|myAlu|ShiftRight0~21_combout\);

-- Location: LCCOMB_X65_Y54_N28
\inst6|myImmediate|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myImmediate|Mux31~0_combout\ = (\inst6|PR_INSTRUCTION\(12) & (((\inst6|PR_INSTRUCTION\(4)) # (!\inst6|PR_INSTRUCTION\(0))) # (!\inst6|PR_INSTRUCTION\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(5),
	datab => \inst6|PR_INSTRUCTION\(0),
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_INSTRUCTION\(4),
	combout => \inst6|myImmediate|Mux31~0_combout\);

-- Location: LCCOMB_X65_Y54_N24
\inst6|myImmediate|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myImmediate|Mux13~0_combout\ = (((\inst6|PR_INSTRUCTION\(4)) # (!\inst6|PR_INSTRUCTION\(12))) # (!\inst6|PR_INSTRUCTION\(0))) # (!\inst6|PR_INSTRUCTION\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(5),
	datab => \inst6|PR_INSTRUCTION\(0),
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_INSTRUCTION\(4),
	combout => \inst6|myImmediate|Mux13~0_combout\);

-- Location: LCCOMB_X65_Y54_N14
\inst6|PR_IMMEDIATE_SELECT_OUT[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_IMMEDIATE_SELECT_OUT[16]~3_combout\ = (\inst6|myImmediate|Mux13~0_combout\ & ((\inst6|myImmediate|Mux31~0_combout\))) # (!\inst6|myImmediate|Mux13~0_combout\ & (\inst6|PR_INSTRUCTION\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|myImmediate|Mux31~0_combout\,
	datad => \inst6|myImmediate|Mux13~0_combout\,
	combout => \inst6|PR_IMMEDIATE_SELECT_OUT[16]~3_combout\);

-- Location: FF_X65_Y54_N15
\inst6|PR_IMMEDIATE_SELECT_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_IMMEDIATE_SELECT_OUT[16]~3_combout\,
	asdata => \inst6|PR_INSTRUCTION\(12),
	sclr => \ALT_INV_reset~input_o\,
	sload => \inst6|myControl|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(16));

-- Location: LCCOMB_X65_Y48_N24
\inst6|PR_PC_S3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~15_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S2\(16),
	combout => \inst6|PR_PC_S3~15_combout\);

-- Location: FF_X65_Y48_N25
\inst6|PR_PC_S3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(16));

-- Location: LCCOMB_X66_Y48_N12
\inst6|PR_PC_S4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~15_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(16),
	combout => \inst6|PR_PC_S4~15_combout\);

-- Location: FF_X65_Y48_N9
\inst6|PR_PC_S4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(16));

-- Location: LCCOMB_X65_Y47_N14
\inst6|PR_DATA_2_S3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~15_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[16]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[16]~31_combout\,
	combout => \inst6|PR_DATA_2_S3~15_combout\);

-- Location: FF_X65_Y47_N15
\inst6|PR_DATA_2_S3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(16));

-- Location: LCCOMB_X65_Y47_N16
\inst2|memory_array~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~87_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(16)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_DATA_2_S3\(16),
	datac => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datad => \inst6|PR_DATA_CACHE_OUT\(16),
	combout => \inst2|memory_array~87_combout\);

-- Location: LCCOMB_X52_Y40_N4
\inst2|memory_array[114][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[114][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[114][0]~feeder_combout\);

-- Location: FF_X52_Y40_N5
\inst2|memory_array[114][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[114][0]~feeder_combout\,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[114][0]~q\);

-- Location: FF_X52_Y40_N3
\inst2|memory_array[118][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[118][0]~q\);

-- Location: LCCOMB_X52_Y40_N2
\inst2|Mux23~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~13_combout\ = (\inst2|Mux23~12_combout\ & (((\inst2|memory_array[118][0]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux23~12_combout\ & (\inst2|memory_array[114][0]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~12_combout\,
	datab => \inst2|memory_array[114][0]~q\,
	datac => \inst2|memory_array[118][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux23~13_combout\);

-- Location: LCCOMB_X60_Y40_N24
\inst2|Mux23~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~16_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux23~13_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~15_combout\,
	datab => \inst2|Mux23~13_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux23~16_combout\);

-- Location: FF_X55_Y38_N9
\inst2|memory_array[74][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[74][0]~q\);

-- Location: LCCOMB_X55_Y38_N6
\inst2|memory_array[78][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[78][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[78][0]~feeder_combout\);

-- Location: FF_X55_Y38_N7
\inst2|memory_array[78][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[78][0]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[78][0]~q\);

-- Location: LCCOMB_X55_Y38_N8
\inst2|Mux23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~10_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[78][0]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[74][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[74][0]~q\,
	datad => \inst2|memory_array[78][0]~q\,
	combout => \inst2|Mux23~10_combout\);

-- Location: FF_X55_Y42_N31
\inst2|memory_array[110][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[110][0]~q\);

-- Location: LCCOMB_X55_Y42_N28
\inst2|memory_array[106][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[106][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[106][0]~feeder_combout\);

-- Location: FF_X55_Y42_N29
\inst2|memory_array[106][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[106][0]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[106][0]~q\);

-- Location: LCCOMB_X55_Y42_N30
\inst2|Mux23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~11_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux23~10_combout\ & (\inst2|memory_array[110][0]~q\)) # (!\inst2|Mux23~10_combout\ & ((\inst2|memory_array[106][0]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux23~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux23~10_combout\,
	datac => \inst2|memory_array[110][0]~q\,
	datad => \inst2|memory_array[106][0]~q\,
	combout => \inst2|Mux23~11_combout\);

-- Location: LCCOMB_X60_Y41_N12
\inst2|Mux23~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux23~16_combout\ & (\inst2|Mux23~18_combout\)) # (!\inst2|Mux23~16_combout\ & ((\inst2|Mux23~11_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~18_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux23~16_combout\,
	datad => \inst2|Mux23~11_combout\,
	combout => \inst2|Mux23~19_combout\);

-- Location: LCCOMB_X60_Y41_N26
\inst2|Mux23~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~30_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux23~19_combout\))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux23~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~29_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|Mux23~19_combout\,
	combout => \inst2|Mux23~30_combout\);

-- Location: FF_X60_Y45_N17
\inst2|memory_array[222][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[222][0]~q\);

-- Location: FF_X67_Y41_N25
\inst2|memory_array[206][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[206][0]~q\);

-- Location: LCCOMB_X67_Y41_N24
\inst2|Mux23~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~38_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[238][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[206][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[238][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[206][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux23~38_combout\);

-- Location: LCCOMB_X60_Y45_N16
\inst2|Mux23~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~39_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux23~38_combout\ & (\inst2|memory_array[254][0]~q\)) # (!\inst2|Mux23~38_combout\ & ((\inst2|memory_array[222][0]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux23~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[254][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[222][0]~q\,
	datad => \inst2|Mux23~38_combout\,
	combout => \inst2|Mux23~39_combout\);

-- Location: LCCOMB_X62_Y46_N4
\inst2|memory_array[246][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[246][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[246][0]~feeder_combout\);

-- Location: FF_X62_Y46_N5
\inst2|memory_array[246][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[246][0]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[246][0]~q\);

-- Location: FF_X63_Y39_N9
\inst2|memory_array[230][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[230][0]~q\);

-- Location: LCCOMB_X63_Y39_N8
\inst2|Mux23~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~32_combout\ = (\inst2|Mux23~31_combout\ & ((\inst2|memory_array[246][0]~q\) # ((!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux23~31_combout\ & (((\inst2|memory_array[230][0]~q\ & \inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~31_combout\,
	datab => \inst2|memory_array[246][0]~q\,
	datac => \inst2|memory_array[230][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux23~32_combout\);

-- Location: FF_X66_Y41_N11
\inst2|memory_array[250][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[250][0]~q\);

-- Location: LCCOMB_X66_Y41_N0
\inst2|memory_array[234][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[234][0]~feeder_combout\ = \inst2|memory_array~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~87_combout\,
	combout => \inst2|memory_array[234][0]~feeder_combout\);

-- Location: FF_X66_Y41_N1
\inst2|memory_array[234][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[234][0]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[234][0]~q\);

-- Location: LCCOMB_X66_Y41_N10
\inst2|Mux23~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~34_combout\ = (\inst2|Mux23~33_combout\ & (((\inst2|memory_array[250][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux23~33_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[234][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~33_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[250][0]~q\,
	datad => \inst2|memory_array[234][0]~q\,
	combout => \inst2|Mux23~34_combout\);

-- Location: FF_X63_Y43_N21
\inst2|memory_array[226][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[226][0]~q\);

-- Location: FF_X66_Y39_N23
\inst2|memory_array[242][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[242][0]~q\);

-- Location: LCCOMB_X59_Y40_N18
\inst2|memory_array[193][1]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[193][1]~67_combout\ = ((\inst2|memory_array[219][1]~60_combout\ & \inst2|Decoder3~4_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[219][1]~60_combout\,
	datab => \inst2|Decoder3~4_combout\,
	datad => \reset~input_o\,
	combout => \inst2|memory_array[193][1]~67_combout\);

-- Location: FF_X67_Y38_N15
\inst2|memory_array[194][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~87_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[194][0]~q\);

-- Location: LCCOMB_X67_Y38_N14
\inst2|Mux23~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~35_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[210][0]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[194][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[210][0]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[194][0]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux23~35_combout\);

-- Location: LCCOMB_X66_Y39_N22
\inst2|Mux23~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~36_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux23~35_combout\ & ((\inst2|memory_array[242][0]~q\))) # (!\inst2|Mux23~35_combout\ & (\inst2|memory_array[226][0]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux23~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[226][0]~q\,
	datac => \inst2|memory_array[242][0]~q\,
	datad => \inst2|Mux23~35_combout\,
	combout => \inst2|Mux23~36_combout\);

-- Location: LCCOMB_X60_Y41_N0
\inst2|Mux23~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~37_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux23~34_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux23~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux23~34_combout\,
	datac => \inst2|Mux23~36_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux23~37_combout\);

-- Location: LCCOMB_X60_Y41_N2
\inst2|Mux23~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~40_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux23~37_combout\ & (\inst2|Mux23~39_combout\)) # (!\inst2|Mux23~37_combout\ & ((\inst2|Mux23~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux23~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux23~39_combout\,
	datac => \inst2|Mux23~32_combout\,
	datad => \inst2|Mux23~37_combout\,
	combout => \inst2|Mux23~40_combout\);

-- Location: LCCOMB_X60_Y41_N16
\inst2|Mux23~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux23~41_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux23~30_combout\ & ((\inst2|Mux23~40_combout\))) # (!\inst2|Mux23~30_combout\ & (\inst2|Mux23~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux23~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux23~9_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|Mux23~30_combout\,
	datad => \inst2|Mux23~40_combout\,
	combout => \inst2|Mux23~41_combout\);

-- Location: FF_X60_Y41_N17
\inst2|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux23~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(16));

-- Location: LCCOMB_X65_Y48_N18
\inst6|PR_DATA_CACHE_OUT~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~15_combout\ = (\reset~input_o\ & \inst2|readdata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|readdata\(16),
	combout => \inst6|PR_DATA_CACHE_OUT~15_combout\);

-- Location: FF_X65_Y48_N19
\inst6|PR_DATA_CACHE_OUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(16));

-- Location: LCCOMB_X57_Y51_N26
\inst6|myAlu|ShiftRight0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~29_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~10_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~10_combout\,
	datad => \inst6|myAlu|ShiftRight0~15_combout\,
	combout => \inst6|myAlu|ShiftRight0~29_combout\);

-- Location: LCCOMB_X57_Y51_N24
\inst6|myAlu|ShiftRight0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~30_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[25]~6_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[24]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[25]~6_combout\,
	datad => \inst6|oparand1_mux|RESULT[24]~7_combout\,
	combout => \inst6|myAlu|ShiftRight0~30_combout\);

-- Location: LCCOMB_X57_Y51_N18
\inst6|myAlu|ShiftRight0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~31_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~23_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~23_combout\,
	datad => \inst6|myAlu|ShiftRight0~30_combout\,
	combout => \inst6|myAlu|ShiftRight0~31_combout\);

-- Location: LCCOMB_X58_Y51_N30
\inst6|myAlu|ShiftRight0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~32_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~29_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~29_combout\,
	datad => \inst6|myAlu|ShiftRight0~31_combout\,
	combout => \inst6|myAlu|ShiftRight0~32_combout\);

-- Location: LCCOMB_X62_Y48_N22
\inst6|myAlu|ShiftRight0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~37_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[23]~8_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[22]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand1_mux|RESULT[23]~8_combout\,
	datac => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datad => \inst6|oparand1_mux|RESULT[22]~9_combout\,
	combout => \inst6|myAlu|ShiftRight0~37_combout\);

-- Location: LCCOMB_X59_Y50_N4
\inst6|myAlu|INTER_ADD[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[18]~36_combout\ = ((\inst6|oparand1_mux|RESULT[18]~13_combout\ $ (\inst6|oparand2_mux|RESULT[18]~13_combout\ $ (!\inst6|myAlu|INTER_ADD[17]~35\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[18]~37\ = CARRY((\inst6|oparand1_mux|RESULT[18]~13_combout\ & ((\inst6|oparand2_mux|RESULT[18]~13_combout\) # (!\inst6|myAlu|INTER_ADD[17]~35\))) # (!\inst6|oparand1_mux|RESULT[18]~13_combout\ & 
-- (\inst6|oparand2_mux|RESULT[18]~13_combout\ & !\inst6|myAlu|INTER_ADD[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[18]~13_combout\,
	datab => \inst6|oparand2_mux|RESULT[18]~13_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[17]~35\,
	combout => \inst6|myAlu|INTER_ADD[18]~36_combout\,
	cout => \inst6|myAlu|INTER_ADD[18]~37\);

-- Location: LCCOMB_X59_Y50_N6
\inst6|myAlu|INTER_ADD[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[19]~38_combout\ = (\inst6|oparand2_mux|RESULT[19]~12_combout\ & ((\inst6|oparand1_mux|RESULT[19]~12_combout\ & (\inst6|myAlu|INTER_ADD[18]~37\ & VCC)) # (!\inst6|oparand1_mux|RESULT[19]~12_combout\ & 
-- (!\inst6|myAlu|INTER_ADD[18]~37\)))) # (!\inst6|oparand2_mux|RESULT[19]~12_combout\ & ((\inst6|oparand1_mux|RESULT[19]~12_combout\ & (!\inst6|myAlu|INTER_ADD[18]~37\)) # (!\inst6|oparand1_mux|RESULT[19]~12_combout\ & ((\inst6|myAlu|INTER_ADD[18]~37\) # 
-- (GND)))))
-- \inst6|myAlu|INTER_ADD[19]~39\ = CARRY((\inst6|oparand2_mux|RESULT[19]~12_combout\ & (!\inst6|oparand1_mux|RESULT[19]~12_combout\ & !\inst6|myAlu|INTER_ADD[18]~37\)) # (!\inst6|oparand2_mux|RESULT[19]~12_combout\ & ((!\inst6|myAlu|INTER_ADD[18]~37\) # 
-- (!\inst6|oparand1_mux|RESULT[19]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[19]~12_combout\,
	datab => \inst6|oparand1_mux|RESULT[19]~12_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[18]~37\,
	combout => \inst6|myAlu|INTER_ADD[19]~38_combout\,
	cout => \inst6|myAlu|INTER_ADD[19]~39\);

-- Location: LCCOMB_X56_Y53_N28
\inst6|PR_ALU_OUT_S3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~14_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux12~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|INTER_ADD[19]~38_combout\,
	datad => \inst6|myAlu|Mux12~1_combout\,
	combout => \inst6|PR_ALU_OUT_S3~14_combout\);

-- Location: FF_X56_Y53_N29
\inst6|PR_ALU_OUT_S3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(19));

-- Location: LCCOMB_X66_Y49_N4
\inst6|PR_PC_S4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~12_combout\ = (\inst6|PR_PC_S3\(19) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S3\(19),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S4~12_combout\);

-- Location: FF_X66_Y49_N9
\inst6|PR_PC_S4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(19));

-- Location: LCCOMB_X66_Y47_N30
\inst2|memory_array~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~84_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(19)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S3\(19),
	datab => \reset~input_o\,
	datac => \inst6|PR_DATA_CACHE_OUT\(19),
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~84_combout\);

-- Location: LCCOMB_X58_Y42_N10
\inst2|memory_array[186][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[186][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[186][3]~feeder_combout\);

-- Location: FF_X58_Y42_N11
\inst2|memory_array[186][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[186][3]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[186][3]~q\);

-- Location: LCCOMB_X60_Y45_N18
\inst2|memory_array[177][0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[177][0]~14_combout\ = ((\inst2|memory_array[169][0]~1_combout\ & (!\inst6|PR_ALU_OUT_S3\(6) & \inst2|Decoder3~5_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[169][0]~1_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \reset~input_o\,
	datad => \inst2|Decoder3~5_combout\,
	combout => \inst2|memory_array[177][0]~14_combout\);

-- Location: FF_X58_Y45_N23
\inst2|memory_array[178][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[178][3]~q\);

-- Location: LCCOMB_X59_Y41_N28
\inst2|memory_array[145][0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[145][0]~12_combout\ = ((\inst2|memory_array[153][0]~3_combout\ & (!\inst6|PR_ALU_OUT_S3\(6) & \inst2|Decoder3~5_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|memory_array[153][0]~3_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|Decoder3~5_combout\,
	combout => \inst2|memory_array[145][0]~12_combout\);

-- Location: FF_X57_Y45_N25
\inst2|memory_array[146][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[145][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[146][3]~q\);

-- Location: LCCOMB_X57_Y45_N24
\inst2|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~0_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[154][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[146][3]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[154][3]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[146][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~0_combout\);

-- Location: LCCOMB_X58_Y45_N22
\inst2|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~1_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux20~0_combout\ & (\inst2|memory_array[186][3]~q\)) # (!\inst2|Mux20~0_combout\ & ((\inst2|memory_array[178][3]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[186][3]~q\,
	datac => \inst2|memory_array[178][3]~q\,
	datad => \inst2|Mux20~0_combout\,
	combout => \inst2|Mux20~1_combout\);

-- Location: LCCOMB_X68_Y44_N8
\inst2|memory_array[138][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[138][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[138][3]~feeder_combout\);

-- Location: LCCOMB_X59_Y44_N10
\inst2|memory_array[137][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[137][0]~5_combout\ = ((!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[153][0]~3_combout\ & \inst2|Decoder3~0_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[153][0]~3_combout\,
	datad => \inst2|Decoder3~0_combout\,
	combout => \inst2|memory_array[137][0]~5_combout\);

-- Location: FF_X68_Y44_N9
\inst2|memory_array[138][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[138][3]~feeder_combout\,
	ena => \inst2|memory_array[137][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[138][3]~q\);

-- Location: LCCOMB_X59_Y44_N18
\inst2|memory_array[129][0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[129][0]~13_combout\ = ((!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[153][0]~3_combout\ & \inst2|Decoder3~4_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[153][0]~3_combout\,
	datad => \inst2|Decoder3~4_combout\,
	combout => \inst2|memory_array[129][0]~13_combout\);

-- Location: FF_X68_Y44_N11
\inst2|memory_array[130][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[130][3]~q\);

-- Location: LCCOMB_X68_Y44_N10
\inst2|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~4_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[138][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[130][3]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[138][3]~q\,
	datac => \inst2|memory_array[130][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~4_combout\);

-- Location: FF_X68_Y41_N1
\inst2|memory_array[170][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[170][3]~q\);

-- Location: LCCOMB_X68_Y41_N0
\inst2|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~5_combout\ = (\inst2|Mux20~4_combout\ & (((\inst2|memory_array[170][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux20~4_combout\ & (\inst2|memory_array[162][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[162][3]~q\,
	datab => \inst2|Mux20~4_combout\,
	datac => \inst2|memory_array[170][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~5_combout\);

-- Location: LCCOMB_X68_Y42_N20
\inst2|Mux20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux20~3_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((!\inst6|PR_ALU_OUT_S3\(4) & \inst2|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux20~3_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux20~5_combout\,
	combout => \inst2|Mux20~6_combout\);

-- Location: LCCOMB_X63_Y46_N0
\inst2|Mux20~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~9_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux20~6_combout\ & (\inst2|Mux20~8_combout\)) # (!\inst2|Mux20~6_combout\ & ((\inst2|Mux20~1_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux20~8_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux20~1_combout\,
	datad => \inst2|Mux20~6_combout\,
	combout => \inst2|Mux20~9_combout\);

-- Location: LCCOMB_X55_Y42_N8
\inst2|memory_array[106][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[106][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[106][3]~feeder_combout\);

-- Location: FF_X55_Y42_N9
\inst2|memory_array[106][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[106][3]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[106][3]~q\);

-- Location: FF_X55_Y42_N11
\inst2|memory_array[110][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[110][3]~q\);

-- Location: LCCOMB_X56_Y38_N18
\inst2|memory_array[78][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[78][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[78][3]~feeder_combout\);

-- Location: FF_X56_Y38_N19
\inst2|memory_array[78][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[78][3]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[78][3]~q\);

-- Location: FF_X55_Y38_N5
\inst2|memory_array[74][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[74][3]~q\);

-- Location: LCCOMB_X55_Y38_N4
\inst2|Mux20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~10_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[78][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[74][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[78][3]~q\,
	datac => \inst2|memory_array[74][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux20~10_combout\);

-- Location: LCCOMB_X55_Y42_N10
\inst2|Mux20~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~11_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux20~10_combout\ & ((\inst2|memory_array[110][3]~q\))) # (!\inst2|Mux20~10_combout\ & (\inst2|memory_array[106][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[106][3]~q\,
	datac => \inst2|memory_array[110][3]~q\,
	datad => \inst2|Mux20~10_combout\,
	combout => \inst2|Mux20~11_combout\);

-- Location: LCCOMB_X52_Y41_N28
\inst2|memory_array[86][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[86][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[86][3]~feeder_combout\);

-- Location: FF_X52_Y41_N29
\inst2|memory_array[86][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[86][3]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[86][3]~q\);

-- Location: FF_X52_Y41_N27
\inst2|memory_array[82][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[82][3]~q\);

-- Location: LCCOMB_X52_Y41_N26
\inst2|Mux20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[86][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[82][3]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[86][3]~q\,
	datac => \inst2|memory_array[82][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~12_combout\);

-- Location: FF_X52_Y40_N11
\inst2|memory_array[118][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[118][3]~q\);

-- Location: LCCOMB_X52_Y40_N10
\inst2|Mux20~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~13_combout\ = (\inst2|Mux20~12_combout\ & (((\inst2|memory_array[118][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux20~12_combout\ & (\inst2|memory_array[114][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[114][3]~q\,
	datab => \inst2|Mux20~12_combout\,
	datac => \inst2|memory_array[118][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~13_combout\);

-- Location: FF_X53_Y40_N17
\inst2|memory_array[102][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[102][3]~q\);

-- Location: LCCOMB_X53_Y40_N6
\inst2|memory_array[98][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[98][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[98][3]~feeder_combout\);

-- Location: FF_X53_Y40_N7
\inst2|memory_array[98][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[98][3]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[98][3]~q\);

-- Location: LCCOMB_X53_Y40_N16
\inst2|Mux20~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~15_combout\ = (\inst2|Mux20~14_combout\ & (((\inst2|memory_array[102][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux20~14_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[98][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux20~14_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[102][3]~q\,
	datad => \inst2|memory_array[98][3]~q\,
	combout => \inst2|Mux20~15_combout\);

-- Location: LCCOMB_X55_Y40_N10
\inst2|Mux20~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(3)) # ((\inst2|Mux20~13_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux20~13_combout\,
	datad => \inst2|Mux20~15_combout\,
	combout => \inst2|Mux20~16_combout\);

-- Location: LCCOMB_X55_Y46_N22
\inst2|Mux20~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux20~16_combout\ & (\inst2|Mux20~18_combout\)) # (!\inst2|Mux20~16_combout\ & ((\inst2|Mux20~11_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux20~18_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux20~11_combout\,
	datad => \inst2|Mux20~16_combout\,
	combout => \inst2|Mux20~19_combout\);

-- Location: LCCOMB_X60_Y43_N4
\inst2|memory_array[34][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[34][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[34][3]~feeder_combout\);

-- Location: FF_X60_Y43_N5
\inst2|memory_array[34][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[34][3]~feeder_combout\,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[34][3]~q\);

-- Location: LCCOMB_X58_Y44_N12
\inst2|memory_array[48][7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[48][7]~43_combout\ = ((\inst2|Decoder3~5_combout\ & \inst2|memory_array[38][6]~37_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst2|Decoder3~5_combout\,
	datad => \inst2|memory_array[38][6]~37_combout\,
	combout => \inst2|memory_array[48][7]~43_combout\);

-- Location: FF_X60_Y43_N11
\inst2|memory_array[50][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[50][3]~q\);

-- Location: LCCOMB_X60_Y43_N10
\inst2|Mux20~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~25_combout\ = (\inst2|Mux20~24_combout\ & (((\inst2|memory_array[50][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux20~24_combout\ & (\inst2|memory_array[34][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux20~24_combout\,
	datab => \inst2|memory_array[34][3]~q\,
	datac => \inst2|memory_array[50][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux20~25_combout\);

-- Location: LCCOMB_X55_Y46_N8
\inst2|Mux20~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux20~23_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux20~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux20~23_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux20~25_combout\,
	combout => \inst2|Mux20~26_combout\);

-- Location: LCCOMB_X56_Y44_N24
\inst2|memory_array[62][3]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[62][3]~54_combout\ = ((\inst2|memory_array[38][6]~37_combout\ & \inst2|Decoder3~7_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|memory_array[38][6]~37_combout\,
	datad => \inst2|Decoder3~7_combout\,
	combout => \inst2|memory_array[62][3]~54_combout\);

-- Location: FF_X54_Y47_N27
\inst2|memory_array[62][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~84_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[62][3]~q\);

-- Location: LCCOMB_X54_Y47_N0
\inst2|memory_array[46][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[46][3]~feeder_combout\ = \inst2|memory_array~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~84_combout\,
	combout => \inst2|memory_array[46][3]~feeder_combout\);

-- Location: FF_X54_Y47_N1
\inst2|memory_array[46][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[46][3]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[46][3]~q\);

-- Location: LCCOMB_X54_Y47_N26
\inst2|Mux20~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~28_combout\ = (\inst2|Mux20~27_combout\ & (((\inst2|memory_array[62][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux20~27_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[46][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux20~27_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[62][3]~q\,
	datad => \inst2|memory_array[46][3]~q\,
	combout => \inst2|Mux20~28_combout\);

-- Location: LCCOMB_X55_Y46_N14
\inst2|Mux20~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~29_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux20~26_combout\ & ((\inst2|Mux20~28_combout\))) # (!\inst2|Mux20~26_combout\ & (\inst2|Mux20~21_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux20~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux20~21_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux20~26_combout\,
	datad => \inst2|Mux20~28_combout\,
	combout => \inst2|Mux20~29_combout\);

-- Location: LCCOMB_X56_Y46_N2
\inst2|Mux20~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~30_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux20~19_combout\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((!\inst6|PR_ALU_OUT_S3\(7) & \inst2|Mux20~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux20~19_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(7),
	datad => \inst2|Mux20~29_combout\,
	combout => \inst2|Mux20~30_combout\);

-- Location: LCCOMB_X63_Y46_N8
\inst2|Mux20~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux20~41_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux20~30_combout\ & (\inst2|Mux20~40_combout\)) # (!\inst2|Mux20~30_combout\ & ((\inst2|Mux20~9_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux20~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux20~40_combout\,
	datab => \inst2|Mux20~9_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(7),
	datad => \inst2|Mux20~30_combout\,
	combout => \inst2|Mux20~41_combout\);

-- Location: FF_X63_Y46_N9
\inst2|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux20~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(19));

-- Location: LCCOMB_X66_Y49_N2
\inst6|PR_DATA_CACHE_OUT~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~12_combout\ = (\reset~input_o\ & \inst2|readdata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst2|readdata\(19),
	combout => \inst6|PR_DATA_CACHE_OUT~12_combout\);

-- Location: FF_X66_Y49_N3
\inst6|PR_DATA_CACHE_OUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(19));

-- Location: LCCOMB_X65_Y49_N26
\inst6|PR_ALU_OUT_S4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~12_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(19),
	combout => \inst6|PR_ALU_OUT_S4~12_combout\);

-- Location: FF_X66_Y49_N29
\inst6|PR_ALU_OUT_S4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(19));

-- Location: LCCOMB_X66_Y49_N28
\inst6|regWriteSelMUX|RESULT[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[19]~24_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(19)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(19),
	datac => \inst6|PR_ALU_OUT_S4\(19),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[19]~24_combout\);

-- Location: LCCOMB_X66_Y49_N8
\inst6|regWriteSelMUX|RESULT[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[19]~25_combout\ = (\inst6|regWriteSelMUX|RESULT[19]~24_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_REG_WRITE_SELECT_S4\(1) & \inst6|PR_PC_S4\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(19),
	datad => \inst6|regWriteSelMUX|RESULT[19]~24_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[19]~25_combout\);

-- Location: FF_X59_Y49_N31
\inst6|REG_WRITE_DATA_S5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[19]~25_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(19));

-- Location: LCCOMB_X59_Y49_N28
\inst6|oparand2_mux_haz|RESULT[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[19]~24_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|regWriteSelMUX|RESULT[19]~25_combout\))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (\inst6|PR_DATA_2_S2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2\(19),
	datab => \inst6|regWriteSelMUX|RESULT[19]~25_combout\,
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[19]~24_combout\);

-- Location: LCCOMB_X59_Y49_N30
\inst6|oparand2_mux_haz|RESULT[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[19]~25_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|oparand2_mux_haz|RESULT[19]~24_combout\ & ((\inst6|REG_WRITE_DATA_S5\(19)))) # (!\inst6|oparand2_mux_haz|RESULT[19]~24_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(19))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[19]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(19),
	datac => \inst6|REG_WRITE_DATA_S5\(19),
	datad => \inst6|oparand2_mux_haz|RESULT[19]~24_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[19]~25_combout\);

-- Location: LCCOMB_X59_Y49_N10
\inst6|oparand2_mux|RESULT[19]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[19]~12_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(18))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[19]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_IMMEDIATE_SELECT_OUT\(18),
	datac => \inst6|PR_OPERAND2_SEL~q\,
	datad => \inst6|oparand2_mux_haz|RESULT[19]~25_combout\,
	combout => \inst6|oparand2_mux|RESULT[19]~12_combout\);

-- Location: LCCOMB_X56_Y53_N24
\inst6|myAlu|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux12~0_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand2_mux|RESULT[19]~12_combout\ & \inst6|oparand1_mux|RESULT[19]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|oparand2_mux|RESULT[19]~12_combout\,
	datad => \inst6|oparand1_mux|RESULT[19]~12_combout\,
	combout => \inst6|myAlu|Mux12~0_combout\);

-- Location: LCCOMB_X59_Y50_N8
\inst6|myAlu|INTER_ADD[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[20]~40_combout\ = ((\inst6|oparand2_mux|RESULT[20]~11_combout\ $ (\inst6|oparand1_mux|RESULT[20]~11_combout\ $ (!\inst6|myAlu|INTER_ADD[19]~39\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[20]~41\ = CARRY((\inst6|oparand2_mux|RESULT[20]~11_combout\ & ((\inst6|oparand1_mux|RESULT[20]~11_combout\) # (!\inst6|myAlu|INTER_ADD[19]~39\))) # (!\inst6|oparand2_mux|RESULT[20]~11_combout\ & 
-- (\inst6|oparand1_mux|RESULT[20]~11_combout\ & !\inst6|myAlu|INTER_ADD[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[20]~11_combout\,
	datab => \inst6|oparand1_mux|RESULT[20]~11_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[19]~39\,
	combout => \inst6|myAlu|INTER_ADD[20]~40_combout\,
	cout => \inst6|myAlu|INTER_ADD[20]~41\);

-- Location: LCCOMB_X59_Y50_N10
\inst6|myAlu|INTER_ADD[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[21]~42_combout\ = (\inst6|oparand2_mux|RESULT[21]~10_combout\ & ((\inst6|oparand1_mux|RESULT[21]~10_combout\ & (\inst6|myAlu|INTER_ADD[20]~41\ & VCC)) # (!\inst6|oparand1_mux|RESULT[21]~10_combout\ & 
-- (!\inst6|myAlu|INTER_ADD[20]~41\)))) # (!\inst6|oparand2_mux|RESULT[21]~10_combout\ & ((\inst6|oparand1_mux|RESULT[21]~10_combout\ & (!\inst6|myAlu|INTER_ADD[20]~41\)) # (!\inst6|oparand1_mux|RESULT[21]~10_combout\ & ((\inst6|myAlu|INTER_ADD[20]~41\) # 
-- (GND)))))
-- \inst6|myAlu|INTER_ADD[21]~43\ = CARRY((\inst6|oparand2_mux|RESULT[21]~10_combout\ & (!\inst6|oparand1_mux|RESULT[21]~10_combout\ & !\inst6|myAlu|INTER_ADD[20]~41\)) # (!\inst6|oparand2_mux|RESULT[21]~10_combout\ & ((!\inst6|myAlu|INTER_ADD[20]~41\) # 
-- (!\inst6|oparand1_mux|RESULT[21]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[21]~10_combout\,
	datab => \inst6|oparand1_mux|RESULT[21]~10_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[20]~41\,
	combout => \inst6|myAlu|INTER_ADD[21]~42_combout\,
	cout => \inst6|myAlu|INTER_ADD[21]~43\);

-- Location: LCCOMB_X58_Y53_N16
\inst6|muxjump|RESULT[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|muxjump|RESULT[21]~5_combout\ = (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux10~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[21]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux10~1_combout\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|INTER_ADD[21]~42_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|muxjump|RESULT[21]~5_combout\);

-- Location: LCCOMB_X58_Y53_N30
\inst6|PR_PC_S1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~10_combout\ = (\reset~input_o\ & ((\inst6|muxjump|RESULT[21]~5_combout\) # ((\inst6|PC_PLUS_4\(21) & \inst6|myBranchSelect|MUX_OUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(21),
	datab => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datac => \reset~input_o\,
	datad => \inst6|muxjump|RESULT[21]~5_combout\,
	combout => \inst6|PR_PC_S1~10_combout\);

-- Location: FF_X58_Y53_N31
\inst6|PR_PC_S1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(21));

-- Location: LCCOMB_X65_Y52_N16
\inst6|PR_PC_S2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~10_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(21),
	combout => \inst6|PR_PC_S2~10_combout\);

-- Location: FF_X65_Y52_N17
\inst6|PR_PC_S2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(21));

-- Location: LCCOMB_X65_Y52_N20
\inst6|PR_PC_S3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~10_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S2\(21),
	combout => \inst6|PR_PC_S3~10_combout\);

-- Location: FF_X65_Y52_N21
\inst6|PR_PC_S3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(21));

-- Location: LCCOMB_X65_Y52_N10
\inst6|PR_PC_S4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~10_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(21),
	combout => \inst6|PR_PC_S4~10_combout\);

-- Location: FF_X59_Y48_N5
\inst6|PR_PC_S4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(21));

-- Location: LCCOMB_X65_Y54_N4
\inst6|PR_IMMEDIATE_SELECT_OUT[21]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_IMMEDIATE_SELECT_OUT[21]~0_combout\ = (\inst6|myControl|Equal10~1_combout\ & ((\inst6|myImmediate|Mux31~0_combout\))) # (!\inst6|myControl|Equal10~1_combout\ & (\inst6|myImmediate|Mux31~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myImmediate|Mux31~1_combout\,
	datab => \inst6|myControl|Equal10~1_combout\,
	datad => \inst6|myImmediate|Mux31~0_combout\,
	combout => \inst6|PR_IMMEDIATE_SELECT_OUT[21]~0_combout\);

-- Location: FF_X65_Y54_N5
\inst6|PR_IMMEDIATE_SELECT_OUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_IMMEDIATE_SELECT_OUT[21]~0_combout\,
	asdata => \inst6|PR_INSTRUCTION\(12),
	sclr => \ALT_INV_reset~input_o\,
	sload => \inst6|myControl|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(21));

-- Location: LCCOMB_X59_Y48_N28
\inst6|oparand2_mux_haz|RESULT[21]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[21]~20_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|regWriteSelMUX|RESULT[21]~21_combout\) # (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (\inst6|PR_DATA_2_S2\(21) & ((!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2\(21),
	datab => \inst6|regWriteSelMUX|RESULT[21]~21_combout\,
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[21]~20_combout\);

-- Location: LCCOMB_X59_Y48_N6
\inst6|oparand2_mux_haz|RESULT[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[21]~21_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|oparand2_mux_haz|RESULT[21]~20_combout\ & (\inst6|REG_WRITE_DATA_S5\(21))) # (!\inst6|oparand2_mux_haz|RESULT[21]~20_combout\ & 
-- ((\inst6|PR_ALU_OUT_S3\(21)))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[21]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(21),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(21),
	datad => \inst6|oparand2_mux_haz|RESULT[21]~20_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[21]~21_combout\);

-- Location: LCCOMB_X59_Y48_N26
\inst6|oparand2_mux|RESULT[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[21]~10_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(21))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[21]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datab => \inst6|PR_IMMEDIATE_SELECT_OUT\(21),
	datad => \inst6|oparand2_mux_haz|RESULT[21]~21_combout\,
	combout => \inst6|oparand2_mux|RESULT[21]~10_combout\);

-- Location: LCCOMB_X59_Y54_N24
\inst6|myAlu|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux10~0_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand2_mux|RESULT[21]~10_combout\ & \inst6|oparand1_mux|RESULT[21]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|oparand2_mux|RESULT[21]~10_combout\,
	datad => \inst6|oparand1_mux|RESULT[21]~10_combout\,
	combout => \inst6|myAlu|Mux10~0_combout\);

-- Location: LCCOMB_X60_Y54_N8
\inst6|myAlu|ShiftRight0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~33_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[24]~7_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[23]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datab => \inst6|oparand1_mux|RESULT[24]~7_combout\,
	datad => \inst6|oparand1_mux|RESULT[23]~8_combout\,
	combout => \inst6|myAlu|ShiftRight0~33_combout\);

-- Location: LCCOMB_X60_Y54_N26
\inst6|myAlu|ShiftRight0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~43_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~33_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~33_combout\,
	datad => \inst6|myAlu|ShiftRight0~42_combout\,
	combout => \inst6|myAlu|ShiftRight0~43_combout\);

-- Location: LCCOMB_X60_Y54_N28
\inst6|myAlu|ShiftRight0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~44_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~27_combout\))) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~43_combout\,
	datad => \inst6|myAlu|ShiftRight0~27_combout\,
	combout => \inst6|myAlu|ShiftRight0~44_combout\);

-- Location: LCCOMB_X60_Y54_N14
\inst6|myAlu|ShiftRight0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~45_combout\ = (\inst6|oparand2_mux|RESULT[3]~28_combout\ & (\inst6|myAlu|ShiftRight0~13_combout\ & (!\inst6|oparand2_mux|RESULT[2]~29_combout\))) # (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & 
-- (((\inst6|myAlu|ShiftRight0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~13_combout\,
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datad => \inst6|myAlu|ShiftRight0~44_combout\,
	combout => \inst6|myAlu|ShiftRight0~45_combout\);

-- Location: LCCOMB_X59_Y54_N18
\inst6|myAlu|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux10~1_combout\ = (\inst6|PR_ALU_SELECT\(0) & ((\inst6|myAlu|Mux10~0_combout\) # ((\inst6|myAlu|Mux0~3_combout\ & \inst6|myAlu|ShiftRight0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|myAlu|Mux10~0_combout\,
	datac => \inst6|myAlu|Mux0~3_combout\,
	datad => \inst6|myAlu|ShiftRight0~45_combout\,
	combout => \inst6|myAlu|Mux10~1_combout\);

-- Location: LCCOMB_X58_Y50_N12
\inst6|PR_ALU_OUT_S3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~12_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux10~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[21]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux0~2_combout\,
	datab => \reset~input_o\,
	datac => \inst6|myAlu|INTER_ADD[21]~42_combout\,
	datad => \inst6|myAlu|Mux10~1_combout\,
	combout => \inst6|PR_ALU_OUT_S3~12_combout\);

-- Location: FF_X58_Y50_N13
\inst6|PR_ALU_OUT_S3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(21));

-- Location: LCCOMB_X62_Y49_N18
\inst6|PR_ALU_OUT_S4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~10_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(21),
	combout => \inst6|PR_ALU_OUT_S4~10_combout\);

-- Location: FF_X62_Y49_N5
\inst6|PR_ALU_OUT_S4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(21));

-- Location: LCCOMB_X62_Y49_N4
\inst6|regWriteSelMUX|RESULT[21]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[21]~20_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(21)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(21),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_ALU_OUT_S4\(21),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[21]~20_combout\);

-- Location: LCCOMB_X59_Y48_N4
\inst6|regWriteSelMUX|RESULT[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[21]~21_combout\ = (\inst6|regWriteSelMUX|RESULT[21]~20_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(21),
	datad => \inst6|regWriteSelMUX|RESULT[21]~20_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[21]~21_combout\);

-- Location: FF_X59_Y48_N13
\inst6|REG_WRITE_DATA_S5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[21]~21_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(21));

-- Location: LCCOMB_X67_Y48_N8
\inst6|myreg|REGISTERS~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~27_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[21]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[21]~21_combout\,
	combout => \inst6|myreg|REGISTERS~27_combout\);

-- Location: FF_X67_Y49_N1
\inst6|myreg|REGISTERS[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~27_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][21]~q\);

-- Location: LCCOMB_X67_Y49_N0
\inst6|myreg|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux10~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][21]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][21]~q\,
	combout => \inst6|myreg|Mux10~3_combout\);

-- Location: FF_X67_Y50_N15
\inst6|myreg|REGISTERS[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~27_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][21]~q\);

-- Location: LCCOMB_X67_Y50_N14
\inst6|myreg|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux10~2_combout\ = (\inst6|myreg|REGISTERS[0][21]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[0][21]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux10~2_combout\);

-- Location: FF_X68_Y52_N31
\inst6|myreg|REGISTERS[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~27_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][21]~q\);

-- Location: LCCOMB_X68_Y52_N30
\inst6|myreg|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux10~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][21]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][21]~q\,
	combout => \inst6|myreg|Mux10~1_combout\);

-- Location: LCCOMB_X67_Y50_N12
\inst6|PR_DATA_1_S2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~53_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16)) # (\inst6|myreg|Mux10~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux10~2_combout\ & (!\inst6|PR_INSTRUCTION\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|Mux10~2_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux10~1_combout\,
	combout => \inst6|PR_DATA_1_S2~53_combout\);

-- Location: LCCOMB_X67_Y50_N30
\inst6|PR_DATA_1_S2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~54_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~53_combout\ & ((\inst6|myreg|Mux10~3_combout\))) # (!\inst6|PR_DATA_1_S2~53_combout\ & (\inst6|myreg|Mux10~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux10~0_combout\,
	datab => \inst6|myreg|Mux10~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|PR_DATA_1_S2~53_combout\,
	combout => \inst6|PR_DATA_1_S2~54_combout\);

-- Location: LCCOMB_X66_Y48_N24
\inst6|PR_DATA_1_S2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~55_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~52_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~52_combout\,
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_DATA_1_S2~54_combout\,
	datad => \inst6|PR_INSTRUCTION\(17),
	combout => \inst6|PR_DATA_1_S2~55_combout\);

-- Location: FF_X59_Y48_N11
\inst6|PR_DATA_1_S2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~55_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(21));

-- Location: LCCOMB_X59_Y48_N10
\inst6|oparand1_mux_haz|RESULT[21]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[21]~20_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|regWriteSelMUX|RESULT[21]~21_combout\) # ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|PR_DATA_1_S2\(21) & !\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[21]~21_combout\,
	datac => \inst6|PR_DATA_1_S2\(21),
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[21]~20_combout\);

-- Location: LCCOMB_X59_Y48_N12
\inst6|oparand1_mux_haz|RESULT[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[21]~21_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[21]~20_combout\ & ((\inst6|REG_WRITE_DATA_S5\(21)))) # (!\inst6|oparand1_mux_haz|RESULT[21]~20_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(21))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[21]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(21),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(21),
	datad => \inst6|oparand1_mux_haz|RESULT[21]~20_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[21]~21_combout\);

-- Location: LCCOMB_X60_Y52_N28
\inst6|oparand1_mux|RESULT[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[21]~10_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(21))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[21]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S2\(21),
	datac => \inst6|oparand1_mux_haz|RESULT[21]~21_combout\,
	datad => \inst6|PR_BRANCH_SELECT_S2\(3),
	combout => \inst6|oparand1_mux|RESULT[21]~10_combout\);

-- Location: LCCOMB_X60_Y52_N22
\inst6|myAlu|ShiftRight0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~42_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[22]~9_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[21]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[22]~9_combout\,
	datad => \inst6|oparand1_mux|RESULT[21]~10_combout\,
	combout => \inst6|myAlu|ShiftRight0~42_combout\);

-- Location: LCCOMB_X60_Y52_N16
\inst6|myAlu|ShiftRight0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~51_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~42_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~42_combout\,
	datad => \inst6|myAlu|ShiftRight0~50_combout\,
	combout => \inst6|myAlu|ShiftRight0~51_combout\);

-- Location: LCCOMB_X61_Y52_N0
\inst6|myAlu|ShiftRight0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~26_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[26]~5_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[25]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[26]~5_combout\,
	datad => \inst6|oparand1_mux|RESULT[25]~6_combout\,
	combout => \inst6|myAlu|ShiftRight0~26_combout\);

-- Location: LCCOMB_X60_Y54_N24
\inst6|myAlu|ShiftRight0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~34_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~26_combout\))) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datab => \inst6|myAlu|ShiftRight0~33_combout\,
	datad => \inst6|myAlu|ShiftRight0~26_combout\,
	combout => \inst6|myAlu|ShiftRight0~34_combout\);

-- Location: LCCOMB_X59_Y54_N20
\inst6|myAlu|ShiftRight0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~52_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~34_combout\))) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~51_combout\,
	datad => \inst6|myAlu|ShiftRight0~34_combout\,
	combout => \inst6|myAlu|ShiftRight0~52_combout\);

-- Location: LCCOMB_X59_Y54_N30
\inst6|myAlu|ShiftRight0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~53_combout\ = (\inst6|oparand2_mux|RESULT[3]~28_combout\ & (\inst6|myAlu|ShiftRight0~21_combout\)) # (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & ((\inst6|myAlu|ShiftRight0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|myAlu|ShiftRight0~21_combout\,
	datad => \inst6|myAlu|ShiftRight0~52_combout\,
	combout => \inst6|myAlu|ShiftRight0~53_combout\);

-- Location: LCCOMB_X56_Y53_N18
\inst6|myAlu|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux12~1_combout\ = (\inst6|PR_ALU_SELECT\(0) & ((\inst6|myAlu|Mux12~0_combout\) # ((\inst6|myAlu|Mux0~3_combout\ & \inst6|myAlu|ShiftRight0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|myAlu|Mux12~0_combout\,
	datac => \inst6|myAlu|Mux0~3_combout\,
	datad => \inst6|myAlu|ShiftRight0~53_combout\,
	combout => \inst6|myAlu|Mux12~1_combout\);

-- Location: LCCOMB_X56_Y53_N30
\inst6|muxjump|RESULT[19]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|muxjump|RESULT[19]~7_combout\ = (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux12~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|INTER_ADD[19]~38_combout\,
	datad => \inst6|myAlu|Mux12~1_combout\,
	combout => \inst6|muxjump|RESULT[19]~7_combout\);

-- Location: LCCOMB_X56_Y53_N0
\inst6|PR_PC_S1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~12_combout\ = (\reset~input_o\ & ((\inst6|muxjump|RESULT[19]~7_combout\) # ((\inst6|PC_PLUS_4\(19) & \inst6|myBranchSelect|MUX_OUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(19),
	datab => \reset~input_o\,
	datac => \inst6|muxjump|RESULT[19]~7_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~12_combout\);

-- Location: FF_X56_Y53_N1
\inst6|PR_PC_S1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(19));

-- Location: LCCOMB_X56_Y49_N12
\inst6|PR_PC_S2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~12_combout\ = (\inst6|PR_PC_S1\(19) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S1\(19),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S2~12_combout\);

-- Location: FF_X59_Y49_N15
\inst6|PR_PC_S2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(19));

-- Location: LCCOMB_X66_Y49_N20
\inst6|myreg|REGISTERS~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~29_combout\ = (\inst6|regWriteSelMUX|RESULT[19]~25_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|regWriteSelMUX|RESULT[19]~25_combout\,
	datad => \reset~input_o\,
	combout => \inst6|myreg|REGISTERS~29_combout\);

-- Location: FF_X67_Y49_N27
\inst6|myreg|REGISTERS[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~29_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][19]~q\);

-- Location: LCCOMB_X68_Y51_N22
\inst6|myreg|REGISTERS[7][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][19]~feeder_combout\ = \inst6|myreg|REGISTERS~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~29_combout\,
	combout => \inst6|myreg|REGISTERS[7][19]~feeder_combout\);

-- Location: FF_X68_Y51_N23
\inst6|myreg|REGISTERS[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][19]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][19]~q\);

-- Location: LCCOMB_X67_Y49_N26
\inst6|PR_DATA_1_S2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~62_combout\ = (\inst6|PR_DATA_1_S2~61_combout\ & (((\inst6|myreg|REGISTERS[7][19]~q\)) # (!\inst6|PR_INSTRUCTION\(15)))) # (!\inst6|PR_DATA_1_S2~61_combout\ & (\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|REGISTERS[5][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~61_combout\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|REGISTERS[5][19]~q\,
	datad => \inst6|myreg|REGISTERS[7][19]~q\,
	combout => \inst6|PR_DATA_1_S2~62_combout\);

-- Location: FF_X67_Y52_N31
\inst6|myreg|REGISTERS[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~29_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][19]~q\);

-- Location: LCCOMB_X67_Y52_N30
\inst6|myreg|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux12~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][19]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][19]~q\,
	combout => \inst6|myreg|Mux12~2_combout\);

-- Location: FF_X68_Y52_N7
\inst6|myreg|REGISTERS[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~29_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][19]~q\);

-- Location: LCCOMB_X68_Y52_N6
\inst6|myreg|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux12~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][19]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][19]~q\,
	combout => \inst6|myreg|Mux12~1_combout\);

-- Location: LCCOMB_X67_Y52_N24
\inst6|PR_DATA_1_S2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~63_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16)) # ((\inst6|myreg|Mux12~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(15) & (!\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|Mux12~2_combout\,
	datad => \inst6|myreg|Mux12~1_combout\,
	combout => \inst6|PR_DATA_1_S2~63_combout\);

-- Location: FF_X68_Y52_N17
\inst6|myreg|REGISTERS[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~29_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][19]~q\);

-- Location: LCCOMB_X68_Y52_N16
\inst6|myreg|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux12~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][19]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[2][19]~q\,
	combout => \inst6|myreg|Mux12~0_combout\);

-- Location: LCCOMB_X67_Y52_N20
\inst6|PR_DATA_1_S2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~64_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~63_combout\ & (\inst6|myreg|Mux12~3_combout\)) # (!\inst6|PR_DATA_1_S2~63_combout\ & ((\inst6|myreg|Mux12~0_combout\))))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux12~3_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_DATA_1_S2~63_combout\,
	datad => \inst6|myreg|Mux12~0_combout\,
	combout => \inst6|PR_DATA_1_S2~64_combout\);

-- Location: LCCOMB_X67_Y49_N28
\inst6|PR_DATA_1_S2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~65_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~62_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_DATA_1_S2~62_combout\,
	datad => \inst6|PR_DATA_1_S2~64_combout\,
	combout => \inst6|PR_DATA_1_S2~65_combout\);

-- Location: FF_X59_Y49_N21
\inst6|PR_DATA_1_S2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~65_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(19));

-- Location: LCCOMB_X59_Y49_N20
\inst6|oparand1_mux_haz|RESULT[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[19]~24_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|regWriteSelMUX|RESULT[19]~25_combout\) # ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|PR_DATA_1_S2\(19) & !\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[19]~25_combout\,
	datac => \inst6|PR_DATA_1_S2\(19),
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[19]~24_combout\);

-- Location: LCCOMB_X59_Y49_N0
\inst6|oparand1_mux_haz|RESULT[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[19]~25_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[19]~24_combout\ & (\inst6|REG_WRITE_DATA_S5\(19))) # (!\inst6|oparand1_mux_haz|RESULT[19]~24_combout\ & 
-- ((\inst6|PR_ALU_OUT_S3\(19)))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[19]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(19),
	datab => \inst6|PR_ALU_OUT_S3\(19),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[19]~24_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[19]~25_combout\);

-- Location: LCCOMB_X59_Y49_N16
\inst6|oparand1_mux|RESULT[19]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[19]~12_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(19))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[19]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_BRANCH_SELECT_S2\(3),
	datab => \inst6|PR_PC_S2\(19),
	datad => \inst6|oparand1_mux_haz|RESULT[19]~25_combout\,
	combout => \inst6|oparand1_mux|RESULT[19]~12_combout\);

-- Location: LCCOMB_X65_Y54_N22
\inst6|PR_IMMEDIATE_SELECT_OUT[20]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_IMMEDIATE_SELECT_OUT[20]~1_combout\ = (\inst6|myControl|Equal10~1_combout\ & ((\inst6|myImmediate|Mux31~0_combout\))) # (!\inst6|myControl|Equal10~1_combout\ & (\inst6|myImmediate|Mux31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myImmediate|Mux31~2_combout\,
	datab => \inst6|myControl|Equal10~1_combout\,
	datad => \inst6|myImmediate|Mux31~0_combout\,
	combout => \inst6|PR_IMMEDIATE_SELECT_OUT[20]~1_combout\);

-- Location: FF_X65_Y54_N23
\inst6|PR_IMMEDIATE_SELECT_OUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_IMMEDIATE_SELECT_OUT[20]~1_combout\,
	asdata => \inst6|PR_INSTRUCTION\(12),
	sclr => \ALT_INV_reset~input_o\,
	sload => \inst6|myControl|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(20));

-- Location: LCCOMB_X60_Y55_N6
\inst6|PR_PC_S3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~11_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S2\(20),
	combout => \inst6|PR_PC_S3~11_combout\);

-- Location: FF_X60_Y55_N7
\inst6|PR_PC_S3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(20));

-- Location: LCCOMB_X59_Y55_N14
\inst6|PR_PC_S4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~11_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(20),
	combout => \inst6|PR_PC_S4~11_combout\);

-- Location: FF_X59_Y48_N1
\inst6|PR_PC_S4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(20));

-- Location: LCCOMB_X58_Y50_N6
\inst6|PR_ALU_OUT_S3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~13_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux11~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[20]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux0~2_combout\,
	datab => \reset~input_o\,
	datac => \inst6|myAlu|INTER_ADD[20]~40_combout\,
	datad => \inst6|myAlu|Mux11~1_combout\,
	combout => \inst6|PR_ALU_OUT_S3~13_combout\);

-- Location: FF_X58_Y50_N7
\inst6|PR_ALU_OUT_S3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(20));

-- Location: LCCOMB_X63_Y48_N26
\inst6|PR_ALU_OUT_S4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~11_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(20),
	combout => \inst6|PR_ALU_OUT_S4~11_combout\);

-- Location: FF_X59_Y48_N21
\inst6|PR_ALU_OUT_S4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(20));

-- Location: LCCOMB_X59_Y48_N20
\inst6|regWriteSelMUX|RESULT[20]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[20]~22_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(20)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(20),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_ALU_OUT_S4\(20),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	combout => \inst6|regWriteSelMUX|RESULT[20]~22_combout\);

-- Location: LCCOMB_X59_Y48_N0
\inst6|regWriteSelMUX|RESULT[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[20]~23_combout\ = (\inst6|regWriteSelMUX|RESULT[20]~22_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(20),
	datad => \inst6|regWriteSelMUX|RESULT[20]~22_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[20]~23_combout\);

-- Location: FF_X59_Y48_N17
\inst6|REG_WRITE_DATA_S5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[20]~23_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(20));

-- Location: LCCOMB_X59_Y48_N8
\inst6|oparand2_mux_haz|RESULT[20]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[20]~22_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_ALU_OUT_S3\(20)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (\inst6|PR_DATA_2_S2\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2\(20),
	datab => \inst6|PR_ALU_OUT_S3\(20),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[20]~22_combout\);

-- Location: LCCOMB_X59_Y48_N2
\inst6|oparand2_mux_haz|RESULT[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[20]~23_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|oparand2_mux_haz|RESULT[20]~22_combout\ & (\inst6|REG_WRITE_DATA_S5\(20))) # (!\inst6|oparand2_mux_haz|RESULT[20]~22_combout\ & 
-- ((\inst6|regWriteSelMUX|RESULT[20]~23_combout\))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[20]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datab => \inst6|REG_WRITE_DATA_S5\(20),
	datac => \inst6|oparand2_mux_haz|RESULT[20]~22_combout\,
	datad => \inst6|regWriteSelMUX|RESULT[20]~23_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[20]~23_combout\);

-- Location: LCCOMB_X59_Y48_N30
\inst6|oparand2_mux|RESULT[20]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[20]~11_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(20))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[20]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_IMMEDIATE_SELECT_OUT\(20),
	datac => \inst6|PR_OPERAND2_SEL~q\,
	datad => \inst6|oparand2_mux_haz|RESULT[20]~23_combout\,
	combout => \inst6|oparand2_mux|RESULT[20]~11_combout\);

-- Location: LCCOMB_X58_Y50_N4
\inst6|myAlu|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux11~0_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand2_mux|RESULT[20]~11_combout\ & \inst6|oparand1_mux|RESULT[20]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|oparand2_mux|RESULT[20]~11_combout\,
	datad => \inst6|oparand1_mux|RESULT[20]~11_combout\,
	combout => \inst6|myAlu|Mux11~0_combout\);

-- Location: LCCOMB_X59_Y53_N12
\inst6|myAlu|ShiftRight0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~48_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~31_combout\))) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~47_combout\,
	datad => \inst6|myAlu|ShiftRight0~31_combout\,
	combout => \inst6|myAlu|ShiftRight0~48_combout\);

-- Location: LCCOMB_X59_Y53_N2
\inst6|myAlu|ShiftRight0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~49_combout\ = (\inst6|oparand2_mux|RESULT[3]~28_combout\ & (\inst6|myAlu|ShiftRight0~29_combout\ & (!\inst6|oparand2_mux|RESULT[2]~29_combout\))) # (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & 
-- (((\inst6|myAlu|ShiftRight0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datab => \inst6|myAlu|ShiftRight0~29_combout\,
	datac => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datad => \inst6|myAlu|ShiftRight0~48_combout\,
	combout => \inst6|myAlu|ShiftRight0~49_combout\);

-- Location: LCCOMB_X58_Y50_N2
\inst6|myAlu|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux11~1_combout\ = (\inst6|PR_ALU_SELECT\(0) & ((\inst6|myAlu|Mux11~0_combout\) # ((\inst6|myAlu|Mux0~3_combout\ & \inst6|myAlu|ShiftRight0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|myAlu|Mux0~3_combout\,
	datac => \inst6|myAlu|Mux11~0_combout\,
	datad => \inst6|myAlu|ShiftRight0~49_combout\,
	combout => \inst6|myAlu|Mux11~1_combout\);

-- Location: LCCOMB_X58_Y50_N14
\inst6|PC[20]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[20]~52_combout\ = (\inst6|myAlu|Mux11~1_combout\) # ((!\inst6|PR_ALU_SELECT\(0) & (!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|INTER_ADD[20]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|myAlu|INTER_ADD[20]~40_combout\,
	datad => \inst6|myAlu|Mux11~1_combout\,
	combout => \inst6|PC[20]~52_combout\);

-- Location: LCCOMB_X58_Y50_N20
\inst6|PC[20]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[20]~27_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(20))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|PC[20]~52_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(20),
	datab => \reset~input_o\,
	datac => \inst6|PC[20]~52_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[20]~27_combout\);

-- Location: LCCOMB_X56_Y53_N2
\inst6|myAlu|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux13~0_combout\ = (\inst6|oparand1_mux|RESULT[18]~13_combout\ & (\inst6|PR_ALU_SELECT\(1) & \inst6|oparand2_mux|RESULT[18]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[18]~13_combout\,
	datac => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|oparand2_mux|RESULT[18]~13_combout\,
	combout => \inst6|myAlu|Mux13~0_combout\);

-- Location: LCCOMB_X57_Y51_N20
\inst6|myAlu|ShiftRight0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~25_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~10_combout\))) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & 
-- (((\inst6|myAlu|ShiftRight0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datab => \inst6|myAlu|ShiftRight0~10_combout\,
	datac => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datad => \inst6|myAlu|ShiftRight0~24_combout\,
	combout => \inst6|myAlu|ShiftRight0~25_combout\);

-- Location: LCCOMB_X59_Y49_N14
\inst6|myAlu|ShiftRight0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~54_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[19]~12_combout\))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[18]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[18]~13_combout\,
	datab => \inst6|oparand1_mux|RESULT[19]~12_combout\,
	datad => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	combout => \inst6|myAlu|ShiftRight0~54_combout\);

-- Location: LCCOMB_X57_Y52_N28
\inst6|myAlu|ShiftRight0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~55_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~46_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~46_combout\,
	datad => \inst6|myAlu|ShiftRight0~54_combout\,
	combout => \inst6|myAlu|ShiftRight0~55_combout\);

-- Location: LCCOMB_X57_Y51_N0
\inst6|myAlu|ShiftRight0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~38_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~30_combout\))) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~37_combout\,
	datad => \inst6|myAlu|ShiftRight0~30_combout\,
	combout => \inst6|myAlu|ShiftRight0~38_combout\);

-- Location: LCCOMB_X56_Y52_N12
\inst6|myAlu|ShiftRight0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~56_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~38_combout\))) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myAlu|ShiftRight0~55_combout\,
	datac => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datad => \inst6|myAlu|ShiftRight0~38_combout\,
	combout => \inst6|myAlu|ShiftRight0~56_combout\);

-- Location: LCCOMB_X56_Y52_N6
\inst6|myAlu|ShiftRight0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~57_combout\ = (\inst6|oparand2_mux|RESULT[3]~28_combout\ & (\inst6|myAlu|ShiftRight0~25_combout\)) # (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & ((\inst6|myAlu|ShiftRight0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|myAlu|ShiftRight0~25_combout\,
	datad => \inst6|myAlu|ShiftRight0~56_combout\,
	combout => \inst6|myAlu|ShiftRight0~57_combout\);

-- Location: LCCOMB_X56_Y53_N20
\inst6|myAlu|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux13~1_combout\ = (\inst6|PR_ALU_SELECT\(0) & ((\inst6|myAlu|Mux13~0_combout\) # ((\inst6|myAlu|Mux0~3_combout\ & \inst6|myAlu|ShiftRight0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|myAlu|Mux13~0_combout\,
	datac => \inst6|myAlu|Mux0~3_combout\,
	datad => \inst6|myAlu|ShiftRight0~57_combout\,
	combout => \inst6|myAlu|Mux13~1_combout\);

-- Location: LCCOMB_X56_Y53_N14
\inst6|PC[18]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[18]~54_combout\ = (\inst6|myAlu|Mux13~1_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & (!\inst6|PR_ALU_SELECT\(0) & \inst6|myAlu|INTER_ADD[18]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|myAlu|INTER_ADD[18]~36_combout\,
	datad => \inst6|myAlu|Mux13~1_combout\,
	combout => \inst6|PC[18]~54_combout\);

-- Location: LCCOMB_X56_Y53_N6
\inst6|PC[18]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[18]~29_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(18))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|PC[18]~54_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(18),
	datab => \reset~input_o\,
	datac => \inst6|PC[18]~54_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[18]~29_combout\);

-- Location: LCCOMB_X58_Y55_N16
\inst6|PC[12]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[12]~35_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(12))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux19~4_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(12),
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux19~4_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[12]~35_combout\);

-- Location: LCCOMB_X57_Y54_N18
\inst6|PC_PLUS_4[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[10]~43_combout\ = (\inst6|PC[10]~37_combout\ & (!\inst6|PC_PLUS_4[9]~42\)) # (!\inst6|PC[10]~37_combout\ & ((\inst6|PC_PLUS_4[9]~42\) # (GND)))
-- \inst6|PC_PLUS_4[10]~44\ = CARRY((!\inst6|PC_PLUS_4[9]~42\) # (!\inst6|PC[10]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[10]~37_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[9]~42\,
	combout => \inst6|PC_PLUS_4[10]~43_combout\,
	cout => \inst6|PC_PLUS_4[10]~44\);

-- Location: FF_X57_Y54_N19
\inst6|PC_PLUS_4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[10]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(10));

-- Location: LCCOMB_X56_Y52_N18
\inst6|PR_PC_S1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~21_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|PC_PLUS_4\(10)))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|myAlu|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux21~4_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PC_PLUS_4\(10),
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~21_combout\);

-- Location: FF_X56_Y52_N19
\inst6|PR_PC_S1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(10));

-- Location: LCCOMB_X62_Y53_N2
\inst6|PR_PC_S2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~21_combout\ = (\inst6|PR_PC_S1\(10) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S1\(10),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S2~21_combout\);

-- Location: FF_X62_Y53_N3
\inst6|PR_PC_S2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(10));

-- Location: LCCOMB_X65_Y53_N18
\inst6|PR_PC_S3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~21_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_PC_S2\(10),
	combout => \inst6|PR_PC_S3~21_combout\);

-- Location: FF_X65_Y53_N19
\inst6|PR_PC_S3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(10));

-- Location: LCCOMB_X65_Y53_N12
\inst6|PR_PC_S4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~21_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(10),
	combout => \inst6|PR_PC_S4~21_combout\);

-- Location: FF_X63_Y47_N21
\inst6|PR_PC_S4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(10));

-- Location: LCCOMB_X66_Y47_N14
\inst6|myreg|REGISTERS~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~38_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[10]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[10]~43_combout\,
	combout => \inst6|myreg|REGISTERS~38_combout\);

-- Location: LCCOMB_X66_Y51_N26
\inst6|myreg|REGISTERS[3][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[3][10]~feeder_combout\ = \inst6|myreg|REGISTERS~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~38_combout\,
	combout => \inst6|myreg|REGISTERS[3][10]~feeder_combout\);

-- Location: FF_X66_Y51_N27
\inst6|myreg|REGISTERS[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[3][10]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][10]~q\);

-- Location: LCCOMB_X68_Y51_N30
\inst6|myreg|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux21~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[3][10]~q\,
	combout => \inst6|myreg|Mux21~3_combout\);

-- Location: FF_X69_Y51_N5
\inst6|myreg|REGISTERS[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~38_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][10]~q\);

-- Location: LCCOMB_X69_Y51_N4
\inst6|myreg|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux21~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][10]~q\,
	combout => \inst6|myreg|Mux21~1_combout\);

-- Location: FF_X69_Y51_N15
\inst6|myreg|REGISTERS[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~38_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][10]~q\);

-- Location: LCCOMB_X69_Y51_N14
\inst6|myreg|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux21~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][10]~q\,
	combout => \inst6|myreg|Mux21~2_combout\);

-- Location: LCCOMB_X69_Y51_N24
\inst6|PR_DATA_2_S2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~63_combout\ = (\inst6|PR_INSTRUCTION\(20) & (((\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_INSTRUCTION\(21) & (\inst6|myreg|Mux21~0_combout\)) # (!\inst6|PR_INSTRUCTION\(21) & 
-- ((\inst6|myreg|Mux21~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux21~0_combout\,
	datab => \inst6|myreg|Mux21~2_combout\,
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|PR_INSTRUCTION\(21),
	combout => \inst6|PR_DATA_2_S2~63_combout\);

-- Location: LCCOMB_X69_Y51_N6
\inst6|PR_DATA_2_S2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~64_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_DATA_2_S2~63_combout\ & (\inst6|myreg|Mux21~3_combout\)) # (!\inst6|PR_DATA_2_S2~63_combout\ & ((\inst6|myreg|Mux21~1_combout\))))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (((\inst6|PR_DATA_2_S2~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|myreg|Mux21~3_combout\,
	datac => \inst6|myreg|Mux21~1_combout\,
	datad => \inst6|PR_DATA_2_S2~63_combout\,
	combout => \inst6|PR_DATA_2_S2~64_combout\);

-- Location: LCCOMB_X65_Y51_N18
\inst6|PR_DATA_2_S2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~65_combout\ = (\reset~input_o\ & (\inst6|PR_DATA_2_S2~64_combout\ & !\inst6|PR_INSTRUCTION\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_DATA_2_S2~64_combout\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|PR_DATA_2_S2~65_combout\);

-- Location: FF_X62_Y51_N1
\inst6|PR_DATA_2_S2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~65_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(10));

-- Location: LCCOMB_X62_Y51_N6
\inst6|oparand2_mux_haz|RESULT[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[10]~42_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (\inst6|PR_ALU_OUT_S3\(10))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_DATA_2_S2\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(10),
	datab => \inst6|PR_DATA_2_S2\(10),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[10]~42_combout\);

-- Location: LCCOMB_X62_Y51_N4
\inst6|oparand2_mux_haz|RESULT[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[10]~43_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|oparand2_mux_haz|RESULT[10]~42_combout\ & ((\inst6|REG_WRITE_DATA_S5\(10)))) # (!\inst6|oparand2_mux_haz|RESULT[10]~42_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[10]~43_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[10]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[10]~43_combout\,
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(10),
	datad => \inst6|oparand2_mux_haz|RESULT[10]~42_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[10]~43_combout\);

-- Location: LCCOMB_X65_Y47_N6
\inst6|PR_DATA_2_S3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~21_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[10]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[10]~43_combout\,
	combout => \inst6|PR_DATA_2_S3~21_combout\);

-- Location: FF_X65_Y47_N7
\inst6|PR_DATA_2_S3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(10));

-- Location: LCCOMB_X65_Y47_N12
\inst2|memory_array~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~93_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_CACHE_OUT\(10))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_2_S3\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_DATA_CACHE_OUT\(10),
	datac => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datad => \inst6|PR_DATA_2_S3\(10),
	combout => \inst2|memory_array~93_combout\);

-- Location: FF_X61_Y44_N29
\inst2|memory_array[149][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[149][2]~q\);

-- Location: LCCOMB_X61_Y44_N2
\inst2|memory_array[157][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[157][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[157][2]~feeder_combout\);

-- Location: FF_X61_Y44_N3
\inst2|memory_array[157][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[157][2]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[157][2]~q\);

-- Location: LCCOMB_X61_Y44_N28
\inst2|Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~7_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[157][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[149][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[149][2]~q\,
	datad => \inst2|memory_array[157][2]~q\,
	combout => \inst2|Mux13~7_combout\);

-- Location: FF_X61_Y45_N5
\inst2|memory_array[181][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[181][2]~q\);

-- Location: LCCOMB_X55_Y45_N4
\inst2|memory_array[189][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[189][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[189][2]~feeder_combout\);

-- Location: FF_X55_Y45_N5
\inst2|memory_array[189][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[189][2]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[189][2]~q\);

-- Location: LCCOMB_X61_Y45_N4
\inst2|Mux13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~8_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux13~7_combout\ & ((\inst2|memory_array[189][2]~q\))) # (!\inst2|Mux13~7_combout\ & (\inst2|memory_array[181][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux13~7_combout\,
	datac => \inst2|memory_array[181][2]~q\,
	datad => \inst2|memory_array[189][2]~q\,
	combout => \inst2|Mux13~8_combout\);

-- Location: LCCOMB_X68_Y38_N26
\inst2|memory_array[161][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[161][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[161][2]~feeder_combout\);

-- Location: FF_X68_Y38_N27
\inst2|memory_array[161][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[161][2]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[161][2]~q\);

-- Location: FF_X68_Y41_N3
\inst2|memory_array[169][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[169][2]~q\);

-- Location: LCCOMB_X68_Y41_N2
\inst2|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~5_combout\ = (\inst2|Mux13~4_combout\ & (((\inst2|memory_array[169][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux13~4_combout\ & (\inst2|memory_array[161][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux13~4_combout\,
	datab => \inst2|memory_array[161][2]~q\,
	datac => \inst2|memory_array[169][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux13~5_combout\);

-- Location: LCCOMB_X68_Y42_N8
\inst2|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux13~3_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((!\inst6|PR_ALU_OUT_S3\(4) & \inst2|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux13~3_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux13~5_combout\,
	combout => \inst2|Mux13~6_combout\);

-- Location: LCCOMB_X62_Y45_N30
\inst2|Mux13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~9_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux13~6_combout\ & ((\inst2|Mux13~8_combout\))) # (!\inst2|Mux13~6_combout\ & (\inst2|Mux13~1_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux13~1_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux13~8_combout\,
	datad => \inst2|Mux13~6_combout\,
	combout => \inst2|Mux13~9_combout\);

-- Location: FF_X54_Y44_N27
\inst2|memory_array[53][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[53][2]~q\);

-- Location: LCCOMB_X53_Y44_N30
\inst2|memory_array[37][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[37][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[37][2]~feeder_combout\);

-- Location: FF_X53_Y44_N31
\inst2|memory_array[37][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[37][2]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[37][2]~q\);

-- Location: LCCOMB_X54_Y44_N26
\inst2|Mux13~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~21_combout\ = (\inst2|Mux13~20_combout\ & (((\inst2|memory_array[53][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux13~20_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[37][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux13~20_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[53][2]~q\,
	datad => \inst2|memory_array[37][2]~q\,
	combout => \inst2|Mux13~21_combout\);

-- Location: FF_X57_Y44_N5
\inst2|memory_array[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[1][2]~q\);

-- Location: LCCOMB_X57_Y44_N4
\inst2|Mux13~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~24_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[17][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[1][2]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[17][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[1][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux13~24_combout\);

-- Location: FF_X58_Y44_N23
\inst2|memory_array[49][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[49][2]~q\);

-- Location: LCCOMB_X58_Y44_N20
\inst2|memory_array[33][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[33][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[33][2]~feeder_combout\);

-- Location: FF_X58_Y44_N21
\inst2|memory_array[33][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[33][2]~feeder_combout\,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[33][2]~q\);

-- Location: LCCOMB_X58_Y44_N22
\inst2|Mux13~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~25_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux13~24_combout\ & (\inst2|memory_array[49][2]~q\)) # (!\inst2|Mux13~24_combout\ & ((\inst2|memory_array[33][2]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux13~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux13~24_combout\,
	datac => \inst2|memory_array[49][2]~q\,
	datad => \inst2|memory_array[33][2]~q\,
	combout => \inst2|Mux13~25_combout\);

-- Location: LCCOMB_X52_Y46_N14
\inst2|memory_array[41][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[41][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[41][2]~feeder_combout\);

-- Location: FF_X52_Y46_N15
\inst2|memory_array[41][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[41][2]~feeder_combout\,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[41][2]~q\);

-- Location: FF_X52_Y46_N1
\inst2|memory_array[57][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[57][2]~q\);

-- Location: LCCOMB_X57_Y44_N14
\inst2|memory_array[10][6]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[10][6]~48_combout\ = ((\inst2|memory_array[14][6]~39_combout\ & \inst2|Decoder3~0_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|memory_array[14][6]~39_combout\,
	datad => \inst2|Decoder3~0_combout\,
	combout => \inst2|memory_array[10][6]~48_combout\);

-- Location: FF_X53_Y46_N19
\inst2|memory_array[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[10][6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[9][2]~q\);

-- Location: LCCOMB_X53_Y46_N12
\inst2|memory_array[25][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[25][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[25][2]~feeder_combout\);

-- Location: FF_X53_Y46_N13
\inst2|memory_array[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[25][2]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[25][2]~q\);

-- Location: LCCOMB_X53_Y46_N18
\inst2|Mux13~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~22_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[25][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[9][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[9][2]~q\,
	datad => \inst2|memory_array[25][2]~q\,
	combout => \inst2|Mux13~22_combout\);

-- Location: LCCOMB_X52_Y46_N0
\inst2|Mux13~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~23_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux13~22_combout\ & ((\inst2|memory_array[57][2]~q\))) # (!\inst2|Mux13~22_combout\ & (\inst2|memory_array[41][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux13~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[41][2]~q\,
	datac => \inst2|memory_array[57][2]~q\,
	datad => \inst2|Mux13~22_combout\,
	combout => \inst2|Mux13~23_combout\);

-- Location: LCCOMB_X58_Y44_N16
\inst2|Mux13~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|Mux13~23_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux13~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux13~25_combout\,
	datad => \inst2|Mux13~23_combout\,
	combout => \inst2|Mux13~26_combout\);

-- Location: LCCOMB_X58_Y44_N2
\inst2|Mux13~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~29_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux13~26_combout\ & (\inst2|Mux13~28_combout\)) # (!\inst2|Mux13~26_combout\ & ((\inst2|Mux13~21_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux13~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux13~28_combout\,
	datab => \inst2|Mux13~21_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux13~26_combout\,
	combout => \inst2|Mux13~29_combout\);

-- Location: FF_X59_Y39_N21
\inst2|memory_array[89][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[89][2]~q\);

-- Location: LCCOMB_X55_Y39_N20
\inst2|memory_array[93][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[93][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[93][2]~feeder_combout\);

-- Location: FF_X55_Y39_N21
\inst2|memory_array[93][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[93][2]~feeder_combout\,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[93][2]~q\);

-- Location: LCCOMB_X59_Y39_N20
\inst2|Mux13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~17_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[93][2]~q\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[89][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[89][2]~q\,
	datad => \inst2|memory_array[93][2]~q\,
	combout => \inst2|Mux13~17_combout\);

-- Location: FF_X59_Y46_N13
\inst2|memory_array[125][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[125][2]~q\);

-- Location: LCCOMB_X59_Y46_N12
\inst2|Mux13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~18_combout\ = (\inst2|Mux13~17_combout\ & (((\inst2|memory_array[125][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux13~17_combout\ & (\inst2|memory_array[121][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[121][2]~q\,
	datab => \inst2|Mux13~17_combout\,
	datac => \inst2|memory_array[125][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux13~18_combout\);

-- Location: LCCOMB_X55_Y42_N18
\inst2|memory_array[105][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[105][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[105][2]~feeder_combout\);

-- Location: FF_X55_Y42_N19
\inst2|memory_array[105][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[105][2]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[105][2]~q\);

-- Location: FF_X55_Y42_N17
\inst2|memory_array[109][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[109][2]~q\);

-- Location: LCCOMB_X55_Y42_N16
\inst2|Mux13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~11_combout\ = (\inst2|Mux13~10_combout\ & (((\inst2|memory_array[109][2]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux13~10_combout\ & (\inst2|memory_array[105][2]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux13~10_combout\,
	datab => \inst2|memory_array[105][2]~q\,
	datac => \inst2|memory_array[109][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux13~11_combout\);

-- Location: FF_X53_Y40_N27
\inst2|memory_array[101][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[101][2]~q\);

-- Location: LCCOMB_X53_Y40_N0
\inst2|memory_array[97][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[97][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[97][2]~feeder_combout\);

-- Location: FF_X53_Y40_N1
\inst2|memory_array[97][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[97][2]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[97][2]~q\);

-- Location: LCCOMB_X53_Y40_N26
\inst2|Mux13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~15_combout\ = (\inst2|Mux13~14_combout\ & (((\inst2|memory_array[101][2]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux13~14_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[97][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux13~14_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[101][2]~q\,
	datad => \inst2|memory_array[97][2]~q\,
	combout => \inst2|Mux13~15_combout\);

-- Location: LCCOMB_X57_Y44_N24
\inst2|Mux13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~16_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux13~13_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux13~13_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux13~15_combout\,
	combout => \inst2|Mux13~16_combout\);

-- Location: LCCOMB_X58_Y44_N30
\inst2|Mux13~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux13~16_combout\ & (\inst2|Mux13~18_combout\)) # (!\inst2|Mux13~16_combout\ & ((\inst2|Mux13~11_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux13~18_combout\,
	datac => \inst2|Mux13~11_combout\,
	datad => \inst2|Mux13~16_combout\,
	combout => \inst2|Mux13~19_combout\);

-- Location: LCCOMB_X62_Y45_N4
\inst2|Mux13~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~30_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(6))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux13~19_combout\))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux13~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux13~29_combout\,
	datad => \inst2|Mux13~19_combout\,
	combout => \inst2|Mux13~30_combout\);

-- Location: LCCOMB_X66_Y38_N26
\inst2|memory_array[209][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[209][2]~feeder_combout\ = \inst2|memory_array~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~93_combout\,
	combout => \inst2|memory_array[209][2]~feeder_combout\);

-- Location: LCCOMB_X59_Y40_N14
\inst2|memory_array[208][0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[208][0]~63_combout\ = ((\inst2|memory_array[219][1]~60_combout\ & \inst2|Decoder3~5_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|memory_array[219][1]~60_combout\,
	datad => \inst2|Decoder3~5_combout\,
	combout => \inst2|memory_array[208][0]~63_combout\);

-- Location: FF_X66_Y38_N27
\inst2|memory_array[209][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[209][2]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[209][2]~q\);

-- Location: FF_X66_Y39_N11
\inst2|memory_array[241][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[241][2]~q\);

-- Location: FF_X67_Y38_N17
\inst2|memory_array[193][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[193][2]~q\);

-- Location: LCCOMB_X67_Y38_N16
\inst2|Mux13~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~35_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[225][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[193][2]~q\ & !\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[225][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[193][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux13~35_combout\);

-- Location: LCCOMB_X66_Y39_N10
\inst2|Mux13~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~36_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux13~35_combout\ & ((\inst2|memory_array[241][2]~q\))) # (!\inst2|Mux13~35_combout\ & (\inst2|memory_array[209][2]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux13~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[209][2]~q\,
	datac => \inst2|memory_array[241][2]~q\,
	datad => \inst2|Mux13~35_combout\,
	combout => \inst2|Mux13~36_combout\);

-- Location: LCCOMB_X63_Y43_N10
\inst2|Mux13~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~37_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux13~34_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux13~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux13~34_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux13~36_combout\,
	combout => \inst2|Mux13~37_combout\);

-- Location: FF_X67_Y41_N9
\inst2|memory_array[205][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[205][2]~q\);

-- Location: LCCOMB_X67_Y41_N8
\inst2|Mux13~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~38_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[221][2]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[205][2]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[221][2]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[205][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux13~38_combout\);

-- Location: LCCOMB_X63_Y44_N20
\inst2|memory_array[239][5]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[239][5]~59_combout\ = ((\inst2|memory_array[231][5]~55_combout\ & \inst2|Decoder3~6_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[231][5]~55_combout\,
	datac => \reset~input_o\,
	datad => \inst2|Decoder3~6_combout\,
	combout => \inst2|memory_array[239][5]~59_combout\);

-- Location: FF_X66_Y45_N27
\inst2|memory_array[237][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~93_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[237][2]~q\);

-- Location: LCCOMB_X66_Y45_N26
\inst2|Mux13~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~39_combout\ = (\inst2|Mux13~38_combout\ & ((\inst2|memory_array[253][2]~q\) # ((!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux13~38_combout\ & (((\inst2|memory_array[237][2]~q\ & \inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[253][2]~q\,
	datab => \inst2|Mux13~38_combout\,
	datac => \inst2|memory_array[237][2]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux13~39_combout\);

-- Location: LCCOMB_X63_Y45_N2
\inst2|Mux13~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~40_combout\ = (\inst2|Mux13~37_combout\ & (((\inst2|Mux13~39_combout\) # (!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux13~37_combout\ & (\inst2|Mux13~32_combout\ & ((\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux13~32_combout\,
	datab => \inst2|Mux13~37_combout\,
	datac => \inst2|Mux13~39_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux13~40_combout\);

-- Location: LCCOMB_X63_Y45_N10
\inst2|Mux13~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux13~41_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux13~30_combout\ & ((\inst2|Mux13~40_combout\))) # (!\inst2|Mux13~30_combout\ & (\inst2|Mux13~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux13~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux13~9_combout\,
	datac => \inst2|Mux13~30_combout\,
	datad => \inst2|Mux13~40_combout\,
	combout => \inst2|Mux13~41_combout\);

-- Location: FF_X63_Y45_N11
\inst2|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux13~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(10));

-- Location: LCCOMB_X63_Y47_N18
\inst6|PR_DATA_CACHE_OUT~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~21_combout\ = (\reset~input_o\ & \inst2|readdata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst2|readdata\(10),
	combout => \inst6|PR_DATA_CACHE_OUT~21_combout\);

-- Location: FF_X63_Y47_N19
\inst6|PR_DATA_CACHE_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(10));

-- Location: LCCOMB_X61_Y55_N10
\inst6|myAlu|Mux17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux17~8_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|PR_ALU_SELECT\(0) & (\inst6|oparand1_mux|RESULT[14]~17_combout\ & \inst6|oparand2_mux|RESULT[14]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|oparand1_mux|RESULT[14]~17_combout\,
	datad => \inst6|oparand2_mux|RESULT[14]~17_combout\,
	combout => \inst6|myAlu|Mux17~8_combout\);

-- Location: LCCOMB_X57_Y52_N12
\inst6|myAlu|ShiftRight0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~72_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~55_combout\))) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~71_combout\,
	datad => \inst6|myAlu|ShiftRight0~55_combout\,
	combout => \inst6|myAlu|ShiftRight0~72_combout\);

-- Location: LCCOMB_X59_Y52_N20
\inst6|myAlu|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux17~4_combout\ = (\inst6|PR_ALU_SELECT\(0) & ((\inst6|oparand2_mux|RESULT[3]~28_combout\) # ((\inst6|oparand2_mux|RESULT[4]~27_combout\) # (\inst6|myAlu|ShiftRight0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datab => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	datac => \inst6|PR_ALU_SELECT\(0),
	datad => \inst6|myAlu|ShiftRight0~8_combout\,
	combout => \inst6|myAlu|Mux17~4_combout\);

-- Location: LCCOMB_X60_Y50_N18
\inst6|myAlu|ShiftRight0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~12_combout\ = (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|oparand1_mux|RESULT[31]~0_combout\))) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & 
-- (\inst6|oparand1_mux|RESULT[29]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datab => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[29]~2_combout\,
	datad => \inst6|oparand1_mux|RESULT[31]~0_combout\,
	combout => \inst6|myAlu|ShiftRight0~12_combout\);

-- Location: LCCOMB_X60_Y50_N4
\inst6|myAlu|ShiftRight0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~13_combout\ = (\inst6|myAlu|ShiftRight0~12_combout\) # ((!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|oparand2_mux|RESULT[0]~31_combout\ & \inst6|oparand1_mux|RESULT[30]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datab => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[30]~1_combout\,
	datad => \inst6|myAlu|ShiftRight0~12_combout\,
	combout => \inst6|myAlu|ShiftRight0~13_combout\);

-- Location: LCCOMB_X60_Y50_N6
\inst6|myAlu|ShiftRight0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~14_combout\ = (\inst6|myAlu|ShiftRight0~9_combout\ & \inst6|myAlu|ShiftRight0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myAlu|ShiftRight0~9_combout\,
	datac => \inst6|myAlu|ShiftRight0~13_combout\,
	combout => \inst6|myAlu|ShiftRight0~14_combout\);

-- Location: LCCOMB_X57_Y54_N20
\inst6|PC_PLUS_4[11]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[11]~45_combout\ = (\inst6|PC[11]~36_combout\ & (\inst6|PC_PLUS_4[10]~44\ $ (GND))) # (!\inst6|PC[11]~36_combout\ & (!\inst6|PC_PLUS_4[10]~44\ & VCC))
-- \inst6|PC_PLUS_4[11]~46\ = CARRY((\inst6|PC[11]~36_combout\ & !\inst6|PC_PLUS_4[10]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[11]~36_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[10]~44\,
	combout => \inst6|PC_PLUS_4[11]~45_combout\,
	cout => \inst6|PC_PLUS_4[11]~46\);

-- Location: FF_X57_Y54_N21
\inst6|PC_PLUS_4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[11]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(11));

-- Location: LCCOMB_X62_Y51_N2
\inst6|oparand1_mux_haz|RESULT[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[11]~40_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|regWriteSelMUX|RESULT[11]~41_combout\) # (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (\inst6|PR_DATA_1_S2\(11) & ((!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(11),
	datab => \inst6|regWriteSelMUX|RESULT[11]~41_combout\,
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[11]~40_combout\);

-- Location: LCCOMB_X62_Y51_N20
\inst6|oparand1_mux_haz|RESULT[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[11]~41_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[11]~40_combout\ & ((\inst6|REG_WRITE_DATA_S5\(11)))) # (!\inst6|oparand1_mux_haz|RESULT[11]~40_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(11))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[11]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(11),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(11),
	datad => \inst6|oparand1_mux_haz|RESULT[11]~40_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[11]~41_combout\);

-- Location: LCCOMB_X62_Y51_N26
\inst6|oparand1_mux|RESULT[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[11]~20_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(11))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[11]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S2\(11),
	datac => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[11]~41_combout\,
	combout => \inst6|oparand1_mux|RESULT[11]~20_combout\);

-- Location: LCCOMB_X58_Y54_N16
\inst6|myAlu|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux20~5_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|PR_ALU_SELECT\(0) & (\inst6|oparand2_mux|RESULT[11]~20_combout\ & \inst6|oparand1_mux|RESULT[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|oparand2_mux|RESULT[11]~20_combout\,
	datad => \inst6|oparand1_mux|RESULT[11]~20_combout\,
	combout => \inst6|myAlu|Mux20~5_combout\);

-- Location: LCCOMB_X60_Y52_N24
\inst6|myAlu|ShiftRight0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~73_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[14]~17_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[13]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[14]~17_combout\,
	datab => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datad => \inst6|oparand1_mux|RESULT[13]~18_combout\,
	combout => \inst6|myAlu|ShiftRight0~73_combout\);

-- Location: LCCOMB_X61_Y54_N18
\inst6|myAlu|ShiftRight0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~79_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[12]~19_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[12]~19_combout\,
	datac => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datad => \inst6|oparand1_mux|RESULT[11]~20_combout\,
	combout => \inst6|myAlu|ShiftRight0~79_combout\);

-- Location: LCCOMB_X61_Y54_N24
\inst6|myAlu|ShiftRight0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~80_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~73_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~73_combout\,
	datad => \inst6|myAlu|ShiftRight0~79_combout\,
	combout => \inst6|myAlu|ShiftRight0~80_combout\);

-- Location: LCCOMB_X61_Y54_N10
\inst6|myAlu|ShiftRight0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~81_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~67_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~67_combout\,
	datad => \inst6|myAlu|ShiftRight0~80_combout\,
	combout => \inst6|myAlu|ShiftRight0~81_combout\);

-- Location: LCCOMB_X59_Y54_N4
\inst6|myAlu|ShiftRight0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~82_combout\ = (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & ((\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~17_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & 
-- ((\inst6|myAlu|ShiftRight0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|myAlu|ShiftRight0~17_combout\,
	datad => \inst6|myAlu|ShiftRight0~20_combout\,
	combout => \inst6|myAlu|ShiftRight0~82_combout\);

-- Location: FF_X57_Y54_N13
\inst6|PC_PLUS_4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(7));

-- Location: LCCOMB_X56_Y54_N8
\inst6|PR_PC_S1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~24_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(7))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux24~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PC_PLUS_4\(7),
	datad => \inst6|myAlu|Mux24~5_combout\,
	combout => \inst6|PR_PC_S1~24_combout\);

-- Location: FF_X56_Y54_N9
\inst6|PR_PC_S1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(7));

-- Location: LCCOMB_X62_Y53_N4
\inst6|PR_PC_S2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~24_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(7),
	combout => \inst6|PR_PC_S2~24_combout\);

-- Location: FF_X62_Y53_N5
\inst6|PR_PC_S2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(7));

-- Location: LCCOMB_X63_Y53_N14
\inst6|PR_PC_S3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~24_combout\ = (\inst6|PR_PC_S2\(7) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_PC_S2\(7),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S3~24_combout\);

-- Location: FF_X63_Y53_N15
\inst6|PR_PC_S3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(7));

-- Location: LCCOMB_X63_Y53_N8
\inst6|PR_PC_S4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~24_combout\ = (\inst6|PR_PC_S3\(7) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_PC_S3\(7),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S4~24_combout\);

-- Location: FF_X62_Y53_N27
\inst6|PR_PC_S4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(7));

-- Location: LCCOMB_X62_Y53_N8
\inst6|PR_ALU_OUT_S4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~24_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datad => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S4~24_combout\);

-- Location: FF_X62_Y53_N7
\inst6|PR_ALU_OUT_S4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(7));

-- Location: LCCOMB_X62_Y53_N6
\inst6|regWriteSelMUX|RESULT[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[7]~48_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(7)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(7),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_ALU_OUT_S4\(7),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[7]~48_combout\);

-- Location: LCCOMB_X62_Y53_N26
\inst6|regWriteSelMUX|RESULT[7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[7]~49_combout\ = (\inst6|regWriteSelMUX|RESULT[7]~48_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(7),
	datad => \inst6|regWriteSelMUX|RESULT[7]~48_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[7]~49_combout\);

-- Location: FF_X62_Y53_N1
\inst6|REG_WRITE_DATA_S5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[7]~49_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(7));

-- Location: LCCOMB_X70_Y49_N22
\inst6|myreg|REGISTERS~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~16_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[7]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|regWriteSelMUX|RESULT[7]~49_combout\,
	combout => \inst6|myreg|REGISTERS~16_combout\);

-- Location: FF_X75_Y48_N15
\inst6|myreg|REGISTERS[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~16_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][7]~q\);

-- Location: LCCOMB_X74_Y51_N24
\inst6|myreg|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux24~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[3][7]~q\,
	combout => \inst6|myreg|Mux24~3_combout\);

-- Location: FF_X73_Y48_N21
\inst6|myreg|REGISTERS[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~16_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][7]~q\);

-- Location: LCCOMB_X70_Y51_N8
\inst6|myreg|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux24~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[1][7]~q\,
	combout => \inst6|myreg|Mux24~1_combout\);

-- Location: LCCOMB_X70_Y48_N4
\inst6|myreg|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux24~2_combout\ = (\inst6|myreg|REGISTERS[0][7]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][7]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux24~2_combout\);

-- Location: LCCOMB_X70_Y51_N18
\inst6|PR_DATA_2_S2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~72_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|myreg|Mux24~1_combout\) # ((\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_INSTRUCTION\(20) & (((!\inst6|PR_INSTRUCTION\(21) & \inst6|myreg|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|myreg|Mux24~1_combout\,
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|myreg|Mux24~2_combout\,
	combout => \inst6|PR_DATA_2_S2~72_combout\);

-- Location: LCCOMB_X70_Y51_N12
\inst6|PR_DATA_2_S2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~73_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_DATA_2_S2~72_combout\ & ((\inst6|myreg|Mux24~3_combout\))) # (!\inst6|PR_DATA_2_S2~72_combout\ & (\inst6|myreg|Mux24~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (((\inst6|PR_DATA_2_S2~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux24~0_combout\,
	datab => \inst6|myreg|Mux24~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|PR_DATA_2_S2~72_combout\,
	combout => \inst6|PR_DATA_2_S2~73_combout\);

-- Location: LCCOMB_X62_Y53_N16
\inst6|PR_DATA_2_S2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~74_combout\ = (!\inst6|PR_INSTRUCTION\(12) & (\inst6|PR_DATA_2_S2~73_combout\ & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|PR_DATA_2_S2~73_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S2~74_combout\);

-- Location: FF_X62_Y53_N17
\inst6|PR_DATA_2_S2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S2~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(7));

-- Location: LCCOMB_X62_Y53_N18
\inst6|oparand2_mux_haz|RESULT[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[7]~48_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (\inst6|regWriteSelMUX|RESULT[7]~49_combout\)) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|PR_DATA_2_S2\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[7]~49_combout\,
	datab => \inst6|PR_DATA_2_S2\(7),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[7]~48_combout\);

-- Location: LCCOMB_X62_Y53_N28
\inst6|oparand2_mux_haz|RESULT[7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[7]~49_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|oparand2_mux_haz|RESULT[7]~48_combout\ & ((\inst6|REG_WRITE_DATA_S5\(7)))) # (!\inst6|oparand2_mux_haz|RESULT[7]~48_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[7]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|REG_WRITE_DATA_S5\(7),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[7]~48_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[7]~49_combout\);

-- Location: LCCOMB_X58_Y52_N26
\inst6|oparand2_mux|RESULT[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[7]~24_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(7))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[7]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|PR_IMMEDIATE_SELECT_OUT\(7),
	datad => \inst6|oparand2_mux_haz|RESULT[7]~49_combout\,
	combout => \inst6|oparand2_mux|RESULT[7]~24_combout\);

-- Location: LCCOMB_X65_Y49_N24
\inst6|PR_PC_S4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~25_combout\ = (\inst6|PR_PC_S3\(6) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S3\(6),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S4~25_combout\);

-- Location: FF_X62_Y49_N9
\inst6|PR_PC_S4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(6));

-- Location: LCCOMB_X65_Y41_N10
\inst2|memory_array~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~97_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(6)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S3\(6),
	datab => \reset~input_o\,
	datac => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datad => \inst6|PR_DATA_CACHE_OUT\(6),
	combout => \inst2|memory_array~97_combout\);

-- Location: LCCOMB_X68_Y41_N18
\inst2|memory_array[172][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[172][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[172][6]~feeder_combout\);

-- Location: FF_X68_Y41_N19
\inst2|memory_array[172][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[172][6]~feeder_combout\,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[172][6]~q\);

-- Location: FF_X68_Y41_N13
\inst2|memory_array[168][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[168][6]~q\);

-- Location: LCCOMB_X68_Y41_N12
\inst2|Mux1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~31_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[172][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[168][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[172][6]~q\,
	datac => \inst2|memory_array[168][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux1~31_combout\);

-- Location: FF_X68_Y39_N1
\inst2|memory_array[232][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[232][6]~q\);

-- Location: LCCOMB_X68_Y39_N0
\inst2|Mux1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~32_combout\ = (\inst2|Mux1~31_combout\ & ((\inst2|memory_array[236][6]~q\) # ((!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux1~31_combout\ & (((\inst2|memory_array[232][6]~q\ & \inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[236][6]~q\,
	datab => \inst2|Mux1~31_combout\,
	datac => \inst2|memory_array[232][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux1~32_combout\);

-- Location: FF_X62_Y41_N15
\inst2|memory_array[244][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[244][6]~q\);

-- Location: LCCOMB_X54_Y43_N16
\inst2|memory_array[180][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[180][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[180][6]~feeder_combout\);

-- Location: FF_X54_Y43_N17
\inst2|memory_array[180][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[180][6]~feeder_combout\,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[180][6]~q\);

-- Location: LCCOMB_X62_Y41_N14
\inst2|Mux1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~34_combout\ = (\inst2|Mux1~33_combout\ & (((\inst2|memory_array[244][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2)))) # (!\inst2|Mux1~33_combout\ & (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[180][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux1~33_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[244][6]~q\,
	datad => \inst2|memory_array[180][6]~q\,
	combout => \inst2|Mux1~34_combout\);

-- Location: LCCOMB_X67_Y39_N26
\inst2|memory_array[164][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[164][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[164][6]~feeder_combout\);

-- Location: FF_X67_Y39_N27
\inst2|memory_array[164][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[164][6]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[164][6]~q\);

-- Location: FF_X63_Y39_N21
\inst2|memory_array[228][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[228][6]~q\);

-- Location: FF_X67_Y39_N9
\inst2|memory_array[160][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[160][6]~q\);

-- Location: LCCOMB_X67_Y39_N8
\inst2|Mux1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~35_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[224][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[160][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[224][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[160][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux1~35_combout\);

-- Location: LCCOMB_X63_Y39_N20
\inst2|Mux1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~36_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux1~35_combout\ & ((\inst2|memory_array[228][6]~q\))) # (!\inst2|Mux1~35_combout\ & (\inst2|memory_array[164][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[164][6]~q\,
	datac => \inst2|memory_array[228][6]~q\,
	datad => \inst2|Mux1~35_combout\,
	combout => \inst2|Mux1~36_combout\);

-- Location: LCCOMB_X63_Y39_N18
\inst2|Mux1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~37_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(3)) # ((\inst2|Mux1~34_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux1~34_combout\,
	datad => \inst2|Mux1~36_combout\,
	combout => \inst2|Mux1~37_combout\);

-- Location: FF_X66_Y40_N25
\inst2|memory_array[188][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[188][6]~q\);

-- Location: LCCOMB_X65_Y41_N28
\inst2|memory_array[252][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[252][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[252][6]~feeder_combout\);

-- Location: FF_X65_Y41_N29
\inst2|memory_array[252][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[252][6]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[252][6]~q\);

-- Location: LCCOMB_X66_Y40_N24
\inst2|Mux1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~39_combout\ = (\inst2|Mux1~38_combout\ & (((\inst2|memory_array[252][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2)))) # (!\inst2|Mux1~38_combout\ & (\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[188][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux1~38_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[188][6]~q\,
	datad => \inst2|memory_array[252][6]~q\,
	combout => \inst2|Mux1~39_combout\);

-- Location: LCCOMB_X65_Y40_N22
\inst2|Mux1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~40_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux1~37_combout\ & ((\inst2|Mux1~39_combout\))) # (!\inst2|Mux1~37_combout\ & (\inst2|Mux1~32_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux1~32_combout\,
	datac => \inst2|Mux1~37_combout\,
	datad => \inst2|Mux1~39_combout\,
	combout => \inst2|Mux1~40_combout\);

-- Location: LCCOMB_X58_Y43_N28
\inst2|memory_array[120][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[120][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[120][6]~feeder_combout\);

-- Location: FF_X58_Y43_N29
\inst2|memory_array[120][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[120][6]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[120][6]~q\);

-- Location: FF_X56_Y42_N23
\inst2|memory_array[104][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[104][6]~q\);

-- Location: FF_X53_Y42_N11
\inst2|memory_array[40][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[40][6]~q\);

-- Location: LCCOMB_X53_Y42_N0
\inst2|memory_array[56][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[56][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[56][6]~feeder_combout\);

-- Location: FF_X53_Y42_N1
\inst2|memory_array[56][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[56][6]~feeder_combout\,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[56][6]~q\);

-- Location: LCCOMB_X53_Y42_N10
\inst2|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~0_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[56][6]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[40][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[40][6]~q\,
	datad => \inst2|memory_array[56][6]~q\,
	combout => \inst2|Mux1~0_combout\);

-- Location: LCCOMB_X56_Y42_N22
\inst2|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~1_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux1~0_combout\ & (\inst2|memory_array[120][6]~q\)) # (!\inst2|Mux1~0_combout\ & ((\inst2|memory_array[104][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[120][6]~q\,
	datac => \inst2|memory_array[104][6]~q\,
	datad => \inst2|Mux1~0_combout\,
	combout => \inst2|Mux1~1_combout\);

-- Location: LCCOMB_X56_Y41_N22
\inst2|memory_array[52][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[52][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[52][6]~feeder_combout\);

-- Location: FF_X56_Y41_N23
\inst2|memory_array[52][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[52][6]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[52][6]~q\);

-- Location: FF_X55_Y41_N27
\inst2|memory_array[36][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[36][6]~q\);

-- Location: LCCOMB_X55_Y41_N26
\inst2|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~2_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[52][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[36][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[52][6]~q\,
	datac => \inst2|memory_array[36][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux1~2_combout\);

-- Location: FF_X57_Y41_N9
\inst2|memory_array[116][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[116][6]~q\);

-- Location: LCCOMB_X58_Y41_N6
\inst2|memory_array[100][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[100][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[100][6]~feeder_combout\);

-- Location: FF_X58_Y41_N7
\inst2|memory_array[100][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[100][6]~feeder_combout\,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[100][6]~q\);

-- Location: LCCOMB_X57_Y41_N8
\inst2|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~3_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux1~2_combout\ & (\inst2|memory_array[116][6]~q\)) # (!\inst2|Mux1~2_combout\ & ((\inst2|memory_array[100][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux1~2_combout\,
	datac => \inst2|memory_array[116][6]~q\,
	datad => \inst2|memory_array[100][6]~q\,
	combout => \inst2|Mux1~3_combout\);

-- Location: LCCOMB_X58_Y41_N8
\inst2|memory_array[96][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[96][6]~feeder_combout\ = \inst2|memory_array~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~97_combout\,
	combout => \inst2|memory_array[96][6]~feeder_combout\);

-- Location: FF_X58_Y41_N9
\inst2|memory_array[96][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[96][6]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[96][6]~q\);

-- Location: FF_X57_Y41_N27
\inst2|memory_array[112][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~97_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[112][6]~q\);

-- Location: LCCOMB_X57_Y41_N26
\inst2|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~5_combout\ = (\inst2|Mux1~4_combout\ & (((\inst2|memory_array[112][6]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux1~4_combout\ & (\inst2|memory_array[96][6]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux1~4_combout\,
	datab => \inst2|memory_array[96][6]~q\,
	datac => \inst2|memory_array[112][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux1~5_combout\);

-- Location: LCCOMB_X57_Y41_N24
\inst2|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux1~3_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux1~3_combout\,
	datac => \inst2|Mux1~5_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux1~6_combout\);

-- Location: LCCOMB_X60_Y41_N20
\inst2|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~9_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux1~6_combout\ & (\inst2|Mux1~8_combout\)) # (!\inst2|Mux1~6_combout\ & ((\inst2|Mux1~1_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux1~8_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux1~1_combout\,
	datad => \inst2|Mux1~6_combout\,
	combout => \inst2|Mux1~9_combout\);

-- Location: LCCOMB_X60_Y41_N6
\inst2|Mux1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux1~41_combout\ = (\inst2|Mux1~30_combout\ & (((\inst2|Mux1~40_combout\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux1~30_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux1~30_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|Mux1~40_combout\,
	datad => \inst2|Mux1~9_combout\,
	combout => \inst2|Mux1~41_combout\);

-- Location: FF_X60_Y41_N7
\inst2|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux1~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(6));

-- Location: LCCOMB_X62_Y49_N14
\inst6|PR_DATA_CACHE_OUT~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~25_combout\ = (\reset~input_o\ & \inst2|readdata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst2|readdata\(6),
	combout => \inst6|PR_DATA_CACHE_OUT~25_combout\);

-- Location: FF_X62_Y49_N15
\inst6|PR_DATA_CACHE_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(6));

-- Location: LCCOMB_X62_Y53_N0
\inst6|PR_ALU_OUT_S4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~25_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datad => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S4~25_combout\);

-- Location: FF_X62_Y49_N1
\inst6|PR_ALU_OUT_S4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(6));

-- Location: LCCOMB_X62_Y49_N0
\inst6|regWriteSelMUX|RESULT[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[6]~50_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(6)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(6),
	datac => \inst6|PR_ALU_OUT_S4\(6),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[6]~50_combout\);

-- Location: LCCOMB_X62_Y49_N8
\inst6|regWriteSelMUX|RESULT[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[6]~51_combout\ = (\inst6|regWriteSelMUX|RESULT[6]~50_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_REG_WRITE_SELECT_S4\(1) & \inst6|PR_PC_S4\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(6),
	datad => \inst6|regWriteSelMUX|RESULT[6]~50_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[6]~51_combout\);

-- Location: FF_X61_Y53_N3
\inst6|REG_WRITE_DATA_S5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[6]~51_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(6));

-- Location: LCCOMB_X61_Y53_N2
\inst6|oparand1_mux_haz|RESULT[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[6]~50_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|REG_WRITE_DATA_S5\(6)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[6]~51_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[6]~51_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(6),
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[6]~50_combout\);

-- Location: LCCOMB_X61_Y53_N24
\inst6|oparand1_mux_haz|RESULT[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[6]~51_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[6]~50_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|oparand1_mux_haz|RESULT[6]~50_combout\ & ((\inst6|PR_ALU_OUT_S3\(6)))) # (!\inst6|oparand1_mux_haz|RESULT[6]~50_combout\ & (\inst6|PR_DATA_1_S2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(6),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst6|oparand1_mux_haz|RESULT[6]~50_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[6]~51_combout\);

-- Location: LCCOMB_X61_Y53_N0
\inst6|oparand1_mux|RESULT[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[6]~25_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(6))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[6]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(6),
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[6]~51_combout\,
	combout => \inst6|oparand1_mux|RESULT[6]~25_combout\);

-- Location: LCCOMB_X60_Y51_N8
\inst6|oparand1_mux_haz|RESULT[2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[2]~58_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_ALU_OUT_S3\(2)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|PR_DATA_1_S2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(2),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[2]~58_combout\);

-- Location: LCCOMB_X60_Y51_N16
\inst6|oparand1_mux_haz|RESULT[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[2]~59_combout\ = (\inst6|oparand1_mux_haz|RESULT[2]~58_combout\ & ((\inst6|REG_WRITE_DATA_S5\(2)) # ((!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\)))) # (!\inst6|oparand1_mux_haz|RESULT[2]~58_combout\ & 
-- (((\inst6|regWriteSelMUX|RESULT[2]~59_combout\ & \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(2),
	datab => \inst6|regWriteSelMUX|RESULT[2]~59_combout\,
	datac => \inst6|oparand1_mux_haz|RESULT[2]~58_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[2]~59_combout\);

-- Location: LCCOMB_X60_Y51_N14
\inst6|oparand1_mux|RESULT[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[2]~29_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(2))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[2]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(2),
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[2]~59_combout\,
	combout => \inst6|oparand1_mux|RESULT[2]~29_combout\);

-- Location: LCCOMB_X63_Y52_N12
\inst6|PR_ALU_OUT_S3~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~33_combout\ = (\reset~input_o\ & \inst6|myAlu|Mux31~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|myAlu|Mux31~1_combout\,
	combout => \inst6|PR_ALU_OUT_S3~33_combout\);

-- Location: FF_X63_Y52_N13
\inst6|PR_ALU_OUT_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(0));

-- Location: LCCOMB_X63_Y52_N24
\inst6|oparand1_mux_haz|RESULT[0]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[0]~62_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|REG_WRITE_DATA_S5\(0)) # ((!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & 
-- (((\inst6|regWriteSelMUX|RESULT[0]~63_combout\ & \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(0),
	datab => \inst6|regWriteSelMUX|RESULT[0]~63_combout\,
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[0]~62_combout\);

-- Location: LCCOMB_X63_Y52_N2
\inst6|oparand1_mux_haz|RESULT[0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[0]~63_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[0]~62_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|oparand1_mux_haz|RESULT[0]~62_combout\ & ((\inst6|PR_ALU_OUT_S3\(0)))) # (!\inst6|oparand1_mux_haz|RESULT[0]~62_combout\ & (\inst6|PR_DATA_1_S2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(0),
	datab => \inst6|PR_ALU_OUT_S3\(0),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[0]~62_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[0]~63_combout\);

-- Location: LCCOMB_X63_Y52_N22
\inst6|oparand1_mux|RESULT[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[0]~31_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(0))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[0]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_BRANCH_SELECT_S2\(3),
	datab => \inst6|PR_PC_S2\(0),
	datad => \inst6|oparand1_mux_haz|RESULT[0]~63_combout\,
	combout => \inst6|oparand1_mux|RESULT[0]~31_combout\);

-- Location: LCCOMB_X59_Y51_N0
\inst6|myAlu|INTER_ADD[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[0]~0_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[0]~31_combout\ $ (VCC))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[0]~31_combout\ & VCC))
-- \inst6|myAlu|INTER_ADD[0]~1\ = CARRY((\inst6|oparand2_mux|RESULT[0]~31_combout\ & \inst6|oparand1_mux|RESULT[0]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datab => \inst6|oparand1_mux|RESULT[0]~31_combout\,
	datad => VCC,
	combout => \inst6|myAlu|INTER_ADD[0]~0_combout\,
	cout => \inst6|myAlu|INTER_ADD[0]~1\);

-- Location: LCCOMB_X59_Y51_N2
\inst6|myAlu|INTER_ADD[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[1]~2_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|oparand1_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|INTER_ADD[0]~1\ & VCC)) # (!\inst6|oparand1_mux|RESULT[1]~30_combout\ & (!\inst6|myAlu|INTER_ADD[0]~1\)))) # 
-- (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|oparand1_mux|RESULT[1]~30_combout\ & (!\inst6|myAlu|INTER_ADD[0]~1\)) # (!\inst6|oparand1_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|INTER_ADD[0]~1\) # (GND)))))
-- \inst6|myAlu|INTER_ADD[1]~3\ = CARRY((\inst6|oparand2_mux|RESULT[1]~30_combout\ & (!\inst6|oparand1_mux|RESULT[1]~30_combout\ & !\inst6|myAlu|INTER_ADD[0]~1\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((!\inst6|myAlu|INTER_ADD[0]~1\) # 
-- (!\inst6|oparand1_mux|RESULT[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datab => \inst6|oparand1_mux|RESULT[1]~30_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[0]~1\,
	combout => \inst6|myAlu|INTER_ADD[1]~2_combout\,
	cout => \inst6|myAlu|INTER_ADD[1]~3\);

-- Location: LCCOMB_X59_Y51_N4
\inst6|myAlu|INTER_ADD[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[2]~4_combout\ = ((\inst6|oparand2_mux|RESULT[2]~29_combout\ $ (\inst6|oparand1_mux|RESULT[2]~29_combout\ $ (!\inst6|myAlu|INTER_ADD[1]~3\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[2]~5\ = CARRY((\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|oparand1_mux|RESULT[2]~29_combout\) # (!\inst6|myAlu|INTER_ADD[1]~3\))) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|oparand1_mux|RESULT[2]~29_combout\ & 
-- !\inst6|myAlu|INTER_ADD[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datab => \inst6|oparand1_mux|RESULT[2]~29_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[1]~3\,
	combout => \inst6|myAlu|INTER_ADD[2]~4_combout\,
	cout => \inst6|myAlu|INTER_ADD[2]~5\);

-- Location: LCCOMB_X59_Y51_N6
\inst6|myAlu|INTER_ADD[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[3]~6_combout\ = (\inst6|oparand1_mux|RESULT[3]~28_combout\ & ((\inst6|oparand2_mux|RESULT[3]~28_combout\ & (\inst6|myAlu|INTER_ADD[2]~5\ & VCC)) # (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & (!\inst6|myAlu|INTER_ADD[2]~5\)))) # 
-- (!\inst6|oparand1_mux|RESULT[3]~28_combout\ & ((\inst6|oparand2_mux|RESULT[3]~28_combout\ & (!\inst6|myAlu|INTER_ADD[2]~5\)) # (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & ((\inst6|myAlu|INTER_ADD[2]~5\) # (GND)))))
-- \inst6|myAlu|INTER_ADD[3]~7\ = CARRY((\inst6|oparand1_mux|RESULT[3]~28_combout\ & (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & !\inst6|myAlu|INTER_ADD[2]~5\)) # (!\inst6|oparand1_mux|RESULT[3]~28_combout\ & ((!\inst6|myAlu|INTER_ADD[2]~5\) # 
-- (!\inst6|oparand2_mux|RESULT[3]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[3]~28_combout\,
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[2]~5\,
	combout => \inst6|myAlu|INTER_ADD[3]~6_combout\,
	cout => \inst6|myAlu|INTER_ADD[3]~7\);

-- Location: LCCOMB_X59_Y51_N10
\inst6|myAlu|INTER_ADD[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[5]~10_combout\ = (\inst6|oparand2_mux|RESULT[5]~26_combout\ & ((\inst6|oparand1_mux|RESULT[5]~26_combout\ & (\inst6|myAlu|INTER_ADD[4]~9\ & VCC)) # (!\inst6|oparand1_mux|RESULT[5]~26_combout\ & (!\inst6|myAlu|INTER_ADD[4]~9\)))) # 
-- (!\inst6|oparand2_mux|RESULT[5]~26_combout\ & ((\inst6|oparand1_mux|RESULT[5]~26_combout\ & (!\inst6|myAlu|INTER_ADD[4]~9\)) # (!\inst6|oparand1_mux|RESULT[5]~26_combout\ & ((\inst6|myAlu|INTER_ADD[4]~9\) # (GND)))))
-- \inst6|myAlu|INTER_ADD[5]~11\ = CARRY((\inst6|oparand2_mux|RESULT[5]~26_combout\ & (!\inst6|oparand1_mux|RESULT[5]~26_combout\ & !\inst6|myAlu|INTER_ADD[4]~9\)) # (!\inst6|oparand2_mux|RESULT[5]~26_combout\ & ((!\inst6|myAlu|INTER_ADD[4]~9\) # 
-- (!\inst6|oparand1_mux|RESULT[5]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[5]~26_combout\,
	datab => \inst6|oparand1_mux|RESULT[5]~26_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[4]~9\,
	combout => \inst6|myAlu|INTER_ADD[5]~10_combout\,
	cout => \inst6|myAlu|INTER_ADD[5]~11\);

-- Location: LCCOMB_X59_Y51_N12
\inst6|myAlu|INTER_ADD[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[6]~12_combout\ = ((\inst6|oparand2_mux|RESULT[6]~25_combout\ $ (\inst6|oparand1_mux|RESULT[6]~25_combout\ $ (!\inst6|myAlu|INTER_ADD[5]~11\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[6]~13\ = CARRY((\inst6|oparand2_mux|RESULT[6]~25_combout\ & ((\inst6|oparand1_mux|RESULT[6]~25_combout\) # (!\inst6|myAlu|INTER_ADD[5]~11\))) # (!\inst6|oparand2_mux|RESULT[6]~25_combout\ & (\inst6|oparand1_mux|RESULT[6]~25_combout\ 
-- & !\inst6|myAlu|INTER_ADD[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[6]~25_combout\,
	datab => \inst6|oparand1_mux|RESULT[6]~25_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[5]~11\,
	combout => \inst6|myAlu|INTER_ADD[6]~12_combout\,
	cout => \inst6|myAlu|INTER_ADD[6]~13\);

-- Location: LCCOMB_X59_Y51_N14
\inst6|myAlu|INTER_ADD[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[7]~14_combout\ = (\inst6|oparand1_mux|RESULT[7]~24_combout\ & ((\inst6|oparand2_mux|RESULT[7]~24_combout\ & (\inst6|myAlu|INTER_ADD[6]~13\ & VCC)) # (!\inst6|oparand2_mux|RESULT[7]~24_combout\ & (!\inst6|myAlu|INTER_ADD[6]~13\)))) # 
-- (!\inst6|oparand1_mux|RESULT[7]~24_combout\ & ((\inst6|oparand2_mux|RESULT[7]~24_combout\ & (!\inst6|myAlu|INTER_ADD[6]~13\)) # (!\inst6|oparand2_mux|RESULT[7]~24_combout\ & ((\inst6|myAlu|INTER_ADD[6]~13\) # (GND)))))
-- \inst6|myAlu|INTER_ADD[7]~15\ = CARRY((\inst6|oparand1_mux|RESULT[7]~24_combout\ & (!\inst6|oparand2_mux|RESULT[7]~24_combout\ & !\inst6|myAlu|INTER_ADD[6]~13\)) # (!\inst6|oparand1_mux|RESULT[7]~24_combout\ & ((!\inst6|myAlu|INTER_ADD[6]~13\) # 
-- (!\inst6|oparand2_mux|RESULT[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[7]~24_combout\,
	datab => \inst6|oparand2_mux|RESULT[7]~24_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[6]~13\,
	combout => \inst6|myAlu|INTER_ADD[7]~14_combout\,
	cout => \inst6|myAlu|INTER_ADD[7]~15\);

-- Location: LCCOMB_X59_Y51_N16
\inst6|myAlu|INTER_ADD[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[8]~16_combout\ = ((\inst6|oparand1_mux|RESULT[8]~23_combout\ $ (\inst6|oparand2_mux|RESULT[8]~23_combout\ $ (!\inst6|myAlu|INTER_ADD[7]~15\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[8]~17\ = CARRY((\inst6|oparand1_mux|RESULT[8]~23_combout\ & ((\inst6|oparand2_mux|RESULT[8]~23_combout\) # (!\inst6|myAlu|INTER_ADD[7]~15\))) # (!\inst6|oparand1_mux|RESULT[8]~23_combout\ & (\inst6|oparand2_mux|RESULT[8]~23_combout\ 
-- & !\inst6|myAlu|INTER_ADD[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[8]~23_combout\,
	datab => \inst6|oparand2_mux|RESULT[8]~23_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[7]~15\,
	combout => \inst6|myAlu|INTER_ADD[8]~16_combout\,
	cout => \inst6|myAlu|INTER_ADD[8]~17\);

-- Location: LCCOMB_X59_Y51_N20
\inst6|myAlu|INTER_ADD[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[10]~20_combout\ = ((\inst6|oparand2_mux|RESULT[10]~21_combout\ $ (\inst6|oparand1_mux|RESULT[10]~21_combout\ $ (!\inst6|myAlu|INTER_ADD[9]~19\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[10]~21\ = CARRY((\inst6|oparand2_mux|RESULT[10]~21_combout\ & ((\inst6|oparand1_mux|RESULT[10]~21_combout\) # (!\inst6|myAlu|INTER_ADD[9]~19\))) # (!\inst6|oparand2_mux|RESULT[10]~21_combout\ & 
-- (\inst6|oparand1_mux|RESULT[10]~21_combout\ & !\inst6|myAlu|INTER_ADD[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[10]~21_combout\,
	datab => \inst6|oparand1_mux|RESULT[10]~21_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[9]~19\,
	combout => \inst6|myAlu|INTER_ADD[10]~20_combout\,
	cout => \inst6|myAlu|INTER_ADD[10]~21\);

-- Location: LCCOMB_X59_Y51_N22
\inst6|myAlu|INTER_ADD[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[11]~22_combout\ = (\inst6|oparand1_mux|RESULT[11]~20_combout\ & ((\inst6|oparand2_mux|RESULT[11]~20_combout\ & (\inst6|myAlu|INTER_ADD[10]~21\ & VCC)) # (!\inst6|oparand2_mux|RESULT[11]~20_combout\ & 
-- (!\inst6|myAlu|INTER_ADD[10]~21\)))) # (!\inst6|oparand1_mux|RESULT[11]~20_combout\ & ((\inst6|oparand2_mux|RESULT[11]~20_combout\ & (!\inst6|myAlu|INTER_ADD[10]~21\)) # (!\inst6|oparand2_mux|RESULT[11]~20_combout\ & ((\inst6|myAlu|INTER_ADD[10]~21\) # 
-- (GND)))))
-- \inst6|myAlu|INTER_ADD[11]~23\ = CARRY((\inst6|oparand1_mux|RESULT[11]~20_combout\ & (!\inst6|oparand2_mux|RESULT[11]~20_combout\ & !\inst6|myAlu|INTER_ADD[10]~21\)) # (!\inst6|oparand1_mux|RESULT[11]~20_combout\ & ((!\inst6|myAlu|INTER_ADD[10]~21\) # 
-- (!\inst6|oparand2_mux|RESULT[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[11]~20_combout\,
	datab => \inst6|oparand2_mux|RESULT[11]~20_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[10]~21\,
	combout => \inst6|myAlu|INTER_ADD[11]~22_combout\,
	cout => \inst6|myAlu|INTER_ADD[11]~23\);

-- Location: LCCOMB_X59_Y54_N6
\inst6|myAlu|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux20~2_combout\ = (\inst6|myAlu|Mux17~3_combout\ & ((\inst6|myAlu|Mux17~4_combout\ & (\inst6|myAlu|ShiftRight0~82_combout\)) # (!\inst6|myAlu|Mux17~4_combout\ & ((\inst6|myAlu|INTER_ADD[11]~22_combout\))))) # (!\inst6|myAlu|Mux17~3_combout\ 
-- & (((!\inst6|myAlu|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux17~3_combout\,
	datab => \inst6|myAlu|ShiftRight0~82_combout\,
	datac => \inst6|myAlu|Mux17~4_combout\,
	datad => \inst6|myAlu|INTER_ADD[11]~22_combout\,
	combout => \inst6|myAlu|Mux20~2_combout\);

-- Location: LCCOMB_X59_Y54_N28
\inst6|myAlu|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux20~3_combout\ = (\inst6|myAlu|Mux17~2_combout\ & (((\inst6|myAlu|Mux20~2_combout\)))) # (!\inst6|myAlu|Mux17~2_combout\ & ((\inst6|myAlu|Mux20~2_combout\ & ((\inst6|myAlu|ShiftRight0~81_combout\))) # (!\inst6|myAlu|Mux20~2_combout\ & 
-- (\inst6|myAlu|ShiftRight0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux17~2_combout\,
	datab => \inst6|myAlu|ShiftRight0~52_combout\,
	datac => \inst6|myAlu|ShiftRight0~81_combout\,
	datad => \inst6|myAlu|Mux20~2_combout\,
	combout => \inst6|myAlu|Mux20~3_combout\);

-- Location: LCCOMB_X59_Y54_N2
\inst6|myAlu|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux20~4_combout\ = (\inst6|myAlu|Mux20~5_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux20~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|myAlu|Mux20~5_combout\,
	datad => \inst6|myAlu|Mux20~3_combout\,
	combout => \inst6|myAlu|Mux20~4_combout\);

-- Location: LCCOMB_X59_Y54_N16
\inst6|PR_PC_S1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~20_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(11))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux20~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PC_PLUS_4\(11),
	datad => \inst6|myAlu|Mux20~4_combout\,
	combout => \inst6|PR_PC_S1~20_combout\);

-- Location: FF_X59_Y54_N17
\inst6|PR_PC_S1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(11));

-- Location: LCCOMB_X62_Y47_N0
\inst6|PR_PC_S2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~20_combout\ = (\inst6|PR_PC_S1\(11) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_PC_S1\(11),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S2~20_combout\);

-- Location: FF_X62_Y47_N1
\inst6|PR_PC_S2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(11));

-- Location: LCCOMB_X62_Y47_N26
\inst6|PR_PC_S3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~20_combout\ = (\inst6|PR_PC_S2\(11) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S2\(11),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S3~20_combout\);

-- Location: FF_X62_Y47_N27
\inst6|PR_PC_S3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(11));

-- Location: LCCOMB_X62_Y47_N8
\inst6|PR_PC_S4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~20_combout\ = (\inst6|PR_PC_S3\(11) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_PC_S3\(11),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S4~20_combout\);

-- Location: FF_X62_Y47_N15
\inst6|PR_PC_S4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(11));

-- Location: LCCOMB_X62_Y47_N18
\inst2|memory_array~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~92_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(11)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S3\(11),
	datab => \inst6|PR_DATA_CACHE_OUT\(11),
	datac => \reset~input_o\,
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~92_combout\);

-- Location: FF_X61_Y39_N21
\inst2|memory_array[73][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[73][3]~q\);

-- Location: LCCOMB_X59_Y39_N24
\inst2|memory_array[89][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[89][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[89][3]~feeder_combout\);

-- Location: FF_X59_Y39_N25
\inst2|memory_array[89][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[89][3]~feeder_combout\,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[89][3]~q\);

-- Location: LCCOMB_X61_Y39_N20
\inst2|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~0_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[89][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[73][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[73][3]~q\,
	datad => \inst2|memory_array[89][3]~q\,
	combout => \inst2|Mux12~0_combout\);

-- Location: FF_X65_Y37_N9
\inst2|memory_array[201][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[201][3]~q\);

-- Location: LCCOMB_X65_Y38_N20
\inst2|memory_array[217][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[217][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[217][3]~feeder_combout\);

-- Location: FF_X65_Y38_N21
\inst2|memory_array[217][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[217][3]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[217][3]~q\);

-- Location: LCCOMB_X65_Y37_N8
\inst2|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~1_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux12~0_combout\ & ((\inst2|memory_array[217][3]~q\))) # (!\inst2|Mux12~0_combout\ & (\inst2|memory_array[201][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux12~0_combout\,
	datac => \inst2|memory_array[201][3]~q\,
	datad => \inst2|memory_array[217][3]~q\,
	combout => \inst2|Mux12~1_combout\);

-- Location: LCCOMB_X60_Y38_N24
\inst2|memory_array[197][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[197][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[197][3]~feeder_combout\);

-- Location: FF_X60_Y38_N25
\inst2|memory_array[197][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[197][3]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[197][3]~q\);

-- Location: FF_X60_Y37_N23
\inst2|memory_array[213][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[213][3]~q\);

-- Location: FF_X57_Y37_N7
\inst2|memory_array[69][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[69][3]~q\);

-- Location: LCCOMB_X56_Y37_N24
\inst2|memory_array[85][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[85][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[85][3]~feeder_combout\);

-- Location: FF_X56_Y37_N25
\inst2|memory_array[85][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[85][3]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[85][3]~q\);

-- Location: LCCOMB_X57_Y37_N6
\inst2|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~2_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[85][3]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[69][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[69][3]~q\,
	datad => \inst2|memory_array[85][3]~q\,
	combout => \inst2|Mux12~2_combout\);

-- Location: LCCOMB_X60_Y37_N22
\inst2|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~3_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux12~2_combout\ & ((\inst2|memory_array[213][3]~q\))) # (!\inst2|Mux12~2_combout\ & (\inst2|memory_array[197][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[197][3]~q\,
	datac => \inst2|memory_array[213][3]~q\,
	datad => \inst2|Mux12~2_combout\,
	combout => \inst2|Mux12~3_combout\);

-- Location: LCCOMB_X59_Y37_N8
\inst2|memory_array[193][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[193][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[193][3]~feeder_combout\);

-- Location: FF_X59_Y37_N9
\inst2|memory_array[193][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[193][3]~feeder_combout\,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[193][3]~q\);

-- Location: FF_X59_Y37_N15
\inst2|memory_array[209][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[209][3]~q\);

-- Location: LCCOMB_X59_Y37_N14
\inst2|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~5_combout\ = (\inst2|Mux12~4_combout\ & (((\inst2|memory_array[209][3]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux12~4_combout\ & (\inst2|memory_array[193][3]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~4_combout\,
	datab => \inst2|memory_array[193][3]~q\,
	datac => \inst2|memory_array[209][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux12~5_combout\);

-- Location: LCCOMB_X61_Y37_N30
\inst2|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux12~3_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux12~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux12~3_combout\,
	datac => \inst2|Mux12~5_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux12~6_combout\);

-- Location: LCCOMB_X61_Y37_N8
\inst2|Mux12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~9_combout\ = (\inst2|Mux12~6_combout\ & ((\inst2|Mux12~8_combout\) # ((!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux12~6_combout\ & (((\inst2|Mux12~1_combout\ & \inst6|PR_ALU_OUT_S3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~8_combout\,
	datab => \inst2|Mux12~1_combout\,
	datac => \inst2|Mux12~6_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux12~9_combout\);

-- Location: FF_X55_Y45_N19
\inst2|memory_array[189][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[189][3]~q\);

-- Location: LCCOMB_X55_Y45_N24
\inst2|memory_array[185][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[185][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[185][3]~feeder_combout\);

-- Location: FF_X55_Y45_N25
\inst2|memory_array[185][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[185][3]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[185][3]~q\);

-- Location: LCCOMB_X55_Y45_N18
\inst2|Mux12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~18_combout\ = (\inst2|Mux12~17_combout\ & (((\inst2|memory_array[189][3]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux12~17_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[185][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~17_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[189][3]~q\,
	datad => \inst2|memory_array[185][3]~q\,
	combout => \inst2|Mux12~18_combout\);

-- Location: LCCOMB_X65_Y43_N4
\inst2|memory_array[161][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[161][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[161][3]~feeder_combout\);

-- Location: FF_X65_Y43_N5
\inst2|memory_array[161][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[161][3]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[161][3]~q\);

-- Location: FF_X65_Y43_N3
\inst2|memory_array[165][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[165][3]~q\);

-- Location: LCCOMB_X66_Y43_N4
\inst2|memory_array[37][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[37][3]~feeder_combout\ = \inst2|memory_array~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~92_combout\,
	combout => \inst2|memory_array[37][3]~feeder_combout\);

-- Location: FF_X66_Y43_N5
\inst2|memory_array[37][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[37][3]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[37][3]~q\);

-- Location: FF_X66_Y43_N3
\inst2|memory_array[33][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~92_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[33][3]~q\);

-- Location: LCCOMB_X66_Y43_N2
\inst2|Mux12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[37][3]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[33][3]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[37][3]~q\,
	datac => \inst2|memory_array[33][3]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux12~14_combout\);

-- Location: LCCOMB_X65_Y43_N2
\inst2|Mux12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~15_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux12~14_combout\ & ((\inst2|memory_array[165][3]~q\))) # (!\inst2|Mux12~14_combout\ & (\inst2|memory_array[161][3]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[161][3]~q\,
	datac => \inst2|memory_array[165][3]~q\,
	datad => \inst2|Mux12~14_combout\,
	combout => \inst2|Mux12~15_combout\);

-- Location: LCCOMB_X62_Y45_N12
\inst2|Mux12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux12~13_combout\) # ((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux12~15_combout\ & !\inst6|PR_ALU_OUT_S3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~13_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux12~15_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux12~16_combout\);

-- Location: LCCOMB_X62_Y45_N18
\inst2|Mux12~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux12~16_combout\ & ((\inst2|Mux12~18_combout\))) # (!\inst2|Mux12~16_combout\ & (\inst2|Mux12~11_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~11_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux12~18_combout\,
	datad => \inst2|Mux12~16_combout\,
	combout => \inst2|Mux12~19_combout\);

-- Location: LCCOMB_X62_Y45_N28
\inst2|Mux12~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~30_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux12~19_combout\))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux12~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~29_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst6|PR_ALU_OUT_S3\(5),
	datad => \inst2|Mux12~19_combout\,
	combout => \inst2|Mux12~30_combout\);

-- Location: LCCOMB_X63_Y45_N12
\inst2|Mux12~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux12~41_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux12~30_combout\ & (\inst2|Mux12~40_combout\)) # (!\inst2|Mux12~30_combout\ & ((\inst2|Mux12~9_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux12~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux12~40_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux12~9_combout\,
	datad => \inst2|Mux12~30_combout\,
	combout => \inst2|Mux12~41_combout\);

-- Location: FF_X63_Y45_N13
\inst2|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux12~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(11));

-- Location: LCCOMB_X62_Y47_N20
\inst6|PR_DATA_CACHE_OUT~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~20_combout\ = (\reset~input_o\ & \inst2|readdata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst2|readdata\(11),
	combout => \inst6|PR_DATA_CACHE_OUT~20_combout\);

-- Location: FF_X62_Y47_N21
\inst6|PR_DATA_CACHE_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(11));

-- Location: LCCOMB_X59_Y54_N8
\inst6|PR_ALU_OUT_S3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~22_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux20~5_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux20~5_combout\,
	datad => \inst6|myAlu|Mux20~3_combout\,
	combout => \inst6|PR_ALU_OUT_S3~22_combout\);

-- Location: FF_X59_Y54_N9
\inst6|PR_ALU_OUT_S3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(11));

-- Location: LCCOMB_X62_Y47_N4
\inst6|PR_ALU_OUT_S4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~20_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(11),
	combout => \inst6|PR_ALU_OUT_S4~20_combout\);

-- Location: FF_X62_Y47_N3
\inst6|PR_ALU_OUT_S4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(11));

-- Location: LCCOMB_X62_Y47_N2
\inst6|regWriteSelMUX|RESULT[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[11]~40_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(11)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_DATA_CACHE_OUT\(11),
	datac => \inst6|PR_ALU_OUT_S4\(11),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	combout => \inst6|regWriteSelMUX|RESULT[11]~40_combout\);

-- Location: LCCOMB_X62_Y47_N14
\inst6|regWriteSelMUX|RESULT[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[11]~41_combout\ = (\inst6|regWriteSelMUX|RESULT[11]~40_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_REG_WRITE_SELECT_S4\(1) & \inst6|PR_PC_S4\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(11),
	datad => \inst6|regWriteSelMUX|RESULT[11]~40_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[11]~41_combout\);

-- Location: FF_X62_Y51_N21
\inst6|REG_WRITE_DATA_S5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[11]~41_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(11));

-- Location: LCCOMB_X66_Y49_N18
\inst6|myreg|REGISTERS~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~37_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[11]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[11]~41_combout\,
	combout => \inst6|myreg|REGISTERS~37_combout\);

-- Location: FF_X69_Y51_N21
\inst6|myreg|REGISTERS[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~37_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][11]~q\);

-- Location: LCCOMB_X69_Y51_N20
\inst6|myreg|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux20~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][11]~q\,
	combout => \inst6|myreg|Mux20~2_combout\);

-- Location: FF_X69_Y51_N19
\inst6|myreg|REGISTERS[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~37_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][11]~q\);

-- Location: LCCOMB_X69_Y51_N18
\inst6|myreg|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux20~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][11]~q\,
	combout => \inst6|myreg|Mux20~1_combout\);

-- Location: LCCOMB_X69_Y51_N8
\inst6|PR_DATA_2_S2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~60_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20) & ((\inst6|myreg|Mux20~1_combout\))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (\inst6|myreg|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|myreg|Mux20~2_combout\,
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux20~1_combout\,
	combout => \inst6|PR_DATA_2_S2~60_combout\);

-- Location: FF_X66_Y51_N17
\inst6|myreg|REGISTERS[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~37_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][11]~q\);

-- Location: LCCOMB_X69_Y51_N12
\inst6|myreg|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux20~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[3][11]~q\,
	combout => \inst6|myreg|Mux20~3_combout\);

-- Location: LCCOMB_X69_Y51_N30
\inst6|PR_DATA_2_S2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~61_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_DATA_2_S2~60_combout\ & ((\inst6|myreg|Mux20~3_combout\))) # (!\inst6|PR_DATA_2_S2~60_combout\ & (\inst6|myreg|Mux20~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (((\inst6|PR_DATA_2_S2~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux20~0_combout\,
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|PR_DATA_2_S2~60_combout\,
	datad => \inst6|myreg|Mux20~3_combout\,
	combout => \inst6|PR_DATA_2_S2~61_combout\);

-- Location: LCCOMB_X62_Y51_N22
\inst6|PR_DATA_2_S2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~62_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~61_combout\,
	combout => \inst6|PR_DATA_2_S2~62_combout\);

-- Location: FF_X62_Y51_N23
\inst6|PR_DATA_2_S2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S2~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(11));

-- Location: LCCOMB_X62_Y51_N28
\inst6|oparand2_mux_haz|RESULT[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[11]~40_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|regWriteSelMUX|RESULT[11]~41_combout\) # ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|PR_DATA_2_S2\(11) & !\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[11]~41_combout\,
	datac => \inst6|PR_DATA_2_S2\(11),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[11]~40_combout\);

-- Location: LCCOMB_X62_Y51_N14
\inst6|oparand2_mux_haz|RESULT[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[11]~41_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|oparand2_mux_haz|RESULT[11]~40_combout\ & ((\inst6|REG_WRITE_DATA_S5\(11)))) # (!\inst6|oparand2_mux_haz|RESULT[11]~40_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(11))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[11]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(11),
	datab => \inst6|REG_WRITE_DATA_S5\(11),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[11]~40_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[11]~41_combout\);

-- Location: LCCOMB_X65_Y51_N28
\inst6|myImmediate|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myImmediate|Mux11~0_combout\ = (\inst6|PR_INSTRUCTION\(12) & ((\inst6|PR_INSTRUCTION\(20)) # (\inst6|myControl|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myControl|Equal10~0_combout\,
	combout => \inst6|myImmediate|Mux11~0_combout\);

-- Location: FF_X65_Y51_N29
\inst6|PR_IMMEDIATE_SELECT_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myImmediate|Mux11~0_combout\,
	sclr => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(11));

-- Location: LCCOMB_X62_Y51_N12
\inst6|oparand2_mux|RESULT[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[11]~20_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|PR_IMMEDIATE_SELECT_OUT\(11)))) # (!\inst6|PR_OPERAND2_SEL~q\ & (\inst6|oparand2_mux_haz|RESULT[11]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|oparand2_mux_haz|RESULT[11]~41_combout\,
	datad => \inst6|PR_IMMEDIATE_SELECT_OUT\(11),
	combout => \inst6|oparand2_mux|RESULT[11]~20_combout\);

-- Location: LCCOMB_X59_Y51_N24
\inst6|myAlu|INTER_ADD[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[12]~24_combout\ = ((\inst6|oparand2_mux|RESULT[12]~19_combout\ $ (\inst6|oparand1_mux|RESULT[12]~19_combout\ $ (!\inst6|myAlu|INTER_ADD[11]~23\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[12]~25\ = CARRY((\inst6|oparand2_mux|RESULT[12]~19_combout\ & ((\inst6|oparand1_mux|RESULT[12]~19_combout\) # (!\inst6|myAlu|INTER_ADD[11]~23\))) # (!\inst6|oparand2_mux|RESULT[12]~19_combout\ & 
-- (\inst6|oparand1_mux|RESULT[12]~19_combout\ & !\inst6|myAlu|INTER_ADD[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[12]~19_combout\,
	datab => \inst6|oparand1_mux|RESULT[12]~19_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[11]~23\,
	combout => \inst6|myAlu|INTER_ADD[12]~24_combout\,
	cout => \inst6|myAlu|INTER_ADD[12]~25\);

-- Location: LCCOMB_X59_Y51_N26
\inst6|myAlu|INTER_ADD[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[13]~26_combout\ = (\inst6|oparand2_mux|RESULT[13]~18_combout\ & ((\inst6|oparand1_mux|RESULT[13]~18_combout\ & (\inst6|myAlu|INTER_ADD[12]~25\ & VCC)) # (!\inst6|oparand1_mux|RESULT[13]~18_combout\ & 
-- (!\inst6|myAlu|INTER_ADD[12]~25\)))) # (!\inst6|oparand2_mux|RESULT[13]~18_combout\ & ((\inst6|oparand1_mux|RESULT[13]~18_combout\ & (!\inst6|myAlu|INTER_ADD[12]~25\)) # (!\inst6|oparand1_mux|RESULT[13]~18_combout\ & ((\inst6|myAlu|INTER_ADD[12]~25\) # 
-- (GND)))))
-- \inst6|myAlu|INTER_ADD[13]~27\ = CARRY((\inst6|oparand2_mux|RESULT[13]~18_combout\ & (!\inst6|oparand1_mux|RESULT[13]~18_combout\ & !\inst6|myAlu|INTER_ADD[12]~25\)) # (!\inst6|oparand2_mux|RESULT[13]~18_combout\ & ((!\inst6|myAlu|INTER_ADD[12]~25\) # 
-- (!\inst6|oparand1_mux|RESULT[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[13]~18_combout\,
	datab => \inst6|oparand1_mux|RESULT[13]~18_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[12]~25\,
	combout => \inst6|myAlu|INTER_ADD[13]~26_combout\,
	cout => \inst6|myAlu|INTER_ADD[13]~27\);

-- Location: LCCOMB_X60_Y54_N20
\inst6|myAlu|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux18~2_combout\ = (\inst6|myAlu|Mux17~3_combout\ & ((\inst6|myAlu|Mux17~4_combout\ & (\inst6|myAlu|ShiftRight0~14_combout\)) # (!\inst6|myAlu|Mux17~4_combout\ & ((\inst6|myAlu|INTER_ADD[13]~26_combout\))))) # (!\inst6|myAlu|Mux17~3_combout\ 
-- & (((!\inst6|myAlu|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux17~3_combout\,
	datab => \inst6|myAlu|ShiftRight0~14_combout\,
	datac => \inst6|myAlu|INTER_ADD[13]~26_combout\,
	datad => \inst6|myAlu|Mux17~4_combout\,
	combout => \inst6|myAlu|Mux18~2_combout\);

-- Location: LCCOMB_X60_Y54_N6
\inst6|myAlu|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux18~3_combout\ = (\inst6|myAlu|Mux17~2_combout\ & (((\inst6|myAlu|Mux18~2_combout\)))) # (!\inst6|myAlu|Mux17~2_combout\ & ((\inst6|myAlu|Mux18~2_combout\ & (\inst6|myAlu|ShiftRight0~75_combout\)) # (!\inst6|myAlu|Mux18~2_combout\ & 
-- ((\inst6|myAlu|ShiftRight0~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~75_combout\,
	datab => \inst6|myAlu|ShiftRight0~44_combout\,
	datac => \inst6|myAlu|Mux17~2_combout\,
	datad => \inst6|myAlu|Mux18~2_combout\,
	combout => \inst6|myAlu|Mux18~3_combout\);

-- Location: LCCOMB_X61_Y52_N6
\inst6|myAlu|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux18~4_combout\ = (\inst6|myAlu|Mux18~5_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux18~5_combout\,
	datab => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|myAlu|Mux18~3_combout\,
	combout => \inst6|myAlu|Mux18~4_combout\);

-- Location: LCCOMB_X61_Y52_N20
\inst6|PR_PC_S1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~18_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(13))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux18~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(13),
	datab => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datac => \reset~input_o\,
	datad => \inst6|myAlu|Mux18~4_combout\,
	combout => \inst6|PR_PC_S1~18_combout\);

-- Location: FF_X61_Y52_N21
\inst6|PR_PC_S1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(13));

-- Location: LCCOMB_X61_Y52_N14
\inst6|PR_PC_S2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~18_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(13),
	combout => \inst6|PR_PC_S2~18_combout\);

-- Location: FF_X61_Y52_N23
\inst6|PR_PC_S2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(13));

-- Location: LCCOMB_X63_Y49_N10
\inst6|PR_PC_S3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~18_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S2\(13),
	combout => \inst6|PR_PC_S3~18_combout\);

-- Location: FF_X63_Y49_N11
\inst6|PR_PC_S3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(13));

-- Location: LCCOMB_X63_Y49_N8
\inst6|PR_PC_S4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~18_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(13),
	combout => \inst6|PR_PC_S4~18_combout\);

-- Location: FF_X62_Y49_N21
\inst6|PR_PC_S4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(13));

-- Location: LCCOMB_X59_Y44_N12
\inst6|PR_DATA_CACHE_OUT~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~18_combout\ = (\inst2|readdata\(13) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|readdata\(13),
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_CACHE_OUT~18_combout\);

-- Location: FF_X62_Y49_N19
\inst6|PR_DATA_CACHE_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_CACHE_OUT~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(13));

-- Location: LCCOMB_X61_Y52_N12
\inst6|PR_ALU_OUT_S3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~20_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux18~5_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux18~5_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|myAlu|Mux18~3_combout\,
	combout => \inst6|PR_ALU_OUT_S3~20_combout\);

-- Location: FF_X61_Y52_N13
\inst6|PR_ALU_OUT_S3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(13));

-- Location: LCCOMB_X63_Y49_N12
\inst6|PR_ALU_OUT_S4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~18_combout\ = (\inst6|PR_ALU_OUT_S3\(13) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_OUT_S3\(13),
	datac => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S4~18_combout\);

-- Location: FF_X62_Y49_N17
\inst6|PR_ALU_OUT_S4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(13));

-- Location: LCCOMB_X62_Y49_N16
\inst6|regWriteSelMUX|RESULT[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[13]~36_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(13)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(13),
	datac => \inst6|PR_ALU_OUT_S4\(13),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[13]~36_combout\);

-- Location: LCCOMB_X62_Y49_N20
\inst6|regWriteSelMUX|RESULT[13]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[13]~37_combout\ = (\inst6|regWriteSelMUX|RESULT[13]~36_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_REG_WRITE_SELECT_S4\(1) & \inst6|PR_PC_S4\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(13),
	datad => \inst6|regWriteSelMUX|RESULT[13]~36_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[13]~37_combout\);

-- Location: FF_X61_Y52_N19
\inst6|REG_WRITE_DATA_S5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[13]~37_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(13));

-- Location: LCCOMB_X66_Y52_N30
\inst6|myreg|REGISTERS~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~35_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[13]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[13]~37_combout\,
	combout => \inst6|myreg|REGISTERS~35_combout\);

-- Location: FF_X66_Y53_N21
\inst6|myreg|REGISTERS[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~35_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][13]~q\);

-- Location: LCCOMB_X66_Y53_N20
\inst6|myreg|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux18~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][13]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[2][13]~q\,
	combout => \inst6|myreg|Mux18~0_combout\);

-- Location: FF_X66_Y52_N1
\inst6|myreg|REGISTERS[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~35_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][13]~q\);

-- Location: LCCOMB_X66_Y52_N0
\inst6|myreg|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux18~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][13]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][13]~q\,
	combout => \inst6|myreg|Mux18~3_combout\);

-- Location: LCCOMB_X66_Y53_N14
\inst6|PR_DATA_1_S2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~94_combout\ = (\inst6|PR_DATA_1_S2~93_combout\ & (((\inst6|myreg|Mux18~3_combout\) # (!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~93_combout\ & (\inst6|myreg|Mux18~0_combout\ & (\inst6|PR_INSTRUCTION\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~93_combout\,
	datab => \inst6|myreg|Mux18~0_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux18~3_combout\,
	combout => \inst6|PR_DATA_1_S2~94_combout\);

-- Location: LCCOMB_X68_Y47_N0
\inst6|myreg|REGISTERS[7][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][13]~feeder_combout\ = \inst6|myreg|REGISTERS~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~35_combout\,
	combout => \inst6|myreg|REGISTERS[7][13]~feeder_combout\);

-- Location: FF_X68_Y47_N1
\inst6|myreg|REGISTERS[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][13]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][13]~q\);

-- Location: FF_X68_Y47_N27
\inst6|myreg|REGISTERS[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~35_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][13]~q\);

-- Location: LCCOMB_X68_Y47_N26
\inst6|PR_DATA_1_S2~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~92_combout\ = (\inst6|PR_DATA_1_S2~91_combout\ & ((\inst6|myreg|REGISTERS[7][13]~q\) # ((!\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_DATA_1_S2~91_combout\ & (((\inst6|myreg|REGISTERS[5][13]~q\ & \inst6|PR_INSTRUCTION\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~91_combout\,
	datab => \inst6|myreg|REGISTERS[7][13]~q\,
	datac => \inst6|myreg|REGISTERS[5][13]~q\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~92_combout\);

-- Location: LCCOMB_X65_Y53_N30
\inst6|PR_DATA_1_S2~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~95_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~92_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datab => \inst6|PR_INSTRUCTION\(17),
	datac => \inst6|PR_DATA_1_S2~94_combout\,
	datad => \inst6|PR_DATA_1_S2~92_combout\,
	combout => \inst6|PR_DATA_1_S2~95_combout\);

-- Location: FF_X61_Y52_N31
\inst6|PR_DATA_1_S2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~95_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(13));

-- Location: LCCOMB_X61_Y52_N4
\inst6|oparand1_mux_haz|RESULT[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[13]~36_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|regWriteSelMUX|RESULT[13]~37_combout\) # ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|PR_DATA_1_S2\(13) & !\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[13]~37_combout\,
	datab => \inst6|PR_DATA_1_S2\(13),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[13]~36_combout\);

-- Location: LCCOMB_X61_Y52_N24
\inst6|oparand1_mux_haz|RESULT[13]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[13]~37_combout\ = (\inst6|oparand1_mux_haz|RESULT[13]~36_combout\ & (((\inst6|REG_WRITE_DATA_S5\(13)) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|oparand1_mux_haz|RESULT[13]~36_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(13) & ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(13),
	datab => \inst6|REG_WRITE_DATA_S5\(13),
	datac => \inst6|oparand1_mux_haz|RESULT[13]~36_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[13]~37_combout\);

-- Location: LCCOMB_X61_Y52_N28
\inst6|oparand1_mux|RESULT[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[13]~18_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(13))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[13]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datac => \inst6|PR_PC_S2\(13),
	datad => \inst6|oparand1_mux_haz|RESULT[13]~37_combout\,
	combout => \inst6|oparand1_mux|RESULT[13]~18_combout\);

-- Location: LCCOMB_X59_Y51_N28
\inst6|myAlu|INTER_ADD[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[14]~28_combout\ = ((\inst6|oparand1_mux|RESULT[14]~17_combout\ $ (\inst6|oparand2_mux|RESULT[14]~17_combout\ $ (!\inst6|myAlu|INTER_ADD[13]~27\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[14]~29\ = CARRY((\inst6|oparand1_mux|RESULT[14]~17_combout\ & ((\inst6|oparand2_mux|RESULT[14]~17_combout\) # (!\inst6|myAlu|INTER_ADD[13]~27\))) # (!\inst6|oparand1_mux|RESULT[14]~17_combout\ & 
-- (\inst6|oparand2_mux|RESULT[14]~17_combout\ & !\inst6|myAlu|INTER_ADD[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[14]~17_combout\,
	datab => \inst6|oparand2_mux|RESULT[14]~17_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[13]~27\,
	combout => \inst6|myAlu|INTER_ADD[14]~28_combout\,
	cout => \inst6|myAlu|INTER_ADD[14]~29\);

-- Location: LCCOMB_X58_Y55_N2
\inst6|myAlu|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux17~5_combout\ = (\inst6|myAlu|Mux17~3_combout\ & ((\inst6|myAlu|Mux17~4_combout\ & (\inst6|myAlu|ShiftRight0~11_combout\)) # (!\inst6|myAlu|Mux17~4_combout\ & ((\inst6|myAlu|INTER_ADD[14]~28_combout\))))) # (!\inst6|myAlu|Mux17~3_combout\ 
-- & (!\inst6|myAlu|Mux17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux17~3_combout\,
	datab => \inst6|myAlu|Mux17~4_combout\,
	datac => \inst6|myAlu|ShiftRight0~11_combout\,
	datad => \inst6|myAlu|INTER_ADD[14]~28_combout\,
	combout => \inst6|myAlu|Mux17~5_combout\);

-- Location: LCCOMB_X58_Y55_N12
\inst6|myAlu|Mux17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux17~6_combout\ = (\inst6|myAlu|Mux17~2_combout\ & (((\inst6|myAlu|Mux17~5_combout\)))) # (!\inst6|myAlu|Mux17~2_combout\ & ((\inst6|myAlu|Mux17~5_combout\ & (\inst6|myAlu|ShiftRight0~72_combout\)) # (!\inst6|myAlu|Mux17~5_combout\ & 
-- ((\inst6|myAlu|ShiftRight0~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux17~2_combout\,
	datab => \inst6|myAlu|ShiftRight0~72_combout\,
	datac => \inst6|myAlu|ShiftRight0~39_combout\,
	datad => \inst6|myAlu|Mux17~5_combout\,
	combout => \inst6|myAlu|Mux17~6_combout\);

-- Location: LCCOMB_X58_Y55_N22
\inst6|myAlu|Mux17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux17~7_combout\ = (\inst6|myAlu|Mux17~8_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux17~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|myAlu|Mux17~8_combout\,
	datad => \inst6|myAlu|Mux17~6_combout\,
	combout => \inst6|myAlu|Mux17~7_combout\);

-- Location: LCCOMB_X58_Y55_N4
\inst6|PR_PC_S1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~17_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(14))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux17~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(14),
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux17~7_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~17_combout\);

-- Location: FF_X58_Y55_N5
\inst6|PR_PC_S1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(14));

-- Location: LCCOMB_X62_Y52_N24
\inst6|PR_PC_S2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~17_combout\ = (\inst6|PR_PC_S1\(14) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_PC_S1\(14),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S2~17_combout\);

-- Location: FF_X62_Y52_N25
\inst6|PR_PC_S2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(14));

-- Location: LCCOMB_X65_Y52_N28
\inst6|PR_PC_S3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~17_combout\ = (\inst6|PR_PC_S2\(14) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S2\(14),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S3~17_combout\);

-- Location: FF_X65_Y52_N29
\inst6|PR_PC_S3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(14));

-- Location: LCCOMB_X65_Y52_N18
\inst6|PR_PC_S4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~17_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(14),
	combout => \inst6|PR_PC_S4~17_combout\);

-- Location: FF_X62_Y52_N5
\inst6|PR_PC_S4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(14));

-- Location: LCCOMB_X66_Y47_N28
\inst6|PR_DATA_2_S3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~17_combout\ = (\inst6|oparand2_mux_haz|RESULT[14]~35_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[14]~35_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S3~17_combout\);

-- Location: FF_X66_Y47_N29
\inst6|PR_DATA_2_S3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(14));

-- Location: LCCOMB_X66_Y47_N22
\inst2|memory_array~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~89_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_CACHE_OUT\(14))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_2_S3\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datac => \inst6|PR_DATA_CACHE_OUT\(14),
	datad => \inst6|PR_DATA_2_S3\(14),
	combout => \inst2|memory_array~89_combout\);

-- Location: FF_X56_Y38_N29
\inst2|memory_array[77][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[77][6]~q\);

-- Location: LCCOMB_X56_Y38_N28
\inst2|Mux9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~7_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[93][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[77][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[93][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[77][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux9~7_combout\);

-- Location: FF_X60_Y38_N3
\inst2|memory_array[205][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[205][6]~q\);

-- Location: LCCOMB_X60_Y38_N2
\inst2|Mux9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~8_combout\ = (\inst2|Mux9~7_combout\ & ((\inst2|memory_array[221][6]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux9~7_combout\ & (((\inst2|memory_array[205][6]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[221][6]~q\,
	datab => \inst2|Mux9~7_combout\,
	datac => \inst2|memory_array[205][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux9~8_combout\);

-- Location: LCCOMB_X60_Y38_N0
\inst2|memory_array[197][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[197][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[197][6]~feeder_combout\);

-- Location: FF_X60_Y38_N1
\inst2|memory_array[197][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[197][6]~feeder_combout\,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[197][6]~q\);

-- Location: FF_X60_Y37_N19
\inst2|memory_array[213][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[213][6]~q\);

-- Location: LCCOMB_X54_Y37_N8
\inst2|memory_array[85][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[85][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[85][6]~feeder_combout\);

-- Location: FF_X54_Y37_N9
\inst2|memory_array[85][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[85][6]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[85][6]~q\);

-- Location: FF_X55_Y37_N7
\inst2|memory_array[69][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[69][6]~q\);

-- Location: LCCOMB_X55_Y37_N6
\inst2|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~2_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[85][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[69][6]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[85][6]~q\,
	datac => \inst2|memory_array[69][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux9~2_combout\);

-- Location: LCCOMB_X60_Y37_N18
\inst2|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~3_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux9~2_combout\ & ((\inst2|memory_array[213][6]~q\))) # (!\inst2|Mux9~2_combout\ & (\inst2|memory_array[197][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[197][6]~q\,
	datac => \inst2|memory_array[213][6]~q\,
	datad => \inst2|Mux9~2_combout\,
	combout => \inst2|Mux9~3_combout\);

-- Location: LCCOMB_X60_Y40_N10
\inst2|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux9~3_combout\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux9~5_combout\,
	datab => \inst2|Mux9~3_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux9~6_combout\);

-- Location: LCCOMB_X60_Y40_N20
\inst2|Mux9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~9_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux9~6_combout\ & ((\inst2|Mux9~8_combout\))) # (!\inst2|Mux9~6_combout\ & (\inst2|Mux9~1_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux9~1_combout\,
	datab => \inst2|Mux9~8_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux9~6_combout\,
	combout => \inst2|Mux9~9_combout\);

-- Location: FF_X65_Y46_N17
\inst2|memory_array[189][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[189][6]~q\);

-- Location: FF_X54_Y46_N5
\inst2|memory_array[57][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[57][6]~q\);

-- Location: LCCOMB_X54_Y46_N4
\inst2|Mux9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~17_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[61][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[57][6]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[61][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[57][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux9~17_combout\);

-- Location: LCCOMB_X65_Y46_N16
\inst2|Mux9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~18_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux9~17_combout\ & ((\inst2|memory_array[189][6]~q\))) # (!\inst2|Mux9~17_combout\ & (\inst2|memory_array[185][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[185][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[189][6]~q\,
	datad => \inst2|Mux9~17_combout\,
	combout => \inst2|Mux9~18_combout\);

-- Location: FF_X66_Y43_N31
\inst2|memory_array[33][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[33][6]~q\);

-- Location: LCCOMB_X66_Y43_N24
\inst2|memory_array[37][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[37][6]~feeder_combout\ = \inst2|memory_array~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~89_combout\,
	combout => \inst2|memory_array[37][6]~feeder_combout\);

-- Location: FF_X66_Y43_N25
\inst2|memory_array[37][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[37][6]~feeder_combout\,
	ena => \inst2|memory_array[38][6]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[37][6]~q\);

-- Location: LCCOMB_X66_Y43_N30
\inst2|Mux9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[37][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[33][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[33][6]~q\,
	datad => \inst2|memory_array[37][6]~q\,
	combout => \inst2|Mux9~14_combout\);

-- Location: FF_X67_Y45_N3
\inst2|memory_array[165][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~89_combout\,
	sload => VCC,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[165][6]~q\);

-- Location: LCCOMB_X67_Y45_N2
\inst2|Mux9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~15_combout\ = (\inst2|Mux9~14_combout\ & (((\inst2|memory_array[165][6]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux9~14_combout\ & (\inst2|memory_array[161][6]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[161][6]~q\,
	datab => \inst2|Mux9~14_combout\,
	datac => \inst2|memory_array[165][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux9~15_combout\);

-- Location: LCCOMB_X62_Y45_N16
\inst2|Mux9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~16_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux9~13_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux9~13_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux9~15_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux9~16_combout\);

-- Location: LCCOMB_X62_Y45_N10
\inst2|Mux9~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux9~16_combout\ & ((\inst2|Mux9~18_combout\))) # (!\inst2|Mux9~16_combout\ & (\inst2|Mux9~11_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux9~11_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux9~18_combout\,
	datad => \inst2|Mux9~16_combout\,
	combout => \inst2|Mux9~19_combout\);

-- Location: LCCOMB_X62_Y45_N24
\inst2|Mux9~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~30_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux9~19_combout\))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux9~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux9~29_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst6|PR_ALU_OUT_S3\(5),
	datad => \inst2|Mux9~19_combout\,
	combout => \inst2|Mux9~30_combout\);

-- Location: LCCOMB_X63_Y45_N26
\inst2|Mux9~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux9~41_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux9~30_combout\ & (\inst2|Mux9~40_combout\)) # (!\inst2|Mux9~30_combout\ & ((\inst2|Mux9~9_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux9~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux9~40_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux9~9_combout\,
	datad => \inst2|Mux9~30_combout\,
	combout => \inst2|Mux9~41_combout\);

-- Location: FF_X63_Y45_N27
\inst2|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux9~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(14));

-- Location: LCCOMB_X62_Y45_N0
\inst6|PR_DATA_CACHE_OUT~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~17_combout\ = (\reset~input_o\ & \inst2|readdata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst2|readdata\(14),
	combout => \inst6|PR_DATA_CACHE_OUT~17_combout\);

-- Location: FF_X62_Y52_N15
\inst6|PR_DATA_CACHE_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_CACHE_OUT~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(14));

-- Location: LCCOMB_X61_Y55_N8
\inst6|PR_ALU_OUT_S3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~19_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux17~8_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux17~6_combout\,
	datad => \inst6|myAlu|Mux17~8_combout\,
	combout => \inst6|PR_ALU_OUT_S3~19_combout\);

-- Location: FF_X61_Y55_N9
\inst6|PR_ALU_OUT_S3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(14));

-- Location: LCCOMB_X61_Y55_N4
\inst6|PR_ALU_OUT_S4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~17_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(14),
	combout => \inst6|PR_ALU_OUT_S4~17_combout\);

-- Location: FF_X62_Y52_N21
\inst6|PR_ALU_OUT_S4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(14));

-- Location: LCCOMB_X62_Y52_N20
\inst6|regWriteSelMUX|RESULT[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[14]~34_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(14)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_DATA_CACHE_OUT\(14),
	datac => \inst6|PR_ALU_OUT_S4\(14),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	combout => \inst6|regWriteSelMUX|RESULT[14]~34_combout\);

-- Location: LCCOMB_X62_Y52_N4
\inst6|regWriteSelMUX|RESULT[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[14]~35_combout\ = (\inst6|regWriteSelMUX|RESULT[14]~34_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(14),
	datad => \inst6|regWriteSelMUX|RESULT[14]~34_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[14]~35_combout\);

-- Location: FF_X62_Y52_N17
\inst6|REG_WRITE_DATA_S5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[14]~35_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(14));

-- Location: LCCOMB_X66_Y52_N16
\inst6|myreg|REGISTERS~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~34_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[14]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[14]~35_combout\,
	combout => \inst6|myreg|REGISTERS~34_combout\);

-- Location: FF_X67_Y50_N25
\inst6|myreg|REGISTERS[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~34_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][14]~q\);

-- Location: FF_X69_Y50_N5
\inst6|myreg|REGISTERS[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~34_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][14]~q\);

-- Location: LCCOMB_X69_Y50_N18
\inst6|myreg|REGISTERS[6][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][14]~feeder_combout\ = \inst6|myreg|REGISTERS~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~34_combout\,
	combout => \inst6|myreg|REGISTERS[6][14]~feeder_combout\);

-- Location: FF_X69_Y50_N19
\inst6|myreg|REGISTERS[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][14]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][14]~q\);

-- Location: LCCOMB_X69_Y50_N4
\inst6|PR_DATA_1_S2~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~86_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15)) # ((\inst6|myreg|REGISTERS[6][14]~q\)))) # (!\inst6|PR_INSTRUCTION\(16) & (!\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|REGISTERS[4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|REGISTERS[4][14]~q\,
	datad => \inst6|myreg|REGISTERS[6][14]~q\,
	combout => \inst6|PR_DATA_1_S2~86_combout\);

-- Location: LCCOMB_X67_Y50_N24
\inst6|PR_DATA_1_S2~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~87_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~86_combout\ & (\inst6|myreg|REGISTERS[7][14]~q\)) # (!\inst6|PR_DATA_1_S2~86_combout\ & ((\inst6|myreg|REGISTERS[5][14]~q\))))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][14]~q\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|REGISTERS[5][14]~q\,
	datad => \inst6|PR_DATA_1_S2~86_combout\,
	combout => \inst6|PR_DATA_1_S2~87_combout\);

-- Location: FF_X66_Y52_N9
\inst6|myreg|REGISTERS[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~34_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][14]~q\);

-- Location: LCCOMB_X66_Y52_N8
\inst6|myreg|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux17~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][14]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][14]~q\,
	combout => \inst6|myreg|Mux17~3_combout\);

-- Location: FF_X65_Y52_N25
\inst6|myreg|REGISTERS[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~34_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][14]~q\);

-- Location: LCCOMB_X65_Y52_N24
\inst6|myreg|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux17~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][14]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][14]~q\,
	combout => \inst6|myreg|Mux17~1_combout\);

-- Location: LCCOMB_X65_Y52_N22
\inst6|PR_DATA_1_S2~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~88_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16)) # (\inst6|myreg|Mux17~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux17~2_combout\ & (!\inst6|PR_INSTRUCTION\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux17~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux17~1_combout\,
	combout => \inst6|PR_DATA_1_S2~88_combout\);

-- Location: LCCOMB_X65_Y52_N8
\inst6|PR_DATA_1_S2~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~89_combout\ = (\inst6|PR_DATA_1_S2~88_combout\ & (((\inst6|myreg|Mux17~3_combout\) # (!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~88_combout\ & (\inst6|myreg|Mux17~0_combout\ & ((\inst6|PR_INSTRUCTION\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux17~0_combout\,
	datab => \inst6|myreg|Mux17~3_combout\,
	datac => \inst6|PR_DATA_1_S2~88_combout\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~89_combout\);

-- Location: LCCOMB_X66_Y52_N18
\inst6|PR_DATA_1_S2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~90_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~87_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_DATA_1_S2~87_combout\,
	datad => \inst6|PR_DATA_1_S2~89_combout\,
	combout => \inst6|PR_DATA_1_S2~90_combout\);

-- Location: FF_X62_Y52_N3
\inst6|PR_DATA_1_S2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~90_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(14));

-- Location: LCCOMB_X62_Y52_N2
\inst6|oparand1_mux_haz|RESULT[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[14]~34_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|PR_ALU_OUT_S3\(14))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_DATA_1_S2\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(14),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|PR_DATA_1_S2\(14),
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[14]~34_combout\);

-- Location: LCCOMB_X62_Y52_N16
\inst6|oparand1_mux_haz|RESULT[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[14]~35_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|oparand1_mux_haz|RESULT[14]~34_combout\ & ((\inst6|REG_WRITE_DATA_S5\(14)))) # (!\inst6|oparand1_mux_haz|RESULT[14]~34_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[14]~35_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[14]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[14]~35_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(14),
	datad => \inst6|oparand1_mux_haz|RESULT[14]~34_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[14]~35_combout\);

-- Location: LCCOMB_X62_Y52_N14
\inst6|oparand1_mux|RESULT[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[14]~17_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(14))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[14]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_BRANCH_SELECT_S2\(3),
	datab => \inst6|PR_PC_S2\(14),
	datad => \inst6|oparand1_mux_haz|RESULT[14]~35_combout\,
	combout => \inst6|oparand1_mux|RESULT[14]~17_combout\);

-- Location: LCCOMB_X59_Y55_N6
\inst6|myAlu|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux16~5_combout\ = (\inst6|oparand2_mux|RESULT[15]~16_combout\ & (\inst6|PR_ALU_SELECT\(0) & (\inst6|PR_ALU_SELECT\(1) & \inst6|oparand1_mux|RESULT[15]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[15]~16_combout\,
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|oparand1_mux|RESULT[15]~16_combout\,
	combout => \inst6|myAlu|Mux16~5_combout\);

-- Location: LCCOMB_X59_Y55_N16
\inst6|myAlu|ShiftRight0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~69_combout\ = (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[31]~0_combout\ & (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & \inst6|myAlu|ShiftRight0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datab => \inst6|oparand1_mux|RESULT[31]~0_combout\,
	datac => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datad => \inst6|myAlu|ShiftRight0~9_combout\,
	combout => \inst6|myAlu|ShiftRight0~69_combout\);

-- Location: LCCOMB_X59_Y51_N30
\inst6|myAlu|INTER_ADD[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[15]~30_combout\ = (\inst6|oparand2_mux|RESULT[15]~16_combout\ & ((\inst6|oparand1_mux|RESULT[15]~16_combout\ & (\inst6|myAlu|INTER_ADD[14]~29\ & VCC)) # (!\inst6|oparand1_mux|RESULT[15]~16_combout\ & 
-- (!\inst6|myAlu|INTER_ADD[14]~29\)))) # (!\inst6|oparand2_mux|RESULT[15]~16_combout\ & ((\inst6|oparand1_mux|RESULT[15]~16_combout\ & (!\inst6|myAlu|INTER_ADD[14]~29\)) # (!\inst6|oparand1_mux|RESULT[15]~16_combout\ & ((\inst6|myAlu|INTER_ADD[14]~29\) # 
-- (GND)))))
-- \inst6|myAlu|INTER_ADD[15]~31\ = CARRY((\inst6|oparand2_mux|RESULT[15]~16_combout\ & (!\inst6|oparand1_mux|RESULT[15]~16_combout\ & !\inst6|myAlu|INTER_ADD[14]~29\)) # (!\inst6|oparand2_mux|RESULT[15]~16_combout\ & ((!\inst6|myAlu|INTER_ADD[14]~29\) # 
-- (!\inst6|oparand1_mux|RESULT[15]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[15]~16_combout\,
	datab => \inst6|oparand1_mux|RESULT[15]~16_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[14]~29\,
	combout => \inst6|myAlu|INTER_ADD[15]~30_combout\,
	cout => \inst6|myAlu|INTER_ADD[15]~31\);

-- Location: LCCOMB_X58_Y55_N14
\inst6|myAlu|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux16~2_combout\ = (\inst6|myAlu|Mux17~3_combout\ & ((\inst6|myAlu|Mux17~4_combout\ & (\inst6|myAlu|ShiftRight0~69_combout\)) # (!\inst6|myAlu|Mux17~4_combout\ & ((\inst6|myAlu|INTER_ADD[15]~30_combout\))))) # (!\inst6|myAlu|Mux17~3_combout\ 
-- & (((!\inst6|myAlu|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux17~3_combout\,
	datab => \inst6|myAlu|ShiftRight0~69_combout\,
	datac => \inst6|myAlu|INTER_ADD[15]~30_combout\,
	datad => \inst6|myAlu|Mux17~4_combout\,
	combout => \inst6|myAlu|Mux16~2_combout\);

-- Location: LCCOMB_X59_Y54_N0
\inst6|myAlu|ShiftRight0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~35_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~20_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~20_combout\,
	datad => \inst6|myAlu|ShiftRight0~34_combout\,
	combout => \inst6|myAlu|ShiftRight0~35_combout\);

-- Location: LCCOMB_X58_Y55_N28
\inst6|myAlu|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux16~3_combout\ = (\inst6|myAlu|Mux17~2_combout\ & (((\inst6|myAlu|Mux16~2_combout\)))) # (!\inst6|myAlu|Mux17~2_combout\ & ((\inst6|myAlu|Mux16~2_combout\ & (\inst6|myAlu|ShiftRight0~68_combout\)) # (!\inst6|myAlu|Mux16~2_combout\ & 
-- ((\inst6|myAlu|ShiftRight0~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux17~2_combout\,
	datab => \inst6|myAlu|ShiftRight0~68_combout\,
	datac => \inst6|myAlu|Mux16~2_combout\,
	datad => \inst6|myAlu|ShiftRight0~35_combout\,
	combout => \inst6|myAlu|Mux16~3_combout\);

-- Location: LCCOMB_X58_Y55_N26
\inst6|myAlu|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux16~4_combout\ = (\inst6|myAlu|Mux16~5_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux16~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|myAlu|Mux16~5_combout\,
	datad => \inst6|myAlu|Mux16~3_combout\,
	combout => \inst6|myAlu|Mux16~4_combout\);

-- Location: LCCOMB_X58_Y55_N18
\inst6|PR_PC_S1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~16_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(15))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux16~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(15),
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux16~4_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~16_combout\);

-- Location: FF_X58_Y55_N19
\inst6|PR_PC_S1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(15));

-- Location: LCCOMB_X59_Y55_N28
\inst6|PR_PC_S2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~16_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(15),
	combout => \inst6|PR_PC_S2~16_combout\);

-- Location: FF_X62_Y52_N19
\inst6|PR_PC_S2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(15));

-- Location: LCCOMB_X63_Y49_N20
\inst6|PR_PC_S3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~16_combout\ = (\inst6|PR_PC_S2\(15) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(15),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S3~16_combout\);

-- Location: FF_X63_Y49_N21
\inst6|PR_PC_S3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(15));

-- Location: LCCOMB_X63_Y49_N26
\inst6|PR_PC_S4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~16_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(15),
	combout => \inst6|PR_PC_S4~16_combout\);

-- Location: FF_X63_Y49_N17
\inst6|PR_PC_S4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(15));

-- Location: LCCOMB_X66_Y49_N12
\inst6|myreg|REGISTERS~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~33_combout\ = (\inst6|regWriteSelMUX|RESULT[15]~33_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[15]~33_combout\,
	datad => \reset~input_o\,
	combout => \inst6|myreg|REGISTERS~33_combout\);

-- Location: FF_X69_Y49_N11
\inst6|myreg|REGISTERS[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~33_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][15]~q\);

-- Location: LCCOMB_X69_Y49_N10
\inst6|myreg|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux16~0_combout\ = (\inst6|myreg|REGISTERS[2][15]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][15]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux16~0_combout\);

-- Location: FF_X69_Y48_N9
\inst6|myreg|REGISTERS[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~33_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][15]~q\);

-- Location: LCCOMB_X69_Y48_N8
\inst6|myreg|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux16~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][15]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[0][15]~q\,
	combout => \inst6|myreg|Mux16~2_combout\);

-- Location: FF_X69_Y48_N27
\inst6|myreg|REGISTERS[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~33_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][15]~q\);

-- Location: LCCOMB_X69_Y48_N26
\inst6|myreg|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux16~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][15]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][15]~q\,
	combout => \inst6|myreg|Mux16~1_combout\);

-- Location: LCCOMB_X68_Y48_N30
\inst6|PR_DATA_2_S2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~48_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_INSTRUCTION\(21)) # ((\inst6|myreg|Mux16~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(20) & (!\inst6|PR_INSTRUCTION\(21) & (\inst6|myreg|Mux16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|myreg|Mux16~2_combout\,
	datad => \inst6|myreg|Mux16~1_combout\,
	combout => \inst6|PR_DATA_2_S2~48_combout\);

-- Location: LCCOMB_X68_Y48_N24
\inst6|PR_DATA_2_S2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~49_combout\ = (\inst6|PR_DATA_2_S2~48_combout\ & ((\inst6|myreg|Mux16~3_combout\) # ((!\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_DATA_2_S2~48_combout\ & (((\inst6|myreg|Mux16~0_combout\ & \inst6|PR_INSTRUCTION\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux16~3_combout\,
	datab => \inst6|myreg|Mux16~0_combout\,
	datac => \inst6|PR_DATA_2_S2~48_combout\,
	datad => \inst6|PR_INSTRUCTION\(21),
	combout => \inst6|PR_DATA_2_S2~49_combout\);

-- Location: LCCOMB_X66_Y52_N22
\inst6|PR_DATA_2_S2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~50_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~49_combout\,
	combout => \inst6|PR_DATA_2_S2~50_combout\);

-- Location: FF_X62_Y52_N9
\inst6|PR_DATA_2_S2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~50_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(15));

-- Location: LCCOMB_X62_Y52_N8
\inst6|oparand2_mux_haz|RESULT[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[15]~32_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (\inst6|regWriteSelMUX|RESULT[15]~33_combout\)) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|PR_DATA_2_S2\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[15]~33_combout\,
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datac => \inst6|PR_DATA_2_S2\(15),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[15]~32_combout\);

-- Location: LCCOMB_X62_Y52_N10
\inst6|oparand2_mux_haz|RESULT[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[15]~33_combout\ = (\inst6|oparand2_mux_haz|RESULT[15]~32_combout\ & (((\inst6|REG_WRITE_DATA_S5\(15)) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # (!\inst6|oparand2_mux_haz|RESULT[15]~32_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(15) & ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(15),
	datab => \inst6|oparand2_mux_haz|RESULT[15]~32_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(15),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[15]~33_combout\);

-- Location: LCCOMB_X63_Y49_N30
\inst6|PR_DATA_2_S3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~16_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[15]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[15]~33_combout\,
	combout => \inst6|PR_DATA_2_S3~16_combout\);

-- Location: FF_X63_Y49_N31
\inst6|PR_DATA_2_S3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(15));

-- Location: LCCOMB_X63_Y47_N26
\inst2|memory_array~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~88_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(15)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datab => \inst6|PR_DATA_2_S3\(15),
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_CACHE_OUT\(15),
	combout => \inst2|memory_array~88_combout\);

-- Location: LCCOMB_X54_Y38_N18
\inst2|memory_array[73][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[73][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[73][7]~feeder_combout\);

-- Location: FF_X54_Y38_N19
\inst2|memory_array[73][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[73][7]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[73][7]~q\);

-- Location: FF_X54_Y38_N29
\inst2|memory_array[77][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[77][7]~q\);

-- Location: LCCOMB_X54_Y38_N28
\inst2|Mux8~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~21_combout\ = (\inst2|Mux8~20_combout\ & (((\inst2|memory_array[77][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux8~20_combout\ & (\inst2|memory_array[73][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux8~20_combout\,
	datab => \inst2|memory_array[73][7]~q\,
	datac => \inst2|memory_array[77][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux8~21_combout\);

-- Location: LCCOMB_X57_Y38_N2
\inst2|memory_array[65][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[65][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[65][7]~feeder_combout\);

-- Location: FF_X57_Y38_N3
\inst2|memory_array[65][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[65][7]~feeder_combout\,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[65][7]~q\);

-- Location: FF_X57_Y38_N9
\inst2|memory_array[69][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[69][7]~q\);

-- Location: LCCOMB_X58_Y38_N16
\inst2|memory_array[5][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[5][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[5][7]~feeder_combout\);

-- Location: LCCOMB_X57_Y44_N20
\inst2|memory_array[6][6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[6][6]~41_combout\ = ((\inst2|memory_array[14][6]~39_combout\ & \inst2|Decoder3~2_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|memory_array[14][6]~39_combout\,
	datad => \inst2|Decoder3~2_combout\,
	combout => \inst2|memory_array[6][6]~41_combout\);

-- Location: FF_X58_Y38_N17
\inst2|memory_array[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[5][7]~feeder_combout\,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[5][7]~q\);

-- Location: FF_X58_Y38_N3
\inst2|memory_array[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[1][7]~q\);

-- Location: LCCOMB_X58_Y38_N2
\inst2|Mux8~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~24_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[5][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[1][7]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[5][7]~q\,
	datac => \inst2|memory_array[1][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux8~24_combout\);

-- Location: LCCOMB_X57_Y38_N8
\inst2|Mux8~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~25_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux8~24_combout\ & ((\inst2|memory_array[69][7]~q\))) # (!\inst2|Mux8~24_combout\ & (\inst2|memory_array[65][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[65][7]~q\,
	datac => \inst2|memory_array[69][7]~q\,
	datad => \inst2|Mux8~24_combout\,
	combout => \inst2|Mux8~25_combout\);

-- Location: LCCOMB_X54_Y37_N28
\inst2|memory_array[81][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[81][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[81][7]~feeder_combout\);

-- Location: FF_X54_Y37_N29
\inst2|memory_array[81][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[81][7]~feeder_combout\,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[81][7]~q\);

-- Location: FF_X54_Y37_N7
\inst2|memory_array[85][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[85][7]~q\);

-- Location: LCCOMB_X54_Y37_N6
\inst2|Mux8~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~23_combout\ = (\inst2|Mux8~22_combout\ & (((\inst2|memory_array[85][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux8~22_combout\ & (\inst2|memory_array[81][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux8~22_combout\,
	datab => \inst2|memory_array[81][7]~q\,
	datac => \inst2|memory_array[85][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux8~23_combout\);

-- Location: LCCOMB_X57_Y38_N26
\inst2|Mux8~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux8~23_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux8~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux8~25_combout\,
	datac => \inst2|Mux8~23_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux8~26_combout\);

-- Location: LCCOMB_X57_Y38_N24
\inst2|Mux8~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~29_combout\ = (\inst2|Mux8~26_combout\ & ((\inst2|Mux8~28_combout\) # ((!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux8~26_combout\ & (((\inst2|Mux8~21_combout\ & \inst6|PR_ALU_OUT_S3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux8~28_combout\,
	datab => \inst2|Mux8~21_combout\,
	datac => \inst2|Mux8~26_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux8~29_combout\);

-- Location: LCCOMB_X61_Y37_N12
\inst2|Mux8~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~30_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux8~19_combout\)) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux8~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux8~19_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst6|PR_ALU_OUT_S3\(7),
	datad => \inst2|Mux8~29_combout\,
	combout => \inst2|Mux8~30_combout\);

-- Location: LCCOMB_X66_Y44_N18
\inst2|memory_array[237][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[237][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[237][7]~feeder_combout\);

-- Location: FF_X66_Y44_N19
\inst2|memory_array[237][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[237][7]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[237][7]~q\);

-- Location: FF_X66_Y44_N25
\inst2|memory_array[233][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[233][7]~q\);

-- Location: LCCOMB_X67_Y42_N16
\inst2|memory_array[173][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[173][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[173][7]~feeder_combout\);

-- Location: FF_X67_Y42_N17
\inst2|memory_array[173][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[173][7]~feeder_combout\,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[173][7]~q\);

-- Location: FF_X67_Y42_N19
\inst2|memory_array[169][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[169][7]~q\);

-- Location: LCCOMB_X67_Y42_N18
\inst2|Mux8~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~31_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[173][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[169][7]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[173][7]~q\,
	datac => \inst2|memory_array[169][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux8~31_combout\);

-- Location: LCCOMB_X66_Y44_N24
\inst2|Mux8~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~32_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux8~31_combout\ & (\inst2|memory_array[237][7]~q\)) # (!\inst2|Mux8~31_combout\ & ((\inst2|memory_array[233][7]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux8~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[237][7]~q\,
	datac => \inst2|memory_array[233][7]~q\,
	datad => \inst2|Mux8~31_combout\,
	combout => \inst2|Mux8~32_combout\);

-- Location: FF_X65_Y46_N5
\inst2|memory_array[185][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[185][7]~q\);

-- Location: LCCOMB_X66_Y42_N22
\inst2|memory_array[249][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[249][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[249][7]~feeder_combout\);

-- Location: FF_X66_Y42_N23
\inst2|memory_array[249][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[249][7]~feeder_combout\,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[249][7]~q\);

-- Location: LCCOMB_X65_Y46_N4
\inst2|Mux8~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~38_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (\inst6|PR_ALU_OUT_S3\(6))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|memory_array[249][7]~q\))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[185][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[185][7]~q\,
	datad => \inst2|memory_array[249][7]~q\,
	combout => \inst2|Mux8~38_combout\);

-- Location: FF_X65_Y46_N19
\inst2|memory_array[189][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[189][7]~q\);

-- Location: LCCOMB_X61_Y46_N8
\inst2|memory_array[253][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[253][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[253][7]~feeder_combout\);

-- Location: FF_X61_Y46_N9
\inst2|memory_array[253][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[253][7]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[253][7]~q\);

-- Location: LCCOMB_X65_Y46_N18
\inst2|Mux8~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~39_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux8~38_combout\ & ((\inst2|memory_array[253][7]~q\))) # (!\inst2|Mux8~38_combout\ & (\inst2|memory_array[189][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux8~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux8~38_combout\,
	datac => \inst2|memory_array[189][7]~q\,
	datad => \inst2|memory_array[253][7]~q\,
	combout => \inst2|Mux8~39_combout\);

-- Location: LCCOMB_X61_Y42_N0
\inst2|memory_array[241][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[241][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[241][7]~feeder_combout\);

-- Location: FF_X61_Y42_N1
\inst2|memory_array[241][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[241][7]~feeder_combout\,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[241][7]~q\);

-- Location: FF_X61_Y42_N7
\inst2|memory_array[245][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[245][7]~q\);

-- Location: FF_X61_Y45_N19
\inst2|memory_array[177][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[177][7]~q\);

-- Location: LCCOMB_X61_Y45_N28
\inst2|memory_array[181][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[181][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[181][7]~feeder_combout\);

-- Location: FF_X61_Y45_N29
\inst2|memory_array[181][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[181][7]~feeder_combout\,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[181][7]~q\);

-- Location: LCCOMB_X61_Y45_N18
\inst2|Mux8~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~33_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[181][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[177][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[177][7]~q\,
	datad => \inst2|memory_array[181][7]~q\,
	combout => \inst2|Mux8~33_combout\);

-- Location: LCCOMB_X61_Y42_N6
\inst2|Mux8~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~34_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux8~33_combout\ & ((\inst2|memory_array[245][7]~q\))) # (!\inst2|Mux8~33_combout\ & (\inst2|memory_array[241][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux8~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[241][7]~q\,
	datac => \inst2|memory_array[245][7]~q\,
	datad => \inst2|Mux8~33_combout\,
	combout => \inst2|Mux8~34_combout\);

-- Location: FF_X67_Y39_N21
\inst2|memory_array[161][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[161][7]~q\);

-- Location: LCCOMB_X67_Y39_N20
\inst2|Mux8~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~35_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[165][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[161][7]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[165][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[161][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux8~35_combout\);

-- Location: FF_X67_Y43_N5
\inst2|memory_array[229][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[229][7]~q\);

-- Location: LCCOMB_X67_Y43_N6
\inst2|memory_array[225][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[225][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[225][7]~feeder_combout\);

-- Location: FF_X67_Y43_N7
\inst2|memory_array[225][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[225][7]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[225][7]~q\);

-- Location: LCCOMB_X67_Y43_N4
\inst2|Mux8~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~36_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux8~35_combout\ & (\inst2|memory_array[229][7]~q\)) # (!\inst2|Mux8~35_combout\ & ((\inst2|memory_array[225][7]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux8~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|Mux8~35_combout\,
	datac => \inst2|memory_array[229][7]~q\,
	datad => \inst2|memory_array[225][7]~q\,
	combout => \inst2|Mux8~36_combout\);

-- Location: LCCOMB_X65_Y42_N12
\inst2|Mux8~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux8~34_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux8~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux8~34_combout\,
	datad => \inst2|Mux8~36_combout\,
	combout => \inst2|Mux8~37_combout\);

-- Location: LCCOMB_X65_Y42_N30
\inst2|Mux8~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~40_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux8~37_combout\ & ((\inst2|Mux8~39_combout\))) # (!\inst2|Mux8~37_combout\ & (\inst2|Mux8~32_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux8~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux8~32_combout\,
	datac => \inst2|Mux8~39_combout\,
	datad => \inst2|Mux8~37_combout\,
	combout => \inst2|Mux8~40_combout\);

-- Location: FF_X58_Y43_N31
\inst2|memory_array[113][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[113][7]~q\);

-- Location: FF_X57_Y43_N15
\inst2|memory_array[33][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[35][0]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[33][7]~q\);

-- Location: LCCOMB_X57_Y43_N20
\inst2|memory_array[49][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[49][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[49][7]~feeder_combout\);

-- Location: FF_X57_Y43_N21
\inst2|memory_array[49][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[49][7]~feeder_combout\,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[49][7]~q\);

-- Location: LCCOMB_X57_Y43_N14
\inst2|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[49][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[33][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[33][7]~q\,
	datad => \inst2|memory_array[49][7]~q\,
	combout => \inst2|Mux8~4_combout\);

-- Location: LCCOMB_X58_Y43_N30
\inst2|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~5_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux8~4_combout\ & ((\inst2|memory_array[113][7]~q\))) # (!\inst2|Mux8~4_combout\ & (\inst2|memory_array[97][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[97][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[113][7]~q\,
	datad => \inst2|Mux8~4_combout\,
	combout => \inst2|Mux8~5_combout\);

-- Location: LCCOMB_X56_Y42_N20
\inst2|memory_array[105][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[105][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[105][7]~feeder_combout\);

-- Location: FF_X56_Y42_N21
\inst2|memory_array[105][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[105][7]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[105][7]~q\);

-- Location: FF_X57_Y42_N21
\inst2|memory_array[121][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[121][7]~q\);

-- Location: LCCOMB_X53_Y42_N4
\inst2|memory_array[57][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[57][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[57][7]~feeder_combout\);

-- Location: FF_X53_Y42_N5
\inst2|memory_array[57][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[57][7]~feeder_combout\,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[57][7]~q\);

-- Location: FF_X53_Y42_N15
\inst2|memory_array[41][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[41][7]~q\);

-- Location: LCCOMB_X53_Y42_N14
\inst2|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~2_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[57][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[41][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[57][7]~q\,
	datac => \inst2|memory_array[41][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux8~2_combout\);

-- Location: LCCOMB_X57_Y42_N20
\inst2|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~3_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux8~2_combout\ & ((\inst2|memory_array[121][7]~q\))) # (!\inst2|Mux8~2_combout\ & (\inst2|memory_array[105][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[105][7]~q\,
	datac => \inst2|memory_array[121][7]~q\,
	datad => \inst2|Mux8~2_combout\,
	combout => \inst2|Mux8~3_combout\);

-- Location: LCCOMB_X65_Y42_N14
\inst2|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|Mux8~3_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux8~5_combout\,
	datad => \inst2|Mux8~3_combout\,
	combout => \inst2|Mux8~6_combout\);

-- Location: FF_X65_Y42_N1
\inst2|memory_array[109][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[109][7]~q\);

-- Location: FF_X56_Y43_N21
\inst2|memory_array[45][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~88_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[45][7]~q\);

-- Location: LCCOMB_X55_Y43_N18
\inst2|memory_array[61][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[61][7]~feeder_combout\ = \inst2|memory_array~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~88_combout\,
	combout => \inst2|memory_array[61][7]~feeder_combout\);

-- Location: FF_X55_Y43_N19
\inst2|memory_array[61][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[61][7]~feeder_combout\,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[61][7]~q\);

-- Location: LCCOMB_X56_Y43_N20
\inst2|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~7_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[61][7]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[45][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[45][7]~q\,
	datad => \inst2|memory_array[61][7]~q\,
	combout => \inst2|Mux8~7_combout\);

-- Location: LCCOMB_X65_Y42_N0
\inst2|Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~8_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux8~7_combout\ & (\inst2|memory_array[125][7]~q\)) # (!\inst2|Mux8~7_combout\ & ((\inst2|memory_array[109][7]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[125][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[109][7]~q\,
	datad => \inst2|Mux8~7_combout\,
	combout => \inst2|Mux8~8_combout\);

-- Location: LCCOMB_X65_Y42_N6
\inst2|Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~9_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux8~6_combout\ & ((\inst2|Mux8~8_combout\))) # (!\inst2|Mux8~6_combout\ & (\inst2|Mux8~1_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux8~1_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux8~6_combout\,
	datad => \inst2|Mux8~8_combout\,
	combout => \inst2|Mux8~9_combout\);

-- Location: LCCOMB_X65_Y42_N16
\inst2|Mux8~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux8~41_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux8~30_combout\ & (\inst2|Mux8~40_combout\)) # (!\inst2|Mux8~30_combout\ & ((\inst2|Mux8~9_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux8~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux8~30_combout\,
	datac => \inst2|Mux8~40_combout\,
	datad => \inst2|Mux8~9_combout\,
	combout => \inst2|Mux8~41_combout\);

-- Location: FF_X65_Y42_N17
\inst2|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux8~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(15));

-- Location: LCCOMB_X63_Y49_N14
\inst6|PR_DATA_CACHE_OUT~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~16_combout\ = (\reset~input_o\ & \inst2|readdata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst2|readdata\(15),
	combout => \inst6|PR_DATA_CACHE_OUT~16_combout\);

-- Location: FF_X63_Y49_N15
\inst6|PR_DATA_CACHE_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(15));

-- Location: LCCOMB_X58_Y55_N8
\inst6|PR_ALU_OUT_S3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~18_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux16~5_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|myAlu|Mux16~5_combout\,
	datac => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|myAlu|Mux16~3_combout\,
	combout => \inst6|PR_ALU_OUT_S3~18_combout\);

-- Location: FF_X58_Y55_N9
\inst6|PR_ALU_OUT_S3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(15));

-- Location: LCCOMB_X61_Y55_N14
\inst6|PR_ALU_OUT_S4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~16_combout\ = (\inst6|PR_ALU_OUT_S3\(15) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_ALU_OUT_S3\(15),
	datad => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S4~16_combout\);

-- Location: FF_X63_Y49_N29
\inst6|PR_ALU_OUT_S4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(15));

-- Location: LCCOMB_X63_Y49_N28
\inst6|regWriteSelMUX|RESULT[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[15]~32_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(15)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_DATA_CACHE_OUT\(15),
	datac => \inst6|PR_ALU_OUT_S4\(15),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	combout => \inst6|regWriteSelMUX|RESULT[15]~32_combout\);

-- Location: LCCOMB_X63_Y49_N16
\inst6|regWriteSelMUX|RESULT[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[15]~33_combout\ = (\inst6|regWriteSelMUX|RESULT[15]~32_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_REG_WRITE_SELECT_S4\(1) & \inst6|PR_PC_S4\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(15),
	datad => \inst6|regWriteSelMUX|RESULT[15]~32_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[15]~33_combout\);

-- Location: FF_X62_Y52_N7
\inst6|REG_WRITE_DATA_S5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[15]~33_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(15));

-- Location: LCCOMB_X68_Y47_N2
\inst6|myreg|REGISTERS[5][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][15]~feeder_combout\ = \inst6|myreg|REGISTERS~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~33_combout\,
	combout => \inst6|myreg|REGISTERS[5][15]~feeder_combout\);

-- Location: FF_X68_Y47_N3
\inst6|myreg|REGISTERS[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[5][15]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][15]~q\);

-- Location: FF_X68_Y47_N5
\inst6|myreg|REGISTERS[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~33_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][15]~q\);

-- Location: FF_X69_Y47_N7
\inst6|myreg|REGISTERS[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~33_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][15]~q\);

-- Location: LCCOMB_X69_Y47_N8
\inst6|myreg|REGISTERS[6][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][15]~feeder_combout\ = \inst6|myreg|REGISTERS~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~33_combout\,
	combout => \inst6|myreg|REGISTERS[6][15]~feeder_combout\);

-- Location: FF_X69_Y47_N9
\inst6|myreg|REGISTERS[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][15]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][15]~q\);

-- Location: LCCOMB_X69_Y47_N6
\inst6|PR_DATA_1_S2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~81_combout\ = (\inst6|PR_INSTRUCTION\(15) & (\inst6|PR_INSTRUCTION\(16))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][15]~q\))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (\inst6|myreg|REGISTERS[4][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|REGISTERS[4][15]~q\,
	datad => \inst6|myreg|REGISTERS[6][15]~q\,
	combout => \inst6|PR_DATA_1_S2~81_combout\);

-- Location: LCCOMB_X68_Y47_N4
\inst6|PR_DATA_1_S2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~82_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~81_combout\ & ((\inst6|myreg|REGISTERS[7][15]~q\))) # (!\inst6|PR_DATA_1_S2~81_combout\ & (\inst6|myreg|REGISTERS[5][15]~q\)))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[5][15]~q\,
	datac => \inst6|myreg|REGISTERS[7][15]~q\,
	datad => \inst6|PR_DATA_1_S2~81_combout\,
	combout => \inst6|PR_DATA_1_S2~82_combout\);

-- Location: LCCOMB_X68_Y48_N8
\inst6|PR_DATA_1_S2~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~83_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16)) # (\inst6|myreg|Mux16~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux16~2_combout\ & (!\inst6|PR_INSTRUCTION\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|Mux16~2_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux16~1_combout\,
	combout => \inst6|PR_DATA_1_S2~83_combout\);

-- Location: LCCOMB_X68_Y48_N4
\inst6|PR_DATA_1_S2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~84_combout\ = (\inst6|PR_DATA_1_S2~83_combout\ & ((\inst6|myreg|Mux16~3_combout\) # ((!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~83_combout\ & (((\inst6|PR_INSTRUCTION\(16) & \inst6|myreg|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux16~3_combout\,
	datab => \inst6|PR_DATA_1_S2~83_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux16~0_combout\,
	combout => \inst6|PR_DATA_1_S2~84_combout\);

-- Location: LCCOMB_X66_Y50_N14
\inst6|PR_DATA_1_S2~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~85_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~82_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2~82_combout\,
	datac => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datad => \inst6|PR_DATA_1_S2~84_combout\,
	combout => \inst6|PR_DATA_1_S2~85_combout\);

-- Location: FF_X62_Y52_N29
\inst6|PR_DATA_1_S2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~85_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(15));

-- Location: LCCOMB_X62_Y52_N28
\inst6|oparand1_mux_haz|RESULT[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[15]~32_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\)) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|regWriteSelMUX|RESULT[15]~33_combout\))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (\inst6|PR_DATA_1_S2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|PR_DATA_1_S2\(15),
	datad => \inst6|regWriteSelMUX|RESULT[15]~33_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[15]~32_combout\);

-- Location: LCCOMB_X62_Y52_N6
\inst6|oparand1_mux_haz|RESULT[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[15]~33_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[15]~32_combout\ & ((\inst6|REG_WRITE_DATA_S5\(15)))) # (!\inst6|oparand1_mux_haz|RESULT[15]~32_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(15))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[15]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(15),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(15),
	datad => \inst6|oparand1_mux_haz|RESULT[15]~32_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[15]~33_combout\);

-- Location: LCCOMB_X62_Y52_N18
\inst6|oparand1_mux|RESULT[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[15]~16_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(15))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[15]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_BRANCH_SELECT_S2\(3),
	datac => \inst6|PR_PC_S2\(15),
	datad => \inst6|oparand1_mux_haz|RESULT[15]~33_combout\,
	combout => \inst6|oparand1_mux|RESULT[15]~16_combout\);

-- Location: LCCOMB_X57_Y52_N16
\inst6|myAlu|ShiftRight0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~70_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[15]~16_combout\))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[14]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[14]~17_combout\,
	datad => \inst6|oparand1_mux|RESULT[15]~16_combout\,
	combout => \inst6|myAlu|ShiftRight0~70_combout\);

-- Location: LCCOMB_X57_Y52_N20
\inst6|myAlu|ShiftRight0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~62_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[17]~14_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[16]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[17]~14_combout\,
	datad => \inst6|oparand1_mux|RESULT[16]~15_combout\,
	combout => \inst6|myAlu|ShiftRight0~62_combout\);

-- Location: LCCOMB_X57_Y52_N30
\inst6|myAlu|ShiftRight0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~71_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~62_combout\))) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datab => \inst6|myAlu|ShiftRight0~70_combout\,
	datad => \inst6|myAlu|ShiftRight0~62_combout\,
	combout => \inst6|myAlu|ShiftRight0~71_combout\);

-- Location: LCCOMB_X56_Y52_N0
\inst6|myAlu|ShiftRight0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~85_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~71_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~71_combout\,
	datad => \inst6|myAlu|ShiftRight0~84_combout\,
	combout => \inst6|myAlu|ShiftRight0~85_combout\);

-- Location: LCCOMB_X57_Y51_N12
\inst6|myAlu|ShiftRight0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~86_combout\ = (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & ((\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~40_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & 
-- ((\inst6|myAlu|ShiftRight0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~40_combout\,
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datad => \inst6|myAlu|ShiftRight0~24_combout\,
	combout => \inst6|myAlu|ShiftRight0~86_combout\);

-- Location: LCCOMB_X56_Y52_N10
\inst6|myAlu|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux21~2_combout\ = (\inst6|myAlu|Mux17~3_combout\ & ((\inst6|myAlu|Mux17~4_combout\ & (\inst6|myAlu|ShiftRight0~86_combout\)) # (!\inst6|myAlu|Mux17~4_combout\ & ((\inst6|myAlu|INTER_ADD[10]~20_combout\))))) # (!\inst6|myAlu|Mux17~3_combout\ 
-- & (((!\inst6|myAlu|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux17~3_combout\,
	datab => \inst6|myAlu|ShiftRight0~86_combout\,
	datac => \inst6|myAlu|Mux17~4_combout\,
	datad => \inst6|myAlu|INTER_ADD[10]~20_combout\,
	combout => \inst6|myAlu|Mux21~2_combout\);

-- Location: LCCOMB_X56_Y52_N16
\inst6|myAlu|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux21~3_combout\ = (\inst6|myAlu|Mux17~2_combout\ & (((\inst6|myAlu|Mux21~2_combout\)))) # (!\inst6|myAlu|Mux17~2_combout\ & ((\inst6|myAlu|Mux21~2_combout\ & ((\inst6|myAlu|ShiftRight0~85_combout\))) # (!\inst6|myAlu|Mux21~2_combout\ & 
-- (\inst6|myAlu|ShiftRight0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~56_combout\,
	datab => \inst6|myAlu|ShiftRight0~85_combout\,
	datac => \inst6|myAlu|Mux17~2_combout\,
	datad => \inst6|myAlu|Mux21~2_combout\,
	combout => \inst6|myAlu|Mux21~3_combout\);

-- Location: LCCOMB_X55_Y51_N8
\inst6|PR_ALU_OUT_S3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~23_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux21~5_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux21~5_combout\,
	datad => \inst6|myAlu|Mux21~3_combout\,
	combout => \inst6|PR_ALU_OUT_S3~23_combout\);

-- Location: FF_X55_Y51_N9
\inst6|PR_ALU_OUT_S3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(10));

-- Location: LCCOMB_X63_Y49_N2
\inst6|PR_ALU_OUT_S4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~21_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(10),
	combout => \inst6|PR_ALU_OUT_S4~21_combout\);

-- Location: FF_X63_Y47_N1
\inst6|PR_ALU_OUT_S4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(10));

-- Location: LCCOMB_X63_Y47_N0
\inst6|regWriteSelMUX|RESULT[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[10]~42_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(10)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_DATA_CACHE_OUT\(10),
	datac => \inst6|PR_ALU_OUT_S4\(10),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	combout => \inst6|regWriteSelMUX|RESULT[10]~42_combout\);

-- Location: LCCOMB_X63_Y47_N20
\inst6|regWriteSelMUX|RESULT[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[10]~43_combout\ = (\inst6|regWriteSelMUX|RESULT[10]~42_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(10),
	datad => \inst6|regWriteSelMUX|RESULT[10]~42_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[10]~43_combout\);

-- Location: FF_X62_Y51_N5
\inst6|REG_WRITE_DATA_S5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[10]~43_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(10));

-- Location: LCCOMB_X69_Y51_N28
\inst6|PR_DATA_1_S2~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~108_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & ((\inst6|myreg|Mux21~1_combout\))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|myreg|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|myreg|Mux21~2_combout\,
	datac => \inst6|myreg|Mux21~1_combout\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~108_combout\);

-- Location: LCCOMB_X69_Y51_N22
\inst6|PR_DATA_1_S2~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~109_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~108_combout\ & ((\inst6|myreg|Mux21~3_combout\))) # (!\inst6|PR_DATA_1_S2~108_combout\ & (\inst6|myreg|Mux21~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux21~0_combout\,
	datab => \inst6|myreg|Mux21~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|PR_DATA_1_S2~108_combout\,
	combout => \inst6|PR_DATA_1_S2~109_combout\);

-- Location: FF_X69_Y47_N11
\inst6|myreg|REGISTERS[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~38_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][10]~q\);

-- Location: LCCOMB_X69_Y47_N24
\inst6|myreg|REGISTERS[6][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][10]~feeder_combout\ = \inst6|myreg|REGISTERS~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~38_combout\,
	combout => \inst6|myreg|REGISTERS[6][10]~feeder_combout\);

-- Location: FF_X69_Y47_N25
\inst6|myreg|REGISTERS[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][10]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][10]~q\);

-- Location: LCCOMB_X69_Y47_N10
\inst6|PR_DATA_1_S2~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~106_combout\ = (\inst6|PR_INSTRUCTION\(15) & (\inst6|PR_INSTRUCTION\(16))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][10]~q\))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (\inst6|myreg|REGISTERS[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|REGISTERS[4][10]~q\,
	datad => \inst6|myreg|REGISTERS[6][10]~q\,
	combout => \inst6|PR_DATA_1_S2~106_combout\);

-- Location: FF_X68_Y47_N25
\inst6|myreg|REGISTERS[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~38_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][10]~q\);

-- Location: LCCOMB_X67_Y47_N24
\inst6|myreg|REGISTERS[7][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][10]~feeder_combout\ = \inst6|myreg|REGISTERS~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~38_combout\,
	combout => \inst6|myreg|REGISTERS[7][10]~feeder_combout\);

-- Location: FF_X67_Y47_N25
\inst6|myreg|REGISTERS[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][10]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][10]~q\);

-- Location: LCCOMB_X68_Y47_N24
\inst6|PR_DATA_1_S2~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~107_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~106_combout\ & ((\inst6|myreg|REGISTERS[7][10]~q\))) # (!\inst6|PR_DATA_1_S2~106_combout\ & (\inst6|myreg|REGISTERS[5][10]~q\)))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|PR_DATA_1_S2~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_DATA_1_S2~106_combout\,
	datac => \inst6|myreg|REGISTERS[5][10]~q\,
	datad => \inst6|myreg|REGISTERS[7][10]~q\,
	combout => \inst6|PR_DATA_1_S2~107_combout\);

-- Location: LCCOMB_X62_Y51_N8
\inst6|PR_DATA_1_S2~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~110_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~107_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datab => \inst6|PR_INSTRUCTION\(17),
	datac => \inst6|PR_DATA_1_S2~109_combout\,
	datad => \inst6|PR_DATA_1_S2~107_combout\,
	combout => \inst6|PR_DATA_1_S2~110_combout\);

-- Location: FF_X62_Y51_N9
\inst6|PR_DATA_1_S2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(10));

-- Location: LCCOMB_X62_Y51_N30
\inst6|oparand1_mux_haz|RESULT[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[10]~42_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|PR_ALU_OUT_S3\(10))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_DATA_1_S2\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(10),
	datab => \inst6|PR_DATA_1_S2\(10),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[10]~42_combout\);

-- Location: LCCOMB_X62_Y51_N10
\inst6|oparand1_mux_haz|RESULT[10]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[10]~43_combout\ = (\inst6|oparand1_mux_haz|RESULT[10]~42_combout\ & (((\inst6|REG_WRITE_DATA_S5\(10)) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\)))) # (!\inst6|oparand1_mux_haz|RESULT[10]~42_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[10]~43_combout\ & ((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[10]~43_combout\,
	datab => \inst6|REG_WRITE_DATA_S5\(10),
	datac => \inst6|oparand1_mux_haz|RESULT[10]~42_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[10]~43_combout\);

-- Location: LCCOMB_X61_Y53_N6
\inst6|oparand1_mux|RESULT[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[10]~21_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(10))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[10]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datac => \inst6|PR_PC_S2\(10),
	datad => \inst6|oparand1_mux_haz|RESULT[10]~43_combout\,
	combout => \inst6|oparand1_mux|RESULT[10]~21_combout\);

-- Location: LCCOMB_X62_Y51_N18
\inst6|oparand2_mux|RESULT[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[10]~21_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(10))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[10]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|PR_IMMEDIATE_SELECT_OUT\(10),
	datad => \inst6|oparand2_mux_haz|RESULT[10]~43_combout\,
	combout => \inst6|oparand2_mux|RESULT[10]~21_combout\);

-- Location: LCCOMB_X56_Y52_N8
\inst6|myAlu|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux21~5_combout\ = (\inst6|PR_ALU_SELECT\(0) & (\inst6|oparand1_mux|RESULT[10]~21_combout\ & (\inst6|PR_ALU_SELECT\(1) & \inst6|oparand2_mux|RESULT[10]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|oparand1_mux|RESULT[10]~21_combout\,
	datac => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|oparand2_mux|RESULT[10]~21_combout\,
	combout => \inst6|myAlu|Mux21~5_combout\);

-- Location: LCCOMB_X56_Y52_N30
\inst6|myAlu|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux21~4_combout\ = (\inst6|myAlu|Mux21~5_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux21~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|myAlu|Mux21~5_combout\,
	datad => \inst6|myAlu|Mux21~3_combout\,
	combout => \inst6|myAlu|Mux21~4_combout\);

-- Location: LCCOMB_X56_Y52_N24
\inst6|PC[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[10]~37_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(10))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux21~4_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(10),
	datac => \inst6|myAlu|Mux21~4_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[10]~37_combout\);

-- Location: LCCOMB_X57_Y54_N24
\inst6|PC_PLUS_4[13]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[13]~49_combout\ = (\inst6|PC[13]~34_combout\ & (\inst6|PC_PLUS_4[12]~48\ $ (GND))) # (!\inst6|PC[13]~34_combout\ & (!\inst6|PC_PLUS_4[12]~48\ & VCC))
-- \inst6|PC_PLUS_4[13]~50\ = CARRY((\inst6|PC[13]~34_combout\ & !\inst6|PC_PLUS_4[12]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[13]~34_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[12]~48\,
	combout => \inst6|PC_PLUS_4[13]~49_combout\,
	cout => \inst6|PC_PLUS_4[13]~50\);

-- Location: FF_X57_Y54_N25
\inst6|PC_PLUS_4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[13]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(13));

-- Location: LCCOMB_X61_Y52_N10
\inst6|PC[13]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[13]~34_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(13))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux18~4_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(13),
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux18~4_combout\,
	combout => \inst6|PC[13]~34_combout\);

-- Location: LCCOMB_X57_Y54_N26
\inst6|PC_PLUS_4[14]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[14]~51_combout\ = (\inst6|PC[14]~33_combout\ & (!\inst6|PC_PLUS_4[13]~50\)) # (!\inst6|PC[14]~33_combout\ & ((\inst6|PC_PLUS_4[13]~50\) # (GND)))
-- \inst6|PC_PLUS_4[14]~52\ = CARRY((!\inst6|PC_PLUS_4[13]~50\) # (!\inst6|PC[14]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[14]~33_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[13]~50\,
	combout => \inst6|PC_PLUS_4[14]~51_combout\,
	cout => \inst6|PC_PLUS_4[14]~52\);

-- Location: LCCOMB_X57_Y54_N28
\inst6|PC_PLUS_4[15]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[15]~53_combout\ = (\inst6|PC[15]~32_combout\ & (\inst6|PC_PLUS_4[14]~52\ $ (GND))) # (!\inst6|PC[15]~32_combout\ & (!\inst6|PC_PLUS_4[14]~52\ & VCC))
-- \inst6|PC_PLUS_4[15]~54\ = CARRY((\inst6|PC[15]~32_combout\ & !\inst6|PC_PLUS_4[14]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[15]~32_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[14]~52\,
	combout => \inst6|PC_PLUS_4[15]~53_combout\,
	cout => \inst6|PC_PLUS_4[15]~54\);

-- Location: LCCOMB_X57_Y54_N30
\inst6|PC_PLUS_4[16]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[16]~55_combout\ = (\inst6|PC[16]~31_combout\ & (!\inst6|PC_PLUS_4[15]~54\)) # (!\inst6|PC[16]~31_combout\ & ((\inst6|PC_PLUS_4[15]~54\) # (GND)))
-- \inst6|PC_PLUS_4[16]~56\ = CARRY((!\inst6|PC_PLUS_4[15]~54\) # (!\inst6|PC[16]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[16]~31_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[15]~54\,
	combout => \inst6|PC_PLUS_4[16]~55_combout\,
	cout => \inst6|PC_PLUS_4[16]~56\);

-- Location: LCCOMB_X57_Y53_N0
\inst6|PC_PLUS_4[17]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[17]~57_combout\ = (\inst6|PC[17]~30_combout\ & (\inst6|PC_PLUS_4[16]~56\ $ (GND))) # (!\inst6|PC[17]~30_combout\ & (!\inst6|PC_PLUS_4[16]~56\ & VCC))
-- \inst6|PC_PLUS_4[17]~58\ = CARRY((\inst6|PC[17]~30_combout\ & !\inst6|PC_PLUS_4[16]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[17]~30_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[16]~56\,
	combout => \inst6|PC_PLUS_4[17]~57_combout\,
	cout => \inst6|PC_PLUS_4[17]~58\);

-- Location: LCCOMB_X57_Y53_N4
\inst6|PC_PLUS_4[19]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[19]~61_combout\ = (\inst6|PC[19]~28_combout\ & (\inst6|PC_PLUS_4[18]~60\ $ (GND))) # (!\inst6|PC[19]~28_combout\ & (!\inst6|PC_PLUS_4[18]~60\ & VCC))
-- \inst6|PC_PLUS_4[19]~62\ = CARRY((\inst6|PC[19]~28_combout\ & !\inst6|PC_PLUS_4[18]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[19]~28_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[18]~60\,
	combout => \inst6|PC_PLUS_4[19]~61_combout\,
	cout => \inst6|PC_PLUS_4[19]~62\);

-- Location: LCCOMB_X57_Y53_N6
\inst6|PC_PLUS_4[20]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[20]~63_combout\ = (\inst6|PC[20]~27_combout\ & (!\inst6|PC_PLUS_4[19]~62\)) # (!\inst6|PC[20]~27_combout\ & ((\inst6|PC_PLUS_4[19]~62\) # (GND)))
-- \inst6|PC_PLUS_4[20]~64\ = CARRY((!\inst6|PC_PLUS_4[19]~62\) # (!\inst6|PC[20]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[20]~27_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[19]~62\,
	combout => \inst6|PC_PLUS_4[20]~63_combout\,
	cout => \inst6|PC_PLUS_4[20]~64\);

-- Location: FF_X57_Y53_N7
\inst6|PC_PLUS_4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[20]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(20));

-- Location: LCCOMB_X58_Y50_N18
\inst6|muxjump|RESULT[20]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|muxjump|RESULT[20]~6_combout\ = (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux11~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[20]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|INTER_ADD[20]~40_combout\,
	datad => \inst6|myAlu|Mux11~1_combout\,
	combout => \inst6|muxjump|RESULT[20]~6_combout\);

-- Location: LCCOMB_X58_Y50_N0
\inst6|PR_PC_S1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~11_combout\ = (\reset~input_o\ & ((\inst6|muxjump|RESULT[20]~6_combout\) # ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & \inst6|PC_PLUS_4\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PC_PLUS_4\(20),
	datad => \inst6|muxjump|RESULT[20]~6_combout\,
	combout => \inst6|PR_PC_S1~11_combout\);

-- Location: FF_X58_Y50_N1
\inst6|PR_PC_S1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(20));

-- Location: LCCOMB_X60_Y55_N16
\inst6|PR_PC_S2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~11_combout\ = (\inst6|PR_PC_S1\(20) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S1\(20),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S2~11_combout\);

-- Location: FF_X60_Y55_N17
\inst6|PR_PC_S2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(20));

-- Location: LCCOMB_X59_Y48_N18
\inst6|oparand1_mux_haz|RESULT[20]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[20]~22_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_ALU_OUT_S3\(20)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|PR_DATA_1_S2\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(20),
	datab => \inst6|PR_ALU_OUT_S3\(20),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[20]~22_combout\);

-- Location: LCCOMB_X59_Y48_N16
\inst6|oparand1_mux_haz|RESULT[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[20]~23_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|oparand1_mux_haz|RESULT[20]~22_combout\ & ((\inst6|REG_WRITE_DATA_S5\(20)))) # (!\inst6|oparand1_mux_haz|RESULT[20]~22_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[20]~23_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[20]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[20]~23_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(20),
	datad => \inst6|oparand1_mux_haz|RESULT[20]~22_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[20]~23_combout\);

-- Location: LCCOMB_X60_Y52_N30
\inst6|oparand1_mux|RESULT[20]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[20]~11_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(20))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[20]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datac => \inst6|PR_PC_S2\(20),
	datad => \inst6|oparand1_mux_haz|RESULT[20]~23_combout\,
	combout => \inst6|oparand1_mux|RESULT[20]~11_combout\);

-- Location: LCCOMB_X60_Y52_N0
\inst6|myAlu|ShiftRight0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~46_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[21]~10_combout\))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[20]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[20]~11_combout\,
	datad => \inst6|oparand1_mux|RESULT[21]~10_combout\,
	combout => \inst6|myAlu|ShiftRight0~46_combout\);

-- Location: LCCOMB_X59_Y53_N14
\inst6|myAlu|ShiftRight0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~47_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~37_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~37_combout\,
	datad => \inst6|myAlu|ShiftRight0~46_combout\,
	combout => \inst6|myAlu|ShiftRight0~47_combout\);

-- Location: LCCOMB_X57_Y52_N6
\inst6|myAlu|ShiftRight0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~63_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~54_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~54_combout\,
	datad => \inst6|myAlu|ShiftRight0~62_combout\,
	combout => \inst6|myAlu|ShiftRight0~63_combout\);

-- Location: LCCOMB_X59_Y53_N20
\inst6|myAlu|ShiftRight0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~64_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~47_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~47_combout\,
	datad => \inst6|myAlu|ShiftRight0~63_combout\,
	combout => \inst6|myAlu|ShiftRight0~64_combout\);

-- Location: LCCOMB_X58_Y51_N4
\inst6|myAlu|ShiftRight0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~65_combout\ = (\inst6|oparand2_mux|RESULT[3]~28_combout\ & (\inst6|myAlu|ShiftRight0~32_combout\)) # (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & ((\inst6|myAlu|ShiftRight0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|myAlu|ShiftRight0~32_combout\,
	datad => \inst6|myAlu|ShiftRight0~64_combout\,
	combout => \inst6|myAlu|ShiftRight0~65_combout\);

-- Location: LCCOMB_X59_Y50_N0
\inst6|myAlu|INTER_ADD[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[16]~32_combout\ = ((\inst6|oparand2_mux|RESULT[16]~15_combout\ $ (\inst6|oparand1_mux|RESULT[16]~15_combout\ $ (!\inst6|myAlu|INTER_ADD[15]~31\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[16]~33\ = CARRY((\inst6|oparand2_mux|RESULT[16]~15_combout\ & ((\inst6|oparand1_mux|RESULT[16]~15_combout\) # (!\inst6|myAlu|INTER_ADD[15]~31\))) # (!\inst6|oparand2_mux|RESULT[16]~15_combout\ & 
-- (\inst6|oparand1_mux|RESULT[16]~15_combout\ & !\inst6|myAlu|INTER_ADD[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[16]~15_combout\,
	datab => \inst6|oparand1_mux|RESULT[16]~15_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[15]~31\,
	combout => \inst6|myAlu|INTER_ADD[16]~32_combout\,
	cout => \inst6|myAlu|INTER_ADD[16]~33\);

-- Location: LCCOMB_X58_Y51_N18
\inst6|myAlu|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux15~2_combout\ = (\inst6|PR_ALU_SELECT\(0) & (!\inst6|myAlu|Mux4~2_combout\ & (\inst6|myAlu|ShiftRight0~65_combout\))) # (!\inst6|PR_ALU_SELECT\(0) & (((\inst6|myAlu|INTER_ADD[16]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux4~2_combout\,
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|myAlu|ShiftRight0~65_combout\,
	datad => \inst6|myAlu|INTER_ADD[16]~32_combout\,
	combout => \inst6|myAlu|Mux15~2_combout\);

-- Location: LCCOMB_X58_Y51_N14
\inst6|PR_ALU_OUT_S3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~17_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux15~4_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|myAlu|Mux15~4_combout\,
	datac => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|myAlu|Mux15~2_combout\,
	combout => \inst6|PR_ALU_OUT_S3~17_combout\);

-- Location: FF_X58_Y51_N15
\inst6|PR_ALU_OUT_S3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(16));

-- Location: LCCOMB_X57_Y48_N20
\inst6|PR_ALU_OUT_S4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~15_combout\ = (\inst6|PR_ALU_OUT_S3\(16) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_ALU_OUT_S3\(16),
	datad => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S4~15_combout\);

-- Location: FF_X65_Y48_N1
\inst6|PR_ALU_OUT_S4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(16));

-- Location: LCCOMB_X65_Y48_N0
\inst6|regWriteSelMUX|RESULT[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[16]~30_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(16)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(16),
	datac => \inst6|PR_ALU_OUT_S4\(16),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[16]~30_combout\);

-- Location: LCCOMB_X65_Y48_N8
\inst6|regWriteSelMUX|RESULT[16]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[16]~31_combout\ = (\inst6|regWriteSelMUX|RESULT[16]~30_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(16),
	datad => \inst6|regWriteSelMUX|RESULT[16]~30_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[16]~31_combout\);

-- Location: LCCOMB_X68_Y48_N2
\inst6|myreg|REGISTERS~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~32_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[16]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[16]~31_combout\,
	combout => \inst6|myreg|REGISTERS~32_combout\);

-- Location: FF_X69_Y48_N29
\inst6|myreg|REGISTERS[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~32_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][16]~q\);

-- Location: LCCOMB_X69_Y48_N28
\inst6|myreg|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux15~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][16]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][16]~q\,
	combout => \inst6|myreg|Mux15~1_combout\);

-- Location: FF_X69_Y49_N21
\inst6|myreg|REGISTERS[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~32_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][16]~q\);

-- Location: LCCOMB_X69_Y49_N20
\inst6|myreg|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux15~0_combout\ = (\inst6|myreg|REGISTERS[2][16]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][16]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux15~0_combout\);

-- Location: LCCOMB_X68_Y48_N14
\inst6|PR_DATA_2_S2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~45_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|PR_INSTRUCTION\(20)) # (\inst6|myreg|Mux15~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(21) & (\inst6|myreg|Mux15~2_combout\ & (!\inst6|PR_INSTRUCTION\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux15~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux15~0_combout\,
	combout => \inst6|PR_DATA_2_S2~45_combout\);

-- Location: LCCOMB_X68_Y48_N0
\inst6|PR_DATA_2_S2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~46_combout\ = (\inst6|PR_DATA_2_S2~45_combout\ & ((\inst6|myreg|Mux15~3_combout\) # ((!\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_DATA_2_S2~45_combout\ & (((\inst6|myreg|Mux15~1_combout\ & \inst6|PR_INSTRUCTION\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux15~3_combout\,
	datab => \inst6|myreg|Mux15~1_combout\,
	datac => \inst6|PR_DATA_2_S2~45_combout\,
	datad => \inst6|PR_INSTRUCTION\(20),
	combout => \inst6|PR_DATA_2_S2~46_combout\);

-- Location: LCCOMB_X68_Y48_N22
\inst6|PR_DATA_2_S2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~47_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~46_combout\,
	combout => \inst6|PR_DATA_2_S2~47_combout\);

-- Location: FF_X60_Y48_N27
\inst6|PR_DATA_2_S2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(16));

-- Location: LCCOMB_X60_Y48_N24
\inst6|oparand2_mux_haz|RESULT[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[16]~30_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (\inst6|PR_ALU_OUT_S3\(16))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_DATA_2_S2\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(16),
	datab => \inst6|PR_DATA_2_S2\(16),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[16]~30_combout\);

-- Location: LCCOMB_X60_Y48_N22
\inst6|oparand2_mux_haz|RESULT[16]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[16]~31_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|oparand2_mux_haz|RESULT[16]~30_combout\ & (\inst6|REG_WRITE_DATA_S5\(16))) # (!\inst6|oparand2_mux_haz|RESULT[16]~30_combout\ & 
-- ((\inst6|regWriteSelMUX|RESULT[16]~31_combout\))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(16),
	datab => \inst6|regWriteSelMUX|RESULT[16]~31_combout\,
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[16]~30_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[16]~31_combout\);

-- Location: LCCOMB_X61_Y52_N16
\inst6|oparand2_mux|RESULT[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[16]~15_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(16))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[16]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|PR_IMMEDIATE_SELECT_OUT\(16),
	datad => \inst6|oparand2_mux_haz|RESULT[16]~31_combout\,
	combout => \inst6|oparand2_mux|RESULT[16]~15_combout\);

-- Location: LCCOMB_X58_Y51_N20
\inst6|myAlu|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux15~4_combout\ = (\inst6|PR_ALU_SELECT\(0) & (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand2_mux|RESULT[16]~15_combout\ & \inst6|oparand1_mux|RESULT[16]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|oparand2_mux|RESULT[16]~15_combout\,
	datad => \inst6|oparand1_mux|RESULT[16]~15_combout\,
	combout => \inst6|myAlu|Mux15~4_combout\);

-- Location: LCCOMB_X58_Y51_N12
\inst6|myAlu|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux15~3_combout\ = (\inst6|myAlu|Mux15~4_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myAlu|Mux15~4_combout\,
	datac => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|myAlu|Mux15~2_combout\,
	combout => \inst6|myAlu|Mux15~3_combout\);

-- Location: LCCOMB_X58_Y51_N10
\inst6|PC[16]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[16]~31_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(16))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux15~3_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(16),
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux15~3_combout\,
	combout => \inst6|PC[16]~31_combout\);

-- Location: FF_X57_Y54_N31
\inst6|PC_PLUS_4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[16]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(16));

-- Location: LCCOMB_X58_Y51_N0
\inst6|PR_PC_S1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~15_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(16))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux15~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(16),
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux15~3_combout\,
	combout => \inst6|PR_PC_S1~15_combout\);

-- Location: FF_X58_Y51_N1
\inst6|PR_PC_S1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(16));

-- Location: LCCOMB_X63_Y51_N14
\inst6|PR_PC_S2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~15_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_PC_S1\(16),
	combout => \inst6|PR_PC_S2~15_combout\);

-- Location: FF_X60_Y48_N17
\inst6|PR_PC_S2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(16));

-- Location: FF_X60_Y48_N21
\inst6|REG_WRITE_DATA_S5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[16]~31_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(16));

-- Location: FF_X69_Y50_N17
\inst6|myreg|REGISTERS[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~32_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][16]~q\);

-- Location: LCCOMB_X69_Y50_N16
\inst6|PR_DATA_1_S2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~76_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][16]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[6][16]~q\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|REGISTERS[4][16]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~76_combout\);

-- Location: FF_X68_Y47_N9
\inst6|myreg|REGISTERS[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~32_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][16]~q\);

-- Location: LCCOMB_X68_Y47_N18
\inst6|myreg|REGISTERS[5][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][16]~feeder_combout\ = \inst6|myreg|REGISTERS~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~32_combout\,
	combout => \inst6|myreg|REGISTERS[5][16]~feeder_combout\);

-- Location: FF_X68_Y47_N19
\inst6|myreg|REGISTERS[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[5][16]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][16]~q\);

-- Location: LCCOMB_X68_Y47_N8
\inst6|PR_DATA_1_S2~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~77_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~76_combout\ & (\inst6|myreg|REGISTERS[7][16]~q\)) # (!\inst6|PR_DATA_1_S2~76_combout\ & ((\inst6|myreg|REGISTERS[5][16]~q\))))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|PR_DATA_1_S2~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_DATA_1_S2~76_combout\,
	datac => \inst6|myreg|REGISTERS[7][16]~q\,
	datad => \inst6|myreg|REGISTERS[5][16]~q\,
	combout => \inst6|PR_DATA_1_S2~77_combout\);

-- Location: LCCOMB_X60_Y48_N12
\inst6|PR_DATA_1_S2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~80_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~77_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~79_combout\,
	datab => \inst6|PR_INSTRUCTION\(17),
	datac => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datad => \inst6|PR_DATA_1_S2~77_combout\,
	combout => \inst6|PR_DATA_1_S2~80_combout\);

-- Location: FF_X60_Y48_N13
\inst6|PR_DATA_1_S2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(16));

-- Location: LCCOMB_X60_Y48_N2
\inst6|oparand1_mux_haz|RESULT[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[16]~30_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|PR_ALU_OUT_S3\(16))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_DATA_1_S2\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(16),
	datab => \inst6|PR_DATA_1_S2\(16),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[16]~30_combout\);

-- Location: LCCOMB_X60_Y48_N20
\inst6|oparand1_mux_haz|RESULT[16]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[16]~31_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|oparand1_mux_haz|RESULT[16]~30_combout\ & ((\inst6|REG_WRITE_DATA_S5\(16)))) # (!\inst6|oparand1_mux_haz|RESULT[16]~30_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[16]~31_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[16]~31_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(16),
	datad => \inst6|oparand1_mux_haz|RESULT[16]~30_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[16]~31_combout\);

-- Location: LCCOMB_X60_Y48_N28
\inst6|oparand1_mux|RESULT[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[16]~15_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(16))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[16]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_BRANCH_SELECT_S2\(3),
	datab => \inst6|PR_PC_S2\(16),
	datad => \inst6|oparand1_mux_haz|RESULT[16]~31_combout\,
	combout => \inst6|oparand1_mux|RESULT[16]~15_combout\);

-- Location: LCCOMB_X59_Y50_N2
\inst6|myAlu|INTER_ADD[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[17]~34_combout\ = (\inst6|oparand2_mux|RESULT[17]~14_combout\ & ((\inst6|oparand1_mux|RESULT[17]~14_combout\ & (\inst6|myAlu|INTER_ADD[16]~33\ & VCC)) # (!\inst6|oparand1_mux|RESULT[17]~14_combout\ & 
-- (!\inst6|myAlu|INTER_ADD[16]~33\)))) # (!\inst6|oparand2_mux|RESULT[17]~14_combout\ & ((\inst6|oparand1_mux|RESULT[17]~14_combout\ & (!\inst6|myAlu|INTER_ADD[16]~33\)) # (!\inst6|oparand1_mux|RESULT[17]~14_combout\ & ((\inst6|myAlu|INTER_ADD[16]~33\) # 
-- (GND)))))
-- \inst6|myAlu|INTER_ADD[17]~35\ = CARRY((\inst6|oparand2_mux|RESULT[17]~14_combout\ & (!\inst6|oparand1_mux|RESULT[17]~14_combout\ & !\inst6|myAlu|INTER_ADD[16]~33\)) # (!\inst6|oparand2_mux|RESULT[17]~14_combout\ & ((!\inst6|myAlu|INTER_ADD[16]~33\) # 
-- (!\inst6|oparand1_mux|RESULT[17]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[17]~14_combout\,
	datab => \inst6|oparand1_mux|RESULT[17]~14_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[16]~33\,
	combout => \inst6|myAlu|INTER_ADD[17]~34_combout\,
	cout => \inst6|myAlu|INTER_ADD[17]~35\);

-- Location: LCCOMB_X60_Y54_N12
\inst6|myAlu|ShiftRight0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~60_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~43_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~43_combout\,
	datad => \inst6|myAlu|ShiftRight0~59_combout\,
	combout => \inst6|myAlu|ShiftRight0~60_combout\);

-- Location: LCCOMB_X56_Y54_N24
\inst6|myAlu|ShiftRight0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~61_combout\ = (\inst6|oparand2_mux|RESULT[3]~28_combout\ & ((\inst6|myAlu|ShiftRight0~28_combout\))) # (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & (\inst6|myAlu|ShiftRight0~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|myAlu|ShiftRight0~60_combout\,
	datad => \inst6|myAlu|ShiftRight0~28_combout\,
	combout => \inst6|myAlu|ShiftRight0~61_combout\);

-- Location: LCCOMB_X56_Y54_N2
\inst6|myAlu|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux14~3_combout\ = (\inst6|PR_ALU_SELECT\(0) & ((\inst6|myAlu|Mux14~2_combout\) # ((\inst6|myAlu|Mux0~3_combout\ & \inst6|myAlu|ShiftRight0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux14~2_combout\,
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|myAlu|Mux0~3_combout\,
	datad => \inst6|myAlu|ShiftRight0~61_combout\,
	combout => \inst6|myAlu|Mux14~3_combout\);

-- Location: LCCOMB_X56_Y54_N30
\inst6|myAlu|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux14~4_combout\ = (\inst6|myAlu|Mux14~3_combout\) # ((!\inst6|PR_ALU_SELECT\(0) & (!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|INTER_ADD[17]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|myAlu|INTER_ADD[17]~34_combout\,
	datad => \inst6|myAlu|Mux14~3_combout\,
	combout => \inst6|myAlu|Mux14~4_combout\);

-- Location: LCCOMB_X56_Y54_N0
\inst6|PR_PC_S1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~14_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(17))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux14~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(17),
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux14~4_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~14_combout\);

-- Location: FF_X56_Y54_N1
\inst6|PR_PC_S1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(17));

-- Location: LCCOMB_X56_Y54_N18
\inst6|PR_PC_S2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~14_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(17),
	combout => \inst6|PR_PC_S2~14_combout\);

-- Location: FF_X60_Y48_N15
\inst6|PR_PC_S2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(17));

-- Location: LCCOMB_X56_Y54_N12
\inst6|PR_ALU_OUT_S3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~16_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux14~3_combout\) # ((\inst6|myAlu|INTER_ADD[17]~34_combout\ & \inst6|myAlu|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|INTER_ADD[17]~34_combout\,
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux0~2_combout\,
	datad => \inst6|myAlu|Mux14~3_combout\,
	combout => \inst6|PR_ALU_OUT_S3~16_combout\);

-- Location: FF_X56_Y54_N13
\inst6|PR_ALU_OUT_S3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(17));

-- Location: LCCOMB_X66_Y47_N20
\inst6|PR_PC_S3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~14_combout\ = (\inst6|PR_PC_S2\(17) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_PC_S2\(17),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S3~14_combout\);

-- Location: FF_X66_Y47_N21
\inst6|PR_PC_S3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(17));

-- Location: LCCOMB_X66_Y47_N10
\inst6|PR_PC_S4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~14_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(17),
	combout => \inst6|PR_PC_S4~14_combout\);

-- Location: FF_X63_Y47_N31
\inst6|PR_PC_S4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(17));

-- Location: FF_X60_Y48_N9
\inst6|REG_WRITE_DATA_S5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[17]~29_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(17));

-- Location: LCCOMB_X60_Y48_N8
\inst6|oparand2_mux_haz|RESULT[17]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[17]~28_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|REG_WRITE_DATA_S5\(17)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[17]~29_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[17]~29_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(17),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[17]~28_combout\);

-- Location: FF_X68_Y48_N19
\inst6|myreg|REGISTERS[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~31_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][17]~q\);

-- Location: LCCOMB_X68_Y48_N18
\inst6|myreg|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux14~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][17]~q\,
	combout => \inst6|myreg|Mux14~3_combout\);

-- Location: FF_X68_Y51_N19
\inst6|myreg|REGISTERS[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~31_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][17]~q\);

-- Location: LCCOMB_X68_Y51_N18
\inst6|myreg|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux14~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[2][17]~q\,
	combout => \inst6|myreg|Mux14~0_combout\);

-- Location: LCCOMB_X69_Y48_N20
\inst6|PR_DATA_2_S2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~42_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20) & ((\inst6|myreg|Mux14~1_combout\))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (\inst6|myreg|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux14~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux14~1_combout\,
	combout => \inst6|PR_DATA_2_S2~42_combout\);

-- Location: LCCOMB_X69_Y48_N2
\inst6|PR_DATA_2_S2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~43_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_DATA_2_S2~42_combout\ & (\inst6|myreg|Mux14~3_combout\)) # (!\inst6|PR_DATA_2_S2~42_combout\ & ((\inst6|myreg|Mux14~0_combout\))))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (((\inst6|PR_DATA_2_S2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|myreg|Mux14~3_combout\,
	datac => \inst6|myreg|Mux14~0_combout\,
	datad => \inst6|PR_DATA_2_S2~42_combout\,
	combout => \inst6|PR_DATA_2_S2~43_combout\);

-- Location: LCCOMB_X68_Y48_N28
\inst6|PR_DATA_2_S2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~44_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~43_combout\,
	combout => \inst6|PR_DATA_2_S2~44_combout\);

-- Location: FF_X60_Y48_N29
\inst6|PR_DATA_2_S2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(17));

-- Location: LCCOMB_X60_Y48_N18
\inst6|oparand2_mux_haz|RESULT[17]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[17]~29_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[17]~28_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|oparand2_mux_haz|RESULT[17]~28_combout\ & (\inst6|PR_ALU_OUT_S3\(17))) # (!\inst6|oparand2_mux_haz|RESULT[17]~28_combout\ & ((\inst6|PR_DATA_2_S2\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(17),
	datac => \inst6|oparand2_mux_haz|RESULT[17]~28_combout\,
	datad => \inst6|PR_DATA_2_S2\(17),
	combout => \inst6|oparand2_mux_haz|RESULT[17]~29_combout\);

-- Location: LCCOMB_X63_Y48_N30
\inst6|PR_DATA_2_S3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~14_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[17]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[17]~29_combout\,
	combout => \inst6|PR_DATA_2_S3~14_combout\);

-- Location: FF_X63_Y48_N31
\inst6|PR_DATA_2_S3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(17));

-- Location: LCCOMB_X63_Y47_N24
\inst2|memory_array~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~86_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_CACHE_OUT\(17))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_2_S3\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datab => \inst6|PR_DATA_CACHE_OUT\(17),
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_2_S3\(17),
	combout => \inst2|memory_array~86_combout\);

-- Location: LCCOMB_X56_Y41_N6
\inst2|memory_array[222][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[222][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[222][1]~feeder_combout\);

-- Location: FF_X56_Y41_N7
\inst2|memory_array[222][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[222][1]~feeder_combout\,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[222][1]~q\);

-- Location: FF_X60_Y38_N17
\inst2|memory_array[206][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[206][1]~q\);

-- Location: LCCOMB_X60_Y38_N16
\inst2|Mux22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~8_combout\ = (\inst2|Mux22~7_combout\ & ((\inst2|memory_array[222][1]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux22~7_combout\ & (((\inst2|memory_array[206][1]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux22~7_combout\,
	datab => \inst2|memory_array[222][1]~q\,
	datac => \inst2|memory_array[206][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux22~8_combout\);

-- Location: LCCOMB_X60_Y37_N0
\inst2|memory_array[214][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[214][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[214][1]~feeder_combout\);

-- Location: FF_X60_Y37_N1
\inst2|memory_array[214][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[214][1]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[214][1]~q\);

-- Location: FF_X60_Y38_N23
\inst2|memory_array[198][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[198][1]~q\);

-- Location: LCCOMB_X60_Y38_N22
\inst2|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~1_combout\ = (\inst2|Mux22~0_combout\ & ((\inst2|memory_array[214][1]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux22~0_combout\ & (((\inst2|memory_array[198][1]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux22~0_combout\,
	datab => \inst2|memory_array[214][1]~q\,
	datac => \inst2|memory_array[198][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux22~1_combout\);

-- Location: LCCOMB_X60_Y38_N6
\inst2|Mux22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~9_combout\ = (\inst2|Mux22~6_combout\ & ((\inst2|Mux22~8_combout\) # ((!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux22~6_combout\ & (((\inst2|Mux22~1_combout\ & \inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux22~6_combout\,
	datab => \inst2|Mux22~8_combout\,
	datac => \inst2|Mux22~1_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux22~9_combout\);

-- Location: FF_X62_Y42_N15
\inst2|memory_array[242][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[242][1]~q\);

-- Location: FF_X62_Y42_N29
\inst2|memory_array[114][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[114][1]~q\);

-- Location: LCCOMB_X58_Y46_N16
\inst2|memory_array[122][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[122][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[122][1]~feeder_combout\);

-- Location: FF_X58_Y46_N17
\inst2|memory_array[122][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[122][1]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[122][1]~q\);

-- Location: LCCOMB_X62_Y42_N28
\inst2|Mux22~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~31_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[122][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[114][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[114][1]~q\,
	datad => \inst2|memory_array[122][1]~q\,
	combout => \inst2|Mux22~31_combout\);

-- Location: LCCOMB_X62_Y42_N14
\inst2|Mux22~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~32_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux22~31_combout\ & (\inst2|memory_array[250][1]~q\)) # (!\inst2|Mux22~31_combout\ & ((\inst2|memory_array[242][1]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux22~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[250][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[242][1]~q\,
	datad => \inst2|Mux22~31_combout\,
	combout => \inst2|Mux22~32_combout\);

-- Location: FF_X63_Y39_N29
\inst2|memory_array[238][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[238][1]~q\);

-- Location: FF_X61_Y40_N21
\inst2|memory_array[102][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[102][1]~q\);

-- Location: LCCOMB_X57_Y40_N16
\inst2|memory_array[110][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[110][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[110][1]~feeder_combout\);

-- Location: FF_X57_Y40_N17
\inst2|memory_array[110][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[110][1]~feeder_combout\,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[110][1]~q\);

-- Location: LCCOMB_X61_Y40_N20
\inst2|Mux22~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~33_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|memory_array[110][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|memory_array[102][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[102][1]~q\,
	datad => \inst2|memory_array[110][1]~q\,
	combout => \inst2|Mux22~33_combout\);

-- Location: LCCOMB_X63_Y39_N28
\inst2|Mux22~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~34_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux22~33_combout\ & ((\inst2|memory_array[238][1]~q\))) # (!\inst2|Mux22~33_combout\ & (\inst2|memory_array[230][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux22~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[230][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[238][1]~q\,
	datad => \inst2|Mux22~33_combout\,
	combout => \inst2|Mux22~34_combout\);

-- Location: FF_X62_Y40_N13
\inst2|memory_array[234][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[234][1]~q\);

-- Location: LCCOMB_X62_Y40_N18
\inst2|memory_array[226][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[226][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[226][1]~feeder_combout\);

-- Location: FF_X62_Y40_N19
\inst2|memory_array[226][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[226][1]~feeder_combout\,
	ena => \inst2|memory_array[227][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[226][1]~q\);

-- Location: LCCOMB_X62_Y40_N12
\inst2|Mux22~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~36_combout\ = (\inst2|Mux22~35_combout\ & (((\inst2|memory_array[234][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(7)))) # (!\inst2|Mux22~35_combout\ & (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|memory_array[226][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux22~35_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[234][1]~q\,
	datad => \inst2|memory_array[226][1]~q\,
	combout => \inst2|Mux22~36_combout\);

-- Location: LCCOMB_X63_Y39_N14
\inst2|Mux22~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~37_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux22~34_combout\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux22~36_combout\ & !\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux22~34_combout\,
	datac => \inst2|Mux22~36_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux22~37_combout\);

-- Location: LCCOMB_X62_Y46_N20
\inst2|memory_array[254][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[254][1]~feeder_combout\ = \inst2|memory_array~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~86_combout\,
	combout => \inst2|memory_array[254][1]~feeder_combout\);

-- Location: FF_X62_Y46_N21
\inst2|memory_array[254][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[254][1]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[254][1]~q\);

-- Location: FF_X62_Y46_N3
\inst2|memory_array[246][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[246][1]~q\);

-- Location: FF_X60_Y42_N15
\inst2|memory_array[118][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~86_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[118][1]~q\);

-- Location: LCCOMB_X60_Y42_N14
\inst2|Mux22~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~38_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[126][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[118][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[126][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[118][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux22~38_combout\);

-- Location: LCCOMB_X62_Y46_N2
\inst2|Mux22~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~39_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux22~38_combout\ & (\inst2|memory_array[254][1]~q\)) # (!\inst2|Mux22~38_combout\ & ((\inst2|memory_array[246][1]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux22~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[254][1]~q\,
	datac => \inst2|memory_array[246][1]~q\,
	datad => \inst2|Mux22~38_combout\,
	combout => \inst2|Mux22~39_combout\);

-- Location: LCCOMB_X62_Y46_N14
\inst2|Mux22~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~40_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux22~37_combout\ & ((\inst2|Mux22~39_combout\))) # (!\inst2|Mux22~37_combout\ & (\inst2|Mux22~32_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux22~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux22~32_combout\,
	datac => \inst2|Mux22~37_combout\,
	datad => \inst2|Mux22~39_combout\,
	combout => \inst2|Mux22~40_combout\);

-- Location: LCCOMB_X63_Y46_N2
\inst2|Mux22~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux22~41_combout\ = (\inst2|Mux22~30_combout\ & (((\inst2|Mux22~40_combout\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux22~30_combout\ & (\inst2|Mux22~9_combout\ & (\inst6|PR_ALU_OUT_S3\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux22~30_combout\,
	datab => \inst2|Mux22~9_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|Mux22~40_combout\,
	combout => \inst2|Mux22~41_combout\);

-- Location: FF_X63_Y46_N3
\inst2|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux22~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(17));

-- Location: LCCOMB_X63_Y47_N4
\inst6|PR_DATA_CACHE_OUT~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~14_combout\ = (\reset~input_o\ & \inst2|readdata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst2|readdata\(17),
	combout => \inst6|PR_DATA_CACHE_OUT~14_combout\);

-- Location: FF_X63_Y47_N5
\inst6|PR_DATA_CACHE_OUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(17));

-- Location: LCCOMB_X62_Y47_N6
\inst6|PR_ALU_OUT_S4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~14_combout\ = (\inst6|PR_ALU_OUT_S3\(17) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(17),
	datad => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S4~14_combout\);

-- Location: FF_X63_Y47_N3
\inst6|PR_ALU_OUT_S4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(17));

-- Location: LCCOMB_X63_Y47_N2
\inst6|regWriteSelMUX|RESULT[17]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[17]~28_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(17)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(17),
	datac => \inst6|PR_ALU_OUT_S4\(17),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[17]~28_combout\);

-- Location: LCCOMB_X63_Y47_N30
\inst6|regWriteSelMUX|RESULT[17]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[17]~29_combout\ = (\inst6|regWriteSelMUX|RESULT[17]~28_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(17),
	datad => \inst6|regWriteSelMUX|RESULT[17]~28_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[17]~29_combout\);

-- Location: LCCOMB_X68_Y51_N10
\inst6|myreg|REGISTERS~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~31_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[17]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[17]~29_combout\,
	combout => \inst6|myreg|REGISTERS~31_combout\);

-- Location: FF_X69_Y48_N25
\inst6|myreg|REGISTERS[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~31_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][17]~q\);

-- Location: LCCOMB_X69_Y48_N24
\inst6|myreg|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux14~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][17]~q\,
	combout => \inst6|myreg|Mux14~1_combout\);

-- Location: LCCOMB_X69_Y48_N4
\inst6|PR_DATA_1_S2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~73_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & ((\inst6|myreg|Mux14~1_combout\))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|myreg|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux14~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|myreg|Mux14~1_combout\,
	combout => \inst6|PR_DATA_1_S2~73_combout\);

-- Location: LCCOMB_X69_Y48_N22
\inst6|PR_DATA_1_S2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~74_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~73_combout\ & ((\inst6|myreg|Mux14~3_combout\))) # (!\inst6|PR_DATA_1_S2~73_combout\ & (\inst6|myreg|Mux14~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux14~0_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_DATA_1_S2~73_combout\,
	datad => \inst6|myreg|Mux14~3_combout\,
	combout => \inst6|PR_DATA_1_S2~74_combout\);

-- Location: LCCOMB_X60_Y48_N4
\inst6|PR_DATA_1_S2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~75_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~72_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~72_combout\,
	datab => \inst6|PR_INSTRUCTION\(17),
	datac => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datad => \inst6|PR_DATA_1_S2~74_combout\,
	combout => \inst6|PR_DATA_1_S2~75_combout\);

-- Location: FF_X60_Y48_N5
\inst6|PR_DATA_1_S2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(17));

-- Location: LCCOMB_X60_Y48_N10
\inst6|oparand1_mux_haz|RESULT[17]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[17]~28_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|regWriteSelMUX|RESULT[17]~29_combout\))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (\inst6|PR_DATA_1_S2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datab => \inst6|PR_DATA_1_S2\(17),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|regWriteSelMUX|RESULT[17]~29_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[17]~28_combout\);

-- Location: LCCOMB_X60_Y48_N6
\inst6|oparand1_mux_haz|RESULT[17]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[17]~29_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[17]~28_combout\ & (\inst6|REG_WRITE_DATA_S5\(17))) # (!\inst6|oparand1_mux_haz|RESULT[17]~28_combout\ & 
-- ((\inst6|PR_ALU_OUT_S3\(17)))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(17),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(17),
	datad => \inst6|oparand1_mux_haz|RESULT[17]~28_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[17]~29_combout\);

-- Location: LCCOMB_X60_Y48_N16
\inst6|oparand1_mux|RESULT[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[17]~14_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(17))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[17]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_BRANCH_SELECT_S2\(3),
	datab => \inst6|PR_PC_S2\(17),
	datad => \inst6|oparand1_mux_haz|RESULT[17]~29_combout\,
	combout => \inst6|oparand1_mux|RESULT[17]~14_combout\);

-- Location: LCCOMB_X56_Y53_N10
\inst6|PR_ALU_OUT_S3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~15_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux13~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[18]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|INTER_ADD[18]~36_combout\,
	datad => \inst6|myAlu|Mux13~1_combout\,
	combout => \inst6|PR_ALU_OUT_S3~15_combout\);

-- Location: FF_X56_Y53_N11
\inst6|PR_ALU_OUT_S3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(18));

-- Location: LCCOMB_X66_Y49_N10
\inst6|PR_DATA_2_S2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~41_combout\ = (\inst6|PR_DATA_2_S2~40_combout\ & (!\inst6|PR_INSTRUCTION\(12) & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~40_combout\,
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S2~41_combout\);

-- Location: FF_X59_Y49_N3
\inst6|PR_DATA_2_S2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~41_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(18));

-- Location: LCCOMB_X59_Y49_N2
\inst6|oparand2_mux_haz|RESULT[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[18]~26_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (\inst6|PR_ALU_OUT_S3\(18))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_DATA_2_S2\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(18),
	datac => \inst6|PR_DATA_2_S2\(18),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[18]~26_combout\);

-- Location: LCCOMB_X63_Y49_N6
\inst6|PR_PC_S3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~13_combout\ = (\inst6|PR_PC_S2\(18) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(18),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S3~13_combout\);

-- Location: FF_X63_Y49_N7
\inst6|PR_PC_S3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(18));

-- Location: LCCOMB_X62_Y49_N24
\inst6|PR_PC_S4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~13_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(18),
	combout => \inst6|PR_PC_S4~13_combout\);

-- Location: FF_X62_Y47_N17
\inst6|PR_PC_S4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(18));

-- Location: LCCOMB_X62_Y47_N22
\inst6|PR_ALU_OUT_S4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~13_combout\ = (\inst6|PR_ALU_OUT_S3\(18) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_ALU_OUT_S3\(18),
	datad => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S4~13_combout\);

-- Location: FF_X62_Y47_N29
\inst6|PR_ALU_OUT_S4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(18));

-- Location: LCCOMB_X62_Y47_N28
\inst6|regWriteSelMUX|RESULT[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[18]~26_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(18)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(18),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_ALU_OUT_S4\(18),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[18]~26_combout\);

-- Location: LCCOMB_X62_Y47_N16
\inst6|regWriteSelMUX|RESULT[18]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[18]~27_combout\ = (\inst6|regWriteSelMUX|RESULT[18]~26_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_REG_WRITE_SELECT_S4\(1) & \inst6|PR_PC_S4\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(18),
	datad => \inst6|regWriteSelMUX|RESULT[18]~26_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[18]~27_combout\);

-- Location: FF_X59_Y49_N19
\inst6|REG_WRITE_DATA_S5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[18]~27_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(18));

-- Location: LCCOMB_X59_Y49_N18
\inst6|oparand2_mux_haz|RESULT[18]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[18]~27_combout\ = (\inst6|oparand2_mux_haz|RESULT[18]~26_combout\ & (((\inst6|REG_WRITE_DATA_S5\(18)) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|oparand2_mux_haz|RESULT[18]~26_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[18]~27_combout\ & ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[18]~27_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[18]~26_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(18),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[18]~27_combout\);

-- Location: LCCOMB_X59_Y49_N26
\inst6|oparand2_mux|RESULT[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[18]~13_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(18))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[18]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_IMMEDIATE_SELECT_OUT\(18),
	datac => \inst6|PR_OPERAND2_SEL~q\,
	datad => \inst6|oparand2_mux_haz|RESULT[18]~27_combout\,
	combout => \inst6|oparand2_mux|RESULT[18]~13_combout\);

-- Location: LCCOMB_X59_Y52_N2
\inst6|myAlu|ShiftRight0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~3_combout\ = (\inst6|oparand2_mux|RESULT[9]~22_combout\) # ((\inst6|oparand2_mux|RESULT[18]~13_combout\) # ((\inst6|oparand2_mux|RESULT[19]~12_combout\) # (\inst6|oparand2_mux|RESULT[10]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[9]~22_combout\,
	datab => \inst6|oparand2_mux|RESULT[18]~13_combout\,
	datac => \inst6|oparand2_mux|RESULT[19]~12_combout\,
	datad => \inst6|oparand2_mux|RESULT[10]~21_combout\,
	combout => \inst6|myAlu|ShiftRight0~3_combout\);

-- Location: FF_X58_Y50_N17
\inst6|PR_IMMEDIATE_SELECT_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_INSTRUCTION\(12),
	sclr => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(25));

-- Location: LCCOMB_X57_Y50_N24
\inst6|PR_PC_S3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~6_combout\ = (\inst6|PR_PC_S2\(25) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S2\(25),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S3~6_combout\);

-- Location: FF_X57_Y50_N25
\inst6|PR_PC_S3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(25));

-- Location: LCCOMB_X57_Y50_N10
\inst6|PR_PC_S4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~6_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(25),
	combout => \inst6|PR_PC_S4~6_combout\);

-- Location: FF_X63_Y50_N15
\inst6|PR_PC_S4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(25));

-- Location: LCCOMB_X66_Y47_N18
\inst2|memory_array~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~78_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(25)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S3\(25),
	datab => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datac => \inst6|PR_DATA_CACHE_OUT\(25),
	datad => \reset~input_o\,
	combout => \inst2|memory_array~78_combout\);

-- Location: FF_X65_Y45_N23
\inst2|memory_array[179][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[177][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[179][1]~q\);

-- Location: LCCOMB_X65_Y45_N16
\inst2|memory_array[187][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[187][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[187][1]~feeder_combout\);

-- Location: FF_X65_Y45_N17
\inst2|memory_array[187][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[187][1]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[187][1]~q\);

-- Location: LCCOMB_X65_Y45_N22
\inst2|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~1_combout\ = (\inst2|Mux30~0_combout\ & (((\inst2|memory_array[187][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux30~0_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[179][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux30~0_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[179][1]~q\,
	datad => \inst2|memory_array[187][1]~q\,
	combout => \inst2|Mux30~1_combout\);

-- Location: LCCOMB_X68_Y38_N16
\inst2|memory_array[163][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[163][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[163][1]~feeder_combout\);

-- Location: FF_X68_Y38_N17
\inst2|memory_array[163][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[163][1]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[163][1]~q\);

-- Location: FF_X67_Y46_N5
\inst2|memory_array[171][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[171][1]~q\);

-- Location: FF_X68_Y44_N3
\inst2|memory_array[131][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[131][1]~q\);

-- Location: LCCOMB_X68_Y44_N2
\inst2|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~4_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[139][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[131][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[139][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[131][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux30~4_combout\);

-- Location: LCCOMB_X67_Y46_N4
\inst2|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~5_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux30~4_combout\ & ((\inst2|memory_array[171][1]~q\))) # (!\inst2|Mux30~4_combout\ & (\inst2|memory_array[163][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[163][1]~q\,
	datac => \inst2|memory_array[171][1]~q\,
	datad => \inst2|Mux30~4_combout\,
	combout => \inst2|Mux30~5_combout\);

-- Location: FF_X68_Y43_N11
\inst2|memory_array[135][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[135][1]~q\);

-- Location: LCCOMB_X68_Y43_N12
\inst2|memory_array[143][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[143][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[143][1]~feeder_combout\);

-- Location: FF_X68_Y43_N13
\inst2|memory_array[143][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[143][1]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[143][1]~q\);

-- Location: LCCOMB_X68_Y43_N10
\inst2|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~2_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[143][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[135][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[135][1]~q\,
	datad => \inst2|memory_array[143][1]~q\,
	combout => \inst2|Mux30~2_combout\);

-- Location: FF_X67_Y46_N19
\inst2|memory_array[175][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[175][1]~q\);

-- Location: LCCOMB_X67_Y46_N18
\inst2|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~3_combout\ = (\inst2|Mux30~2_combout\ & (((\inst2|memory_array[175][1]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux30~2_combout\ & (\inst2|memory_array[167][1]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[167][1]~q\,
	datab => \inst2|Mux30~2_combout\,
	datac => \inst2|memory_array[175][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux30~3_combout\);

-- Location: LCCOMB_X67_Y46_N26
\inst2|Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(4)) # ((\inst2|Mux30~3_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux30~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux30~5_combout\,
	datad => \inst2|Mux30~3_combout\,
	combout => \inst2|Mux30~6_combout\);

-- Location: LCCOMB_X63_Y46_N28
\inst2|Mux30~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~9_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux30~6_combout\ & (\inst2|Mux30~8_combout\)) # (!\inst2|Mux30~6_combout\ & ((\inst2|Mux30~1_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux30~8_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux30~1_combout\,
	datad => \inst2|Mux30~6_combout\,
	combout => \inst2|Mux30~9_combout\);

-- Location: FF_X58_Y39_N1
\inst2|memory_array[127][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[127][1]~q\);

-- Location: FF_X56_Y39_N5
\inst2|memory_array[91][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[91][1]~q\);

-- Location: LCCOMB_X56_Y39_N4
\inst2|Mux30~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~17_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[95][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[91][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[95][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[91][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux30~17_combout\);

-- Location: LCCOMB_X58_Y39_N0
\inst2|Mux30~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~18_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux30~17_combout\ & ((\inst2|memory_array[127][1]~q\))) # (!\inst2|Mux30~17_combout\ & (\inst2|memory_array[123][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[123][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[127][1]~q\,
	datad => \inst2|Mux30~17_combout\,
	combout => \inst2|Mux30~18_combout\);

-- Location: LCCOMB_X55_Y40_N16
\inst2|memory_array[99][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[99][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[99][1]~feeder_combout\);

-- Location: FF_X55_Y40_N17
\inst2|memory_array[99][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[99][1]~feeder_combout\,
	ena => \inst2|memory_array[98][5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[99][1]~q\);

-- Location: FF_X55_Y40_N3
\inst2|memory_array[103][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[103][1]~q\);

-- Location: FF_X53_Y38_N11
\inst2|memory_array[67][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[67][1]~q\);

-- Location: LCCOMB_X53_Y38_N10
\inst2|Mux30~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~14_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[71][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[67][1]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[71][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|memory_array[67][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux30~14_combout\);

-- Location: LCCOMB_X55_Y40_N2
\inst2|Mux30~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~15_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux30~14_combout\ & ((\inst2|memory_array[103][1]~q\))) # (!\inst2|Mux30~14_combout\ & (\inst2|memory_array[99][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[99][1]~q\,
	datac => \inst2|memory_array[103][1]~q\,
	datad => \inst2|Mux30~14_combout\,
	combout => \inst2|Mux30~15_combout\);

-- Location: LCCOMB_X52_Y41_N4
\inst2|memory_array[87][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[87][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[87][1]~feeder_combout\);

-- Location: FF_X52_Y41_N5
\inst2|memory_array[87][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[87][1]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[87][1]~q\);

-- Location: FF_X52_Y41_N3
\inst2|memory_array[83][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[82][2]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[83][1]~q\);

-- Location: LCCOMB_X52_Y41_N2
\inst2|Mux30~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~12_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[87][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[83][1]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[87][1]~q\,
	datac => \inst2|memory_array[83][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux30~12_combout\);

-- Location: FF_X52_Y40_N31
\inst2|memory_array[119][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[119][1]~q\);

-- Location: LCCOMB_X52_Y40_N20
\inst2|memory_array[115][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[115][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[115][1]~feeder_combout\);

-- Location: FF_X52_Y40_N21
\inst2|memory_array[115][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[115][1]~feeder_combout\,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[115][1]~q\);

-- Location: LCCOMB_X52_Y40_N30
\inst2|Mux30~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~13_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux30~12_combout\ & (\inst2|memory_array[119][1]~q\)) # (!\inst2|Mux30~12_combout\ & ((\inst2|memory_array[115][1]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux30~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux30~12_combout\,
	datac => \inst2|memory_array[119][1]~q\,
	datad => \inst2|memory_array[115][1]~q\,
	combout => \inst2|Mux30~13_combout\);

-- Location: LCCOMB_X53_Y40_N20
\inst2|Mux30~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(3)) # ((\inst2|Mux30~13_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux30~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux30~15_combout\,
	datad => \inst2|Mux30~13_combout\,
	combout => \inst2|Mux30~16_combout\);

-- Location: LCCOMB_X54_Y42_N26
\inst2|Mux30~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~19_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux30~16_combout\ & ((\inst2|Mux30~18_combout\))) # (!\inst2|Mux30~16_combout\ & (\inst2|Mux30~11_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux30~11_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux30~18_combout\,
	datad => \inst2|Mux30~16_combout\,
	combout => \inst2|Mux30~19_combout\);

-- Location: LCCOMB_X54_Y43_N4
\inst2|memory_array[23][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[23][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[23][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y44_N10
\inst2|memory_array[22][6]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[22][6]~53_combout\ = ((\inst2|Decoder3~3_combout\ & \inst2|memory_array[14][6]~39_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst2|Decoder3~3_combout\,
	datad => \inst2|memory_array[14][6]~39_combout\,
	combout => \inst2|memory_array[22][6]~53_combout\);

-- Location: FF_X54_Y43_N5
\inst2|memory_array[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[23][1]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[23][1]~q\);

-- Location: FF_X55_Y41_N23
\inst2|memory_array[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[7][1]~q\);

-- Location: LCCOMB_X55_Y41_N22
\inst2|Mux30~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~20_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[23][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[7][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[23][1]~q\,
	datac => \inst2|memory_array[7][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux30~20_combout\);

-- Location: FF_X56_Y41_N3
\inst2|memory_array[55][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[55][1]~q\);

-- Location: LCCOMB_X56_Y41_N2
\inst2|Mux30~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~21_combout\ = (\inst2|Mux30~20_combout\ & (((\inst2|memory_array[55][1]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux30~20_combout\ & (\inst2|memory_array[39][1]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[39][1]~q\,
	datab => \inst2|Mux30~20_combout\,
	datac => \inst2|memory_array[55][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux30~21_combout\);

-- Location: FF_X60_Y43_N13
\inst2|memory_array[51][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[48][7]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[51][1]~q\);

-- Location: LCCOMB_X59_Y43_N20
\inst2|memory_array[19][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[19][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[19][1]~feeder_combout\);

-- Location: LCCOMB_X57_Y44_N30
\inst2|memory_array[18][6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[18][6]~45_combout\ = ((\inst2|memory_array[14][6]~39_combout\ & \inst2|Decoder3~5_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[14][6]~39_combout\,
	datab => \inst2|Decoder3~5_combout\,
	datad => \reset~input_o\,
	combout => \inst2|memory_array[18][6]~45_combout\);

-- Location: FF_X59_Y43_N21
\inst2|memory_array[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[19][1]~feeder_combout\,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[19][1]~q\);

-- Location: FF_X59_Y43_N3
\inst2|memory_array[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[3][1]~q\);

-- Location: LCCOMB_X59_Y43_N2
\inst2|Mux30~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~24_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[19][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[3][1]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[19][1]~q\,
	datac => \inst2|memory_array[3][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux30~24_combout\);

-- Location: LCCOMB_X60_Y43_N12
\inst2|Mux30~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~25_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux30~24_combout\ & ((\inst2|memory_array[51][1]~q\))) # (!\inst2|Mux30~24_combout\ & (\inst2|memory_array[35][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux30~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[35][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[51][1]~q\,
	datad => \inst2|Mux30~24_combout\,
	combout => \inst2|Mux30~25_combout\);

-- Location: LCCOMB_X60_Y46_N10
\inst2|Mux30~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux30~23_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux30~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux30~23_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux30~25_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux30~26_combout\);

-- Location: LCCOMB_X60_Y46_N28
\inst2|Mux30~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~29_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux30~26_combout\ & (\inst2|Mux30~28_combout\)) # (!\inst2|Mux30~26_combout\ & ((\inst2|Mux30~21_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux30~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux30~28_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux30~21_combout\,
	datad => \inst2|Mux30~26_combout\,
	combout => \inst2|Mux30~29_combout\);

-- Location: LCCOMB_X60_Y46_N30
\inst2|Mux30~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~30_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux30~19_combout\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux30~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux30~19_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|Mux30~29_combout\,
	combout => \inst2|Mux30~30_combout\);

-- Location: FF_X62_Y41_N21
\inst2|memory_array[231][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[231][1]~q\);

-- Location: LCCOMB_X62_Y41_N2
\inst2|memory_array[247][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[247][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[247][1]~feeder_combout\);

-- Location: FF_X62_Y41_N3
\inst2|memory_array[247][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[247][1]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[247][1]~q\);

-- Location: LCCOMB_X62_Y41_N20
\inst2|Mux30~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~32_combout\ = (\inst2|Mux30~31_combout\ & (((\inst2|memory_array[247][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux30~31_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[231][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux30~31_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[231][1]~q\,
	datad => \inst2|memory_array[247][1]~q\,
	combout => \inst2|Mux30~32_combout\);

-- Location: FF_X65_Y39_N9
\inst2|memory_array[203][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[203][1]~q\);

-- Location: LCCOMB_X65_Y38_N12
\inst2|memory_array[219][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[219][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[219][1]~feeder_combout\);

-- Location: FF_X65_Y38_N13
\inst2|memory_array[219][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[219][1]~feeder_combout\,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[219][1]~q\);

-- Location: LCCOMB_X65_Y39_N8
\inst2|Mux30~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~33_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[219][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[203][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[203][1]~q\,
	datad => \inst2|memory_array[219][1]~q\,
	combout => \inst2|Mux30~33_combout\);

-- Location: FF_X66_Y41_N3
\inst2|memory_array[251][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[250][1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[251][1]~q\);

-- Location: LCCOMB_X66_Y41_N28
\inst2|memory_array[235][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[235][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[235][1]~feeder_combout\);

-- Location: FF_X66_Y41_N29
\inst2|memory_array[235][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[235][1]~feeder_combout\,
	ena => \inst2|memory_array[233][2]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[235][1]~q\);

-- Location: LCCOMB_X66_Y41_N2
\inst2|Mux30~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~34_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux30~33_combout\ & (\inst2|memory_array[251][1]~q\)) # (!\inst2|Mux30~33_combout\ & ((\inst2|memory_array[235][1]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|Mux30~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|Mux30~33_combout\,
	datac => \inst2|memory_array[251][1]~q\,
	datad => \inst2|memory_array[235][1]~q\,
	combout => \inst2|Mux30~34_combout\);

-- Location: LCCOMB_X65_Y38_N26
\inst2|memory_array[211][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[211][1]~feeder_combout\ = \inst2|memory_array~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~78_combout\,
	combout => \inst2|memory_array[211][1]~feeder_combout\);

-- Location: FF_X65_Y38_N27
\inst2|memory_array[211][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[211][1]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[211][1]~q\);

-- Location: FF_X65_Y39_N7
\inst2|memory_array[195][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[195][1]~q\);

-- Location: LCCOMB_X65_Y39_N6
\inst2|Mux30~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~35_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[211][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[195][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[211][1]~q\,
	datac => \inst2|memory_array[195][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux30~35_combout\);

-- Location: FF_X66_Y39_N3
\inst2|memory_array[243][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~78_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[243][1]~q\);

-- Location: LCCOMB_X66_Y39_N2
\inst2|Mux30~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~36_combout\ = (\inst2|Mux30~35_combout\ & (((\inst2|memory_array[243][1]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux30~35_combout\ & (\inst2|memory_array[227][1]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[227][1]~q\,
	datab => \inst2|Mux30~35_combout\,
	datac => \inst2|memory_array[243][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux30~36_combout\);

-- Location: LCCOMB_X63_Y45_N18
\inst2|Mux30~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~37_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux30~34_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux30~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux30~34_combout\,
	datad => \inst2|Mux30~36_combout\,
	combout => \inst2|Mux30~37_combout\);

-- Location: LCCOMB_X63_Y45_N28
\inst2|Mux30~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~40_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux30~37_combout\ & (\inst2|Mux30~39_combout\)) # (!\inst2|Mux30~37_combout\ & ((\inst2|Mux30~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux30~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux30~39_combout\,
	datab => \inst2|Mux30~32_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(2),
	datad => \inst2|Mux30~37_combout\,
	combout => \inst2|Mux30~40_combout\);

-- Location: LCCOMB_X63_Y45_N16
\inst2|Mux30~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux30~41_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux30~30_combout\ & ((\inst2|Mux30~40_combout\))) # (!\inst2|Mux30~30_combout\ & (\inst2|Mux30~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux30~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|Mux30~9_combout\,
	datac => \inst2|Mux30~30_combout\,
	datad => \inst2|Mux30~40_combout\,
	combout => \inst2|Mux30~41_combout\);

-- Location: FF_X63_Y45_N17
\inst2|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux30~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(25));

-- Location: LCCOMB_X63_Y50_N0
\inst6|PR_DATA_CACHE_OUT~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~6_combout\ = (\reset~input_o\ & \inst2|readdata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst2|readdata\(25),
	combout => \inst6|PR_DATA_CACHE_OUT~6_combout\);

-- Location: FF_X63_Y50_N1
\inst6|PR_DATA_CACHE_OUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(25));

-- Location: LCCOMB_X63_Y50_N16
\inst6|PR_ALU_OUT_S3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~8_combout\ = (\reset~input_o\ & \inst6|myAlu|Mux6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|myAlu|Mux6~4_combout\,
	combout => \inst6|PR_ALU_OUT_S3~8_combout\);

-- Location: FF_X63_Y50_N17
\inst6|PR_ALU_OUT_S3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(25));

-- Location: LCCOMB_X66_Y50_N8
\inst6|PR_ALU_OUT_S4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~6_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(25),
	combout => \inst6|PR_ALU_OUT_S4~6_combout\);

-- Location: FF_X63_Y50_N3
\inst6|PR_ALU_OUT_S4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(25));

-- Location: LCCOMB_X63_Y50_N2
\inst6|regWriteSelMUX|RESULT[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[25]~12_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(25)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(25),
	datac => \inst6|PR_ALU_OUT_S4\(25),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[25]~12_combout\);

-- Location: LCCOMB_X63_Y50_N14
\inst6|regWriteSelMUX|RESULT[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[25]~13_combout\ = (\inst6|regWriteSelMUX|RESULT[25]~12_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_REG_WRITE_SELECT_S4\(1) & \inst6|PR_PC_S4\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(25),
	datad => \inst6|regWriteSelMUX|RESULT[25]~12_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[25]~13_combout\);

-- Location: FF_X63_Y50_N5
\inst6|REG_WRITE_DATA_S5[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[25]~13_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(25));

-- Location: LCCOMB_X65_Y50_N30
\inst6|myreg|REGISTERS~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~23_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[25]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[25]~13_combout\,
	combout => \inst6|myreg|REGISTERS~23_combout\);

-- Location: FF_X68_Y49_N15
\inst6|myreg|REGISTERS[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~23_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][25]~q\);

-- Location: LCCOMB_X68_Y49_N14
\inst6|myreg|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux6~2_combout\ = (\inst6|myreg|REGISTERS[0][25]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[0][25]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux6~2_combout\);

-- Location: FF_X68_Y49_N17
\inst6|myreg|REGISTERS[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~23_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][25]~q\);

-- Location: LCCOMB_X68_Y49_N16
\inst6|myreg|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux6~1_combout\ = (\inst6|myreg|REGISTERS[1][25]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[1][25]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux6~1_combout\);

-- Location: LCCOMB_X68_Y49_N28
\inst6|PR_DATA_2_S2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~18_combout\ = (\inst6|PR_INSTRUCTION\(21) & (\inst6|PR_INSTRUCTION\(20))) # (!\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20) & ((\inst6|myreg|Mux6~1_combout\))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (\inst6|myreg|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|PR_INSTRUCTION\(20),
	datac => \inst6|myreg|Mux6~2_combout\,
	datad => \inst6|myreg|Mux6~1_combout\,
	combout => \inst6|PR_DATA_2_S2~18_combout\);

-- Location: FF_X67_Y49_N25
\inst6|myreg|REGISTERS[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~23_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][25]~q\);

-- Location: LCCOMB_X67_Y49_N24
\inst6|myreg|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux6~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][25]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][25]~q\,
	combout => \inst6|myreg|Mux6~3_combout\);

-- Location: LCCOMB_X68_Y49_N6
\inst6|PR_DATA_2_S2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~19_combout\ = (\inst6|PR_DATA_2_S2~18_combout\ & (((\inst6|myreg|Mux6~3_combout\) # (!\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_DATA_2_S2~18_combout\ & (\inst6|myreg|Mux6~0_combout\ & (\inst6|PR_INSTRUCTION\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux6~0_combout\,
	datab => \inst6|PR_DATA_2_S2~18_combout\,
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|myreg|Mux6~3_combout\,
	combout => \inst6|PR_DATA_2_S2~19_combout\);

-- Location: LCCOMB_X67_Y49_N6
\inst6|PR_DATA_2_S2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~20_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~19_combout\,
	combout => \inst6|PR_DATA_2_S2~20_combout\);

-- Location: FF_X63_Y50_N21
\inst6|PR_DATA_2_S2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(25));

-- Location: LCCOMB_X63_Y50_N6
\inst6|oparand2_mux_haz|RESULT[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[25]~12_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|regWriteSelMUX|RESULT[25]~13_combout\))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (\inst6|PR_DATA_2_S2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datab => \inst6|PR_DATA_2_S2\(25),
	datac => \inst6|regWriteSelMUX|RESULT[25]~13_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[25]~12_combout\);

-- Location: LCCOMB_X63_Y50_N4
\inst6|oparand2_mux_haz|RESULT[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[25]~13_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|oparand2_mux_haz|RESULT[25]~12_combout\ & ((\inst6|REG_WRITE_DATA_S5\(25)))) # (!\inst6|oparand2_mux_haz|RESULT[25]~12_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(25))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[25]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(25),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(25),
	datad => \inst6|oparand2_mux_haz|RESULT[25]~12_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[25]~13_combout\);

-- Location: LCCOMB_X58_Y50_N16
\inst6|oparand2_mux|RESULT[25]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[25]~6_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(25))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[25]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|PR_IMMEDIATE_SELECT_OUT\(25),
	datad => \inst6|oparand2_mux_haz|RESULT[25]~13_combout\,
	combout => \inst6|oparand2_mux|RESULT[25]~6_combout\);

-- Location: LCCOMB_X59_Y52_N8
\inst6|myAlu|ShiftRight0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~4_combout\ = (\inst6|oparand2_mux|RESULT[5]~26_combout\) # ((\inst6|oparand2_mux|RESULT[25]~6_combout\) # ((\inst6|oparand2_mux|RESULT[7]~24_combout\) # (\inst6|oparand2_mux|RESULT[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[5]~26_combout\,
	datab => \inst6|oparand2_mux|RESULT[25]~6_combout\,
	datac => \inst6|oparand2_mux|RESULT[7]~24_combout\,
	datad => \inst6|oparand2_mux|RESULT[8]~23_combout\,
	combout => \inst6|myAlu|ShiftRight0~4_combout\);

-- Location: LCCOMB_X57_Y52_N24
\inst6|myAlu|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux8~0_combout\ = (\inst6|oparand2_mux|RESULT[23]~8_combout\ & (\inst6|PR_ALU_SELECT\(1) & \inst6|oparand1_mux|RESULT[23]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[23]~8_combout\,
	datab => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|oparand1_mux|RESULT[23]~8_combout\,
	combout => \inst6|myAlu|Mux8~0_combout\);

-- Location: LCCOMB_X59_Y54_N10
\inst6|myAlu|ShiftRight0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~36_combout\ = (\inst6|oparand2_mux|RESULT[3]~28_combout\ & (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~17_combout\))) # (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & 
-- (((\inst6|myAlu|ShiftRight0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datab => \inst6|myAlu|ShiftRight0~17_combout\,
	datac => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datad => \inst6|myAlu|ShiftRight0~35_combout\,
	combout => \inst6|myAlu|ShiftRight0~36_combout\);

-- Location: LCCOMB_X57_Y52_N22
\inst6|myAlu|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux8~1_combout\ = (\inst6|PR_ALU_SELECT\(0) & ((\inst6|myAlu|Mux8~0_combout\) # ((\inst6|myAlu|Mux0~3_combout\ & \inst6|myAlu|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|myAlu|Mux8~0_combout\,
	datac => \inst6|myAlu|Mux0~3_combout\,
	datad => \inst6|myAlu|ShiftRight0~36_combout\,
	combout => \inst6|myAlu|Mux8~1_combout\);

-- Location: LCCOMB_X57_Y52_N8
\inst6|PR_ALU_OUT_S3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~10_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux8~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[23]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux0~2_combout\,
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux8~1_combout\,
	datad => \inst6|myAlu|INTER_ADD[23]~46_combout\,
	combout => \inst6|PR_ALU_OUT_S3~10_combout\);

-- Location: FF_X57_Y52_N9
\inst6|PR_ALU_OUT_S3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(23));

-- Location: LCCOMB_X62_Y48_N6
\inst6|oparand2_mux_haz|RESULT[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[23]~16_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|regWriteSelMUX|RESULT[23]~17_combout\))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (\inst6|PR_DATA_2_S2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2\(23),
	datab => \inst6|regWriteSelMUX|RESULT[23]~17_combout\,
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[23]~16_combout\);

-- Location: LCCOMB_X62_Y48_N12
\inst6|oparand2_mux_haz|RESULT[23]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[23]~17_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|oparand2_mux_haz|RESULT[23]~16_combout\ & ((\inst6|REG_WRITE_DATA_S5\(23)))) # (!\inst6|oparand2_mux_haz|RESULT[23]~16_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(23))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[23]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(23),
	datac => \inst6|REG_WRITE_DATA_S5\(23),
	datad => \inst6|oparand2_mux_haz|RESULT[23]~16_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[23]~17_combout\);

-- Location: LCCOMB_X58_Y48_N8
\inst6|oparand2_mux|RESULT[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[23]~8_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(22))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[23]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_IMMEDIATE_SELECT_OUT\(22),
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datad => \inst6|oparand2_mux_haz|RESULT[23]~17_combout\,
	combout => \inst6|oparand2_mux|RESULT[23]~8_combout\);

-- Location: LCCOMB_X59_Y52_N28
\inst6|myAlu|ShiftRight0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~2_combout\ = (\inst6|oparand2_mux|RESULT[24]~7_combout\) # ((\inst6|oparand2_mux|RESULT[27]~4_combout\) # ((\inst6|oparand2_mux|RESULT[26]~5_combout\) # (\inst6|oparand2_mux|RESULT[23]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[24]~7_combout\,
	datab => \inst6|oparand2_mux|RESULT[27]~4_combout\,
	datac => \inst6|oparand2_mux|RESULT[26]~5_combout\,
	datad => \inst6|oparand2_mux|RESULT[23]~8_combout\,
	combout => \inst6|myAlu|ShiftRight0~2_combout\);

-- Location: LCCOMB_X59_Y52_N18
\inst6|myAlu|ShiftRight0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~5_combout\ = (\inst6|myAlu|ShiftRight0~1_combout\) # ((\inst6|myAlu|ShiftRight0~3_combout\) # ((\inst6|myAlu|ShiftRight0~4_combout\) # (\inst6|myAlu|ShiftRight0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~1_combout\,
	datab => \inst6|myAlu|ShiftRight0~3_combout\,
	datac => \inst6|myAlu|ShiftRight0~4_combout\,
	datad => \inst6|myAlu|ShiftRight0~2_combout\,
	combout => \inst6|myAlu|ShiftRight0~5_combout\);

-- Location: LCCOMB_X66_Y48_N4
\inst6|myreg|REGISTERS~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~26_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[22]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[22]~19_combout\,
	combout => \inst6|myreg|REGISTERS~26_combout\);

-- Location: FF_X67_Y52_N1
\inst6|myreg|REGISTERS[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~26_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][22]~q\);

-- Location: LCCOMB_X67_Y52_N0
\inst6|myreg|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux9~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][22]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][22]~q\,
	combout => \inst6|myreg|Mux9~3_combout\);

-- Location: FF_X67_Y48_N13
\inst6|myreg|REGISTERS[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~26_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][22]~q\);

-- Location: LCCOMB_X67_Y48_N12
\inst6|myreg|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux9~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][22]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][22]~q\,
	combout => \inst6|myreg|Mux9~1_combout\);

-- Location: LCCOMB_X67_Y48_N16
\inst6|PR_DATA_2_S2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~28_combout\ = (\inst6|PR_DATA_2_S2~27_combout\ & ((\inst6|myreg|Mux9~3_combout\) # ((!\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_DATA_2_S2~27_combout\ & (((\inst6|PR_INSTRUCTION\(20) & \inst6|myreg|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~27_combout\,
	datab => \inst6|myreg|Mux9~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux9~1_combout\,
	combout => \inst6|PR_DATA_2_S2~28_combout\);

-- Location: LCCOMB_X67_Y48_N22
\inst6|PR_DATA_2_S2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~29_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~28_combout\,
	combout => \inst6|PR_DATA_2_S2~29_combout\);

-- Location: FF_X62_Y48_N15
\inst6|PR_DATA_2_S2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(22));

-- Location: LCCOMB_X62_Y48_N16
\inst6|oparand2_mux_haz|RESULT[22]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[22]~18_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_ALU_OUT_S3\(22)) # ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- (((\inst6|PR_DATA_2_S2\(22) & !\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(22),
	datab => \inst6|PR_DATA_2_S2\(22),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[22]~18_combout\);

-- Location: LCCOMB_X62_Y48_N26
\inst6|oparand2_mux_haz|RESULT[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[22]~19_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|oparand2_mux_haz|RESULT[22]~18_combout\ & (\inst6|REG_WRITE_DATA_S5\(22))) # (!\inst6|oparand2_mux_haz|RESULT[22]~18_combout\ & 
-- ((\inst6|regWriteSelMUX|RESULT[22]~19_combout\))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[22]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(22),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datac => \inst6|regWriteSelMUX|RESULT[22]~19_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[22]~18_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[22]~19_combout\);

-- Location: LCCOMB_X60_Y48_N14
\inst6|oparand2_mux|RESULT[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[22]~9_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(22))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[22]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_IMMEDIATE_SELECT_OUT\(22),
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datad => \inst6|oparand2_mux_haz|RESULT[22]~19_combout\,
	combout => \inst6|oparand2_mux|RESULT[22]~9_combout\);

-- Location: LCCOMB_X60_Y48_N30
\inst6|myAlu|ShiftRight0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~6_combout\ = (\inst6|oparand2_mux|RESULT[17]~14_combout\) # ((\inst6|oparand2_mux|RESULT[22]~9_combout\) # ((\inst6|oparand2_mux|RESULT[21]~10_combout\) # (\inst6|oparand2_mux|RESULT[20]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[17]~14_combout\,
	datab => \inst6|oparand2_mux|RESULT[22]~9_combout\,
	datac => \inst6|oparand2_mux|RESULT[21]~10_combout\,
	datad => \inst6|oparand2_mux|RESULT[20]~11_combout\,
	combout => \inst6|myAlu|ShiftRight0~6_combout\);

-- Location: LCCOMB_X60_Y53_N16
\inst6|myAlu|ShiftRight0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~22_combout\ = (\inst6|myAlu|ShiftRight0~7_combout\) # (\inst6|myAlu|ShiftRight0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myAlu|ShiftRight0~7_combout\,
	datad => \inst6|myAlu|ShiftRight0~6_combout\,
	combout => \inst6|myAlu|ShiftRight0~22_combout\);

-- Location: LCCOMB_X60_Y53_N10
\inst6|myAlu|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux4~2_combout\ = (\inst6|myAlu|ShiftRight0~0_combout\) # ((\inst6|oparand2_mux|RESULT[4]~27_combout\) # ((\inst6|myAlu|ShiftRight0~5_combout\) # (\inst6|myAlu|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~0_combout\,
	datab => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	datac => \inst6|myAlu|ShiftRight0~5_combout\,
	datad => \inst6|myAlu|ShiftRight0~22_combout\,
	combout => \inst6|myAlu|Mux4~2_combout\);

-- Location: LCCOMB_X60_Y53_N24
\inst6|myAlu|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux4~3_combout\ = (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & (!\inst6|PR_ALU_SELECT\(1) & (\inst6|myAlu|ShiftRight0~21_combout\ & !\inst6|myAlu|Mux4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|myAlu|ShiftRight0~21_combout\,
	datad => \inst6|myAlu|Mux4~2_combout\,
	combout => \inst6|myAlu|Mux4~3_combout\);

-- Location: LCCOMB_X59_Y53_N8
\inst6|myAlu|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux4~4_combout\ = (\inst6|myAlu|Mux4~3_combout\) # ((\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand1_mux|RESULT[27]~4_combout\ & \inst6|oparand2_mux|RESULT[27]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|oparand1_mux|RESULT[27]~4_combout\,
	datac => \inst6|oparand2_mux|RESULT[27]~4_combout\,
	datad => \inst6|myAlu|Mux4~3_combout\,
	combout => \inst6|myAlu|Mux4~4_combout\);

-- Location: LCCOMB_X59_Y50_N20
\inst6|myAlu|INTER_ADD[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[26]~52_combout\ = ((\inst6|oparand1_mux|RESULT[26]~5_combout\ $ (\inst6|oparand2_mux|RESULT[26]~5_combout\ $ (!\inst6|myAlu|INTER_ADD[25]~51\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[26]~53\ = CARRY((\inst6|oparand1_mux|RESULT[26]~5_combout\ & ((\inst6|oparand2_mux|RESULT[26]~5_combout\) # (!\inst6|myAlu|INTER_ADD[25]~51\))) # (!\inst6|oparand1_mux|RESULT[26]~5_combout\ & 
-- (\inst6|oparand2_mux|RESULT[26]~5_combout\ & !\inst6|myAlu|INTER_ADD[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[26]~5_combout\,
	datab => \inst6|oparand2_mux|RESULT[26]~5_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[25]~51\,
	combout => \inst6|myAlu|INTER_ADD[26]~52_combout\,
	cout => \inst6|myAlu|INTER_ADD[26]~53\);

-- Location: LCCOMB_X59_Y50_N22
\inst6|myAlu|INTER_ADD[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[27]~54_combout\ = (\inst6|oparand1_mux|RESULT[27]~4_combout\ & ((\inst6|oparand2_mux|RESULT[27]~4_combout\ & (\inst6|myAlu|INTER_ADD[26]~53\ & VCC)) # (!\inst6|oparand2_mux|RESULT[27]~4_combout\ & 
-- (!\inst6|myAlu|INTER_ADD[26]~53\)))) # (!\inst6|oparand1_mux|RESULT[27]~4_combout\ & ((\inst6|oparand2_mux|RESULT[27]~4_combout\ & (!\inst6|myAlu|INTER_ADD[26]~53\)) # (!\inst6|oparand2_mux|RESULT[27]~4_combout\ & ((\inst6|myAlu|INTER_ADD[26]~53\) # 
-- (GND)))))
-- \inst6|myAlu|INTER_ADD[27]~55\ = CARRY((\inst6|oparand1_mux|RESULT[27]~4_combout\ & (!\inst6|oparand2_mux|RESULT[27]~4_combout\ & !\inst6|myAlu|INTER_ADD[26]~53\)) # (!\inst6|oparand1_mux|RESULT[27]~4_combout\ & ((!\inst6|myAlu|INTER_ADD[26]~53\) # 
-- (!\inst6|oparand2_mux|RESULT[27]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[27]~4_combout\,
	datab => \inst6|oparand2_mux|RESULT[27]~4_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[26]~53\,
	combout => \inst6|myAlu|INTER_ADD[27]~54_combout\,
	cout => \inst6|myAlu|INTER_ADD[27]~55\);

-- Location: LCCOMB_X59_Y53_N6
\inst6|myAlu|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux4~5_combout\ = (\inst6|PR_ALU_SELECT\(0) & (((\inst6|myAlu|Mux4~4_combout\)))) # (!\inst6|PR_ALU_SELECT\(0) & (!\inst6|PR_ALU_SELECT\(1) & ((\inst6|myAlu|INTER_ADD[27]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|myAlu|Mux4~4_combout\,
	datac => \inst6|PR_ALU_SELECT\(0),
	datad => \inst6|myAlu|INTER_ADD[27]~54_combout\,
	combout => \inst6|myAlu|Mux4~5_combout\);

-- Location: LCCOMB_X63_Y51_N24
\inst6|PR_ALU_OUT_S3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~6_combout\ = (\reset~input_o\ & \inst6|myAlu|Mux4~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|myAlu|Mux4~5_combout\,
	combout => \inst6|PR_ALU_OUT_S3~6_combout\);

-- Location: FF_X63_Y51_N25
\inst6|PR_ALU_OUT_S3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(27));

-- Location: LCCOMB_X66_Y51_N16
\inst6|myreg|REGISTERS~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~21_combout\ = (\inst6|regWriteSelMUX|RESULT[27]~9_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[27]~9_combout\,
	datad => \reset~input_o\,
	combout => \inst6|myreg|REGISTERS~21_combout\);

-- Location: LCCOMB_X67_Y51_N14
\inst6|myreg|REGISTERS[6][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][27]~feeder_combout\ = \inst6|myreg|REGISTERS~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~21_combout\,
	combout => \inst6|myreg|REGISTERS[6][27]~feeder_combout\);

-- Location: FF_X67_Y51_N15
\inst6|myreg|REGISTERS[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][27]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][27]~q\);

-- Location: FF_X66_Y51_N5
\inst6|myreg|REGISTERS[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~21_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][27]~q\);

-- Location: LCCOMB_X66_Y51_N4
\inst6|PR_DATA_1_S2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~21_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][27]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[6][27]~q\,
	datac => \inst6|myreg|REGISTERS[4][27]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~21_combout\);

-- Location: FF_X67_Y51_N21
\inst6|myreg|REGISTERS[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~21_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][27]~q\);

-- Location: LCCOMB_X67_Y50_N0
\inst6|myreg|REGISTERS[5][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][27]~feeder_combout\ = \inst6|myreg|REGISTERS~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~21_combout\,
	combout => \inst6|myreg|REGISTERS[5][27]~feeder_combout\);

-- Location: FF_X67_Y50_N1
\inst6|myreg|REGISTERS[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[5][27]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][27]~q\);

-- Location: LCCOMB_X67_Y51_N20
\inst6|PR_DATA_1_S2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~22_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~21_combout\ & (\inst6|myreg|REGISTERS[7][27]~q\)) # (!\inst6|PR_DATA_1_S2~21_combout\ & ((\inst6|myreg|REGISTERS[5][27]~q\))))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|PR_DATA_1_S2~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_DATA_1_S2~21_combout\,
	datac => \inst6|myreg|REGISTERS[7][27]~q\,
	datad => \inst6|myreg|REGISTERS[5][27]~q\,
	combout => \inst6|PR_DATA_1_S2~22_combout\);

-- Location: LCCOMB_X63_Y51_N0
\inst6|PR_DATA_1_S2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~25_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~22_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~24_combout\,
	datab => \inst6|PR_INSTRUCTION\(17),
	datac => \inst6|PR_DATA_1_S2~22_combout\,
	datad => \inst6|PR_DATA_1_S2[26]~4_combout\,
	combout => \inst6|PR_DATA_1_S2~25_combout\);

-- Location: FF_X63_Y51_N1
\inst6|PR_DATA_1_S2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(27));

-- Location: LCCOMB_X63_Y51_N2
\inst6|oparand1_mux_haz|RESULT[27]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[27]~8_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (\inst6|regWriteSelMUX|RESULT[27]~9_combout\)) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|PR_DATA_1_S2\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[27]~9_combout\,
	datab => \inst6|PR_DATA_1_S2\(27),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[27]~8_combout\);

-- Location: LCCOMB_X63_Y51_N6
\inst6|oparand1_mux_haz|RESULT[27]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[27]~9_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[27]~8_combout\ & (\inst6|REG_WRITE_DATA_S5\(27))) # (!\inst6|oparand1_mux_haz|RESULT[27]~8_combout\ & 
-- ((\inst6|PR_ALU_OUT_S3\(27)))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[27]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(27),
	datab => \inst6|PR_ALU_OUT_S3\(27),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[27]~8_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[27]~9_combout\);

-- Location: LCCOMB_X63_Y51_N26
\inst6|oparand1_mux|RESULT[27]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[27]~4_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(27))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[27]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(27),
	datac => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[27]~9_combout\,
	combout => \inst6|oparand1_mux|RESULT[27]~4_combout\);

-- Location: LCCOMB_X59_Y55_N18
\inst6|myAlu|ShiftRight0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~19_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[28]~3_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[27]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[28]~3_combout\,
	datad => \inst6|oparand1_mux|RESULT[27]~4_combout\,
	combout => \inst6|myAlu|ShiftRight0~19_combout\);

-- Location: LCCOMB_X60_Y54_N16
\inst6|myAlu|ShiftRight0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~27_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~19_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~19_combout\,
	datad => \inst6|myAlu|ShiftRight0~26_combout\,
	combout => \inst6|myAlu|ShiftRight0~27_combout\);

-- Location: LCCOMB_X60_Y54_N30
\inst6|myAlu|ShiftRight0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~28_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~13_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~13_combout\,
	datac => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datad => \inst6|myAlu|ShiftRight0~27_combout\,
	combout => \inst6|myAlu|ShiftRight0~28_combout\);

-- Location: LCCOMB_X57_Y50_N6
\inst6|myAlu|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux6~2_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand2_mux|RESULT[25]~6_combout\ & \inst6|oparand1_mux|RESULT[25]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|oparand2_mux|RESULT[25]~6_combout\,
	datad => \inst6|oparand1_mux|RESULT[25]~6_combout\,
	combout => \inst6|myAlu|Mux6~2_combout\);

-- Location: LCCOMB_X57_Y50_N16
\inst6|myAlu|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux6~3_combout\ = (\inst6|myAlu|Mux6~2_combout\) # ((\inst6|myAlu|Mux0~3_combout\ & (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & \inst6|myAlu|ShiftRight0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux0~3_combout\,
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|myAlu|ShiftRight0~28_combout\,
	datad => \inst6|myAlu|Mux6~2_combout\,
	combout => \inst6|myAlu|Mux6~3_combout\);

-- Location: LCCOMB_X57_Y50_N22
\inst6|myAlu|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux6~4_combout\ = (\inst6|PR_ALU_SELECT\(0) & (((\inst6|myAlu|Mux6~3_combout\)))) # (!\inst6|PR_ALU_SELECT\(0) & (!\inst6|PR_ALU_SELECT\(1) & (\inst6|myAlu|INTER_ADD[25]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|myAlu|INTER_ADD[25]~50_combout\,
	datac => \inst6|PR_ALU_SELECT\(0),
	datad => \inst6|myAlu|Mux6~3_combout\,
	combout => \inst6|myAlu|Mux6~4_combout\);

-- Location: LCCOMB_X57_Y50_N14
\inst6|PR_PC_S1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~6_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(25))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux6~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(25),
	datac => \inst6|myAlu|Mux6~4_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~6_combout\);

-- Location: FF_X57_Y50_N15
\inst6|PR_PC_S1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(25));

-- Location: LCCOMB_X57_Y50_N4
\inst6|PR_PC_S2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~6_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_PC_S1\(25),
	combout => \inst6|PR_PC_S2~6_combout\);

-- Location: FF_X57_Y50_N5
\inst6|PR_PC_S2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(25));

-- Location: LCCOMB_X68_Y49_N8
\inst6|PR_DATA_1_S2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~33_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16)) # ((\inst6|myreg|Mux6~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(15) & (!\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|Mux6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|Mux6~2_combout\,
	datad => \inst6|myreg|Mux6~1_combout\,
	combout => \inst6|PR_DATA_1_S2~33_combout\);

-- Location: LCCOMB_X68_Y49_N10
\inst6|PR_DATA_1_S2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~34_combout\ = (\inst6|PR_DATA_1_S2~33_combout\ & (((\inst6|myreg|Mux6~3_combout\) # (!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~33_combout\ & (\inst6|myreg|Mux6~0_combout\ & ((\inst6|PR_INSTRUCTION\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux6~0_combout\,
	datab => \inst6|myreg|Mux6~3_combout\,
	datac => \inst6|PR_DATA_1_S2~33_combout\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~34_combout\);

-- Location: LCCOMB_X66_Y50_N22
\inst6|myreg|REGISTERS[5][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][25]~feeder_combout\ = \inst6|myreg|REGISTERS~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~23_combout\,
	combout => \inst6|myreg|REGISTERS[5][25]~feeder_combout\);

-- Location: FF_X66_Y50_N23
\inst6|myreg|REGISTERS[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[5][25]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][25]~q\);

-- Location: FF_X65_Y50_N7
\inst6|myreg|REGISTERS[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~23_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][25]~q\);

-- Location: LCCOMB_X67_Y51_N22
\inst6|myreg|REGISTERS[6][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][25]~feeder_combout\ = \inst6|myreg|REGISTERS~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~23_combout\,
	combout => \inst6|myreg|REGISTERS[6][25]~feeder_combout\);

-- Location: FF_X67_Y51_N23
\inst6|myreg|REGISTERS[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][25]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][25]~q\);

-- Location: FF_X66_Y51_N25
\inst6|myreg|REGISTERS[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~23_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][25]~q\);

-- Location: LCCOMB_X66_Y51_N24
\inst6|PR_DATA_1_S2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~31_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][25]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[6][25]~q\,
	datac => \inst6|myreg|REGISTERS[4][25]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~31_combout\);

-- Location: LCCOMB_X65_Y50_N6
\inst6|PR_DATA_1_S2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~32_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~31_combout\ & ((\inst6|myreg|REGISTERS[7][25]~q\))) # (!\inst6|PR_DATA_1_S2~31_combout\ & (\inst6|myreg|REGISTERS[5][25]~q\)))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[5][25]~q\,
	datac => \inst6|myreg|REGISTERS[7][25]~q\,
	datad => \inst6|PR_DATA_1_S2~31_combout\,
	combout => \inst6|PR_DATA_1_S2~32_combout\);

-- Location: LCCOMB_X63_Y50_N24
\inst6|PR_DATA_1_S2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~35_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~32_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_DATA_1_S2~34_combout\,
	datad => \inst6|PR_DATA_1_S2~32_combout\,
	combout => \inst6|PR_DATA_1_S2~35_combout\);

-- Location: FF_X63_Y50_N25
\inst6|PR_DATA_1_S2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(25));

-- Location: LCCOMB_X63_Y50_N10
\inst6|oparand1_mux_haz|RESULT[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[25]~12_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (\inst6|regWriteSelMUX|RESULT[25]~13_combout\)) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|PR_DATA_1_S2\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[25]~13_combout\,
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|PR_DATA_1_S2\(25),
	combout => \inst6|oparand1_mux_haz|RESULT[25]~12_combout\);

-- Location: LCCOMB_X63_Y50_N22
\inst6|oparand1_mux_haz|RESULT[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[25]~13_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[25]~12_combout\ & ((\inst6|REG_WRITE_DATA_S5\(25)))) # (!\inst6|oparand1_mux_haz|RESULT[25]~12_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(25))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[25]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(25),
	datac => \inst6|REG_WRITE_DATA_S5\(25),
	datad => \inst6|oparand1_mux_haz|RESULT[25]~12_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[25]~13_combout\);

-- Location: LCCOMB_X57_Y50_N18
\inst6|oparand1_mux|RESULT[25]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[25]~6_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(25))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[25]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_BRANCH_SELECT_S2\(3),
	datac => \inst6|PR_PC_S2\(25),
	datad => \inst6|oparand1_mux_haz|RESULT[25]~13_combout\,
	combout => \inst6|oparand1_mux|RESULT[25]~6_combout\);

-- Location: LCCOMB_X57_Y50_N2
\inst6|myAlu|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux5~3_combout\ = (\inst6|myAlu|Mux5~2_combout\) # ((!\inst6|oparand2_mux|RESULT[3]~28_combout\ & (\inst6|myAlu|Mux0~3_combout\ & \inst6|myAlu|ShiftRight0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux5~2_combout\,
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|myAlu|Mux0~3_combout\,
	datad => \inst6|myAlu|ShiftRight0~25_combout\,
	combout => \inst6|myAlu|Mux5~3_combout\);

-- Location: LCCOMB_X57_Y50_N8
\inst6|myAlu|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux5~4_combout\ = (\inst6|PR_ALU_SELECT\(0) & (((\inst6|myAlu|Mux5~3_combout\)))) # (!\inst6|PR_ALU_SELECT\(0) & (!\inst6|PR_ALU_SELECT\(1) & (\inst6|myAlu|INTER_ADD[26]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|myAlu|INTER_ADD[26]~52_combout\,
	datad => \inst6|myAlu|Mux5~3_combout\,
	combout => \inst6|myAlu|Mux5~4_combout\);

-- Location: LCCOMB_X57_Y50_N20
\inst6|PR_PC_S1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~5_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(26))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux5~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(26),
	datac => \inst6|myAlu|Mux5~4_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~5_combout\);

-- Location: FF_X57_Y50_N21
\inst6|PR_PC_S1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(26));

-- Location: LCCOMB_X63_Y48_N0
\inst6|PR_PC_S2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~5_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(26),
	combout => \inst6|PR_PC_S2~5_combout\);

-- Location: FF_X63_Y48_N1
\inst6|PR_PC_S2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(26));

-- Location: LCCOMB_X70_Y52_N12
\inst6|PR_DATA_1_S2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~29_combout\ = (\inst6|PR_DATA_1_S2~28_combout\ & (((\inst6|myreg|Mux5~3_combout\) # (!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~28_combout\ & (\inst6|myreg|Mux5~0_combout\ & (\inst6|PR_INSTRUCTION\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~28_combout\,
	datab => \inst6|myreg|Mux5~0_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux5~3_combout\,
	combout => \inst6|PR_DATA_1_S2~29_combout\);

-- Location: LCCOMB_X63_Y48_N20
\inst6|PR_DATA_1_S2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~30_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~27_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~27_combout\,
	datab => \inst6|PR_INSTRUCTION\(17),
	datac => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datad => \inst6|PR_DATA_1_S2~29_combout\,
	combout => \inst6|PR_DATA_1_S2~30_combout\);

-- Location: FF_X63_Y48_N21
\inst6|PR_DATA_1_S2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(26));

-- Location: LCCOMB_X63_Y48_N18
\inst6|oparand1_mux_haz|RESULT[26]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[26]~10_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|PR_ALU_OUT_S3\(26))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_DATA_1_S2\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(26),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datad => \inst6|PR_DATA_1_S2\(26),
	combout => \inst6|oparand1_mux_haz|RESULT[26]~10_combout\);

-- Location: LCCOMB_X63_Y48_N28
\inst6|oparand1_mux_haz|RESULT[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[26]~11_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|oparand1_mux_haz|RESULT[26]~10_combout\ & (\inst6|REG_WRITE_DATA_S5\(26))) # (!\inst6|oparand1_mux_haz|RESULT[26]~10_combout\ & 
-- ((\inst6|regWriteSelMUX|RESULT[26]~11_combout\))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[26]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(26),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|regWriteSelMUX|RESULT[26]~11_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[26]~10_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[26]~11_combout\);

-- Location: LCCOMB_X63_Y48_N22
\inst6|oparand1_mux|RESULT[26]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[26]~5_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(26))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[26]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S2\(26),
	datac => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[26]~11_combout\,
	combout => \inst6|oparand1_mux|RESULT[26]~5_combout\);

-- Location: LCCOMB_X57_Y51_N4
\inst6|myAlu|ShiftRight0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~23_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[27]~4_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[26]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[27]~4_combout\,
	datac => \inst6|oparand1_mux|RESULT[26]~5_combout\,
	datad => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	combout => \inst6|myAlu|ShiftRight0~23_combout\);

-- Location: LCCOMB_X57_Y51_N10
\inst6|myAlu|ShiftRight0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~24_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~15_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datab => \inst6|myAlu|ShiftRight0~15_combout\,
	datac => \inst6|myAlu|ShiftRight0~23_combout\,
	combout => \inst6|myAlu|ShiftRight0~24_combout\);

-- Location: LCCOMB_X57_Y51_N2
\inst6|myAlu|ShiftRight0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~39_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~24_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~24_combout\,
	datad => \inst6|myAlu|ShiftRight0~38_combout\,
	combout => \inst6|myAlu|ShiftRight0~39_combout\);

-- Location: LCCOMB_X57_Y51_N14
\inst6|myAlu|ShiftRight0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~41_combout\ = (\inst6|oparand2_mux|RESULT[3]~28_combout\ & (\inst6|myAlu|ShiftRight0~40_combout\ & (!\inst6|oparand2_mux|RESULT[2]~29_combout\))) # (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & 
-- (((\inst6|myAlu|ShiftRight0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~40_combout\,
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datad => \inst6|myAlu|ShiftRight0~39_combout\,
	combout => \inst6|myAlu|ShiftRight0~41_combout\);

-- Location: LCCOMB_X58_Y53_N28
\inst6|myAlu|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux9~0_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand1_mux|RESULT[22]~9_combout\ & \inst6|oparand2_mux|RESULT[22]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|oparand1_mux|RESULT[22]~9_combout\,
	datad => \inst6|oparand2_mux|RESULT[22]~9_combout\,
	combout => \inst6|myAlu|Mux9~0_combout\);

-- Location: LCCOMB_X58_Y53_N18
\inst6|myAlu|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux9~1_combout\ = (\inst6|PR_ALU_SELECT\(0) & ((\inst6|myAlu|Mux9~0_combout\) # ((\inst6|myAlu|Mux0~3_combout\ & \inst6|myAlu|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|myAlu|Mux0~3_combout\,
	datac => \inst6|myAlu|ShiftRight0~41_combout\,
	datad => \inst6|myAlu|Mux9~0_combout\,
	combout => \inst6|myAlu|Mux9~1_combout\);

-- Location: LCCOMB_X59_Y50_N12
\inst6|myAlu|INTER_ADD[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[22]~44_combout\ = ((\inst6|oparand2_mux|RESULT[22]~9_combout\ $ (\inst6|oparand1_mux|RESULT[22]~9_combout\ $ (!\inst6|myAlu|INTER_ADD[21]~43\)))) # (GND)
-- \inst6|myAlu|INTER_ADD[22]~45\ = CARRY((\inst6|oparand2_mux|RESULT[22]~9_combout\ & ((\inst6|oparand1_mux|RESULT[22]~9_combout\) # (!\inst6|myAlu|INTER_ADD[21]~43\))) # (!\inst6|oparand2_mux|RESULT[22]~9_combout\ & 
-- (\inst6|oparand1_mux|RESULT[22]~9_combout\ & !\inst6|myAlu|INTER_ADD[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[22]~9_combout\,
	datab => \inst6|oparand1_mux|RESULT[22]~9_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[21]~43\,
	combout => \inst6|myAlu|INTER_ADD[22]~44_combout\,
	cout => \inst6|myAlu|INTER_ADD[22]~45\);

-- Location: LCCOMB_X58_Y53_N22
\inst6|muxjump|RESULT[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|muxjump|RESULT[22]~4_combout\ = (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux9~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[22]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux0~2_combout\,
	datab => \inst6|myAlu|Mux9~1_combout\,
	datac => \inst6|myAlu|INTER_ADD[22]~44_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|muxjump|RESULT[22]~4_combout\);

-- Location: LCCOMB_X58_Y53_N24
\inst6|PR_PC_S1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~9_combout\ = (\reset~input_o\ & ((\inst6|muxjump|RESULT[22]~4_combout\) # ((\inst6|PC_PLUS_4\(22) & \inst6|myBranchSelect|MUX_OUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(22),
	datab => \reset~input_o\,
	datac => \inst6|muxjump|RESULT[22]~4_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~9_combout\);

-- Location: FF_X58_Y53_N25
\inst6|PR_PC_S1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(22));

-- Location: LCCOMB_X62_Y48_N8
\inst6|PR_PC_S2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~9_combout\ = (\inst6|PR_PC_S1\(22) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_PC_S1\(22),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S2~9_combout\);

-- Location: FF_X62_Y48_N9
\inst6|PR_PC_S2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(22));

-- Location: LCCOMB_X66_Y48_N2
\inst6|PR_PC_S3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~9_combout\ = (\inst6|PR_PC_S2\(22) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S2\(22),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S3~9_combout\);

-- Location: FF_X66_Y48_N3
\inst6|PR_PC_S3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(22));

-- Location: LCCOMB_X66_Y48_N8
\inst6|PR_PC_S4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~9_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(22),
	combout => \inst6|PR_PC_S4~9_combout\);

-- Location: FF_X65_Y48_N23
\inst6|PR_PC_S4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(22));

-- Location: LCCOMB_X65_Y48_N26
\inst6|PR_DATA_2_S3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~9_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[22]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[22]~19_combout\,
	combout => \inst6|PR_DATA_2_S3~9_combout\);

-- Location: FF_X65_Y48_N27
\inst6|PR_DATA_2_S3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(22));

-- Location: LCCOMB_X65_Y47_N4
\inst2|memory_array~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~81_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(22)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datab => \inst6|PR_DATA_2_S3\(22),
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_CACHE_OUT\(22),
	combout => \inst2|memory_array~81_combout\);

-- Location: FF_X68_Y42_N11
\inst2|memory_array[134][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[134][6]~q\);

-- Location: LCCOMB_X68_Y42_N24
\inst2|memory_array[142][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[142][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[142][6]~feeder_combout\);

-- Location: FF_X68_Y42_N25
\inst2|memory_array[142][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[142][6]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[142][6]~q\);

-- Location: LCCOMB_X68_Y42_N10
\inst2|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~2_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[142][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[134][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[134][6]~q\,
	datad => \inst2|memory_array[142][6]~q\,
	combout => \inst2|Mux17~2_combout\);

-- Location: FF_X67_Y40_N23
\inst2|memory_array[174][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[174][6]~q\);

-- Location: LCCOMB_X67_Y40_N22
\inst2|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~3_combout\ = (\inst2|Mux17~2_combout\ & (((\inst2|memory_array[174][6]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux17~2_combout\ & (\inst2|memory_array[166][6]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[166][6]~q\,
	datab => \inst2|Mux17~2_combout\,
	datac => \inst2|memory_array[174][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux17~3_combout\);

-- Location: LCCOMB_X67_Y40_N20
\inst2|Mux17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~6_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux17~3_combout\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~5_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux17~3_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux17~6_combout\);

-- Location: LCCOMB_X55_Y45_N12
\inst2|memory_array[190][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[190][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[190][6]~feeder_combout\);

-- Location: FF_X55_Y45_N13
\inst2|memory_array[190][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[190][6]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[190][6]~q\);

-- Location: FF_X63_Y45_N5
\inst2|memory_array[182][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[182][6]~q\);

-- Location: FF_X68_Y45_N3
\inst2|memory_array[150][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[150][6]~q\);

-- Location: LCCOMB_X68_Y45_N12
\inst2|memory_array[158][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[158][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[158][6]~feeder_combout\);

-- Location: FF_X68_Y45_N13
\inst2|memory_array[158][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[158][6]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[158][6]~q\);

-- Location: LCCOMB_X68_Y45_N2
\inst2|Mux17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~7_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[158][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[150][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[150][6]~q\,
	datad => \inst2|memory_array[158][6]~q\,
	combout => \inst2|Mux17~7_combout\);

-- Location: LCCOMB_X63_Y45_N4
\inst2|Mux17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~8_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux17~7_combout\ & (\inst2|memory_array[190][6]~q\)) # (!\inst2|Mux17~7_combout\ & ((\inst2|memory_array[182][6]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[190][6]~q\,
	datac => \inst2|memory_array[182][6]~q\,
	datad => \inst2|Mux17~7_combout\,
	combout => \inst2|Mux17~8_combout\);

-- Location: LCCOMB_X63_Y44_N28
\inst2|Mux17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~9_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux17~6_combout\ & ((\inst2|Mux17~8_combout\))) # (!\inst2|Mux17~6_combout\ & (\inst2|Mux17~1_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~1_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux17~6_combout\,
	datad => \inst2|Mux17~8_combout\,
	combout => \inst2|Mux17~9_combout\);

-- Location: FF_X54_Y44_N7
\inst2|memory_array[54][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[54][6]~q\);

-- Location: LCCOMB_X54_Y44_N28
\inst2|memory_array[22][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[22][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[22][6]~feeder_combout\);

-- Location: FF_X54_Y44_N29
\inst2|memory_array[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[22][6]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[22][6]~q\);

-- Location: FF_X53_Y44_N21
\inst2|memory_array[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[6][6]~q\);

-- Location: LCCOMB_X53_Y44_N20
\inst2|Mux17~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~20_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[22][6]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[6][6]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[22][6]~q\,
	datac => \inst2|memory_array[6][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux17~20_combout\);

-- Location: LCCOMB_X54_Y44_N6
\inst2|Mux17~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~21_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux17~20_combout\ & ((\inst2|memory_array[54][6]~q\))) # (!\inst2|Mux17~20_combout\ & (\inst2|memory_array[38][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux17~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[38][6]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[54][6]~q\,
	datad => \inst2|Mux17~20_combout\,
	combout => \inst2|Mux17~21_combout\);

-- Location: LCCOMB_X54_Y47_N8
\inst2|memory_array[46][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[46][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[46][6]~feeder_combout\);

-- Location: FF_X54_Y47_N9
\inst2|memory_array[46][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[46][6]~feeder_combout\,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[46][6]~q\);

-- Location: FF_X54_Y47_N3
\inst2|memory_array[62][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[62][6]~q\);

-- Location: LCCOMB_X54_Y47_N2
\inst2|Mux17~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~28_combout\ = (\inst2|Mux17~27_combout\ & (((\inst2|memory_array[62][6]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux17~27_combout\ & (\inst2|memory_array[46][6]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~27_combout\,
	datab => \inst2|memory_array[46][6]~q\,
	datac => \inst2|memory_array[62][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux17~28_combout\);

-- Location: LCCOMB_X55_Y46_N4
\inst2|Mux17~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~29_combout\ = (\inst2|Mux17~26_combout\ & (((\inst2|Mux17~28_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2)))) # (!\inst2|Mux17~26_combout\ & (\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux17~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~26_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux17~21_combout\,
	datad => \inst2|Mux17~28_combout\,
	combout => \inst2|Mux17~29_combout\);

-- Location: FF_X57_Y42_N9
\inst2|memory_array[126][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[126][6]~q\);

-- Location: LCCOMB_X57_Y42_N18
\inst2|memory_array[122][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[122][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[122][6]~feeder_combout\);

-- Location: FF_X57_Y42_N19
\inst2|memory_array[122][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[122][6]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[122][6]~q\);

-- Location: LCCOMB_X57_Y42_N8
\inst2|Mux17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~18_combout\ = (\inst2|Mux17~17_combout\ & (((\inst2|memory_array[126][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux17~17_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[122][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~17_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[126][6]~q\,
	datad => \inst2|memory_array[122][6]~q\,
	combout => \inst2|Mux17~18_combout\);

-- Location: LCCOMB_X55_Y42_N0
\inst2|memory_array[106][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[106][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[106][6]~feeder_combout\);

-- Location: FF_X55_Y42_N1
\inst2|memory_array[106][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[106][6]~feeder_combout\,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[106][6]~q\);

-- Location: FF_X55_Y42_N7
\inst2|memory_array[110][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[110][6]~q\);

-- Location: LCCOMB_X55_Y38_N28
\inst2|memory_array[78][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[78][6]~feeder_combout\ = \inst2|memory_array~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~81_combout\,
	combout => \inst2|memory_array[78][6]~feeder_combout\);

-- Location: FF_X55_Y38_N29
\inst2|memory_array[78][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[78][6]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[78][6]~q\);

-- Location: FF_X55_Y38_N23
\inst2|memory_array[74][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~81_combout\,
	sload => VCC,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[74][6]~q\);

-- Location: LCCOMB_X55_Y38_N22
\inst2|Mux17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~10_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[78][6]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[74][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[78][6]~q\,
	datac => \inst2|memory_array[74][6]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux17~10_combout\);

-- Location: LCCOMB_X55_Y42_N6
\inst2|Mux17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~11_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux17~10_combout\ & ((\inst2|memory_array[110][6]~q\))) # (!\inst2|Mux17~10_combout\ & (\inst2|memory_array[106][6]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[106][6]~q\,
	datac => \inst2|memory_array[110][6]~q\,
	datad => \inst2|Mux17~10_combout\,
	combout => \inst2|Mux17~11_combout\);

-- Location: LCCOMB_X56_Y46_N10
\inst2|Mux17~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~19_combout\ = (\inst2|Mux17~16_combout\ & ((\inst2|Mux17~18_combout\) # ((!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux17~16_combout\ & (((\inst6|PR_ALU_OUT_S3\(3) & \inst2|Mux17~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~16_combout\,
	datab => \inst2|Mux17~18_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux17~11_combout\,
	combout => \inst2|Mux17~19_combout\);

-- Location: LCCOMB_X56_Y46_N12
\inst2|Mux17~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~30_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7)) # ((\inst2|Mux17~19_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux17~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|Mux17~29_combout\,
	datad => \inst2|Mux17~19_combout\,
	combout => \inst2|Mux17~30_combout\);

-- Location: LCCOMB_X63_Y44_N12
\inst2|Mux17~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux17~41_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux17~30_combout\ & (\inst2|Mux17~40_combout\)) # (!\inst2|Mux17~30_combout\ & ((\inst2|Mux17~9_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux17~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux17~40_combout\,
	datab => \inst2|Mux17~9_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(7),
	datad => \inst2|Mux17~30_combout\,
	combout => \inst2|Mux17~41_combout\);

-- Location: FF_X63_Y44_N13
\inst2|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux17~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(22));

-- Location: LCCOMB_X65_Y48_N28
\inst6|PR_DATA_CACHE_OUT~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~9_combout\ = (\reset~input_o\ & \inst2|readdata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|readdata\(22),
	combout => \inst6|PR_DATA_CACHE_OUT~9_combout\);

-- Location: FF_X65_Y48_N29
\inst6|PR_DATA_CACHE_OUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(22));

-- Location: LCCOMB_X58_Y50_N10
\inst6|PR_ALU_OUT_S3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~11_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux9~1_combout\) # ((\inst6|myAlu|INTER_ADD[22]~44_combout\ & \inst6|myAlu|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux9~1_combout\,
	datab => \reset~input_o\,
	datac => \inst6|myAlu|INTER_ADD[22]~44_combout\,
	datad => \inst6|myAlu|Mux0~2_combout\,
	combout => \inst6|PR_ALU_OUT_S3~11_combout\);

-- Location: FF_X58_Y50_N11
\inst6|PR_ALU_OUT_S3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(22));

-- Location: LCCOMB_X65_Y48_N14
\inst6|PR_ALU_OUT_S4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~9_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(22),
	combout => \inst6|PR_ALU_OUT_S4~9_combout\);

-- Location: FF_X65_Y48_N11
\inst6|PR_ALU_OUT_S4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(22));

-- Location: LCCOMB_X65_Y48_N10
\inst6|regWriteSelMUX|RESULT[22]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[22]~18_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(22)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(22),
	datac => \inst6|PR_ALU_OUT_S4\(22),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[22]~18_combout\);

-- Location: LCCOMB_X65_Y48_N22
\inst6|regWriteSelMUX|RESULT[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[22]~19_combout\ = (\inst6|regWriteSelMUX|RESULT[22]~18_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(22),
	datad => \inst6|regWriteSelMUX|RESULT[22]~18_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[22]~19_combout\);

-- Location: FF_X62_Y48_N21
\inst6|REG_WRITE_DATA_S5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[22]~19_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(22));

-- Location: LCCOMB_X67_Y51_N28
\inst6|myreg|REGISTERS[6][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][22]~feeder_combout\ = \inst6|myreg|REGISTERS~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~26_combout\,
	combout => \inst6|myreg|REGISTERS[6][22]~feeder_combout\);

-- Location: FF_X67_Y51_N29
\inst6|myreg|REGISTERS[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][22]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][22]~q\);

-- Location: FF_X66_Y51_N3
\inst6|myreg|REGISTERS[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~26_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][22]~q\);

-- Location: LCCOMB_X66_Y51_N2
\inst6|PR_DATA_1_S2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~46_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & (\inst6|myreg|REGISTERS[6][22]~q\)) # (!\inst6|PR_INSTRUCTION\(16) & 
-- ((\inst6|myreg|REGISTERS[4][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[6][22]~q\,
	datac => \inst6|myreg|REGISTERS[4][22]~q\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~46_combout\);

-- Location: FF_X66_Y48_N27
\inst6|myreg|REGISTERS[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~26_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][22]~q\);

-- Location: LCCOMB_X67_Y48_N6
\inst6|myreg|REGISTERS[7][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][22]~feeder_combout\ = \inst6|myreg|REGISTERS~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~26_combout\,
	combout => \inst6|myreg|REGISTERS[7][22]~feeder_combout\);

-- Location: FF_X67_Y48_N7
\inst6|myreg|REGISTERS[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][22]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][22]~q\);

-- Location: LCCOMB_X66_Y48_N26
\inst6|PR_DATA_1_S2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~47_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~46_combout\ & ((\inst6|myreg|REGISTERS[7][22]~q\))) # (!\inst6|PR_DATA_1_S2~46_combout\ & (\inst6|myreg|REGISTERS[5][22]~q\)))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|PR_DATA_1_S2~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_DATA_1_S2~46_combout\,
	datac => \inst6|myreg|REGISTERS[5][22]~q\,
	datad => \inst6|myreg|REGISTERS[7][22]~q\,
	combout => \inst6|PR_DATA_1_S2~47_combout\);

-- Location: FF_X68_Y51_N21
\inst6|myreg|REGISTERS[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~26_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][22]~q\);

-- Location: LCCOMB_X68_Y51_N20
\inst6|myreg|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux9~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][22]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[2][22]~q\,
	combout => \inst6|myreg|Mux9~0_combout\);

-- Location: LCCOMB_X67_Y48_N4
\inst6|PR_DATA_1_S2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~49_combout\ = (\inst6|PR_DATA_1_S2~48_combout\ & ((\inst6|myreg|Mux9~3_combout\) # ((!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~48_combout\ & (((\inst6|PR_INSTRUCTION\(16) & \inst6|myreg|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~48_combout\,
	datab => \inst6|myreg|Mux9~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux9~0_combout\,
	combout => \inst6|PR_DATA_1_S2~49_combout\);

-- Location: LCCOMB_X66_Y48_N28
\inst6|PR_DATA_1_S2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~50_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~47_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(17),
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_DATA_1_S2~47_combout\,
	datad => \inst6|PR_DATA_1_S2~49_combout\,
	combout => \inst6|PR_DATA_1_S2~50_combout\);

-- Location: FF_X62_Y48_N29
\inst6|PR_DATA_1_S2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_1_S2~50_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(22));

-- Location: LCCOMB_X62_Y48_N10
\inst6|oparand1_mux_haz|RESULT[22]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[22]~18_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|PR_ALU_OUT_S3\(22))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_DATA_1_S2\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(22),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|PR_DATA_1_S2\(22),
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[22]~18_combout\);

-- Location: LCCOMB_X62_Y48_N20
\inst6|oparand1_mux_haz|RESULT[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[22]~19_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|oparand1_mux_haz|RESULT[22]~18_combout\ & ((\inst6|REG_WRITE_DATA_S5\(22)))) # (!\inst6|oparand1_mux_haz|RESULT[22]~18_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[22]~19_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[22]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[22]~19_combout\,
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(22),
	datad => \inst6|oparand1_mux_haz|RESULT[22]~18_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[22]~19_combout\);

-- Location: LCCOMB_X62_Y48_N14
\inst6|oparand1_mux|RESULT[22]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[22]~9_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(22))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[22]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(22),
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[22]~19_combout\,
	combout => \inst6|oparand1_mux|RESULT[22]~9_combout\);

-- Location: LCCOMB_X59_Y50_N14
\inst6|myAlu|INTER_ADD[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[23]~46_combout\ = (\inst6|oparand2_mux|RESULT[23]~8_combout\ & ((\inst6|oparand1_mux|RESULT[23]~8_combout\ & (\inst6|myAlu|INTER_ADD[22]~45\ & VCC)) # (!\inst6|oparand1_mux|RESULT[23]~8_combout\ & 
-- (!\inst6|myAlu|INTER_ADD[22]~45\)))) # (!\inst6|oparand2_mux|RESULT[23]~8_combout\ & ((\inst6|oparand1_mux|RESULT[23]~8_combout\ & (!\inst6|myAlu|INTER_ADD[22]~45\)) # (!\inst6|oparand1_mux|RESULT[23]~8_combout\ & ((\inst6|myAlu|INTER_ADD[22]~45\) # 
-- (GND)))))
-- \inst6|myAlu|INTER_ADD[23]~47\ = CARRY((\inst6|oparand2_mux|RESULT[23]~8_combout\ & (!\inst6|oparand1_mux|RESULT[23]~8_combout\ & !\inst6|myAlu|INTER_ADD[22]~45\)) # (!\inst6|oparand2_mux|RESULT[23]~8_combout\ & ((!\inst6|myAlu|INTER_ADD[22]~45\) # 
-- (!\inst6|oparand1_mux|RESULT[23]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[23]~8_combout\,
	datab => \inst6|oparand1_mux|RESULT[23]~8_combout\,
	datad => VCC,
	cin => \inst6|myAlu|INTER_ADD[22]~45\,
	combout => \inst6|myAlu|INTER_ADD[23]~46_combout\,
	cout => \inst6|myAlu|INTER_ADD[23]~47\);

-- Location: LCCOMB_X58_Y53_N4
\inst6|muxjump|RESULT[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|muxjump|RESULT[23]~3_combout\ = (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux8~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[23]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux8~1_combout\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|INTER_ADD[23]~46_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|muxjump|RESULT[23]~3_combout\);

-- Location: LCCOMB_X58_Y53_N10
\inst6|PR_PC_S1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~8_combout\ = (\reset~input_o\ & ((\inst6|muxjump|RESULT[23]~3_combout\) # ((\inst6|PC_PLUS_4\(23) & \inst6|myBranchSelect|MUX_OUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(23),
	datab => \reset~input_o\,
	datac => \inst6|muxjump|RESULT[23]~3_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~8_combout\);

-- Location: FF_X58_Y53_N11
\inst6|PR_PC_S1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(23));

-- Location: LCCOMB_X62_Y48_N30
\inst6|PR_PC_S2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~8_combout\ = (\inst6|PR_PC_S1\(23) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S1\(23),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S2~8_combout\);

-- Location: FF_X62_Y48_N31
\inst6|PR_PC_S2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(23));

-- Location: LCCOMB_X66_Y48_N14
\inst6|PR_PC_S3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~8_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_PC_S2\(23),
	combout => \inst6|PR_PC_S3~8_combout\);

-- Location: FF_X66_Y48_N15
\inst6|PR_PC_S3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(23));

-- Location: LCCOMB_X66_Y48_N20
\inst6|PR_PC_S4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~8_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_PC_S3\(23),
	combout => \inst6|PR_PC_S4~8_combout\);

-- Location: FF_X65_Y48_N13
\inst6|PR_PC_S4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(23));

-- Location: LCCOMB_X65_Y48_N16
\inst6|PR_DATA_2_S3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~8_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[23]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[23]~17_combout\,
	combout => \inst6|PR_DATA_2_S3~8_combout\);

-- Location: FF_X65_Y48_N17
\inst6|PR_DATA_2_S3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(23));

-- Location: LCCOMB_X65_Y47_N30
\inst2|memory_array~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~80_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(23)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datab => \inst6|PR_DATA_2_S3\(23),
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_CACHE_OUT\(23),
	combout => \inst2|memory_array~80_combout\);

-- Location: FF_X62_Y37_N5
\inst2|memory_array[198][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[198][7]~q\);

-- Location: FF_X57_Y37_N17
\inst2|memory_array[70][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[70][7]~q\);

-- Location: LCCOMB_X56_Y37_N12
\inst2|memory_array[86][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[86][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[86][7]~feeder_combout\);

-- Location: FF_X56_Y37_N13
\inst2|memory_array[86][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[86][7]~feeder_combout\,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[86][7]~q\);

-- Location: LCCOMB_X57_Y37_N16
\inst2|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~0_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[86][7]~q\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[70][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[70][7]~q\,
	datad => \inst2|memory_array[86][7]~q\,
	combout => \inst2|Mux16~0_combout\);

-- Location: LCCOMB_X62_Y37_N4
\inst2|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~1_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux16~0_combout\ & (\inst2|memory_array[214][7]~q\)) # (!\inst2|Mux16~0_combout\ & ((\inst2|memory_array[198][7]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[214][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[198][7]~q\,
	datad => \inst2|Mux16~0_combout\,
	combout => \inst2|Mux16~1_combout\);

-- Location: FF_X66_Y38_N23
\inst2|memory_array[210][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[210][7]~q\);

-- Location: FF_X67_Y38_N27
\inst2|memory_array[66][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[65][4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[66][7]~q\);

-- Location: LCCOMB_X67_Y38_N26
\inst2|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~4_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[82][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|memory_array[66][7]~q\ & !\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[82][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|memory_array[66][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux16~4_combout\);

-- Location: LCCOMB_X66_Y38_N22
\inst2|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~5_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux16~4_combout\ & ((\inst2|memory_array[210][7]~q\))) # (!\inst2|Mux16~4_combout\ & (\inst2|memory_array[194][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[194][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|memory_array[210][7]~q\,
	datad => \inst2|Mux16~4_combout\,
	combout => \inst2|Mux16~5_combout\);

-- Location: LCCOMB_X65_Y37_N0
\inst2|memory_array[202][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[202][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[202][7]~feeder_combout\);

-- Location: FF_X65_Y37_N1
\inst2|memory_array[202][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[202][7]~feeder_combout\,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[202][7]~q\);

-- Location: FF_X62_Y39_N3
\inst2|memory_array[218][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[219][1]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[218][7]~q\);

-- Location: LCCOMB_X62_Y39_N2
\inst2|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~3_combout\ = (\inst2|Mux16~2_combout\ & (((\inst2|memory_array[218][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux16~2_combout\ & (\inst2|memory_array[202][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux16~2_combout\,
	datab => \inst2|memory_array[202][7]~q\,
	datac => \inst2|memory_array[218][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux16~3_combout\);

-- Location: LCCOMB_X65_Y40_N2
\inst2|Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst2|Mux16~3_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux16~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux16~5_combout\,
	datad => \inst2|Mux16~3_combout\,
	combout => \inst2|Mux16~6_combout\);

-- Location: LCCOMB_X65_Y40_N16
\inst2|Mux16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~9_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux16~6_combout\ & (\inst2|Mux16~8_combout\)) # (!\inst2|Mux16~6_combout\ & ((\inst2|Mux16~1_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux16~8_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux16~1_combout\,
	datad => \inst2|Mux16~6_combout\,
	combout => \inst2|Mux16~9_combout\);

-- Location: LCCOMB_X65_Y41_N18
\inst2|memory_array[254][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[254][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[254][7]~feeder_combout\);

-- Location: FF_X65_Y41_N19
\inst2|memory_array[254][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[254][7]~feeder_combout\,
	ena => \inst2|memory_array[255][0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[254][7]~q\);

-- Location: FF_X65_Y44_N17
\inst2|memory_array[246][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[246][7]~q\);

-- Location: FF_X60_Y42_N11
\inst2|memory_array[118][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[116][3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[118][7]~q\);

-- Location: LCCOMB_X58_Y39_N22
\inst2|memory_array[126][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[126][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[126][7]~feeder_combout\);

-- Location: FF_X58_Y39_N23
\inst2|memory_array[126][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[126][7]~feeder_combout\,
	ena => \inst2|memory_array[125][0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[126][7]~q\);

-- Location: LCCOMB_X60_Y42_N10
\inst2|Mux16~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~38_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (\inst6|PR_ALU_OUT_S3\(3))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[126][7]~q\))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[118][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[118][7]~q\,
	datad => \inst2|memory_array[126][7]~q\,
	combout => \inst2|Mux16~38_combout\);

-- Location: LCCOMB_X65_Y44_N16
\inst2|Mux16~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~39_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux16~38_combout\ & (\inst2|memory_array[254][7]~q\)) # (!\inst2|Mux16~38_combout\ & ((\inst2|memory_array[246][7]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(7) & (((\inst2|Mux16~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[254][7]~q\,
	datac => \inst2|memory_array[246][7]~q\,
	datad => \inst2|Mux16~38_combout\,
	combout => \inst2|Mux16~39_combout\);

-- Location: LCCOMB_X58_Y43_N2
\inst2|memory_array[122][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[122][7]~feeder_combout\ = \inst2|memory_array~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~80_combout\,
	combout => \inst2|memory_array[122][7]~feeder_combout\);

-- Location: FF_X58_Y43_N3
\inst2|memory_array[122][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[122][7]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[122][7]~q\);

-- Location: FF_X58_Y43_N9
\inst2|memory_array[114][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[113][2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[114][7]~q\);

-- Location: LCCOMB_X58_Y43_N8
\inst2|Mux16~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~31_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[122][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[114][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst2|memory_array[122][7]~q\,
	datac => \inst2|memory_array[114][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux16~31_combout\);

-- Location: FF_X65_Y44_N27
\inst2|memory_array[242][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~80_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[242][7]~q\);

-- Location: LCCOMB_X65_Y44_N26
\inst2|Mux16~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~32_combout\ = (\inst2|Mux16~31_combout\ & ((\inst2|memory_array[250][7]~q\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux16~31_combout\ & (((\inst2|memory_array[242][7]~q\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[250][7]~q\,
	datab => \inst2|Mux16~31_combout\,
	datac => \inst2|memory_array[242][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux16~32_combout\);

-- Location: LCCOMB_X65_Y40_N4
\inst2|Mux16~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~40_combout\ = (\inst2|Mux16~37_combout\ & ((\inst2|Mux16~39_combout\) # ((!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux16~37_combout\ & (((\inst6|PR_ALU_OUT_S3\(4) & \inst2|Mux16~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux16~37_combout\,
	datab => \inst2|Mux16~39_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux16~32_combout\,
	combout => \inst2|Mux16~40_combout\);

-- Location: LCCOMB_X65_Y40_N10
\inst2|Mux16~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux16~41_combout\ = (\inst2|Mux16~30_combout\ & (((\inst2|Mux16~40_combout\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux16~30_combout\ & (\inst2|Mux16~9_combout\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux16~30_combout\,
	datab => \inst2|Mux16~9_combout\,
	datac => \inst2|Mux16~40_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux16~41_combout\);

-- Location: FF_X65_Y40_N11
\inst2|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux16~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(23));

-- Location: LCCOMB_X65_Y48_N2
\inst6|PR_DATA_CACHE_OUT~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~8_combout\ = (\reset~input_o\ & \inst2|readdata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst2|readdata\(23),
	combout => \inst6|PR_DATA_CACHE_OUT~8_combout\);

-- Location: FF_X65_Y48_N3
\inst6|PR_DATA_CACHE_OUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(23));

-- Location: LCCOMB_X65_Y48_N4
\inst6|PR_ALU_OUT_S4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~8_combout\ = (\inst6|PR_ALU_OUT_S3\(23) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_OUT_S3\(23),
	datac => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S4~8_combout\);

-- Location: FF_X65_Y48_N21
\inst6|PR_ALU_OUT_S4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(23));

-- Location: LCCOMB_X65_Y48_N20
\inst6|regWriteSelMUX|RESULT[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[23]~16_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(23)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(23),
	datac => \inst6|PR_ALU_OUT_S4\(23),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[23]~16_combout\);

-- Location: LCCOMB_X65_Y48_N12
\inst6|regWriteSelMUX|RESULT[23]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[23]~17_combout\ = (\inst6|regWriteSelMUX|RESULT[23]~16_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(23),
	datad => \inst6|regWriteSelMUX|RESULT[23]~16_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[23]~17_combout\);

-- Location: FF_X62_Y48_N13
\inst6|REG_WRITE_DATA_S5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[23]~17_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(23));

-- Location: LCCOMB_X62_Y48_N18
\inst6|oparand1_mux_haz|RESULT[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[23]~16_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|regWriteSelMUX|RESULT[23]~17_combout\) # (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (\inst6|PR_DATA_1_S2\(23) & ((!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(23),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|regWriteSelMUX|RESULT[23]~17_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[23]~16_combout\);

-- Location: LCCOMB_X62_Y48_N2
\inst6|oparand1_mux_haz|RESULT[23]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[23]~17_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[23]~16_combout\ & ((\inst6|REG_WRITE_DATA_S5\(23)))) # (!\inst6|oparand1_mux_haz|RESULT[23]~16_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(23))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[23]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(23),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(23),
	datad => \inst6|oparand1_mux_haz|RESULT[23]~16_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[23]~17_combout\);

-- Location: LCCOMB_X62_Y48_N28
\inst6|oparand1_mux|RESULT[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[23]~8_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(23))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[23]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(23),
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[23]~17_combout\,
	combout => \inst6|oparand1_mux|RESULT[23]~8_combout\);

-- Location: LCCOMB_X58_Y51_N2
\inst6|myAlu|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux7~4_combout\ = (\inst6|PR_ALU_SELECT\(0) & (((\inst6|myAlu|Mux7~3_combout\)))) # (!\inst6|PR_ALU_SELECT\(0) & (!\inst6|PR_ALU_SELECT\(1) & ((\inst6|myAlu|INTER_ADD[24]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|myAlu|Mux7~3_combout\,
	datad => \inst6|myAlu|INTER_ADD[24]~48_combout\,
	combout => \inst6|myAlu|Mux7~4_combout\);

-- Location: LCCOMB_X58_Y51_N6
\inst6|PC[24]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[24]~23_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(24))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux7~4_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(24),
	datab => \reset~input_o\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux7~4_combout\,
	combout => \inst6|PC[24]~23_combout\);

-- Location: LCCOMB_X58_Y53_N8
\inst6|PC[22]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[22]~50_combout\ = (\inst6|myAlu|Mux9~1_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & (!\inst6|PR_ALU_SELECT\(0) & \inst6|myAlu|INTER_ADD[22]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|myAlu|INTER_ADD[22]~44_combout\,
	datad => \inst6|myAlu|Mux9~1_combout\,
	combout => \inst6|PC[22]~50_combout\);

-- Location: LCCOMB_X58_Y53_N12
\inst6|PC[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[22]~25_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(22))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|PC[22]~50_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(22),
	datab => \reset~input_o\,
	datac => \inst6|PC[22]~50_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[22]~25_combout\);

-- Location: LCCOMB_X57_Y53_N8
\inst6|PC_PLUS_4[21]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[21]~65_combout\ = (\inst6|PC[21]~26_combout\ & (\inst6|PC_PLUS_4[20]~64\ $ (GND))) # (!\inst6|PC[21]~26_combout\ & (!\inst6|PC_PLUS_4[20]~64\ & VCC))
-- \inst6|PC_PLUS_4[21]~66\ = CARRY((\inst6|PC[21]~26_combout\ & !\inst6|PC_PLUS_4[20]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[21]~26_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[20]~64\,
	combout => \inst6|PC_PLUS_4[21]~65_combout\,
	cout => \inst6|PC_PLUS_4[21]~66\);

-- Location: LCCOMB_X57_Y53_N12
\inst6|PC_PLUS_4[23]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[23]~69_combout\ = (\inst6|PC[23]~24_combout\ & (\inst6|PC_PLUS_4[22]~68\ $ (GND))) # (!\inst6|PC[23]~24_combout\ & (!\inst6|PC_PLUS_4[22]~68\ & VCC))
-- \inst6|PC_PLUS_4[23]~70\ = CARRY((\inst6|PC[23]~24_combout\ & !\inst6|PC_PLUS_4[22]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[23]~24_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[22]~68\,
	combout => \inst6|PC_PLUS_4[23]~69_combout\,
	cout => \inst6|PC_PLUS_4[23]~70\);

-- Location: LCCOMB_X57_Y53_N18
\inst6|PC_PLUS_4[26]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[26]~75_combout\ = (\inst6|PC[26]~21_combout\ & (!\inst6|PC_PLUS_4[25]~74\)) # (!\inst6|PC[26]~21_combout\ & ((\inst6|PC_PLUS_4[25]~74\) # (GND)))
-- \inst6|PC_PLUS_4[26]~76\ = CARRY((!\inst6|PC_PLUS_4[25]~74\) # (!\inst6|PC[26]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PC[26]~21_combout\,
	datad => VCC,
	cin => \inst6|PC_PLUS_4[25]~74\,
	combout => \inst6|PC_PLUS_4[26]~75_combout\,
	cout => \inst6|PC_PLUS_4[26]~76\);

-- Location: FF_X57_Y53_N19
\inst6|PC_PLUS_4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[26]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(26));

-- Location: LCCOMB_X57_Y50_N0
\inst6|PC[26]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[26]~21_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(26))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux5~4_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(26),
	datac => \inst6|myAlu|Mux5~4_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[26]~21_combout\);

-- Location: FF_X57_Y53_N21
\inst6|PC_PLUS_4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[27]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(27));

-- Location: LCCOMB_X58_Y53_N0
\inst6|PR_PC_S1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~4_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|PC_PLUS_4\(27)))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|myAlu|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux4~5_combout\,
	datab => \inst6|PC_PLUS_4\(27),
	datac => \reset~input_o\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~4_combout\);

-- Location: FF_X58_Y53_N1
\inst6|PR_PC_S1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(27));

-- Location: LCCOMB_X58_Y51_N16
\inst6|PR_PC_S2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~4_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(27),
	combout => \inst6|PR_PC_S2~4_combout\);

-- Location: FF_X63_Y51_N13
\inst6|PR_PC_S2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(27));

-- Location: LCCOMB_X56_Y49_N16
\inst6|PR_PC_S3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~4_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S2\(27),
	combout => \inst6|PR_PC_S3~4_combout\);

-- Location: FF_X56_Y49_N17
\inst6|PR_PC_S3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(27));

-- Location: LCCOMB_X56_Y49_N2
\inst6|PR_PC_S4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~4_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(27),
	combout => \inst6|PR_PC_S4~4_combout\);

-- Location: FF_X63_Y51_N23
\inst6|PR_PC_S4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(27));

-- Location: LCCOMB_X63_Y51_N22
\inst6|regWriteSelMUX|RESULT[27]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[27]~9_combout\ = (\inst6|regWriteSelMUX|RESULT[27]~8_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_PC_S4\(27) & \inst6|PR_REG_WRITE_SELECT_S4\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[27]~8_combout\,
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(27),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[27]~9_combout\);

-- Location: FF_X63_Y51_N29
\inst6|REG_WRITE_DATA_S5[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[27]~9_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(27));

-- Location: FF_X69_Y52_N25
\inst6|myreg|REGISTERS[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~21_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][27]~q\);

-- Location: LCCOMB_X69_Y52_N24
\inst6|myreg|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux4~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][27]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][27]~q\,
	combout => \inst6|myreg|Mux4~3_combout\);

-- Location: FF_X70_Y52_N11
\inst6|myreg|REGISTERS[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~21_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][27]~q\);

-- Location: LCCOMB_X70_Y52_N10
\inst6|myreg|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux4~2_combout\ = (\inst6|myreg|REGISTERS[0][27]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[0][27]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux4~2_combout\);

-- Location: FF_X69_Y52_N17
\inst6|myreg|REGISTERS[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~21_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][27]~q\);

-- Location: LCCOMB_X69_Y52_N16
\inst6|myreg|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux4~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][27]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][27]~q\,
	combout => \inst6|myreg|Mux4~1_combout\);

-- Location: LCCOMB_X69_Y52_N12
\inst6|PR_DATA_2_S2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~12_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20) & ((\inst6|myreg|Mux4~1_combout\))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (\inst6|myreg|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|myreg|Mux4~2_combout\,
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux4~1_combout\,
	combout => \inst6|PR_DATA_2_S2~12_combout\);

-- Location: LCCOMB_X69_Y52_N6
\inst6|PR_DATA_2_S2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~13_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_DATA_2_S2~12_combout\ & ((\inst6|myreg|Mux4~3_combout\))) # (!\inst6|PR_DATA_2_S2~12_combout\ & (\inst6|myreg|Mux4~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (((\inst6|PR_DATA_2_S2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux4~0_combout\,
	datab => \inst6|myreg|Mux4~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|PR_DATA_2_S2~12_combout\,
	combout => \inst6|PR_DATA_2_S2~13_combout\);

-- Location: LCCOMB_X68_Y52_N8
\inst6|PR_DATA_2_S2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~14_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~13_combout\,
	combout => \inst6|PR_DATA_2_S2~14_combout\);

-- Location: FF_X63_Y51_N21
\inst6|PR_DATA_2_S2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(27));

-- Location: LCCOMB_X63_Y51_N20
\inst6|oparand2_mux_haz|RESULT[27]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[27]~8_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|regWriteSelMUX|RESULT[27]~9_combout\) # ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|PR_DATA_2_S2\(27) & !\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[27]~9_combout\,
	datac => \inst6|PR_DATA_2_S2\(27),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[27]~8_combout\);

-- Location: LCCOMB_X63_Y51_N28
\inst6|oparand2_mux_haz|RESULT[27]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[27]~9_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|oparand2_mux_haz|RESULT[27]~8_combout\ & ((\inst6|REG_WRITE_DATA_S5\(27)))) # (!\inst6|oparand2_mux_haz|RESULT[27]~8_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(27))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[27]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(27),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(27),
	datad => \inst6|oparand2_mux_haz|RESULT[27]~8_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[27]~9_combout\);

-- Location: LCCOMB_X63_Y51_N12
\inst6|oparand2_mux|RESULT[27]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[27]~4_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(22))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[27]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_IMMEDIATE_SELECT_OUT\(22),
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datad => \inst6|oparand2_mux_haz|RESULT[27]~9_combout\,
	combout => \inst6|oparand2_mux|RESULT[27]~4_combout\);

-- Location: LCCOMB_X57_Y49_N20
\inst6|PR_ALU_OUT_S3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~5_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux3~1_combout\) # ((\inst6|myAlu|INTER_ADD[28]~56_combout\ & \inst6|myAlu|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux3~1_combout\,
	datab => \reset~input_o\,
	datac => \inst6|myAlu|INTER_ADD[28]~56_combout\,
	datad => \inst6|myAlu|Mux0~2_combout\,
	combout => \inst6|PR_ALU_OUT_S3~5_combout\);

-- Location: FF_X57_Y49_N21
\inst6|PR_ALU_OUT_S3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(28));

-- Location: LCCOMB_X57_Y49_N16
\inst2|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~6_combout\ = (\inst6|PR_ALU_OUT_S3\(31)) # ((\inst6|PR_ALU_OUT_S3\(28)) # ((\inst6|PR_ALU_OUT_S3\(30)) # (\inst6|PR_ALU_OUT_S3\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(31),
	datab => \inst6|PR_ALU_OUT_S3\(28),
	datac => \inst6|PR_ALU_OUT_S3\(30),
	datad => \inst6|PR_ALU_OUT_S3\(29),
	combout => \inst2|LessThan0~6_combout\);

-- Location: LCCOMB_X58_Y50_N28
\inst2|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~3_combout\ = (\inst6|PR_ALU_OUT_S3\(20)) # ((\inst6|PR_ALU_OUT_S3\(23)) # ((\inst6|PR_ALU_OUT_S3\(22)) # (\inst6|PR_ALU_OUT_S3\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(20),
	datab => \inst6|PR_ALU_OUT_S3\(23),
	datac => \inst6|PR_ALU_OUT_S3\(22),
	datad => \inst6|PR_ALU_OUT_S3\(21),
	combout => \inst2|LessThan0~3_combout\);

-- Location: LCCOMB_X61_Y55_N28
\inst2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~1_combout\ = (\inst6|PR_ALU_OUT_S3\(12)) # ((\inst6|PR_ALU_OUT_S3\(13)) # ((\inst6|PR_ALU_OUT_S3\(15)) # (\inst6|PR_ALU_OUT_S3\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(12),
	datab => \inst6|PR_ALU_OUT_S3\(13),
	datac => \inst6|PR_ALU_OUT_S3\(15),
	datad => \inst6|PR_ALU_OUT_S3\(14),
	combout => \inst2|LessThan0~1_combout\);

-- Location: LCCOMB_X56_Y53_N22
\inst2|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~2_combout\ = (\inst6|PR_ALU_OUT_S3\(18)) # ((\inst6|PR_ALU_OUT_S3\(19)) # ((\inst6|PR_ALU_OUT_S3\(17)) # (\inst6|PR_ALU_OUT_S3\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(18),
	datab => \inst6|PR_ALU_OUT_S3\(19),
	datac => \inst6|PR_ALU_OUT_S3\(17),
	datad => \inst6|PR_ALU_OUT_S3\(16),
	combout => \inst2|LessThan0~2_combout\);

-- Location: LCCOMB_X63_Y53_N24
\inst2|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~4_combout\ = (\inst2|LessThan0~0_combout\) # ((\inst2|LessThan0~3_combout\) # ((\inst2|LessThan0~1_combout\) # (\inst2|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|LessThan0~0_combout\,
	datab => \inst2|LessThan0~3_combout\,
	datac => \inst2|LessThan0~1_combout\,
	datad => \inst2|LessThan0~2_combout\,
	combout => \inst2|LessThan0~4_combout\);

-- Location: LCCOMB_X62_Y44_N14
\inst2|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|LessThan0~7_combout\ = (\inst2|LessThan0~5_combout\) # ((\inst2|LessThan0~6_combout\) # (\inst2|LessThan0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|LessThan0~5_combout\,
	datac => \inst2|LessThan0~6_combout\,
	datad => \inst2|LessThan0~4_combout\,
	combout => \inst2|LessThan0~7_combout\);

-- Location: LCCOMB_X58_Y44_N24
\inst2|Decoder3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Decoder3~1_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (!\inst6|PR_ALU_OUT_S3\(2) & (\inst6|PR_ALU_OUT_S3\(3) & !\inst2|LessThan0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|LessThan0~7_combout\,
	combout => \inst2|Decoder3~1_combout\);

-- Location: LCCOMB_X59_Y41_N10
\inst2|memory_array[186][3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[186][3]~6_combout\ = ((!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[169][0]~1_combout\ & \inst2|Decoder3~1_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[169][0]~1_combout\,
	datad => \inst2|Decoder3~1_combout\,
	combout => \inst2|memory_array[186][3]~6_combout\);

-- Location: FF_X65_Y45_N9
\inst2|memory_array[187][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[187][7]~feeder_combout\,
	ena => \inst2|memory_array[186][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[187][7]~q\);

-- Location: FF_X67_Y42_N1
\inst2|memory_array[171][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[171][7]~q\);

-- Location: LCCOMB_X67_Y42_N0
\inst2|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~1_combout\ = (\inst2|Mux24~0_combout\ & ((\inst2|memory_array[187][7]~q\) # ((!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux24~0_combout\ & (((\inst2|memory_array[171][7]~q\ & \inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux24~0_combout\,
	datab => \inst2|memory_array[187][7]~q\,
	datac => \inst2|memory_array[171][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux24~1_combout\);

-- Location: LCCOMB_X65_Y43_N12
\inst2|memory_array[167][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[167][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[167][7]~feeder_combout\);

-- Location: FF_X65_Y43_N13
\inst2|memory_array[167][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[167][7]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[167][7]~q\);

-- Location: FF_X61_Y43_N29
\inst2|memory_array[183][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[183][7]~q\);

-- Location: LCCOMB_X68_Y45_N24
\inst2|memory_array[151][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[151][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[151][7]~feeder_combout\);

-- Location: FF_X68_Y45_N25
\inst2|memory_array[151][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[151][7]~feeder_combout\,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[151][7]~q\);

-- Location: FF_X68_Y43_N25
\inst2|memory_array[135][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[135][7]~q\);

-- Location: LCCOMB_X68_Y43_N24
\inst2|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~2_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|memory_array[151][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|memory_array[135][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[151][7]~q\,
	datac => \inst2|memory_array[135][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux24~2_combout\);

-- Location: LCCOMB_X61_Y43_N28
\inst2|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~3_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux24~2_combout\ & ((\inst2|memory_array[183][7]~q\))) # (!\inst2|Mux24~2_combout\ & (\inst2|memory_array[167][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[167][7]~q\,
	datac => \inst2|memory_array[183][7]~q\,
	datad => \inst2|Mux24~2_combout\,
	combout => \inst2|Mux24~3_combout\);

-- Location: LCCOMB_X62_Y43_N24
\inst2|Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~6_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux24~3_combout\))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux24~5_combout\,
	datab => \inst2|Mux24~3_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux24~6_combout\);

-- Location: LCCOMB_X62_Y43_N2
\inst2|Mux24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~9_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux24~6_combout\ & (\inst2|Mux24~8_combout\)) # (!\inst2|Mux24~6_combout\ & ((\inst2|Mux24~1_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux24~8_combout\,
	datab => \inst2|Mux24~1_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux24~6_combout\,
	combout => \inst2|Mux24~9_combout\);

-- Location: FF_X54_Y47_N17
\inst2|memory_array[47][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[47][7]~q\);

-- Location: FF_X53_Y44_N19
\inst2|memory_array[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[6][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[7][7]~q\);

-- Location: LCCOMB_X53_Y44_N18
\inst2|Mux24~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~20_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[15][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[7][7]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[15][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[7][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux24~20_combout\);

-- Location: LCCOMB_X54_Y47_N16
\inst2|Mux24~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~21_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux24~20_combout\ & ((\inst2|memory_array[47][7]~q\))) # (!\inst2|Mux24~20_combout\ & (\inst2|memory_array[39][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux24~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[39][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[47][7]~q\,
	datad => \inst2|Mux24~20_combout\,
	combout => \inst2|Mux24~21_combout\);

-- Location: LCCOMB_X52_Y45_N8
\inst2|memory_array[27][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[27][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[27][7]~feeder_combout\);

-- Location: FF_X52_Y45_N9
\inst2|memory_array[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[27][7]~feeder_combout\,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[27][7]~q\);

-- Location: FF_X52_Y45_N3
\inst2|memory_array[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[19][7]~q\);

-- Location: LCCOMB_X52_Y45_N2
\inst2|Mux24~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~22_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[27][7]~q\) # ((\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[19][7]~q\ & !\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[27][7]~q\,
	datac => \inst2|memory_array[19][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux24~22_combout\);

-- Location: FF_X52_Y46_N25
\inst2|memory_array[59][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[59][7]~q\);

-- Location: LCCOMB_X52_Y46_N24
\inst2|Mux24~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~23_combout\ = (\inst2|Mux24~22_combout\ & (((\inst2|memory_array[59][7]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux24~22_combout\ & (\inst2|memory_array[51][7]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[51][7]~q\,
	datab => \inst2|Mux24~22_combout\,
	datac => \inst2|memory_array[59][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux24~23_combout\);

-- Location: FF_X56_Y44_N3
\inst2|memory_array[43][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[42][6]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[43][7]~q\);

-- Location: FF_X57_Y44_N17
\inst2|memory_array[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[3][7]~q\);

-- Location: LCCOMB_X57_Y44_N16
\inst2|Mux24~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~24_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[11][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[3][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[11][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[3][7]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux24~24_combout\);

-- Location: LCCOMB_X56_Y44_N2
\inst2|Mux24~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~25_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux24~24_combout\ & ((\inst2|memory_array[43][7]~q\))) # (!\inst2|Mux24~24_combout\ & (\inst2|memory_array[35][7]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux24~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[35][7]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[43][7]~q\,
	datad => \inst2|Mux24~24_combout\,
	combout => \inst2|Mux24~25_combout\);

-- Location: LCCOMB_X55_Y44_N22
\inst2|Mux24~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~26_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux24~23_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux24~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux24~23_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux24~25_combout\,
	combout => \inst2|Mux24~26_combout\);

-- Location: FF_X54_Y47_N7
\inst2|memory_array[63][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~0_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[63][7]~q\);

-- Location: LCCOMB_X54_Y44_N12
\inst2|memory_array[55][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[55][7]~feeder_combout\ = \inst2|memory_array~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~0_combout\,
	combout => \inst2|memory_array[55][7]~feeder_combout\);

-- Location: FF_X54_Y44_N13
\inst2|memory_array[55][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[55][7]~feeder_combout\,
	ena => \inst2|memory_array[54][3]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[55][7]~q\);

-- Location: LCCOMB_X54_Y47_N6
\inst2|Mux24~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~28_combout\ = (\inst2|Mux24~27_combout\ & (((\inst2|memory_array[63][7]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux24~27_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[55][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux24~27_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[63][7]~q\,
	datad => \inst2|memory_array[55][7]~q\,
	combout => \inst2|Mux24~28_combout\);

-- Location: LCCOMB_X55_Y44_N8
\inst2|Mux24~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~29_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux24~26_combout\ & ((\inst2|Mux24~28_combout\))) # (!\inst2|Mux24~26_combout\ & (\inst2|Mux24~21_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux24~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux24~21_combout\,
	datac => \inst2|Mux24~26_combout\,
	datad => \inst2|Mux24~28_combout\,
	combout => \inst2|Mux24~29_combout\);

-- Location: LCCOMB_X60_Y39_N16
\inst2|Mux24~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~30_combout\ = (\inst6|PR_ALU_OUT_S3\(7) & (((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|PR_ALU_OUT_S3\(6) & (\inst2|Mux24~19_combout\)) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux24~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux24~19_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst6|PR_ALU_OUT_S3\(6),
	datad => \inst2|Mux24~29_combout\,
	combout => \inst2|Mux24~30_combout\);

-- Location: LCCOMB_X62_Y43_N4
\inst2|Mux24~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux24~41_combout\ = (\inst2|Mux24~30_combout\ & ((\inst2|Mux24~40_combout\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux24~30_combout\ & (((\inst2|Mux24~9_combout\ & \inst6|PR_ALU_OUT_S3\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux24~40_combout\,
	datab => \inst2|Mux24~9_combout\,
	datac => \inst2|Mux24~30_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(7),
	combout => \inst2|Mux24~41_combout\);

-- Location: FF_X62_Y43_N5
\inst2|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux24~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(31));

-- Location: LCCOMB_X62_Y46_N0
\inst6|PR_DATA_CACHE_OUT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~0_combout\ = (\reset~input_o\ & \inst2|readdata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst2|readdata\(31),
	combout => \inst6|PR_DATA_CACHE_OUT~0_combout\);

-- Location: FF_X57_Y49_N23
\inst6|PR_DATA_CACHE_OUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_CACHE_OUT~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(31));

-- Location: LCCOMB_X57_Y49_N22
\inst6|PR_ALU_OUT_S4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~0_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(31),
	combout => \inst6|PR_ALU_OUT_S4~0_combout\);

-- Location: FF_X57_Y49_N9
\inst6|PR_ALU_OUT_S4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(31));

-- Location: LCCOMB_X57_Y49_N8
\inst6|regWriteSelMUX|RESULT[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[31]~0_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(31)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(31),
	datac => \inst6|PR_ALU_OUT_S4\(31),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[31]~0_combout\);

-- Location: LCCOMB_X58_Y49_N24
\inst6|regWriteSelMUX|RESULT[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[31]~1_combout\ = (\inst6|regWriteSelMUX|RESULT[31]~0_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(31),
	datad => \inst6|regWriteSelMUX|RESULT[31]~0_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[31]~1_combout\);

-- Location: FF_X58_Y49_N15
\inst6|REG_WRITE_DATA_S5[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[31]~1_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(31));

-- Location: LCCOMB_X66_Y49_N16
\inst6|myreg|REGISTERS~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~17_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[31]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[31]~1_combout\,
	combout => \inst6|myreg|REGISTERS~17_combout\);

-- Location: FF_X67_Y49_N19
\inst6|myreg|REGISTERS[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~17_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][31]~q\);

-- Location: LCCOMB_X67_Y49_N18
\inst6|myreg|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux0~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][31]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][31]~q\,
	combout => \inst6|myreg|Mux0~3_combout\);

-- Location: FF_X69_Y49_N5
\inst6|myreg|REGISTERS[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~17_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][31]~q\);

-- Location: LCCOMB_X69_Y49_N4
\inst6|myreg|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux0~0_combout\ = (\inst6|myreg|REGISTERS[2][31]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][31]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux0~0_combout\);

-- Location: LCCOMB_X68_Y49_N24
\inst6|PR_DATA_2_S2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~1_combout\ = (\inst6|PR_DATA_2_S2~0_combout\ & ((\inst6|myreg|Mux0~3_combout\) # ((!\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_DATA_2_S2~0_combout\ & (((\inst6|PR_INSTRUCTION\(21) & \inst6|myreg|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~0_combout\,
	datab => \inst6|myreg|Mux0~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|myreg|Mux0~0_combout\,
	combout => \inst6|PR_DATA_2_S2~1_combout\);

-- Location: LCCOMB_X66_Y49_N6
\inst6|PR_DATA_2_S2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & (\reset~input_o\ & \inst6|PR_DATA_2_S2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_2_S2~1_combout\,
	combout => \inst6|PR_DATA_2_S2~2_combout\);

-- Location: FF_X58_Y49_N3
\inst6|PR_DATA_2_S2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(31));

-- Location: LCCOMB_X58_Y49_N2
\inst6|oparand2_mux_haz|RESULT[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[31]~0_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|regWriteSelMUX|RESULT[31]~1_combout\) # ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|PR_DATA_2_S2\(31) & !\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[31]~1_combout\,
	datac => \inst6|PR_DATA_2_S2\(31),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[31]~0_combout\);

-- Location: LCCOMB_X58_Y49_N14
\inst6|oparand2_mux_haz|RESULT[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[31]~1_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|oparand2_mux_haz|RESULT[31]~0_combout\ & ((\inst6|REG_WRITE_DATA_S5\(31)))) # (!\inst6|oparand2_mux_haz|RESULT[31]~0_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(31))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(31),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(31),
	datad => \inst6|oparand2_mux_haz|RESULT[31]~0_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[31]~1_combout\);

-- Location: LCCOMB_X58_Y49_N12
\inst6|oparand2_mux|RESULT[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[31]~0_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|PR_IMMEDIATE_SELECT_OUT\(22)))) # (!\inst6|PR_OPERAND2_SEL~q\ & (\inst6|oparand2_mux_haz|RESULT[31]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|oparand2_mux_haz|RESULT[31]~1_combout\,
	datad => \inst6|PR_IMMEDIATE_SELECT_OUT\(22),
	combout => \inst6|oparand2_mux|RESULT[31]~0_combout\);

-- Location: LCCOMB_X56_Y53_N12
\inst6|PR_PC_S2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~13_combout\ = (\inst6|PR_PC_S1\(18) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S1\(18),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S2~13_combout\);

-- Location: FF_X59_Y49_N5
\inst6|PR_PC_S2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(18));

-- Location: LCCOMB_X59_Y49_N24
\inst6|oparand1_mux_haz|RESULT[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[18]~26_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_ALU_OUT_S3\(18)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|PR_DATA_1_S2\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(18),
	datab => \inst6|PR_ALU_OUT_S3\(18),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[18]~26_combout\);

-- Location: LCCOMB_X59_Y49_N12
\inst6|oparand1_mux_haz|RESULT[18]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[18]~27_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|oparand1_mux_haz|RESULT[18]~26_combout\ & (\inst6|REG_WRITE_DATA_S5\(18))) # (!\inst6|oparand1_mux_haz|RESULT[18]~26_combout\ & 
-- ((\inst6|regWriteSelMUX|RESULT[18]~27_combout\))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[18]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(18),
	datab => \inst6|regWriteSelMUX|RESULT[18]~27_combout\,
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[18]~26_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[18]~27_combout\);

-- Location: LCCOMB_X59_Y49_N4
\inst6|oparand1_mux|RESULT[18]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[18]~13_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(18))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[18]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datac => \inst6|PR_PC_S2\(18),
	datad => \inst6|oparand1_mux_haz|RESULT[18]~27_combout\,
	combout => \inst6|oparand1_mux|RESULT[18]~13_combout\);

-- Location: LCCOMB_X65_Y54_N16
\inst6|PR_IMMEDIATE_SELECT_OUT[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_IMMEDIATE_SELECT_OUT[15]~4_combout\ = (\inst6|myImmediate|Mux13~0_combout\ & ((\inst6|myImmediate|Mux31~0_combout\))) # (!\inst6|myImmediate|Mux13~0_combout\ & (\inst6|PR_INSTRUCTION\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myImmediate|Mux31~0_combout\,
	datad => \inst6|myImmediate|Mux13~0_combout\,
	combout => \inst6|PR_IMMEDIATE_SELECT_OUT[15]~4_combout\);

-- Location: FF_X65_Y54_N17
\inst6|PR_IMMEDIATE_SELECT_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_IMMEDIATE_SELECT_OUT[15]~4_combout\,
	asdata => \inst6|PR_INSTRUCTION\(12),
	sclr => \ALT_INV_reset~input_o\,
	sload => \inst6|myControl|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(15));

-- Location: LCCOMB_X61_Y52_N30
\inst6|oparand2_mux|RESULT[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[15]~16_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|PR_IMMEDIATE_SELECT_OUT\(15)))) # (!\inst6|PR_OPERAND2_SEL~q\ & (\inst6|oparand2_mux_haz|RESULT[15]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datab => \inst6|oparand2_mux_haz|RESULT[15]~33_combout\,
	datad => \inst6|PR_IMMEDIATE_SELECT_OUT\(15),
	combout => \inst6|oparand2_mux|RESULT[15]~16_combout\);

-- Location: FF_X62_Y54_N29
\inst6|REG_WRITE_DATA_S5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[8]~47_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(8));

-- Location: LCCOMB_X62_Y54_N6
\inst6|oparand1_mux_haz|RESULT[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[8]~46_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_ALU_OUT_S3\(8)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|PR_DATA_1_S2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(8),
	datab => \inst6|PR_ALU_OUT_S3\(8),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[8]~46_combout\);

-- Location: LCCOMB_X62_Y54_N30
\inst6|oparand1_mux_haz|RESULT[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[8]~47_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|oparand1_mux_haz|RESULT[8]~46_combout\ & (\inst6|REG_WRITE_DATA_S5\(8))) # (!\inst6|oparand1_mux_haz|RESULT[8]~46_combout\ & 
-- ((\inst6|regWriteSelMUX|RESULT[8]~47_combout\))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[8]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datab => \inst6|REG_WRITE_DATA_S5\(8),
	datac => \inst6|regWriteSelMUX|RESULT[8]~47_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[8]~46_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[8]~47_combout\);

-- Location: LCCOMB_X62_Y54_N10
\inst6|oparand1_mux|RESULT[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[8]~23_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(8))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[8]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S2\(8),
	datac => \inst6|oparand1_mux_haz|RESULT[8]~47_combout\,
	datad => \inst6|PR_BRANCH_SELECT_S2\(3),
	combout => \inst6|oparand1_mux|RESULT[8]~23_combout\);

-- Location: LCCOMB_X68_Y51_N2
\inst6|myreg|REGISTERS~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~15_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[6]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[6]~51_combout\,
	combout => \inst6|myreg|REGISTERS~15_combout\);

-- Location: FF_X75_Y50_N17
\inst6|myreg|REGISTERS[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~15_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][6]~q\);

-- Location: LCCOMB_X75_Y50_N0
\inst6|myreg|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux25~0_combout\ = (\inst6|myreg|REGISTERS[2][6]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myreg|REGISTERS[2][6]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux25~0_combout\);

-- Location: LCCOMB_X72_Y53_N2
\inst6|PR_DATA_2_S2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~75_combout\ = (\inst6|PR_INSTRUCTION\(20) & (((\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_INSTRUCTION\(21) & ((\inst6|myreg|Mux25~0_combout\))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (\inst6|myreg|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux25~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(20),
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|myreg|Mux25~0_combout\,
	combout => \inst6|PR_DATA_2_S2~75_combout\);

-- Location: LCCOMB_X72_Y53_N0
\inst6|myreg|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux25~1_combout\ = (\inst6|myreg|REGISTERS[1][6]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][6]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux25~1_combout\);

-- Location: LCCOMB_X72_Y53_N12
\inst6|PR_DATA_2_S2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~76_combout\ = (\inst6|PR_DATA_2_S2~75_combout\ & ((\inst6|myreg|Mux25~3_combout\) # ((!\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_DATA_2_S2~75_combout\ & (((\inst6|PR_INSTRUCTION\(20) & \inst6|myreg|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux25~3_combout\,
	datab => \inst6|PR_DATA_2_S2~75_combout\,
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux25~1_combout\,
	combout => \inst6|PR_DATA_2_S2~76_combout\);

-- Location: LCCOMB_X68_Y53_N4
\inst6|PR_DATA_2_S2~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~77_combout\ = (!\inst6|PR_INSTRUCTION\(12) & (\reset~input_o\ & \inst6|PR_DATA_2_S2~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_2_S2~76_combout\,
	combout => \inst6|PR_DATA_2_S2~77_combout\);

-- Location: FF_X61_Y53_N27
\inst6|PR_DATA_2_S2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~77_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(6));

-- Location: LCCOMB_X61_Y53_N26
\inst6|oparand2_mux_haz|RESULT[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[6]~50_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (\inst6|PR_ALU_OUT_S3\(6))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_DATA_2_S2\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datac => \inst6|PR_DATA_2_S2\(6),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[6]~50_combout\);

-- Location: LCCOMB_X61_Y53_N8
\inst6|oparand2_mux_haz|RESULT[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[6]~51_combout\ = (\inst6|oparand2_mux_haz|RESULT[6]~50_combout\ & ((\inst6|REG_WRITE_DATA_S5\(6)) # ((!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|oparand2_mux_haz|RESULT[6]~50_combout\ & 
-- (((\inst6|regWriteSelMUX|RESULT[6]~51_combout\ & \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(6),
	datab => \inst6|regWriteSelMUX|RESULT[6]~51_combout\,
	datac => \inst6|oparand2_mux_haz|RESULT[6]~50_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[6]~51_combout\);

-- Location: LCCOMB_X61_Y51_N12
\inst6|oparand2_mux|RESULT[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[6]~25_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(10))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[6]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_IMMEDIATE_SELECT_OUT\(10),
	datac => \inst6|PR_OPERAND2_SEL~q\,
	datad => \inst6|oparand2_mux_haz|RESULT[6]~51_combout\,
	combout => \inst6|oparand2_mux|RESULT[6]~25_combout\);

-- Location: LCCOMB_X65_Y49_N4
\inst6|myreg|REGISTERS~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~14_combout\ = (\inst6|regWriteSelMUX|RESULT[5]~53_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[5]~53_combout\,
	datac => \reset~input_o\,
	combout => \inst6|myreg|REGISTERS~14_combout\);

-- Location: FF_X75_Y50_N23
\inst6|myreg|REGISTERS[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~14_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][5]~q\);

-- Location: LCCOMB_X75_Y48_N16
\inst6|myreg|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux26~0_combout\ = (\inst6|myreg|REGISTERS[2][5]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][5]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux26~0_combout\);

-- Location: LCCOMB_X74_Y48_N14
\inst6|myreg|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux26~3_combout\ = (\inst6|myreg|REGISTERS[3][5]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[3][5]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux26~3_combout\);

-- Location: LCCOMB_X70_Y48_N0
\inst6|PR_DATA_2_S2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~79_combout\ = (\inst6|PR_DATA_2_S2~78_combout\ & (((\inst6|myreg|Mux26~3_combout\) # (!\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_DATA_2_S2~78_combout\ & (\inst6|myreg|Mux26~0_combout\ & ((\inst6|PR_INSTRUCTION\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~78_combout\,
	datab => \inst6|myreg|Mux26~0_combout\,
	datac => \inst6|myreg|Mux26~3_combout\,
	datad => \inst6|PR_INSTRUCTION\(21),
	combout => \inst6|PR_DATA_2_S2~79_combout\);

-- Location: LCCOMB_X67_Y49_N10
\inst6|PR_DATA_2_S2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~80_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~79_combout\,
	combout => \inst6|PR_DATA_2_S2~80_combout\);

-- Location: FF_X60_Y49_N7
\inst6|PR_DATA_2_S2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~80_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(5));

-- Location: LCCOMB_X56_Y54_N20
\inst6|PR_PC_S3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~26_combout\ = (\inst6|PR_PC_S2\(5) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(5),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S3~26_combout\);

-- Location: FF_X56_Y54_N21
\inst6|PR_PC_S3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(5));

-- Location: LCCOMB_X56_Y54_N22
\inst6|PR_PC_S4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~26_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(5),
	combout => \inst6|PR_PC_S4~26_combout\);

-- Location: FF_X60_Y49_N21
\inst6|PR_PC_S4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(5));

-- Location: LCCOMB_X56_Y49_N10
\inst6|PR_ALU_OUT_S4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~26_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst6|PR_ALU_OUT_S4~26_combout\);

-- Location: FF_X60_Y49_N17
\inst6|PR_ALU_OUT_S4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(5));

-- Location: LCCOMB_X60_Y49_N16
\inst6|regWriteSelMUX|RESULT[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[5]~52_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(5)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(5),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_ALU_OUT_S4\(5),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[5]~52_combout\);

-- Location: LCCOMB_X60_Y49_N20
\inst6|regWriteSelMUX|RESULT[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[5]~53_combout\ = (\inst6|regWriteSelMUX|RESULT[5]~52_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_REG_WRITE_SELECT_S4\(1) & \inst6|PR_PC_S4\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(5),
	datad => \inst6|regWriteSelMUX|RESULT[5]~52_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[5]~53_combout\);

-- Location: FF_X60_Y49_N19
\inst6|REG_WRITE_DATA_S5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[5]~53_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(5));

-- Location: LCCOMB_X60_Y49_N18
\inst6|oparand2_mux_haz|RESULT[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[5]~52_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|REG_WRITE_DATA_S5\(5)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[5]~53_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[5]~53_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(5),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[5]~52_combout\);

-- Location: LCCOMB_X60_Y49_N6
\inst6|oparand2_mux_haz|RESULT[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[5]~53_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[5]~52_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|oparand2_mux_haz|RESULT[5]~52_combout\ & (\inst6|PR_ALU_OUT_S3\(5))) # (!\inst6|oparand2_mux_haz|RESULT[5]~52_combout\ & ((\inst6|PR_DATA_2_S2\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datac => \inst6|PR_DATA_2_S2\(5),
	datad => \inst6|oparand2_mux_haz|RESULT[5]~52_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[5]~53_combout\);

-- Location: LCCOMB_X59_Y52_N12
\inst6|oparand2_mux|RESULT[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[5]~26_combout\ = (!\inst6|PR_OPERAND2_SEL~q\ & \inst6|oparand2_mux_haz|RESULT[5]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datad => \inst6|oparand2_mux_haz|RESULT[5]~53_combout\,
	combout => \inst6|oparand2_mux|RESULT[5]~26_combout\);

-- Location: LCCOMB_X56_Y51_N0
\inst6|myAlu|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~1_cout\ = CARRY((\inst6|oparand2_mux|RESULT[0]~31_combout\ & !\inst6|oparand1_mux|RESULT[0]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datab => \inst6|oparand1_mux|RESULT[0]~31_combout\,
	datad => VCC,
	cout => \inst6|myAlu|LessThan0~1_cout\);

-- Location: LCCOMB_X56_Y51_N2
\inst6|myAlu|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~3_cout\ = CARRY((\inst6|oparand1_mux|RESULT[1]~30_combout\ & ((!\inst6|myAlu|LessThan0~1_cout\) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\))) # (!\inst6|oparand1_mux|RESULT[1]~30_combout\ & 
-- (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & !\inst6|myAlu|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[1]~30_combout\,
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~1_cout\,
	cout => \inst6|myAlu|LessThan0~3_cout\);

-- Location: LCCOMB_X56_Y51_N4
\inst6|myAlu|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~5_cout\ = CARRY((\inst6|oparand1_mux|RESULT[2]~29_combout\ & (\inst6|oparand2_mux|RESULT[2]~29_combout\ & !\inst6|myAlu|LessThan0~3_cout\)) # (!\inst6|oparand1_mux|RESULT[2]~29_combout\ & ((\inst6|oparand2_mux|RESULT[2]~29_combout\) 
-- # (!\inst6|myAlu|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[2]~29_combout\,
	datab => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~3_cout\,
	cout => \inst6|myAlu|LessThan0~5_cout\);

-- Location: LCCOMB_X56_Y51_N6
\inst6|myAlu|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~7_cout\ = CARRY((\inst6|oparand1_mux|RESULT[3]~28_combout\ & ((!\inst6|myAlu|LessThan0~5_cout\) # (!\inst6|oparand2_mux|RESULT[3]~28_combout\))) # (!\inst6|oparand1_mux|RESULT[3]~28_combout\ & 
-- (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & !\inst6|myAlu|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[3]~28_combout\,
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~5_cout\,
	cout => \inst6|myAlu|LessThan0~7_cout\);

-- Location: LCCOMB_X56_Y51_N8
\inst6|myAlu|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~9_cout\ = CARRY((\inst6|oparand2_mux|RESULT[4]~27_combout\ & ((!\inst6|myAlu|LessThan0~7_cout\) # (!\inst6|oparand1_mux|RESULT[4]~27_combout\))) # (!\inst6|oparand2_mux|RESULT[4]~27_combout\ & 
-- (!\inst6|oparand1_mux|RESULT[4]~27_combout\ & !\inst6|myAlu|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	datab => \inst6|oparand1_mux|RESULT[4]~27_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~7_cout\,
	cout => \inst6|myAlu|LessThan0~9_cout\);

-- Location: LCCOMB_X56_Y51_N10
\inst6|myAlu|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~11_cout\ = CARRY((\inst6|oparand1_mux|RESULT[5]~26_combout\ & ((!\inst6|myAlu|LessThan0~9_cout\) # (!\inst6|oparand2_mux|RESULT[5]~26_combout\))) # (!\inst6|oparand1_mux|RESULT[5]~26_combout\ & 
-- (!\inst6|oparand2_mux|RESULT[5]~26_combout\ & !\inst6|myAlu|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[5]~26_combout\,
	datab => \inst6|oparand2_mux|RESULT[5]~26_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~9_cout\,
	cout => \inst6|myAlu|LessThan0~11_cout\);

-- Location: LCCOMB_X56_Y51_N12
\inst6|myAlu|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~13_cout\ = CARRY((\inst6|oparand1_mux|RESULT[6]~25_combout\ & (\inst6|oparand2_mux|RESULT[6]~25_combout\ & !\inst6|myAlu|LessThan0~11_cout\)) # (!\inst6|oparand1_mux|RESULT[6]~25_combout\ & 
-- ((\inst6|oparand2_mux|RESULT[6]~25_combout\) # (!\inst6|myAlu|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[6]~25_combout\,
	datab => \inst6|oparand2_mux|RESULT[6]~25_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~11_cout\,
	cout => \inst6|myAlu|LessThan0~13_cout\);

-- Location: LCCOMB_X56_Y51_N14
\inst6|myAlu|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~15_cout\ = CARRY((\inst6|oparand1_mux|RESULT[7]~24_combout\ & ((!\inst6|myAlu|LessThan0~13_cout\) # (!\inst6|oparand2_mux|RESULT[7]~24_combout\))) # (!\inst6|oparand1_mux|RESULT[7]~24_combout\ & 
-- (!\inst6|oparand2_mux|RESULT[7]~24_combout\ & !\inst6|myAlu|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[7]~24_combout\,
	datab => \inst6|oparand2_mux|RESULT[7]~24_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~13_cout\,
	cout => \inst6|myAlu|LessThan0~15_cout\);

-- Location: LCCOMB_X56_Y51_N16
\inst6|myAlu|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~17_cout\ = CARRY((\inst6|oparand2_mux|RESULT[8]~23_combout\ & ((!\inst6|myAlu|LessThan0~15_cout\) # (!\inst6|oparand1_mux|RESULT[8]~23_combout\))) # (!\inst6|oparand2_mux|RESULT[8]~23_combout\ & 
-- (!\inst6|oparand1_mux|RESULT[8]~23_combout\ & !\inst6|myAlu|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[8]~23_combout\,
	datab => \inst6|oparand1_mux|RESULT[8]~23_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~15_cout\,
	cout => \inst6|myAlu|LessThan0~17_cout\);

-- Location: LCCOMB_X56_Y51_N18
\inst6|myAlu|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~19_cout\ = CARRY((\inst6|oparand1_mux|RESULT[9]~22_combout\ & ((!\inst6|myAlu|LessThan0~17_cout\) # (!\inst6|oparand2_mux|RESULT[9]~22_combout\))) # (!\inst6|oparand1_mux|RESULT[9]~22_combout\ & 
-- (!\inst6|oparand2_mux|RESULT[9]~22_combout\ & !\inst6|myAlu|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[9]~22_combout\,
	datab => \inst6|oparand2_mux|RESULT[9]~22_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~17_cout\,
	cout => \inst6|myAlu|LessThan0~19_cout\);

-- Location: LCCOMB_X56_Y51_N20
\inst6|myAlu|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~21_cout\ = CARRY((\inst6|oparand2_mux|RESULT[10]~21_combout\ & ((!\inst6|myAlu|LessThan0~19_cout\) # (!\inst6|oparand1_mux|RESULT[10]~21_combout\))) # (!\inst6|oparand2_mux|RESULT[10]~21_combout\ & 
-- (!\inst6|oparand1_mux|RESULT[10]~21_combout\ & !\inst6|myAlu|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[10]~21_combout\,
	datab => \inst6|oparand1_mux|RESULT[10]~21_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~19_cout\,
	cout => \inst6|myAlu|LessThan0~21_cout\);

-- Location: LCCOMB_X56_Y51_N22
\inst6|myAlu|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~23_cout\ = CARRY((\inst6|oparand2_mux|RESULT[11]~20_combout\ & (\inst6|oparand1_mux|RESULT[11]~20_combout\ & !\inst6|myAlu|LessThan0~21_cout\)) # (!\inst6|oparand2_mux|RESULT[11]~20_combout\ & 
-- ((\inst6|oparand1_mux|RESULT[11]~20_combout\) # (!\inst6|myAlu|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[11]~20_combout\,
	datab => \inst6|oparand1_mux|RESULT[11]~20_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~21_cout\,
	cout => \inst6|myAlu|LessThan0~23_cout\);

-- Location: LCCOMB_X56_Y51_N24
\inst6|myAlu|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~25_cout\ = CARRY((\inst6|oparand2_mux|RESULT[12]~19_combout\ & ((!\inst6|myAlu|LessThan0~23_cout\) # (!\inst6|oparand1_mux|RESULT[12]~19_combout\))) # (!\inst6|oparand2_mux|RESULT[12]~19_combout\ & 
-- (!\inst6|oparand1_mux|RESULT[12]~19_combout\ & !\inst6|myAlu|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[12]~19_combout\,
	datab => \inst6|oparand1_mux|RESULT[12]~19_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~23_cout\,
	cout => \inst6|myAlu|LessThan0~25_cout\);

-- Location: LCCOMB_X56_Y51_N26
\inst6|myAlu|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~27_cout\ = CARRY((\inst6|oparand2_mux|RESULT[13]~18_combout\ & (\inst6|oparand1_mux|RESULT[13]~18_combout\ & !\inst6|myAlu|LessThan0~25_cout\)) # (!\inst6|oparand2_mux|RESULT[13]~18_combout\ & 
-- ((\inst6|oparand1_mux|RESULT[13]~18_combout\) # (!\inst6|myAlu|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[13]~18_combout\,
	datab => \inst6|oparand1_mux|RESULT[13]~18_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~25_cout\,
	cout => \inst6|myAlu|LessThan0~27_cout\);

-- Location: LCCOMB_X56_Y51_N28
\inst6|myAlu|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~29_cout\ = CARRY((\inst6|oparand2_mux|RESULT[14]~17_combout\ & ((!\inst6|myAlu|LessThan0~27_cout\) # (!\inst6|oparand1_mux|RESULT[14]~17_combout\))) # (!\inst6|oparand2_mux|RESULT[14]~17_combout\ & 
-- (!\inst6|oparand1_mux|RESULT[14]~17_combout\ & !\inst6|myAlu|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[14]~17_combout\,
	datab => \inst6|oparand1_mux|RESULT[14]~17_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~27_cout\,
	cout => \inst6|myAlu|LessThan0~29_cout\);

-- Location: LCCOMB_X56_Y51_N30
\inst6|myAlu|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~31_cout\ = CARRY((\inst6|oparand1_mux|RESULT[15]~16_combout\ & ((!\inst6|myAlu|LessThan0~29_cout\) # (!\inst6|oparand2_mux|RESULT[15]~16_combout\))) # (!\inst6|oparand1_mux|RESULT[15]~16_combout\ & 
-- (!\inst6|oparand2_mux|RESULT[15]~16_combout\ & !\inst6|myAlu|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[15]~16_combout\,
	datab => \inst6|oparand2_mux|RESULT[15]~16_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~29_cout\,
	cout => \inst6|myAlu|LessThan0~31_cout\);

-- Location: LCCOMB_X56_Y50_N0
\inst6|myAlu|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~33_cout\ = CARRY((\inst6|oparand1_mux|RESULT[16]~15_combout\ & (\inst6|oparand2_mux|RESULT[16]~15_combout\ & !\inst6|myAlu|LessThan0~31_cout\)) # (!\inst6|oparand1_mux|RESULT[16]~15_combout\ & 
-- ((\inst6|oparand2_mux|RESULT[16]~15_combout\) # (!\inst6|myAlu|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[16]~15_combout\,
	datab => \inst6|oparand2_mux|RESULT[16]~15_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~31_cout\,
	cout => \inst6|myAlu|LessThan0~33_cout\);

-- Location: LCCOMB_X56_Y50_N2
\inst6|myAlu|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~35_cout\ = CARRY((\inst6|oparand2_mux|RESULT[17]~14_combout\ & (\inst6|oparand1_mux|RESULT[17]~14_combout\ & !\inst6|myAlu|LessThan0~33_cout\)) # (!\inst6|oparand2_mux|RESULT[17]~14_combout\ & 
-- ((\inst6|oparand1_mux|RESULT[17]~14_combout\) # (!\inst6|myAlu|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[17]~14_combout\,
	datab => \inst6|oparand1_mux|RESULT[17]~14_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~33_cout\,
	cout => \inst6|myAlu|LessThan0~35_cout\);

-- Location: LCCOMB_X56_Y50_N4
\inst6|myAlu|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~37_cout\ = CARRY((\inst6|oparand2_mux|RESULT[18]~13_combout\ & ((!\inst6|myAlu|LessThan0~35_cout\) # (!\inst6|oparand1_mux|RESULT[18]~13_combout\))) # (!\inst6|oparand2_mux|RESULT[18]~13_combout\ & 
-- (!\inst6|oparand1_mux|RESULT[18]~13_combout\ & !\inst6|myAlu|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[18]~13_combout\,
	datab => \inst6|oparand1_mux|RESULT[18]~13_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~35_cout\,
	cout => \inst6|myAlu|LessThan0~37_cout\);

-- Location: LCCOMB_X56_Y50_N6
\inst6|myAlu|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~39_cout\ = CARRY((\inst6|oparand1_mux|RESULT[19]~12_combout\ & ((!\inst6|myAlu|LessThan0~37_cout\) # (!\inst6|oparand2_mux|RESULT[19]~12_combout\))) # (!\inst6|oparand1_mux|RESULT[19]~12_combout\ & 
-- (!\inst6|oparand2_mux|RESULT[19]~12_combout\ & !\inst6|myAlu|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[19]~12_combout\,
	datab => \inst6|oparand2_mux|RESULT[19]~12_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~37_cout\,
	cout => \inst6|myAlu|LessThan0~39_cout\);

-- Location: LCCOMB_X56_Y50_N8
\inst6|myAlu|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~41_cout\ = CARRY((\inst6|oparand2_mux|RESULT[20]~11_combout\ & ((!\inst6|myAlu|LessThan0~39_cout\) # (!\inst6|oparand1_mux|RESULT[20]~11_combout\))) # (!\inst6|oparand2_mux|RESULT[20]~11_combout\ & 
-- (!\inst6|oparand1_mux|RESULT[20]~11_combout\ & !\inst6|myAlu|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[20]~11_combout\,
	datab => \inst6|oparand1_mux|RESULT[20]~11_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~39_cout\,
	cout => \inst6|myAlu|LessThan0~41_cout\);

-- Location: LCCOMB_X56_Y50_N10
\inst6|myAlu|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~43_cout\ = CARRY((\inst6|oparand2_mux|RESULT[21]~10_combout\ & (\inst6|oparand1_mux|RESULT[21]~10_combout\ & !\inst6|myAlu|LessThan0~41_cout\)) # (!\inst6|oparand2_mux|RESULT[21]~10_combout\ & 
-- ((\inst6|oparand1_mux|RESULT[21]~10_combout\) # (!\inst6|myAlu|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[21]~10_combout\,
	datab => \inst6|oparand1_mux|RESULT[21]~10_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~41_cout\,
	cout => \inst6|myAlu|LessThan0~43_cout\);

-- Location: LCCOMB_X56_Y50_N12
\inst6|myAlu|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~45_cout\ = CARRY((\inst6|oparand2_mux|RESULT[22]~9_combout\ & ((!\inst6|myAlu|LessThan0~43_cout\) # (!\inst6|oparand1_mux|RESULT[22]~9_combout\))) # (!\inst6|oparand2_mux|RESULT[22]~9_combout\ & 
-- (!\inst6|oparand1_mux|RESULT[22]~9_combout\ & !\inst6|myAlu|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[22]~9_combout\,
	datab => \inst6|oparand1_mux|RESULT[22]~9_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~43_cout\,
	cout => \inst6|myAlu|LessThan0~45_cout\);

-- Location: LCCOMB_X56_Y50_N14
\inst6|myAlu|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~47_cout\ = CARRY((\inst6|oparand2_mux|RESULT[23]~8_combout\ & (\inst6|oparand1_mux|RESULT[23]~8_combout\ & !\inst6|myAlu|LessThan0~45_cout\)) # (!\inst6|oparand2_mux|RESULT[23]~8_combout\ & 
-- ((\inst6|oparand1_mux|RESULT[23]~8_combout\) # (!\inst6|myAlu|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[23]~8_combout\,
	datab => \inst6|oparand1_mux|RESULT[23]~8_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~45_cout\,
	cout => \inst6|myAlu|LessThan0~47_cout\);

-- Location: LCCOMB_X56_Y50_N16
\inst6|myAlu|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~49_cout\ = CARRY((\inst6|oparand2_mux|RESULT[24]~7_combout\ & ((!\inst6|myAlu|LessThan0~47_cout\) # (!\inst6|oparand1_mux|RESULT[24]~7_combout\))) # (!\inst6|oparand2_mux|RESULT[24]~7_combout\ & 
-- (!\inst6|oparand1_mux|RESULT[24]~7_combout\ & !\inst6|myAlu|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[24]~7_combout\,
	datab => \inst6|oparand1_mux|RESULT[24]~7_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~47_cout\,
	cout => \inst6|myAlu|LessThan0~49_cout\);

-- Location: LCCOMB_X56_Y50_N18
\inst6|myAlu|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~51_cout\ = CARRY((\inst6|oparand2_mux|RESULT[25]~6_combout\ & (\inst6|oparand1_mux|RESULT[25]~6_combout\ & !\inst6|myAlu|LessThan0~49_cout\)) # (!\inst6|oparand2_mux|RESULT[25]~6_combout\ & 
-- ((\inst6|oparand1_mux|RESULT[25]~6_combout\) # (!\inst6|myAlu|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[25]~6_combout\,
	datab => \inst6|oparand1_mux|RESULT[25]~6_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~49_cout\,
	cout => \inst6|myAlu|LessThan0~51_cout\);

-- Location: LCCOMB_X56_Y50_N20
\inst6|myAlu|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~53_cout\ = CARRY((\inst6|oparand1_mux|RESULT[26]~5_combout\ & (\inst6|oparand2_mux|RESULT[26]~5_combout\ & !\inst6|myAlu|LessThan0~51_cout\)) # (!\inst6|oparand1_mux|RESULT[26]~5_combout\ & 
-- ((\inst6|oparand2_mux|RESULT[26]~5_combout\) # (!\inst6|myAlu|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[26]~5_combout\,
	datab => \inst6|oparand2_mux|RESULT[26]~5_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~51_cout\,
	cout => \inst6|myAlu|LessThan0~53_cout\);

-- Location: LCCOMB_X56_Y50_N22
\inst6|myAlu|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~55_cout\ = CARRY((\inst6|oparand1_mux|RESULT[27]~4_combout\ & ((!\inst6|myAlu|LessThan0~53_cout\) # (!\inst6|oparand2_mux|RESULT[27]~4_combout\))) # (!\inst6|oparand1_mux|RESULT[27]~4_combout\ & 
-- (!\inst6|oparand2_mux|RESULT[27]~4_combout\ & !\inst6|myAlu|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[27]~4_combout\,
	datab => \inst6|oparand2_mux|RESULT[27]~4_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~53_cout\,
	cout => \inst6|myAlu|LessThan0~55_cout\);

-- Location: LCCOMB_X56_Y50_N24
\inst6|myAlu|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~57_cout\ = CARRY((\inst6|oparand2_mux|RESULT[28]~3_combout\ & ((!\inst6|myAlu|LessThan0~55_cout\) # (!\inst6|oparand1_mux|RESULT[28]~3_combout\))) # (!\inst6|oparand2_mux|RESULT[28]~3_combout\ & 
-- (!\inst6|oparand1_mux|RESULT[28]~3_combout\ & !\inst6|myAlu|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[28]~3_combout\,
	datab => \inst6|oparand1_mux|RESULT[28]~3_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~55_cout\,
	cout => \inst6|myAlu|LessThan0~57_cout\);

-- Location: LCCOMB_X56_Y50_N26
\inst6|myAlu|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~59_cout\ = CARRY((\inst6|oparand1_mux|RESULT[29]~2_combout\ & ((!\inst6|myAlu|LessThan0~57_cout\) # (!\inst6|oparand2_mux|RESULT[29]~2_combout\))) # (!\inst6|oparand1_mux|RESULT[29]~2_combout\ & 
-- (!\inst6|oparand2_mux|RESULT[29]~2_combout\ & !\inst6|myAlu|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[29]~2_combout\,
	datab => \inst6|oparand2_mux|RESULT[29]~2_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~57_cout\,
	cout => \inst6|myAlu|LessThan0~59_cout\);

-- Location: LCCOMB_X56_Y50_N28
\inst6|myAlu|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~61_cout\ = CARRY((\inst6|oparand1_mux|RESULT[30]~1_combout\ & (\inst6|oparand2_mux|RESULT[30]~1_combout\ & !\inst6|myAlu|LessThan0~59_cout\)) # (!\inst6|oparand1_mux|RESULT[30]~1_combout\ & 
-- ((\inst6|oparand2_mux|RESULT[30]~1_combout\) # (!\inst6|myAlu|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[30]~1_combout\,
	datab => \inst6|oparand2_mux|RESULT[30]~1_combout\,
	datad => VCC,
	cin => \inst6|myAlu|LessThan0~59_cout\,
	cout => \inst6|myAlu|LessThan0~61_cout\);

-- Location: LCCOMB_X56_Y50_N30
\inst6|myAlu|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|LessThan0~62_combout\ = (\inst6|oparand1_mux|RESULT[31]~0_combout\ & ((\inst6|myAlu|LessThan0~61_cout\) # (!\inst6|oparand2_mux|RESULT[31]~0_combout\))) # (!\inst6|oparand1_mux|RESULT[31]~0_combout\ & (\inst6|myAlu|LessThan0~61_cout\ & 
-- !\inst6|oparand2_mux|RESULT[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[31]~0_combout\,
	datad => \inst6|oparand2_mux|RESULT[31]~0_combout\,
	cin => \inst6|myAlu|LessThan0~61_cout\,
	combout => \inst6|myAlu|LessThan0~62_combout\);

-- Location: LCCOMB_X61_Y54_N12
\inst6|myAlu|ShiftRight0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~87_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[10]~21_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[9]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand1_mux|RESULT[10]~21_combout\,
	datac => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datad => \inst6|oparand1_mux|RESULT[9]~22_combout\,
	combout => \inst6|myAlu|ShiftRight0~87_combout\);

-- Location: LCCOMB_X61_Y54_N30
\inst6|myAlu|ShiftRight0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~88_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~79_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datab => \inst6|myAlu|ShiftRight0~79_combout\,
	datad => \inst6|myAlu|ShiftRight0~87_combout\,
	combout => \inst6|myAlu|ShiftRight0~88_combout\);

-- Location: LCCOMB_X60_Y52_N26
\inst6|myAlu|ShiftRight0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~66_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[16]~15_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[15]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[16]~15_combout\,
	datad => \inst6|oparand1_mux|RESULT[15]~16_combout\,
	combout => \inst6|myAlu|ShiftRight0~66_combout\);

-- Location: LCCOMB_X60_Y52_N2
\inst6|myAlu|ShiftRight0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~74_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~66_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~66_combout\,
	datad => \inst6|myAlu|ShiftRight0~73_combout\,
	combout => \inst6|myAlu|ShiftRight0~74_combout\);

-- Location: LCCOMB_X60_Y53_N6
\inst6|myAlu|ShiftRight0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~89_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~74_combout\))) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~88_combout\,
	datad => \inst6|myAlu|ShiftRight0~74_combout\,
	combout => \inst6|myAlu|ShiftRight0~89_combout\);

-- Location: LCCOMB_X60_Y54_N4
\inst6|myAlu|ShiftRight0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~90_combout\ = (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & ((\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~13_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & 
-- ((\inst6|myAlu|ShiftRight0~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~13_combout\,
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datad => \inst6|myAlu|ShiftRight0~27_combout\,
	combout => \inst6|myAlu|ShiftRight0~90_combout\);

-- Location: LCCOMB_X59_Y52_N6
\inst6|myAlu|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux17~3_combout\ = ((\inst6|oparand2_mux|RESULT[4]~27_combout\ & !\inst6|myAlu|ShiftRight0~8_combout\)) # (!\inst6|PR_ALU_SELECT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	datac => \inst6|PR_ALU_SELECT\(0),
	datad => \inst6|myAlu|ShiftRight0~8_combout\,
	combout => \inst6|myAlu|Mux17~3_combout\);

-- Location: LCCOMB_X60_Y54_N18
\inst6|myAlu|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux22~2_combout\ = (\inst6|myAlu|Mux17~3_combout\ & ((\inst6|myAlu|Mux17~4_combout\ & ((\inst6|myAlu|ShiftRight0~90_combout\))) # (!\inst6|myAlu|Mux17~4_combout\ & (\inst6|myAlu|INTER_ADD[9]~18_combout\)))) # (!\inst6|myAlu|Mux17~3_combout\ & 
-- (((!\inst6|myAlu|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|INTER_ADD[9]~18_combout\,
	datab => \inst6|myAlu|ShiftRight0~90_combout\,
	datac => \inst6|myAlu|Mux17~3_combout\,
	datad => \inst6|myAlu|Mux17~4_combout\,
	combout => \inst6|myAlu|Mux22~2_combout\);

-- Location: LCCOMB_X60_Y54_N0
\inst6|myAlu|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux22~3_combout\ = (\inst6|myAlu|Mux17~2_combout\ & (((\inst6|myAlu|Mux22~2_combout\)))) # (!\inst6|myAlu|Mux17~2_combout\ & ((\inst6|myAlu|Mux22~2_combout\ & ((\inst6|myAlu|ShiftRight0~89_combout\))) # (!\inst6|myAlu|Mux22~2_combout\ & 
-- (\inst6|myAlu|ShiftRight0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~60_combout\,
	datab => \inst6|myAlu|ShiftRight0~89_combout\,
	datac => \inst6|myAlu|Mux17~2_combout\,
	datad => \inst6|myAlu|Mux22~2_combout\,
	combout => \inst6|myAlu|Mux22~3_combout\);

-- Location: LCCOMB_X61_Y54_N28
\inst6|PR_ALU_OUT_S3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~24_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux22~5_combout\) # ((\inst6|myAlu|Mux22~3_combout\ & !\inst6|PR_ALU_SELECT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux22~5_combout\,
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux22~3_combout\,
	datad => \inst6|PR_ALU_SELECT\(1),
	combout => \inst6|PR_ALU_OUT_S3~24_combout\);

-- Location: FF_X61_Y54_N29
\inst6|PR_ALU_OUT_S3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(9));

-- Location: LCCOMB_X66_Y52_N24
\inst6|myreg|REGISTERS~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~39_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[9]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[9]~45_combout\,
	combout => \inst6|myreg|REGISTERS~39_combout\);

-- Location: FF_X66_Y53_N29
\inst6|myreg|REGISTERS[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~39_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][9]~q\);

-- Location: LCCOMB_X66_Y53_N28
\inst6|myreg|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux22~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][9]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[2][9]~q\,
	combout => \inst6|myreg|Mux22~0_combout\);

-- Location: FF_X66_Y52_N7
\inst6|myreg|REGISTERS[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~39_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][9]~q\);

-- Location: LCCOMB_X66_Y52_N6
\inst6|myreg|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux22~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][9]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[3][9]~q\,
	combout => \inst6|myreg|Mux22~3_combout\);

-- Location: LCCOMB_X65_Y53_N16
\inst6|PR_DATA_1_S2~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~114_combout\ = (\inst6|PR_DATA_1_S2~113_combout\ & (((\inst6|myreg|Mux22~3_combout\) # (!\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_DATA_1_S2~113_combout\ & (\inst6|myreg|Mux22~0_combout\ & ((\inst6|PR_INSTRUCTION\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~113_combout\,
	datab => \inst6|myreg|Mux22~0_combout\,
	datac => \inst6|myreg|Mux22~3_combout\,
	datad => \inst6|PR_INSTRUCTION\(16),
	combout => \inst6|PR_DATA_1_S2~114_combout\);

-- Location: FF_X69_Y47_N27
\inst6|myreg|REGISTERS[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~39_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][9]~q\);

-- Location: LCCOMB_X69_Y47_N16
\inst6|myreg|REGISTERS[6][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][9]~feeder_combout\ = \inst6|myreg|REGISTERS~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~39_combout\,
	combout => \inst6|myreg|REGISTERS[6][9]~feeder_combout\);

-- Location: FF_X69_Y47_N17
\inst6|myreg|REGISTERS[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][9]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][9]~q\);

-- Location: LCCOMB_X69_Y47_N26
\inst6|PR_DATA_1_S2~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~111_combout\ = (\inst6|PR_INSTRUCTION\(15) & (\inst6|PR_INSTRUCTION\(16))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][9]~q\))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (\inst6|myreg|REGISTERS[4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|REGISTERS[4][9]~q\,
	datad => \inst6|myreg|REGISTERS[6][9]~q\,
	combout => \inst6|PR_DATA_1_S2~111_combout\);

-- Location: FF_X68_Y47_N31
\inst6|myreg|REGISTERS[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~39_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][9]~q\);

-- Location: LCCOMB_X68_Y47_N30
\inst6|PR_DATA_1_S2~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~112_combout\ = (\inst6|PR_DATA_1_S2~111_combout\ & ((\inst6|myreg|REGISTERS[7][9]~q\) # ((!\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_DATA_1_S2~111_combout\ & (((\inst6|myreg|REGISTERS[5][9]~q\ & \inst6|PR_INSTRUCTION\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][9]~q\,
	datab => \inst6|PR_DATA_1_S2~111_combout\,
	datac => \inst6|myreg|REGISTERS[5][9]~q\,
	datad => \inst6|PR_INSTRUCTION\(15),
	combout => \inst6|PR_DATA_1_S2~112_combout\);

-- Location: LCCOMB_X65_Y53_N20
\inst6|PR_DATA_1_S2~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~115_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~112_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datab => \inst6|PR_DATA_1_S2~114_combout\,
	datac => \inst6|PR_DATA_1_S2~112_combout\,
	datad => \inst6|PR_INSTRUCTION\(17),
	combout => \inst6|PR_DATA_1_S2~115_combout\);

-- Location: FF_X65_Y53_N21
\inst6|PR_DATA_1_S2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(9));

-- Location: LCCOMB_X61_Y53_N28
\inst6|oparand1_mux_haz|RESULT[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[9]~44_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|regWriteSelMUX|RESULT[9]~45_combout\) # ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|PR_DATA_1_S2\(9) & !\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[9]~45_combout\,
	datab => \inst6|PR_DATA_1_S2\(9),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[9]~44_combout\);

-- Location: LCCOMB_X61_Y53_N14
\inst6|oparand1_mux_haz|RESULT[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[9]~45_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[9]~44_combout\ & (\inst6|REG_WRITE_DATA_S5\(9))) # (!\inst6|oparand1_mux_haz|RESULT[9]~44_combout\ & 
-- ((\inst6|PR_ALU_OUT_S3\(9)))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[9]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(9),
	datab => \inst6|PR_ALU_OUT_S3\(9),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[9]~44_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[9]~45_combout\);

-- Location: LCCOMB_X61_Y53_N10
\inst6|oparand1_mux|RESULT[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[9]~22_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|PR_PC_S2\(9)))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|oparand1_mux_haz|RESULT[9]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datac => \inst6|oparand1_mux_haz|RESULT[9]~45_combout\,
	datad => \inst6|PR_PC_S2\(9),
	combout => \inst6|oparand1_mux|RESULT[9]~22_combout\);

-- Location: LCCOMB_X61_Y53_N16
\inst6|myAlu|ShiftRight0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~91_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[9]~22_combout\))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[8]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[8]~23_combout\,
	datac => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datad => \inst6|oparand1_mux|RESULT[9]~22_combout\,
	combout => \inst6|myAlu|ShiftRight0~91_combout\);

-- Location: LCCOMB_X61_Y53_N18
\inst6|myAlu|ShiftRight0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~83_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[11]~20_combout\))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[10]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[10]~21_combout\,
	datac => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datad => \inst6|oparand1_mux|RESULT[11]~20_combout\,
	combout => \inst6|myAlu|ShiftRight0~83_combout\);

-- Location: LCCOMB_X61_Y53_N12
\inst6|myAlu|ShiftRight0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~92_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~83_combout\))) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datab => \inst6|myAlu|ShiftRight0~91_combout\,
	datad => \inst6|myAlu|ShiftRight0~83_combout\,
	combout => \inst6|myAlu|ShiftRight0~92_combout\);

-- Location: LCCOMB_X57_Y52_N0
\inst6|myAlu|ShiftRight0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~77_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~70_combout\))) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~76_combout\,
	datad => \inst6|myAlu|ShiftRight0~70_combout\,
	combout => \inst6|myAlu|ShiftRight0~77_combout\);

-- Location: LCCOMB_X60_Y53_N28
\inst6|myAlu|ShiftRight0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~93_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~77_combout\))) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~92_combout\,
	datad => \inst6|myAlu|ShiftRight0~77_combout\,
	combout => \inst6|myAlu|ShiftRight0~93_combout\);

-- Location: LCCOMB_X61_Y53_N4
\inst6|myAlu|ShiftRight0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~101_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[5]~26_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[4]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[5]~26_combout\,
	datac => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datad => \inst6|oparand1_mux|RESULT[4]~27_combout\,
	combout => \inst6|myAlu|ShiftRight0~101_combout\);

-- Location: FF_X72_Y49_N31
\inst6|myreg|REGISTERS[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~16_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][7]~q\);

-- Location: LCCOMB_X70_Y49_N16
\inst6|myreg|REGISTERS[6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][7]~feeder_combout\ = \inst6|myreg|REGISTERS~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~16_combout\,
	combout => \inst6|myreg|REGISTERS[6][7]~feeder_combout\);

-- Location: FF_X70_Y49_N17
\inst6|myreg|REGISTERS[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][7]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][7]~q\);

-- Location: LCCOMB_X70_Y49_N24
\inst6|PR_DATA_1_S2~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~121_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16))))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][7]~q\))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (\inst6|myreg|REGISTERS[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[4][7]~q\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|REGISTERS[6][7]~q\,
	combout => \inst6|PR_DATA_1_S2~121_combout\);

-- Location: FF_X76_Y49_N7
\inst6|myreg|REGISTERS[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~16_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][7]~q\);

-- Location: LCCOMB_X70_Y49_N12
\inst6|myreg|REGISTERS[7][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][7]~feeder_combout\ = \inst6|myreg|REGISTERS~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~16_combout\,
	combout => \inst6|myreg|REGISTERS[7][7]~feeder_combout\);

-- Location: FF_X70_Y49_N13
\inst6|myreg|REGISTERS[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][7]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][7]~q\);

-- Location: LCCOMB_X70_Y49_N14
\inst6|PR_DATA_1_S2~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~122_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~121_combout\ & ((\inst6|myreg|REGISTERS[7][7]~q\))) # (!\inst6|PR_DATA_1_S2~121_combout\ & (\inst6|myreg|REGISTERS[5][7]~q\)))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|PR_DATA_1_S2~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_DATA_1_S2~121_combout\,
	datac => \inst6|myreg|REGISTERS[5][7]~q\,
	datad => \inst6|myreg|REGISTERS[7][7]~q\,
	combout => \inst6|PR_DATA_1_S2~122_combout\);

-- Location: LCCOMB_X70_Y51_N6
\inst6|PR_DATA_1_S2~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~123_combout\ = (\inst6|PR_INSTRUCTION\(16) & (\inst6|PR_INSTRUCTION\(15))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux24~1_combout\)) # (!\inst6|PR_INSTRUCTION\(15) & 
-- ((\inst6|myreg|Mux24~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(16),
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|myreg|Mux24~1_combout\,
	datad => \inst6|myreg|Mux24~2_combout\,
	combout => \inst6|PR_DATA_1_S2~123_combout\);

-- Location: LCCOMB_X70_Y51_N4
\inst6|PR_DATA_1_S2~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~124_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~123_combout\ & ((\inst6|myreg|Mux24~3_combout\))) # (!\inst6|PR_DATA_1_S2~123_combout\ & (\inst6|myreg|Mux24~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux24~0_combout\,
	datab => \inst6|myreg|Mux24~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|PR_DATA_1_S2~123_combout\,
	combout => \inst6|PR_DATA_1_S2~124_combout\);

-- Location: LCCOMB_X62_Y53_N20
\inst6|PR_DATA_1_S2~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~125_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~122_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datab => \inst6|PR_DATA_1_S2~122_combout\,
	datac => \inst6|PR_INSTRUCTION\(17),
	datad => \inst6|PR_DATA_1_S2~124_combout\,
	combout => \inst6|PR_DATA_1_S2~125_combout\);

-- Location: FF_X62_Y53_N21
\inst6|PR_DATA_1_S2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(7));

-- Location: LCCOMB_X62_Y53_N30
\inst6|oparand1_mux_haz|RESULT[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[7]~48_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|regWriteSelMUX|RESULT[7]~49_combout\) # ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|PR_DATA_1_S2\(7) & !\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[7]~49_combout\,
	datab => \inst6|PR_DATA_1_S2\(7),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[7]~48_combout\);

-- Location: LCCOMB_X62_Y53_N10
\inst6|oparand1_mux_haz|RESULT[7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[7]~49_combout\ = (\inst6|oparand1_mux_haz|RESULT[7]~48_combout\ & (((\inst6|REG_WRITE_DATA_S5\(7)) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|oparand1_mux_haz|RESULT[7]~48_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(7) & ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(7),
	datab => \inst6|REG_WRITE_DATA_S5\(7),
	datac => \inst6|oparand1_mux_haz|RESULT[7]~48_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[7]~49_combout\);

-- Location: LCCOMB_X62_Y53_N22
\inst6|oparand1_mux|RESULT[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[7]~24_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(7))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[7]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datac => \inst6|PR_PC_S2\(7),
	datad => \inst6|oparand1_mux_haz|RESULT[7]~49_combout\,
	combout => \inst6|oparand1_mux|RESULT[7]~24_combout\);

-- Location: LCCOMB_X61_Y53_N20
\inst6|myAlu|ShiftRight0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~97_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[7]~24_combout\))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[6]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datab => \inst6|oparand1_mux|RESULT[6]~25_combout\,
	datad => \inst6|oparand1_mux|RESULT[7]~24_combout\,
	combout => \inst6|myAlu|ShiftRight0~97_combout\);

-- Location: LCCOMB_X61_Y53_N22
\inst6|myAlu|ShiftRight0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~102_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~97_combout\))) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~101_combout\,
	datad => \inst6|myAlu|ShiftRight0~97_combout\,
	combout => \inst6|myAlu|ShiftRight0~102_combout\);

-- Location: LCCOMB_X60_Y50_N22
\inst6|myAlu|ShiftRight0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~109_combout\ = (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[1]~30_combout\))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & 
-- (\inst6|oparand1_mux|RESULT[0]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[0]~31_combout\,
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|oparand1_mux|RESULT[1]~30_combout\,
	datad => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	combout => \inst6|myAlu|ShiftRight0~109_combout\);

-- Location: LCCOMB_X60_Y51_N2
\inst6|oparand1_mux_haz|RESULT[3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[3]~56_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|regWriteSelMUX|RESULT[3]~57_combout\))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (\inst6|PR_DATA_1_S2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(3),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datac => \inst6|regWriteSelMUX|RESULT[3]~57_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[3]~56_combout\);

-- Location: LCCOMB_X60_Y51_N28
\inst6|oparand1_mux_haz|RESULT[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[3]~57_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[3]~56_combout\ & ((\inst6|REG_WRITE_DATA_S5\(3)))) # (!\inst6|oparand1_mux_haz|RESULT[3]~56_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[3]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[3]~56_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[3]~57_combout\);

-- Location: LCCOMB_X60_Y51_N0
\inst6|oparand1_mux|RESULT[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[3]~28_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(3))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[3]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(3),
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[3]~57_combout\,
	combout => \inst6|oparand1_mux|RESULT[3]~28_combout\);

-- Location: LCCOMB_X56_Y52_N28
\inst6|myAlu|ShiftRight0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~104_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[3]~28_combout\))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[2]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[2]~29_combout\,
	datac => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datad => \inst6|oparand1_mux|RESULT[3]~28_combout\,
	combout => \inst6|myAlu|ShiftRight0~104_combout\);

-- Location: LCCOMB_X60_Y50_N16
\inst6|myAlu|ShiftRight0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~110_combout\ = (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~109_combout\) # ((\inst6|oparand2_mux|RESULT[1]~30_combout\ & \inst6|myAlu|ShiftRight0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~109_combout\,
	datad => \inst6|myAlu|ShiftRight0~104_combout\,
	combout => \inst6|myAlu|ShiftRight0~110_combout\);

-- Location: LCCOMB_X59_Y53_N4
\inst6|myAlu|ShiftRight0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~111_combout\ = (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & ((\inst6|myAlu|ShiftRight0~110_combout\) # ((\inst6|oparand2_mux|RESULT[2]~29_combout\ & \inst6|myAlu|ShiftRight0~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datab => \inst6|myAlu|ShiftRight0~102_combout\,
	datac => \inst6|myAlu|ShiftRight0~110_combout\,
	datad => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	combout => \inst6|myAlu|ShiftRight0~111_combout\);

-- Location: LCCOMB_X59_Y53_N30
\inst6|myAlu|ShiftRight0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~112_combout\ = (!\inst6|oparand2_mux|RESULT[4]~27_combout\ & ((\inst6|myAlu|ShiftRight0~111_combout\) # ((\inst6|myAlu|ShiftRight0~93_combout\ & \inst6|oparand2_mux|RESULT[3]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	datab => \inst6|myAlu|ShiftRight0~93_combout\,
	datac => \inst6|myAlu|ShiftRight0~111_combout\,
	datad => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	combout => \inst6|myAlu|ShiftRight0~112_combout\);

-- Location: LCCOMB_X59_Y53_N16
\inst6|myAlu|ShiftRight0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~113_combout\ = (!\inst6|myAlu|ShiftRight0~8_combout\ & ((\inst6|myAlu|ShiftRight0~112_combout\) # ((\inst6|oparand2_mux|RESULT[4]~27_combout\ & \inst6|myAlu|ShiftRight0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	datab => \inst6|myAlu|ShiftRight0~8_combout\,
	datac => \inst6|myAlu|ShiftRight0~112_combout\,
	datad => \inst6|myAlu|ShiftRight0~65_combout\,
	combout => \inst6|myAlu|ShiftRight0~113_combout\);

-- Location: LCCOMB_X63_Y52_N10
\inst6|myAlu|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux31~0_combout\ = (\inst6|PR_ALU_SELECT\(1) & (((\inst6|PR_ALU_SELECT\(0))))) # (!\inst6|PR_ALU_SELECT\(1) & ((\inst6|PR_ALU_SELECT\(0) & ((\inst6|myAlu|ShiftRight0~113_combout\))) # (!\inst6|PR_ALU_SELECT\(0) & 
-- (\inst6|myAlu|INTER_ADD[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|myAlu|INTER_ADD[0]~0_combout\,
	datac => \inst6|PR_ALU_SELECT\(0),
	datad => \inst6|myAlu|ShiftRight0~113_combout\,
	combout => \inst6|myAlu|Mux31~0_combout\);

-- Location: LCCOMB_X63_Y52_N20
\inst6|myAlu|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux31~1_combout\ = (\inst6|PR_ALU_SELECT\(1) & ((\inst6|myAlu|Mux31~0_combout\ & (\inst6|myAlu|INTER_AND\(0))) # (!\inst6|myAlu|Mux31~0_combout\ & ((\inst6|myAlu|LessThan0~62_combout\))))) # (!\inst6|PR_ALU_SELECT\(1) & 
-- (((\inst6|myAlu|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|myAlu|INTER_AND\(0),
	datac => \inst6|myAlu|LessThan0~62_combout\,
	datad => \inst6|myAlu|Mux31~0_combout\,
	combout => \inst6|myAlu|Mux31~1_combout\);

-- Location: LCCOMB_X63_Y52_N8
\inst6|PC[0]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[0]~48_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(0))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux31~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PC_PLUS_4\(0),
	datad => \inst6|myAlu|Mux31~1_combout\,
	combout => \inst6|PC[0]~48_combout\);

-- Location: FF_X63_Y52_N23
\inst6|PR_PC_S1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PC[0]~48_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(0));

-- Location: LCCOMB_X63_Y52_N16
\inst6|PR_PC_S2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~31_combout\ = (\inst6|PR_PC_S1\(0) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_PC_S1\(0),
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S2~31_combout\);

-- Location: FF_X63_Y52_N17
\inst6|PR_PC_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(0));

-- Location: LCCOMB_X63_Y52_N6
\inst6|PR_PC_S3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~31_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S2\(0),
	combout => \inst6|PR_PC_S3~31_combout\);

-- Location: FF_X63_Y52_N7
\inst6|PR_PC_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(0));

-- Location: LCCOMB_X63_Y52_N28
\inst6|PR_PC_S4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~31_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(0),
	combout => \inst6|PR_PC_S4~31_combout\);

-- Location: FF_X63_Y52_N5
\inst6|PR_PC_S4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(0));

-- Location: LCCOMB_X63_Y52_N26
\inst6|PR_ALU_OUT_S4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~31_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(0),
	combout => \inst6|PR_ALU_OUT_S4~31_combout\);

-- Location: FF_X63_Y52_N1
\inst6|PR_ALU_OUT_S4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(0));

-- Location: LCCOMB_X63_Y52_N0
\inst6|regWriteSelMUX|RESULT[0]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[0]~62_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(0)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(0),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_ALU_OUT_S4\(0),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	combout => \inst6|regWriteSelMUX|RESULT[0]~62_combout\);

-- Location: LCCOMB_X63_Y52_N4
\inst6|regWriteSelMUX|RESULT[0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[0]~63_combout\ = (\inst6|regWriteSelMUX|RESULT[0]~62_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(0),
	datad => \inst6|regWriteSelMUX|RESULT[0]~62_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[0]~63_combout\);

-- Location: LCCOMB_X61_Y50_N20
\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~0_combout\ = (\inst6|REG_READ_ADDR2_S2\(1) & ((\inst6|REG_READ_ADDR2_S2\(0) $ (\inst6|PR_REGISTER_WRITE_ADDR_S4\(0))) # (!\inst6|PR_REGISTER_WRITE_ADDR_S4\(1)))) # (!\inst6|REG_READ_ADDR2_S2\(1) & 
-- ((\inst6|PR_REGISTER_WRITE_ADDR_S4\(1)) # (\inst6|REG_READ_ADDR2_S2\(0) $ (\inst6|PR_REGISTER_WRITE_ADDR_S4\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_READ_ADDR2_S2\(1),
	datab => \inst6|REG_READ_ADDR2_S2\(0),
	datac => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0),
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1),
	combout => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~0_combout\);

-- Location: LCCOMB_X61_Y50_N30
\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\ = (\inst6|REG_READ_ADDR1_S2\(3)) # ((\inst6|PR_REGISTER_WRITE_ADDR_S4\(2)) # ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~0_combout\) # (!\inst6|PR_REG_WRITE_EN_S4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_READ_ADDR1_S2\(3),
	datab => \inst6|PR_REGISTER_WRITE_ADDR_S4\(2),
	datac => \inst6|PR_REG_WRITE_EN_S4~q\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~0_combout\,
	combout => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\);

-- Location: LCCOMB_X60_Y52_N18
\inst6|oparand2_mux_haz|RESULT[0]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[0]~62_combout\ = (\inst6|myStage3Fowarding|always0~4_combout\ & ((\inst6|PR_ALU_OUT_S3\(0)))) # (!\inst6|myStage3Fowarding|always0~4_combout\ & (\inst6|PR_DATA_2_S2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2\(0),
	datac => \inst6|PR_ALU_OUT_S3\(0),
	datad => \inst6|myStage3Fowarding|always0~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[0]~62_combout\);

-- Location: LCCOMB_X60_Y52_N12
\inst6|oparand2_mux_haz|RESULT[0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[0]~63_combout\ = (\inst6|myStage3Fowarding|always0~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[0]~62_combout\)))) # (!\inst6|myStage3Fowarding|always0~4_combout\ & (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~3_combout\) # (\inst6|oparand2_mux_haz|RESULT[0]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|always0~4_combout\,
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~3_combout\,
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~1_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[0]~62_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[0]~63_combout\);

-- Location: LCCOMB_X60_Y52_N14
\inst6|oparand2_mux_haz|RESULT[0]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[0]~64_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|oparand2_mux_haz|RESULT[0]~63_combout\ & (\inst6|REG_WRITE_DATA_S5\(0))) # (!\inst6|oparand2_mux_haz|RESULT[0]~63_combout\ & 
-- ((\inst6|regWriteSelMUX|RESULT[0]~63_combout\))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[0]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(0),
	datab => \inst6|regWriteSelMUX|RESULT[0]~63_combout\,
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[0]~63_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[0]~64_combout\);

-- Location: LCCOMB_X60_Y52_N20
\inst6|oparand2_mux|RESULT[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[0]~31_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(0))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[0]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datab => \inst6|PR_IMMEDIATE_SELECT_OUT\(0),
	datac => \inst6|oparand2_mux_haz|RESULT[0]~64_combout\,
	combout => \inst6|oparand2_mux|RESULT[0]~31_combout\);

-- Location: LCCOMB_X60_Y52_N6
\inst6|myAlu|ShiftRight0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~50_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[20]~11_combout\))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[19]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[19]~12_combout\,
	datab => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[20]~11_combout\,
	combout => \inst6|myAlu|ShiftRight0~50_combout\);

-- Location: LCCOMB_X60_Y52_N8
\inst6|myAlu|ShiftRight0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~59_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~50_combout\))) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~58_combout\,
	datac => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datad => \inst6|myAlu|ShiftRight0~50_combout\,
	combout => \inst6|myAlu|ShiftRight0~59_combout\);

-- Location: LCCOMB_X60_Y54_N10
\inst6|myAlu|ShiftRight0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~75_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~59_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~59_combout\,
	datad => \inst6|myAlu|ShiftRight0~74_combout\,
	combout => \inst6|myAlu|ShiftRight0~75_combout\);

-- Location: LCCOMB_X61_Y54_N8
\inst6|myAlu|ShiftRight0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~95_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[8]~23_combout\))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[7]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand1_mux|RESULT[7]~24_combout\,
	datac => \inst6|oparand1_mux|RESULT[8]~23_combout\,
	datad => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	combout => \inst6|myAlu|ShiftRight0~95_combout\);

-- Location: LCCOMB_X61_Y54_N20
\inst6|myAlu|ShiftRight0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~99_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[6]~25_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[5]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand1_mux|RESULT[6]~25_combout\,
	datac => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datad => \inst6|oparand1_mux|RESULT[5]~26_combout\,
	combout => \inst6|myAlu|ShiftRight0~99_combout\);

-- Location: LCCOMB_X61_Y54_N2
\inst6|myAlu|ShiftRight0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~100_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~95_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|myAlu|ShiftRight0~95_combout\,
	datad => \inst6|myAlu|ShiftRight0~99_combout\,
	combout => \inst6|myAlu|ShiftRight0~100_combout\);

-- Location: LCCOMB_X59_Y53_N0
\inst6|myAlu|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux26~4_combout\ = (\inst6|oparand2_mux|RESULT[4]~27_combout\) # ((!\inst6|oparand2_mux|RESULT[3]~28_combout\ & \inst6|oparand2_mux|RESULT[2]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	datac => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datad => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	combout => \inst6|myAlu|Mux26~4_combout\);

-- Location: LCCOMB_X60_Y53_N14
\inst6|myAlu|Mux26~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux26~10_combout\ = (\inst6|oparand2_mux|RESULT[3]~28_combout\) # ((\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(4))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[4]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datab => \inst6|PR_IMMEDIATE_SELECT_OUT\(4),
	datac => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[4]~55_combout\,
	combout => \inst6|myAlu|Mux26~10_combout\);

-- Location: LCCOMB_X61_Y54_N0
\inst6|myAlu|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux26~7_combout\ = (\inst6|myAlu|Mux26~4_combout\ & ((\inst6|myAlu|ShiftRight0~88_combout\) # ((\inst6|myAlu|Mux26~10_combout\)))) # (!\inst6|myAlu|Mux26~4_combout\ & (((\inst6|myAlu|ShiftRight0~100_combout\ & 
-- !\inst6|myAlu|Mux26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~88_combout\,
	datab => \inst6|myAlu|ShiftRight0~100_combout\,
	datac => \inst6|myAlu|Mux26~4_combout\,
	datad => \inst6|myAlu|Mux26~10_combout\,
	combout => \inst6|myAlu|Mux26~7_combout\);

-- Location: LCCOMB_X58_Y54_N14
\inst6|myAlu|Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux26~8_combout\ = (\inst6|myAlu|Mux26~10_combout\ & ((\inst6|myAlu|Mux26~7_combout\ & ((\inst6|myAlu|ShiftRight0~45_combout\))) # (!\inst6|myAlu|Mux26~7_combout\ & (\inst6|myAlu|ShiftRight0~75_combout\)))) # (!\inst6|myAlu|Mux26~10_combout\ 
-- & (((\inst6|myAlu|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux26~10_combout\,
	datab => \inst6|myAlu|ShiftRight0~75_combout\,
	datac => \inst6|myAlu|Mux26~7_combout\,
	datad => \inst6|myAlu|ShiftRight0~45_combout\,
	combout => \inst6|myAlu|Mux26~8_combout\);

-- Location: LCCOMB_X58_Y54_N0
\inst6|myAlu|Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux26~9_combout\ = (\inst6|myAlu|Mux26~6_combout\) # ((\inst6|myAlu|Mux24~4_combout\ & \inst6|myAlu|Mux26~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myAlu|Mux24~4_combout\,
	datac => \inst6|myAlu|Mux26~8_combout\,
	datad => \inst6|myAlu|Mux26~6_combout\,
	combout => \inst6|myAlu|Mux26~9_combout\);

-- Location: LCCOMB_X58_Y54_N26
\inst6|PR_PC_S1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~26_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(5))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux26~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(5),
	datab => \inst6|myAlu|Mux26~9_combout\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \reset~input_o\,
	combout => \inst6|PR_PC_S1~26_combout\);

-- Location: FF_X58_Y54_N27
\inst6|PR_PC_S1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(5));

-- Location: LCCOMB_X56_Y49_N6
\inst6|PR_PC_S2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~26_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(5),
	combout => \inst6|PR_PC_S2~26_combout\);

-- Location: FF_X60_Y49_N27
\inst6|PR_PC_S2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(5));

-- Location: LCCOMB_X60_Y49_N0
\inst6|oparand1_mux_haz|RESULT[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[5]~52_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|regWriteSelMUX|RESULT[5]~53_combout\) # (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # 
-- (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (\inst6|PR_DATA_1_S2\(5) & ((!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(5),
	datab => \inst6|regWriteSelMUX|RESULT[5]~53_combout\,
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[5]~52_combout\);

-- Location: LCCOMB_X60_Y49_N12
\inst6|oparand1_mux_haz|RESULT[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[5]~53_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[5]~52_combout\ & ((\inst6|REG_WRITE_DATA_S5\(5)))) # (!\inst6|oparand1_mux_haz|RESULT[5]~52_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[5]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|REG_WRITE_DATA_S5\(5),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[5]~52_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[5]~53_combout\);

-- Location: LCCOMB_X60_Y49_N14
\inst6|oparand1_mux|RESULT[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[5]~26_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(5))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[5]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_BRANCH_SELECT_S2\(3),
	datab => \inst6|PR_PC_S2\(5),
	datad => \inst6|oparand1_mux_haz|RESULT[5]~53_combout\,
	combout => \inst6|oparand1_mux|RESULT[5]~26_combout\);

-- Location: LCCOMB_X58_Y50_N24
\inst6|myAlu|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux26~6_combout\ = (\inst6|myAlu|Mux26~5_combout\ & ((\inst6|oparand1_mux|RESULT[5]~26_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[5]~10_combout\)))) # (!\inst6|myAlu|Mux26~5_combout\ & (\inst6|myAlu|Mux0~2_combout\ & 
-- (\inst6|myAlu|INTER_ADD[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux26~5_combout\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|INTER_ADD[5]~10_combout\,
	datad => \inst6|oparand1_mux|RESULT[5]~26_combout\,
	combout => \inst6|myAlu|Mux26~6_combout\);

-- Location: LCCOMB_X58_Y50_N8
\inst6|PR_ALU_OUT_S3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~28_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux26~6_combout\) # ((\inst6|myAlu|Mux26~8_combout\ & \inst6|myAlu|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux26~8_combout\,
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux24~4_combout\,
	datad => \inst6|myAlu|Mux26~6_combout\,
	combout => \inst6|PR_ALU_OUT_S3~28_combout\);

-- Location: FF_X58_Y50_N9
\inst6|PR_ALU_OUT_S3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(5));

-- Location: LCCOMB_X57_Y49_N14
\inst6|PR_DATA_2_S3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S3~22_combout\ = (\reset~input_o\ & \inst6|oparand2_mux_haz|RESULT[9]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|oparand2_mux_haz|RESULT[9]~45_combout\,
	combout => \inst6|PR_DATA_2_S3~22_combout\);

-- Location: FF_X57_Y49_N15
\inst6|PR_DATA_2_S3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S3~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S3\(9));

-- Location: LCCOMB_X62_Y46_N12
\inst2|memory_array~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~94_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_CACHE_OUT\(9))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_2_S3\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_DATA_CACHE_OUT\(9),
	datac => \inst6|PR_DATA_2_S3\(9),
	datad => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	combout => \inst2|memory_array~94_combout\);

-- Location: FF_X58_Y38_N29
\inst2|memory_array[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[0][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[1][1]~q\);

-- Location: LCCOMB_X58_Y38_N28
\inst2|Mux14~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~24_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|memory_array[5][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[5][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[1][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux14~24_combout\);

-- Location: FF_X57_Y38_N21
\inst2|memory_array[69][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[69][1]~q\);

-- Location: LCCOMB_X57_Y38_N20
\inst2|Mux14~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~25_combout\ = (\inst2|Mux14~24_combout\ & (((\inst2|memory_array[69][1]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux14~24_combout\ & (\inst2|memory_array[65][1]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[65][1]~q\,
	datab => \inst2|Mux14~24_combout\,
	datac => \inst2|memory_array[69][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux14~25_combout\);

-- Location: FF_X54_Y37_N31
\inst2|memory_array[85][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[85][4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[85][1]~q\);

-- Location: FF_X53_Y37_N31
\inst2|memory_array[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[18][6]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[17][1]~q\);

-- Location: LCCOMB_X53_Y37_N16
\inst2|memory_array[21][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[21][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[21][1]~feeder_combout\);

-- Location: FF_X53_Y37_N17
\inst2|memory_array[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[21][1]~feeder_combout\,
	ena => \inst2|memory_array[22][6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[21][1]~q\);

-- Location: LCCOMB_X53_Y37_N30
\inst2|Mux14~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~22_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[21][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[17][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[17][1]~q\,
	datad => \inst2|memory_array[21][1]~q\,
	combout => \inst2|Mux14~22_combout\);

-- Location: LCCOMB_X54_Y37_N30
\inst2|Mux14~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~23_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux14~22_combout\ & ((\inst2|memory_array[85][1]~q\))) # (!\inst2|Mux14~22_combout\ & (\inst2|memory_array[81][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux14~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[81][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[85][1]~q\,
	datad => \inst2|Mux14~22_combout\,
	combout => \inst2|Mux14~23_combout\);

-- Location: LCCOMB_X57_Y38_N18
\inst2|Mux14~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~26_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux14~23_combout\))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux14~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux14~25_combout\,
	datac => \inst2|Mux14~23_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux14~26_combout\);

-- Location: LCCOMB_X53_Y43_N30
\inst2|memory_array[29][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[29][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[29][1]~feeder_combout\);

-- Location: FF_X53_Y43_N31
\inst2|memory_array[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[29][1]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[29][1]~q\);

-- Location: FF_X53_Y39_N13
\inst2|memory_array[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[25][1]~q\);

-- Location: LCCOMB_X53_Y39_N12
\inst2|Mux14~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~27_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|memory_array[29][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|memory_array[25][1]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[29][1]~q\,
	datac => \inst2|memory_array[25][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux14~27_combout\);

-- Location: FF_X57_Y39_N5
\inst2|memory_array[93][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[93][5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[93][1]~q\);

-- Location: LCCOMB_X57_Y39_N4
\inst2|Mux14~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~28_combout\ = (\inst2|Mux14~27_combout\ & (((\inst2|memory_array[93][1]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux14~27_combout\ & (\inst2|memory_array[89][1]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[89][1]~q\,
	datab => \inst2|Mux14~27_combout\,
	datac => \inst2|memory_array[93][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux14~28_combout\);

-- Location: LCCOMB_X54_Y38_N2
\inst2|memory_array[73][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[73][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[73][1]~feeder_combout\);

-- Location: FF_X54_Y38_N3
\inst2|memory_array[73][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[73][1]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[73][1]~q\);

-- Location: FF_X54_Y38_N9
\inst2|memory_array[77][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[77][1]~q\);

-- Location: LCCOMB_X54_Y38_N8
\inst2|Mux14~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~21_combout\ = (\inst2|Mux14~20_combout\ & (((\inst2|memory_array[77][1]~q\) # (!\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst2|Mux14~20_combout\ & (\inst2|memory_array[73][1]~q\ & ((\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux14~20_combout\,
	datab => \inst2|memory_array[73][1]~q\,
	datac => \inst2|memory_array[77][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux14~21_combout\);

-- Location: LCCOMB_X57_Y38_N4
\inst2|Mux14~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~29_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux14~26_combout\ & (\inst2|Mux14~28_combout\)) # (!\inst2|Mux14~26_combout\ & ((\inst2|Mux14~21_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux14~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|Mux14~26_combout\,
	datac => \inst2|Mux14~28_combout\,
	datad => \inst2|Mux14~21_combout\,
	combout => \inst2|Mux14~29_combout\);

-- Location: FF_X67_Y41_N21
\inst2|memory_array[205][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[204][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[205][1]~q\);

-- Location: LCCOMB_X63_Y37_N4
\inst2|memory_array[141][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[141][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[141][1]~feeder_combout\);

-- Location: FF_X63_Y37_N5
\inst2|memory_array[141][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[141][1]~feeder_combout\,
	ena => \inst2|memory_array[141][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[141][1]~q\);

-- Location: FF_X63_Y37_N31
\inst2|memory_array[133][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[133][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[133][1]~q\);

-- Location: LCCOMB_X63_Y37_N30
\inst2|Mux14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~12_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[141][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[133][1]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[141][1]~q\,
	datac => \inst2|memory_array[133][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux14~12_combout\);

-- Location: LCCOMB_X67_Y41_N20
\inst2|Mux14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~13_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux14~12_combout\ & ((\inst2|memory_array[205][1]~q\))) # (!\inst2|Mux14~12_combout\ & (\inst2|memory_array[197][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[197][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[205][1]~q\,
	datad => \inst2|Mux14~12_combout\,
	combout => \inst2|Mux14~13_combout\);

-- Location: FF_X65_Y37_N29
\inst2|memory_array[201][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[200][4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[201][1]~q\);

-- Location: FF_X66_Y37_N23
\inst2|memory_array[129][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[129][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[129][1]~q\);

-- Location: LCCOMB_X66_Y37_N22
\inst2|Mux14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~14_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[137][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(6))))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|memory_array[129][1]~q\ & !\inst6|PR_ALU_OUT_S3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[137][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[129][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(6),
	combout => \inst2|Mux14~14_combout\);

-- Location: LCCOMB_X65_Y37_N28
\inst2|Mux14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~15_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux14~14_combout\ & ((\inst2|memory_array[201][1]~q\))) # (!\inst2|Mux14~14_combout\ & (\inst2|memory_array[193][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[193][1]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[201][1]~q\,
	datad => \inst2|Mux14~14_combout\,
	combout => \inst2|Mux14~15_combout\);

-- Location: LCCOMB_X61_Y37_N14
\inst2|Mux14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~16_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & (\inst6|PR_ALU_OUT_S3\(2))) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux14~13_combout\)) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux14~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux14~13_combout\,
	datad => \inst2|Mux14~15_combout\,
	combout => \inst2|Mux14~16_combout\);

-- Location: LCCOMB_X60_Y37_N8
\inst2|memory_array[213][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[213][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[213][1]~feeder_combout\);

-- Location: FF_X60_Y37_N9
\inst2|memory_array[213][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[213][1]~feeder_combout\,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[213][1]~q\);

-- Location: FF_X60_Y37_N15
\inst2|memory_array[221][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[221][4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[221][1]~q\);

-- Location: FF_X53_Y41_N31
\inst2|memory_array[149][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[149][1]~q\);

-- Location: LCCOMB_X53_Y41_N20
\inst2|memory_array[157][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[157][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[157][1]~feeder_combout\);

-- Location: FF_X53_Y41_N21
\inst2|memory_array[157][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[157][1]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[157][1]~q\);

-- Location: LCCOMB_X53_Y41_N30
\inst2|Mux14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~17_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(6)) # ((\inst2|memory_array[157][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(6) & (\inst2|memory_array[149][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|memory_array[149][1]~q\,
	datad => \inst2|memory_array[157][1]~q\,
	combout => \inst2|Mux14~17_combout\);

-- Location: LCCOMB_X60_Y37_N14
\inst2|Mux14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~18_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux14~17_combout\ & ((\inst2|memory_array[221][1]~q\))) # (!\inst2|Mux14~17_combout\ & (\inst2|memory_array[213][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(6),
	datab => \inst2|memory_array[213][1]~q\,
	datac => \inst2|memory_array[221][1]~q\,
	datad => \inst2|Mux14~17_combout\,
	combout => \inst2|Mux14~18_combout\);

-- Location: LCCOMB_X61_Y37_N16
\inst2|Mux14~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~19_combout\ = (\inst2|Mux14~16_combout\ & (((\inst2|Mux14~18_combout\) # (!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux14~16_combout\ & (\inst2|Mux14~11_combout\ & (\inst6|PR_ALU_OUT_S3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux14~11_combout\,
	datab => \inst2|Mux14~16_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux14~18_combout\,
	combout => \inst2|Mux14~19_combout\);

-- Location: LCCOMB_X57_Y38_N6
\inst2|Mux14~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~30_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & (\inst6|PR_ALU_OUT_S3\(7))) # (!\inst6|PR_ALU_OUT_S3\(5) & ((\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux14~19_combout\))) # (!\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux14~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst6|PR_ALU_OUT_S3\(7),
	datac => \inst2|Mux14~29_combout\,
	datad => \inst2|Mux14~19_combout\,
	combout => \inst2|Mux14~30_combout\);

-- Location: LCCOMB_X67_Y39_N18
\inst2|memory_array[165][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[165][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[165][1]~feeder_combout\);

-- Location: FF_X67_Y39_N19
\inst2|memory_array[165][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[165][1]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[165][1]~q\);

-- Location: FF_X63_Y39_N17
\inst2|memory_array[229][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[229][1]~q\);

-- Location: LCCOMB_X63_Y39_N16
\inst2|Mux14~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~36_combout\ = (\inst2|Mux14~35_combout\ & (((\inst2|memory_array[229][1]~q\) # (!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux14~35_combout\ & (\inst2|memory_array[165][1]~q\ & ((\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux14~35_combout\,
	datab => \inst2|memory_array[165][1]~q\,
	datac => \inst2|memory_array[229][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux14~36_combout\);

-- Location: LCCOMB_X67_Y41_N18
\inst2|Mux14~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~37_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & (((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux14~34_combout\)) # (!\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux14~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux14~34_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux14~36_combout\,
	combout => \inst2|Mux14~37_combout\);

-- Location: LCCOMB_X66_Y45_N20
\inst2|memory_array[237][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[237][1]~feeder_combout\ = \inst2|memory_array~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~94_combout\,
	combout => \inst2|memory_array[237][1]~feeder_combout\);

-- Location: FF_X66_Y45_N21
\inst2|memory_array[237][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[237][1]~feeder_combout\,
	ena => \inst2|memory_array[239][5]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[237][1]~q\);

-- Location: FF_X68_Y41_N5
\inst2|memory_array[173][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~94_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[173][1]~q\);

-- Location: LCCOMB_X68_Y41_N4
\inst2|Mux14~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~32_combout\ = (\inst2|Mux14~31_combout\ & ((\inst2|memory_array[237][1]~q\) # ((!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux14~31_combout\ & (((\inst2|memory_array[173][1]~q\ & \inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux14~31_combout\,
	datab => \inst2|memory_array[237][1]~q\,
	datac => \inst2|memory_array[173][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux14~32_combout\);

-- Location: LCCOMB_X67_Y41_N12
\inst2|Mux14~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~40_combout\ = (\inst2|Mux14~37_combout\ & ((\inst2|Mux14~39_combout\) # ((!\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst2|Mux14~37_combout\ & (((\inst6|PR_ALU_OUT_S3\(3) & \inst2|Mux14~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux14~39_combout\,
	datab => \inst2|Mux14~37_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux14~32_combout\,
	combout => \inst2|Mux14~40_combout\);

-- Location: LCCOMB_X63_Y44_N8
\inst2|Mux14~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux14~41_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux14~30_combout\ & ((\inst2|Mux14~40_combout\))) # (!\inst2|Mux14~30_combout\ & (\inst2|Mux14~9_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux14~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux14~9_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|Mux14~30_combout\,
	datad => \inst2|Mux14~40_combout\,
	combout => \inst2|Mux14~41_combout\);

-- Location: FF_X63_Y44_N9
\inst2|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux14~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(9));

-- Location: LCCOMB_X63_Y44_N18
\inst6|PR_DATA_CACHE_OUT~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~22_combout\ = (\inst2|readdata\(9) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|readdata\(9),
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_CACHE_OUT~22_combout\);

-- Location: FF_X62_Y49_N29
\inst6|PR_DATA_CACHE_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_CACHE_OUT~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(9));

-- Location: LCCOMB_X63_Y53_N0
\inst6|PR_ALU_OUT_S4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~22_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(9),
	combout => \inst6|PR_ALU_OUT_S4~22_combout\);

-- Location: FF_X62_Y49_N11
\inst6|PR_ALU_OUT_S4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(9));

-- Location: LCCOMB_X62_Y49_N10
\inst6|regWriteSelMUX|RESULT[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[9]~44_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(9)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(9),
	datac => \inst6|PR_ALU_OUT_S4\(9),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[9]~44_combout\);

-- Location: LCCOMB_X62_Y49_N30
\inst6|regWriteSelMUX|RESULT[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[9]~45_combout\ = (\inst6|regWriteSelMUX|RESULT[9]~44_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_REG_WRITE_SELECT_S4\(1) & \inst6|PR_PC_S4\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(9),
	datad => \inst6|regWriteSelMUX|RESULT[9]~44_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[9]~45_combout\);

-- Location: FF_X61_Y50_N25
\inst6|REG_WRITE_DATA_S5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[9]~45_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(9));

-- Location: LCCOMB_X61_Y50_N8
\inst6|oparand2_mux_haz|RESULT[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[9]~44_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|regWriteSelMUX|RESULT[9]~45_combout\))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (\inst6|PR_DATA_2_S2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2\(9),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|regWriteSelMUX|RESULT[9]~45_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[9]~44_combout\);

-- Location: LCCOMB_X61_Y50_N24
\inst6|oparand2_mux_haz|RESULT[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[9]~45_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|oparand2_mux_haz|RESULT[9]~44_combout\ & ((\inst6|REG_WRITE_DATA_S5\(9)))) # (!\inst6|oparand2_mux_haz|RESULT[9]~44_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(9))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[9]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(9),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(9),
	datad => \inst6|oparand2_mux_haz|RESULT[9]~44_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[9]~45_combout\);

-- Location: LCCOMB_X62_Y51_N0
\inst6|oparand2_mux|RESULT[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[9]~22_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(10))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[9]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datab => \inst6|PR_IMMEDIATE_SELECT_OUT\(10),
	datad => \inst6|oparand2_mux_haz|RESULT[9]~45_combout\,
	combout => \inst6|oparand2_mux|RESULT[9]~22_combout\);

-- Location: LCCOMB_X61_Y54_N26
\inst6|myAlu|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux22~5_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|PR_ALU_SELECT\(0) & (\inst6|oparand2_mux|RESULT[9]~22_combout\ & \inst6|oparand1_mux|RESULT[9]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|oparand2_mux|RESULT[9]~22_combout\,
	datad => \inst6|oparand1_mux|RESULT[9]~22_combout\,
	combout => \inst6|myAlu|Mux22~5_combout\);

-- Location: LCCOMB_X60_Y54_N22
\inst6|myAlu|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux22~4_combout\ = (\inst6|myAlu|Mux22~5_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux22~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myAlu|Mux22~5_combout\,
	datac => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|myAlu|Mux22~3_combout\,
	combout => \inst6|myAlu|Mux22~4_combout\);

-- Location: LCCOMB_X58_Y54_N22
\inst6|PC[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[9]~38_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(9))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux22~4_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(9),
	datab => \reset~input_o\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux22~4_combout\,
	combout => \inst6|PC[9]~38_combout\);

-- Location: LCCOMB_X66_Y50_N24
\inst6|PR_INSTRUCTION~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~10_combout\ = (\reset~input_o\ & (\inst6|myBranchSelect|MUX_OUT~0_combout\ & \inst1|Mux0_rtl_0|auto_generated|ram_block1a3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst1|Mux0_rtl_0|auto_generated|ram_block1a3\,
	combout => \inst6|PR_INSTRUCTION~10_combout\);

-- Location: FF_X66_Y50_N25
\inst6|PR_INSTRUCTION[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(9));

-- Location: LCCOMB_X66_Y50_N0
\inst6|myImmediate|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myImmediate|Mux0~0_combout\ = (\inst6|PR_INSTRUCTION\(12)) # ((\inst6|PR_INSTRUCTION\(9) & \inst6|myControl|Equal10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datab => \inst6|PR_INSTRUCTION\(9),
	datad => \inst6|myControl|Equal10~1_combout\,
	combout => \inst6|myImmediate|Mux0~0_combout\);

-- Location: FF_X66_Y50_N1
\inst6|PR_IMMEDIATE_SELECT_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myImmediate|Mux0~0_combout\,
	sclr => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(2));

-- Location: FF_X60_Y51_N11
\inst6|REG_WRITE_DATA_S5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[2]~59_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(2));

-- Location: LCCOMB_X65_Y51_N4
\inst6|PR_DATA_2_S2~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~89_combout\ = (\inst6|PR_DATA_2_S2~88_combout\ & (\reset~input_o\ & !\inst6|PR_INSTRUCTION\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~88_combout\,
	datab => \reset~input_o\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|PR_DATA_2_S2~89_combout\);

-- Location: FF_X60_Y51_N15
\inst6|PR_DATA_2_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~89_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(2));

-- Location: LCCOMB_X60_Y51_N20
\inst6|oparand2_mux_haz|RESULT[2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[2]~58_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_ALU_OUT_S3\(2)) # ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- (((\inst6|PR_DATA_2_S2\(2) & !\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_DATA_2_S2\(2),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[2]~58_combout\);

-- Location: LCCOMB_X60_Y51_N10
\inst6|oparand2_mux_haz|RESULT[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[2]~59_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|oparand2_mux_haz|RESULT[2]~58_combout\ & ((\inst6|REG_WRITE_DATA_S5\(2)))) # (!\inst6|oparand2_mux_haz|RESULT[2]~58_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[2]~59_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[2]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[2]~59_combout\,
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(2),
	datad => \inst6|oparand2_mux_haz|RESULT[2]~58_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[2]~59_combout\);

-- Location: LCCOMB_X60_Y51_N30
\inst6|oparand2_mux|RESULT[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[2]~29_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(2))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[2]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datab => \inst6|PR_IMMEDIATE_SELECT_OUT\(2),
	datad => \inst6|oparand2_mux_haz|RESULT[2]~59_combout\,
	combout => \inst6|oparand2_mux|RESULT[2]~29_combout\);

-- Location: LCCOMB_X60_Y50_N24
\inst6|myAlu|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux29~0_combout\ = (\inst6|oparand2_mux|RESULT[3]~28_combout\) # ((\inst6|oparand2_mux|RESULT[1]~30_combout\ & !\inst6|oparand2_mux|RESULT[2]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datad => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	combout => \inst6|myAlu|Mux29~0_combout\);

-- Location: LCCOMB_X56_Y52_N14
\inst6|myAlu|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux29~4_combout\ = (\inst6|myAlu|ShiftRight0~9_combout\ & (((!\inst6|myAlu|Mux29~0_combout\ & \inst6|myAlu|ShiftRight0~104_combout\)))) # (!\inst6|myAlu|ShiftRight0~9_combout\ & ((\inst6|myAlu|ShiftRight0~98_combout\) # 
-- ((\inst6|myAlu|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~98_combout\,
	datab => \inst6|myAlu|ShiftRight0~9_combout\,
	datac => \inst6|myAlu|Mux29~0_combout\,
	datad => \inst6|myAlu|ShiftRight0~104_combout\,
	combout => \inst6|myAlu|Mux29~4_combout\);

-- Location: LCCOMB_X56_Y52_N4
\inst6|myAlu|Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux29~5_combout\ = (\inst6|myAlu|Mux29~0_combout\ & ((\inst6|myAlu|Mux29~4_combout\ & ((\inst6|myAlu|ShiftRight0~85_combout\))) # (!\inst6|myAlu|Mux29~4_combout\ & (\inst6|myAlu|ShiftRight0~101_combout\)))) # (!\inst6|myAlu|Mux29~0_combout\ & 
-- (((\inst6|myAlu|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~101_combout\,
	datab => \inst6|myAlu|Mux29~0_combout\,
	datac => \inst6|myAlu|Mux29~4_combout\,
	datad => \inst6|myAlu|ShiftRight0~85_combout\,
	combout => \inst6|myAlu|Mux29~5_combout\);

-- Location: LCCOMB_X55_Y51_N4
\inst6|PR_PC_S2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~29_combout\ = (\inst6|PR_PC_S1\(2) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S1\(2),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S2~29_combout\);

-- Location: FF_X55_Y51_N5
\inst6|PR_PC_S2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(2));

-- Location: LCCOMB_X60_Y51_N18
\inst6|myAlu|INTER_AND[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_AND\(2) = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|PR_PC_S2\(2)))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|oparand1_mux_haz|RESULT[2]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[2]~59_combout\,
	datac => \inst6|PR_PC_S2\(2),
	datad => \inst6|PR_BRANCH_SELECT_S2\(3),
	combout => \inst6|myAlu|INTER_AND\(2));

-- Location: LCCOMB_X60_Y51_N4
\inst6|myAlu|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux29~3_combout\ = (\inst6|PR_ALU_SELECT\(1)) # ((\inst6|PR_ALU_SELECT\(0) & \inst6|oparand2_mux|RESULT[4]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	combout => \inst6|myAlu|Mux29~3_combout\);

-- Location: LCCOMB_X60_Y51_N6
\inst6|myAlu|Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux29~6_combout\ = (\inst6|myAlu|Mux29~2_combout\ & (((!\inst6|myAlu|Mux29~3_combout\)))) # (!\inst6|myAlu|Mux29~2_combout\ & ((\inst6|myAlu|Mux29~3_combout\ & (\inst6|myAlu|INTER_AND\(2))) # (!\inst6|myAlu|Mux29~3_combout\ & 
-- ((\inst6|myAlu|INTER_ADD[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux29~2_combout\,
	datab => \inst6|myAlu|INTER_AND\(2),
	datac => \inst6|myAlu|INTER_ADD[2]~4_combout\,
	datad => \inst6|myAlu|Mux29~3_combout\,
	combout => \inst6|myAlu|Mux29~6_combout\);

-- Location: LCCOMB_X56_Y52_N2
\inst6|myAlu|Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux29~7_combout\ = (\inst6|myAlu|Mux29~1_combout\ & ((\inst6|myAlu|Mux29~6_combout\ & (\inst6|myAlu|Mux29~5_combout\)) # (!\inst6|myAlu|Mux29~6_combout\ & ((\inst6|myAlu|ShiftRight0~57_combout\))))) # (!\inst6|myAlu|Mux29~1_combout\ & 
-- (((\inst6|myAlu|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux29~1_combout\,
	datab => \inst6|myAlu|Mux29~5_combout\,
	datac => \inst6|myAlu|Mux29~6_combout\,
	datad => \inst6|myAlu|ShiftRight0~57_combout\,
	combout => \inst6|myAlu|Mux29~7_combout\);

-- Location: LCCOMB_X55_Y51_N20
\inst6|PR_ALU_OUT_S3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~31_combout\ = (\inst6|PR_ALU_OUT_S3~34_combout\ & \inst6|myAlu|Mux29~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_OUT_S3~34_combout\,
	datad => \inst6|myAlu|Mux29~7_combout\,
	combout => \inst6|PR_ALU_OUT_S3~31_combout\);

-- Location: FF_X55_Y51_N21
\inst6|PR_ALU_OUT_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(2));

-- Location: LCCOMB_X61_Y46_N14
\inst2|memory_array~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~99_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(4)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S3\(4),
	datab => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_CACHE_OUT\(4),
	combout => \inst2|memory_array~99_combout\);

-- Location: LCCOMB_X62_Y41_N8
\inst2|memory_array[228][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[228][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[228][4]~feeder_combout\);

-- Location: FF_X62_Y41_N9
\inst2|memory_array[228][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[228][4]~feeder_combout\,
	ena => \inst2|memory_array[231][5]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[228][4]~q\);

-- Location: FF_X61_Y41_N3
\inst2|memory_array[196][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[198][6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[196][4]~q\);

-- Location: LCCOMB_X61_Y41_N2
\inst2|Mux3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~31_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[228][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[196][4]~q\ & !\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[228][4]~q\,
	datac => \inst2|memory_array[196][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux3~31_combout\);

-- Location: FF_X61_Y41_N5
\inst2|memory_array[212][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[215][0]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[212][4]~q\);

-- Location: LCCOMB_X62_Y41_N26
\inst2|memory_array[244][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[244][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[244][4]~feeder_combout\);

-- Location: FF_X62_Y41_N27
\inst2|memory_array[244][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[244][4]~feeder_combout\,
	ena => \inst2|memory_array[245][5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[244][4]~q\);

-- Location: LCCOMB_X61_Y41_N4
\inst2|Mux3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~32_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux3~31_combout\ & ((\inst2|memory_array[244][4]~q\))) # (!\inst2|Mux3~31_combout\ & (\inst2|memory_array[212][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux3~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|Mux3~31_combout\,
	datac => \inst2|memory_array[212][4]~q\,
	datad => \inst2|memory_array[244][4]~q\,
	combout => \inst2|Mux3~32_combout\);

-- Location: LCCOMB_X66_Y38_N20
\inst2|memory_array[208][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[208][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[208][4]~feeder_combout\);

-- Location: FF_X66_Y38_N21
\inst2|memory_array[208][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[208][4]~feeder_combout\,
	ena => \inst2|memory_array[208][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[208][4]~q\);

-- Location: FF_X66_Y39_N15
\inst2|memory_array[240][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[243][5]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[240][4]~q\);

-- Location: FF_X67_Y38_N3
\inst2|memory_array[192][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[193][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[192][4]~q\);

-- Location: LCCOMB_X67_Y38_N2
\inst2|Mux3~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~35_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[224][4]~q\) # ((\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[192][4]~q\ & !\inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|memory_array[224][4]~q\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[192][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux3~35_combout\);

-- Location: LCCOMB_X66_Y39_N14
\inst2|Mux3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~36_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux3~35_combout\ & ((\inst2|memory_array[240][4]~q\))) # (!\inst2|Mux3~35_combout\ & (\inst2|memory_array[208][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux3~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst2|memory_array[208][4]~q\,
	datac => \inst2|memory_array[240][4]~q\,
	datad => \inst2|Mux3~35_combout\,
	combout => \inst2|Mux3~36_combout\);

-- Location: LCCOMB_X67_Y39_N10
\inst2|Mux3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~37_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux3~34_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux3~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~34_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst6|PR_ALU_OUT_S3\(3),
	datad => \inst2|Mux3~36_combout\,
	combout => \inst2|Mux3~37_combout\);

-- Location: LCCOMB_X63_Y41_N20
\inst2|Mux3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~40_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux3~37_combout\ & (\inst2|Mux3~39_combout\)) # (!\inst2|Mux3~37_combout\ & ((\inst2|Mux3~32_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux3~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~39_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(2),
	datac => \inst2|Mux3~32_combout\,
	datad => \inst2|Mux3~37_combout\,
	combout => \inst2|Mux3~40_combout\);

-- Location: LCCOMB_X65_Y46_N20
\inst2|memory_array[188][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[188][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[188][4]~feeder_combout\);

-- Location: FF_X65_Y46_N21
\inst2|memory_array[188][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[188][4]~feeder_combout\,
	ena => \inst2|memory_array[189][7]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[188][4]~q\);

-- Location: FF_X63_Y46_N31
\inst2|memory_array[180][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[181][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[180][4]~q\);

-- Location: FF_X61_Y44_N21
\inst2|memory_array[148][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[149][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[148][4]~q\);

-- Location: LCCOMB_X61_Y44_N10
\inst2|memory_array[156][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[156][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[156][4]~feeder_combout\);

-- Location: FF_X61_Y44_N11
\inst2|memory_array[156][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[156][4]~feeder_combout\,
	ena => \inst2|memory_array[157][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[156][4]~q\);

-- Location: LCCOMB_X61_Y44_N20
\inst2|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~7_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst6|PR_ALU_OUT_S3\(5)) # ((\inst2|memory_array[156][4]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[148][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[148][4]~q\,
	datad => \inst2|memory_array[156][4]~q\,
	combout => \inst2|Mux3~7_combout\);

-- Location: LCCOMB_X63_Y46_N30
\inst2|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~8_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|Mux3~7_combout\ & (\inst2|memory_array[188][4]~q\)) # (!\inst2|Mux3~7_combout\ & ((\inst2|memory_array[180][4]~q\))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[188][4]~q\,
	datac => \inst2|memory_array[180][4]~q\,
	datad => \inst2|Mux3~7_combout\,
	combout => \inst2|Mux3~8_combout\);

-- Location: FF_X68_Y40_N19
\inst2|memory_array[168][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[169][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[168][4]~q\);

-- Location: LCCOMB_X68_Y38_N2
\inst2|memory_array[160][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[160][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[160][4]~feeder_combout\);

-- Location: FF_X68_Y38_N3
\inst2|memory_array[160][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[160][4]~feeder_combout\,
	ena => \inst2|memory_array[161][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[160][4]~q\);

-- Location: LCCOMB_X68_Y40_N18
\inst2|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~5_combout\ = (\inst2|Mux3~4_combout\ & (((\inst2|memory_array[168][4]~q\)) # (!\inst6|PR_ALU_OUT_S3\(5)))) # (!\inst2|Mux3~4_combout\ & (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[160][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~4_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[168][4]~q\,
	datad => \inst2|memory_array[160][4]~q\,
	combout => \inst2|Mux3~5_combout\);

-- Location: LCCOMB_X67_Y40_N8
\inst2|memory_array[164][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[164][4]~feeder_combout\ = \inst2|memory_array~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~99_combout\,
	combout => \inst2|memory_array[164][4]~feeder_combout\);

-- Location: FF_X67_Y40_N9
\inst2|memory_array[164][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[164][4]~feeder_combout\,
	ena => \inst2|memory_array[165][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[164][4]~q\);

-- Location: FF_X67_Y40_N7
\inst2|memory_array[172][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~99_combout\,
	sload => VCC,
	ena => \inst2|memory_array[173][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[172][4]~q\);

-- Location: LCCOMB_X67_Y40_N6
\inst2|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~3_combout\ = (\inst2|Mux3~2_combout\ & (((\inst2|memory_array[172][4]~q\) # (!\inst6|PR_ALU_OUT_S3\(5))))) # (!\inst2|Mux3~2_combout\ & (\inst2|memory_array[164][4]~q\ & ((\inst6|PR_ALU_OUT_S3\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~2_combout\,
	datab => \inst2|memory_array[164][4]~q\,
	datac => \inst2|memory_array[172][4]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(5),
	combout => \inst2|Mux3~3_combout\);

-- Location: LCCOMB_X67_Y40_N0
\inst2|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (((\inst6|PR_ALU_OUT_S3\(4)) # (\inst2|Mux3~3_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (\inst2|Mux3~5_combout\ & (!\inst6|PR_ALU_OUT_S3\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|Mux3~5_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(4),
	datad => \inst2|Mux3~3_combout\,
	combout => \inst2|Mux3~6_combout\);

-- Location: LCCOMB_X63_Y41_N10
\inst2|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~9_combout\ = (\inst6|PR_ALU_OUT_S3\(4) & ((\inst2|Mux3~6_combout\ & ((\inst2|Mux3~8_combout\))) # (!\inst2|Mux3~6_combout\ & (\inst2|Mux3~1_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(4) & (((\inst2|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~1_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux3~8_combout\,
	datad => \inst2|Mux3~6_combout\,
	combout => \inst2|Mux3~9_combout\);

-- Location: LCCOMB_X63_Y41_N14
\inst2|Mux3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux3~41_combout\ = (\inst2|Mux3~30_combout\ & ((\inst2|Mux3~40_combout\) # ((!\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst2|Mux3~30_combout\ & (((\inst6|PR_ALU_OUT_S3\(7) & \inst2|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux3~30_combout\,
	datab => \inst2|Mux3~40_combout\,
	datac => \inst6|PR_ALU_OUT_S3\(7),
	datad => \inst2|Mux3~9_combout\,
	combout => \inst2|Mux3~41_combout\);

-- Location: FF_X63_Y41_N15
\inst2|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux3~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(4));

-- Location: LCCOMB_X61_Y46_N0
\inst6|PR_DATA_CACHE_OUT~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~27_combout\ = (\reset~input_o\ & \inst2|readdata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst2|readdata\(4),
	combout => \inst6|PR_DATA_CACHE_OUT~27_combout\);

-- Location: FF_X61_Y46_N1
\inst6|PR_DATA_CACHE_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(4));

-- Location: LCCOMB_X60_Y46_N6
\inst6|PR_ALU_OUT_S4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~27_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst6|PR_ALU_OUT_S4~27_combout\);

-- Location: FF_X61_Y46_N3
\inst6|PR_ALU_OUT_S4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(4));

-- Location: LCCOMB_X61_Y46_N2
\inst6|regWriteSelMUX|RESULT[4]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[4]~54_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(4)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(4),
	datac => \inst6|PR_ALU_OUT_S4\(4),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[4]~54_combout\);

-- Location: LCCOMB_X61_Y46_N30
\inst6|regWriteSelMUX|RESULT[4]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[4]~55_combout\ = (\inst6|regWriteSelMUX|RESULT[4]~54_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(4),
	datad => \inst6|regWriteSelMUX|RESULT[4]~54_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[4]~55_combout\);

-- Location: FF_X60_Y49_N3
\inst6|REG_WRITE_DATA_S5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[4]~55_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(4));

-- Location: LCCOMB_X70_Y49_N28
\inst6|myreg|REGISTERS~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~13_combout\ = (\inst6|regWriteSelMUX|RESULT[4]~55_combout\ & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|regWriteSelMUX|RESULT[4]~55_combout\,
	datad => \reset~input_o\,
	combout => \inst6|myreg|REGISTERS~13_combout\);

-- Location: FF_X75_Y48_N5
\inst6|myreg|REGISTERS[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~13_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][4]~q\);

-- Location: LCCOMB_X67_Y53_N14
\inst6|myreg|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux27~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[3][4]~q\,
	combout => \inst6|myreg|Mux27~3_combout\);

-- Location: FF_X73_Y48_N25
\inst6|myreg|REGISTERS[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~13_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][4]~q\);

-- Location: LCCOMB_X66_Y53_N24
\inst6|myreg|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux27~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[1][4]~q\,
	combout => \inst6|myreg|Mux27~1_combout\);

-- Location: LCCOMB_X65_Y53_N0
\inst6|PR_DATA_2_S2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~82_combout\ = (\inst6|PR_DATA_2_S2~81_combout\ & ((\inst6|myreg|Mux27~3_combout\) # ((!\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_DATA_2_S2~81_combout\ & (((\inst6|PR_INSTRUCTION\(20) & \inst6|myreg|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2~81_combout\,
	datab => \inst6|myreg|Mux27~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux27~1_combout\,
	combout => \inst6|PR_DATA_2_S2~82_combout\);

-- Location: LCCOMB_X65_Y53_N14
\inst6|PR_DATA_2_S2~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~83_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~82_combout\,
	combout => \inst6|PR_DATA_2_S2~83_combout\);

-- Location: FF_X60_Y49_N15
\inst6|PR_DATA_2_S2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~83_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(4));

-- Location: LCCOMB_X60_Y49_N24
\inst6|oparand2_mux_haz|RESULT[4]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[4]~54_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_DATA_2_S2\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_DATA_2_S2\(4),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[4]~54_combout\);

-- Location: LCCOMB_X60_Y49_N10
\inst6|oparand2_mux_haz|RESULT[4]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[4]~55_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|oparand2_mux_haz|RESULT[4]~54_combout\ & ((\inst6|REG_WRITE_DATA_S5\(4)))) # (!\inst6|oparand2_mux_haz|RESULT[4]~54_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[4]~55_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[4]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[4]~55_combout\,
	datab => \inst6|REG_WRITE_DATA_S5\(4),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[4]~54_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[4]~55_combout\);

-- Location: LCCOMB_X60_Y53_N4
\inst6|oparand2_mux|RESULT[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[4]~27_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(4))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[4]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|PR_IMMEDIATE_SELECT_OUT\(4),
	datad => \inst6|oparand2_mux_haz|RESULT[4]~55_combout\,
	combout => \inst6|oparand2_mux|RESULT[4]~27_combout\);

-- Location: LCCOMB_X59_Y52_N4
\inst6|myAlu|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux17~2_combout\ = (\inst6|oparand2_mux|RESULT[4]~27_combout\) # ((\inst6|myAlu|ShiftRight0~8_combout\) # (!\inst6|PR_ALU_SELECT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	datac => \inst6|PR_ALU_SELECT\(0),
	datad => \inst6|myAlu|ShiftRight0~8_combout\,
	combout => \inst6|myAlu|Mux17~2_combout\);

-- Location: LCCOMB_X57_Y51_N22
\inst6|myAlu|ShiftRight0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~94_combout\ = (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & ((\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~29_combout\)) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & 
-- ((\inst6|myAlu|ShiftRight0~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datab => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datac => \inst6|myAlu|ShiftRight0~29_combout\,
	datad => \inst6|myAlu|ShiftRight0~31_combout\,
	combout => \inst6|myAlu|ShiftRight0~94_combout\);

-- Location: LCCOMB_X59_Y52_N10
\inst6|myAlu|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux23~1_combout\ = (\inst6|myAlu|Mux17~3_combout\ & ((\inst6|myAlu|Mux17~4_combout\ & (\inst6|myAlu|ShiftRight0~94_combout\)) # (!\inst6|myAlu|Mux17~4_combout\ & ((\inst6|myAlu|INTER_ADD[8]~16_combout\))))) # (!\inst6|myAlu|Mux17~3_combout\ & 
-- (!\inst6|myAlu|Mux17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux17~3_combout\,
	datab => \inst6|myAlu|Mux17~4_combout\,
	datac => \inst6|myAlu|ShiftRight0~94_combout\,
	datad => \inst6|myAlu|INTER_ADD[8]~16_combout\,
	combout => \inst6|myAlu|Mux23~1_combout\);

-- Location: LCCOMB_X59_Y52_N16
\inst6|myAlu|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux23~2_combout\ = (\inst6|myAlu|Mux17~2_combout\ & (((\inst6|myAlu|Mux23~1_combout\)))) # (!\inst6|myAlu|Mux17~2_combout\ & ((\inst6|myAlu|Mux23~1_combout\ & (\inst6|myAlu|ShiftRight0~93_combout\)) # (!\inst6|myAlu|Mux23~1_combout\ & 
-- ((\inst6|myAlu|ShiftRight0~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~93_combout\,
	datab => \inst6|myAlu|Mux17~2_combout\,
	datac => \inst6|myAlu|ShiftRight0~64_combout\,
	datad => \inst6|myAlu|Mux23~1_combout\,
	combout => \inst6|myAlu|Mux23~2_combout\);

-- Location: LCCOMB_X62_Y54_N14
\inst6|PR_ALU_OUT_S3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~25_combout\ = (\reset~input_o\ & ((\inst6|myAlu|Mux23~0_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|myAlu|Mux23~0_combout\,
	datac => \reset~input_o\,
	datad => \inst6|myAlu|Mux23~2_combout\,
	combout => \inst6|PR_ALU_OUT_S3~25_combout\);

-- Location: FF_X62_Y54_N15
\inst6|PR_ALU_OUT_S3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(8));

-- Location: LCCOMB_X63_Y53_N10
\inst6|PR_ALU_OUT_S4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~23_combout\ = (\inst6|PR_ALU_OUT_S3\(8) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_ALU_OUT_S3\(8),
	datad => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S4~23_combout\);

-- Location: FF_X62_Y54_N1
\inst6|PR_ALU_OUT_S4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(8));

-- Location: LCCOMB_X62_Y54_N0
\inst6|regWriteSelMUX|RESULT[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[8]~46_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(8)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_CACHE_OUT\(8),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_ALU_OUT_S4\(8),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	combout => \inst6|regWriteSelMUX|RESULT[8]~46_combout\);

-- Location: LCCOMB_X62_Y54_N8
\inst6|regWriteSelMUX|RESULT[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[8]~47_combout\ = (\inst6|regWriteSelMUX|RESULT[8]~46_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(8),
	datad => \inst6|regWriteSelMUX|RESULT[8]~46_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[8]~47_combout\);

-- Location: LCCOMB_X68_Y51_N6
\inst6|myreg|REGISTERS~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~40_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[8]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[8]~47_combout\,
	combout => \inst6|myreg|REGISTERS~40_combout\);

-- Location: FF_X70_Y48_N17
\inst6|myreg|REGISTERS[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~40_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][8]~q\);

-- Location: LCCOMB_X70_Y48_N16
\inst6|myreg|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux23~2_combout\ = (\inst6|myreg|REGISTERS[0][8]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[0][8]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux23~2_combout\);

-- Location: LCCOMB_X70_Y48_N20
\inst6|PR_DATA_2_S2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~69_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|myreg|Mux23~0_combout\) # ((\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & (((!\inst6|PR_INSTRUCTION\(20) & \inst6|myreg|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux23~0_combout\,
	datab => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux23~2_combout\,
	combout => \inst6|PR_DATA_2_S2~69_combout\);

-- Location: FF_X70_Y48_N13
\inst6|myreg|REGISTERS[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~40_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][8]~q\);

-- Location: LCCOMB_X70_Y48_N12
\inst6|myreg|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux23~3_combout\ = (\inst6|myreg|REGISTERS[3][8]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[3][8]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux23~3_combout\);

-- Location: LCCOMB_X70_Y48_N26
\inst6|PR_DATA_2_S2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~70_combout\ = (\inst6|PR_DATA_2_S2~69_combout\ & (((\inst6|myreg|Mux23~3_combout\) # (!\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_DATA_2_S2~69_combout\ & (\inst6|myreg|Mux23~1_combout\ & (\inst6|PR_INSTRUCTION\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux23~1_combout\,
	datab => \inst6|PR_DATA_2_S2~69_combout\,
	datac => \inst6|PR_INSTRUCTION\(20),
	datad => \inst6|myreg|Mux23~3_combout\,
	combout => \inst6|PR_DATA_2_S2~70_combout\);

-- Location: LCCOMB_X62_Y54_N16
\inst6|PR_DATA_2_S2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~71_combout\ = (\reset~input_o\ & (!\inst6|PR_INSTRUCTION\(12) & \inst6|PR_DATA_2_S2~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_DATA_2_S2~70_combout\,
	combout => \inst6|PR_DATA_2_S2~71_combout\);

-- Location: FF_X62_Y54_N17
\inst6|PR_DATA_2_S2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S2~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(8));

-- Location: LCCOMB_X62_Y54_N2
\inst6|oparand2_mux_haz|RESULT[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[8]~46_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_ALU_OUT_S3\(8)) # ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- (((\inst6|PR_DATA_2_S2\(8) & !\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(8),
	datab => \inst6|PR_DATA_2_S2\(8),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[8]~46_combout\);

-- Location: LCCOMB_X62_Y54_N28
\inst6|oparand2_mux_haz|RESULT[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[8]~47_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|oparand2_mux_haz|RESULT[8]~46_combout\ & ((\inst6|REG_WRITE_DATA_S5\(8)))) # (!\inst6|oparand2_mux_haz|RESULT[8]~46_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[8]~47_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[8]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datab => \inst6|regWriteSelMUX|RESULT[8]~47_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(8),
	datad => \inst6|oparand2_mux_haz|RESULT[8]~46_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[8]~47_combout\);

-- Location: LCCOMB_X58_Y52_N20
\inst6|oparand2_mux|RESULT[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[8]~23_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(7))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[8]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|PR_IMMEDIATE_SELECT_OUT\(7),
	datad => \inst6|oparand2_mux_haz|RESULT[8]~47_combout\,
	combout => \inst6|oparand2_mux|RESULT[8]~23_combout\);

-- Location: LCCOMB_X62_Y54_N24
\inst6|myAlu|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux23~0_combout\ = (\inst6|oparand1_mux|RESULT[8]~23_combout\ & (\inst6|PR_ALU_SELECT\(1) & (\inst6|PR_ALU_SELECT\(0) & \inst6|oparand2_mux|RESULT[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[8]~23_combout\,
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|PR_ALU_SELECT\(0),
	datad => \inst6|oparand2_mux|RESULT[8]~23_combout\,
	combout => \inst6|myAlu|Mux23~0_combout\);

-- Location: LCCOMB_X59_Y52_N22
\inst6|PC[8]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[8]~39_combout\ = (\inst6|myAlu|Mux23~0_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|myAlu|Mux23~0_combout\,
	datad => \inst6|myAlu|Mux23~2_combout\,
	combout => \inst6|PC[8]~39_combout\);

-- Location: LCCOMB_X59_Y52_N0
\inst6|PC[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[8]~40_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(8))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|PC[8]~39_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(8),
	datab => \reset~input_o\,
	datac => \inst6|PC[8]~39_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[8]~40_combout\);

-- Location: LCCOMB_X65_Y54_N2
\inst6|PR_INSTRUCTION~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~1_combout\ = (\reset~input_o\ & (\inst1|Mux0_rtl_0|auto_generated|ram_block1a6\ & \inst6|myBranchSelect|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst1|Mux0_rtl_0|auto_generated|ram_block1a6\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_INSTRUCTION~1_combout\);

-- Location: FF_X65_Y54_N3
\inst6|PR_INSTRUCTION[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(16));

-- Location: FF_X62_Y50_N27
\inst6|REG_READ_ADDR1_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_INSTRUCTION\(16),
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_READ_ADDR1_S2\(1));

-- Location: LCCOMB_X61_Y50_N12
\inst6|PR_REGISTER_WRITE_ADDR_S5[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REGISTER_WRITE_ADDR_S5[0]~feeder_combout\ = \inst6|PR_REGISTER_WRITE_ADDR_S4\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0),
	combout => \inst6|PR_REGISTER_WRITE_ADDR_S5[0]~feeder_combout\);

-- Location: FF_X61_Y50_N13
\inst6|PR_REGISTER_WRITE_ADDR_S5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REGISTER_WRITE_ADDR_S5[0]~feeder_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REGISTER_WRITE_ADDR_S5\(0));

-- Location: LCCOMB_X62_Y50_N10
\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~0_combout\ = (\inst6|PR_REGISTER_WRITE_ADDR_S5\(1) & (\inst6|REG_READ_ADDR1_S2\(1) & (\inst6|REG_READ_ADDR1_S2\(0) $ (!\inst6|PR_REGISTER_WRITE_ADDR_S5\(0))))) # (!\inst6|PR_REGISTER_WRITE_ADDR_S5\(1) & 
-- (!\inst6|REG_READ_ADDR1_S2\(1) & (\inst6|REG_READ_ADDR1_S2\(0) $ (!\inst6|PR_REGISTER_WRITE_ADDR_S5\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REGISTER_WRITE_ADDR_S5\(1),
	datab => \inst6|REG_READ_ADDR1_S2\(0),
	datac => \inst6|REG_READ_ADDR1_S2\(1),
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S5\(0),
	combout => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~0_combout\);

-- Location: LCCOMB_X62_Y50_N28
\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~2_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~1_combout\ & \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~1_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~0_combout\,
	combout => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~2_combout\);

-- Location: LCCOMB_X62_Y50_N0
\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ = (\inst6|myStage3Fowarding|always0~2_combout\) # ((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~2_combout\ & ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\) # 
-- (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~3_combout\,
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~2_combout\,
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~4_combout\,
	datad => \inst6|myStage3Fowarding|always0~2_combout\,
	combout => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\);

-- Location: LCCOMB_X65_Y49_N8
\inst6|PR_PC_S3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~30_combout\ = (\inst6|PR_PC_S2\(1) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(1),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S3~30_combout\);

-- Location: FF_X65_Y49_N9
\inst6|PR_PC_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(1));

-- Location: LCCOMB_X65_Y49_N14
\inst6|PR_PC_S4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~30_combout\ = (\inst6|PR_PC_S3\(1) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_PC_S3\(1),
	datac => \reset~input_o\,
	combout => \inst6|PR_PC_S4~30_combout\);

-- Location: FF_X62_Y49_N3
\inst6|PR_PC_S4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(1));

-- Location: LCCOMB_X61_Y46_N4
\inst2|memory_array~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array~102_combout\ = (\reset~input_o\ & ((\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & ((\inst6|PR_DATA_CACHE_OUT\(1)))) # (!\inst6|stage4_forward_unit|MUX_OUT~2_combout\ & (\inst6|PR_DATA_2_S3\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S3\(1),
	datab => \inst6|stage4_forward_unit|MUX_OUT~2_combout\,
	datac => \reset~input_o\,
	datad => \inst6|PR_DATA_CACHE_OUT\(1),
	combout => \inst2|memory_array~102_combout\);

-- Location: LCCOMB_X54_Y40_N10
\inst2|memory_array[12][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[12][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[12][1]~feeder_combout\);

-- Location: LCCOMB_X55_Y44_N20
\inst2|memory_array[14][6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[14][6]~40_combout\ = ((\inst2|memory_array[14][6]~39_combout\ & \inst2|Decoder3~6_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|memory_array[14][6]~39_combout\,
	datac => \reset~input_o\,
	datad => \inst2|Decoder3~6_combout\,
	combout => \inst2|memory_array[14][6]~40_combout\);

-- Location: FF_X54_Y40_N11
\inst2|memory_array[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[12][1]~feeder_combout\,
	ena => \inst2|memory_array[14][6]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[12][1]~q\);

-- Location: FF_X63_Y40_N13
\inst2|memory_array[44][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[46][6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[44][1]~q\);

-- Location: LCCOMB_X63_Y40_N12
\inst2|Mux6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~21_combout\ = (\inst2|Mux6~20_combout\ & (((\inst2|memory_array[44][1]~q\) # (!\inst6|PR_ALU_OUT_S3\(2))))) # (!\inst2|Mux6~20_combout\ & (\inst2|memory_array[12][1]~q\ & ((\inst6|PR_ALU_OUT_S3\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux6~20_combout\,
	datab => \inst2|memory_array[12][1]~q\,
	datac => \inst2|memory_array[44][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(2),
	combout => \inst2|Mux6~21_combout\);

-- Location: LCCOMB_X53_Y43_N0
\inst2|memory_array[28][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[28][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[28][1]~feeder_combout\);

-- Location: FF_X53_Y43_N1
\inst2|memory_array[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[28][1]~feeder_combout\,
	ena => \inst2|memory_array[30][6]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[28][1]~q\);

-- Location: FF_X53_Y43_N7
\inst2|memory_array[60][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[62][3]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[60][1]~q\);

-- Location: FF_X52_Y42_N1
\inst2|memory_array[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[26][6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[24][1]~q\);

-- Location: LCCOMB_X53_Y42_N22
\inst2|memory_array[56][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[56][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[56][1]~feeder_combout\);

-- Location: FF_X53_Y42_N23
\inst2|memory_array[56][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[56][1]~feeder_combout\,
	ena => \inst2|memory_array[56][2]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[56][1]~q\);

-- Location: LCCOMB_X52_Y42_N0
\inst2|Mux6~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~27_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & (\inst6|PR_ALU_OUT_S3\(5))) # (!\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[56][1]~q\))) # (!\inst6|PR_ALU_OUT_S3\(5) & (\inst2|memory_array[24][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(5),
	datac => \inst2|memory_array[24][1]~q\,
	datad => \inst2|memory_array[56][1]~q\,
	combout => \inst2|Mux6~27_combout\);

-- Location: LCCOMB_X53_Y43_N6
\inst2|Mux6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~28_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst2|Mux6~27_combout\ & ((\inst2|memory_array[60][1]~q\))) # (!\inst2|Mux6~27_combout\ & (\inst2|memory_array[28][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (((\inst2|Mux6~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst2|memory_array[28][1]~q\,
	datac => \inst2|memory_array[60][1]~q\,
	datad => \inst2|Mux6~27_combout\,
	combout => \inst2|Mux6~28_combout\);

-- Location: LCCOMB_X62_Y43_N0
\inst2|Mux6~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~29_combout\ = (\inst2|Mux6~26_combout\ & (((\inst2|Mux6~28_combout\)) # (!\inst6|PR_ALU_OUT_S3\(3)))) # (!\inst2|Mux6~26_combout\ & (\inst6|PR_ALU_OUT_S3\(3) & (\inst2|Mux6~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux6~26_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|Mux6~21_combout\,
	datad => \inst2|Mux6~28_combout\,
	combout => \inst2|Mux6~29_combout\);

-- Location: LCCOMB_X62_Y43_N30
\inst2|Mux6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~30_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & (((\inst6|PR_ALU_OUT_S3\(7))))) # (!\inst6|PR_ALU_OUT_S3\(6) & ((\inst6|PR_ALU_OUT_S3\(7) & (\inst2|Mux6~19_combout\)) # (!\inst6|PR_ALU_OUT_S3\(7) & ((\inst2|Mux6~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux6~19_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst6|PR_ALU_OUT_S3\(7),
	datad => \inst2|Mux6~29_combout\,
	combout => \inst2|Mux6~30_combout\);

-- Location: FF_X58_Y40_N3
\inst2|memory_array[104][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[107][3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[104][1]~q\);

-- Location: LCCOMB_X61_Y39_N28
\inst2|memory_array[72][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[72][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[72][1]~feeder_combout\);

-- Location: FF_X61_Y39_N29
\inst2|memory_array[72][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[72][1]~feeder_combout\,
	ena => \inst2|memory_array[74][6]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[72][1]~q\);

-- Location: LCCOMB_X58_Y40_N2
\inst2|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~5_combout\ = (\inst2|Mux6~4_combout\ & (((\inst2|memory_array[104][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3)))) # (!\inst2|Mux6~4_combout\ & (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|memory_array[72][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux6~4_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[104][1]~q\,
	datad => \inst2|memory_array[72][1]~q\,
	combout => \inst2|Mux6~5_combout\);

-- Location: LCCOMB_X54_Y40_N12
\inst2|memory_array[76][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[76][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[76][1]~feeder_combout\);

-- Location: FF_X54_Y40_N13
\inst2|memory_array[76][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[76][1]~feeder_combout\,
	ena => \inst2|memory_array[78][3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[76][1]~q\);

-- Location: FF_X57_Y40_N3
\inst2|memory_array[108][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[111][3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[108][1]~q\);

-- Location: LCCOMB_X58_Y41_N26
\inst2|memory_array[100][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[100][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[100][1]~feeder_combout\);

-- Location: FF_X58_Y41_N27
\inst2|memory_array[100][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[100][1]~feeder_combout\,
	ena => \inst2|memory_array[103][6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[100][1]~q\);

-- Location: FF_X57_Y38_N11
\inst2|memory_array[68][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[70][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[68][1]~q\);

-- Location: LCCOMB_X57_Y38_N10
\inst2|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~2_combout\ = (\inst6|PR_ALU_OUT_S3\(5) & ((\inst2|memory_array[100][1]~q\) # ((\inst6|PR_ALU_OUT_S3\(3))))) # (!\inst6|PR_ALU_OUT_S3\(5) & (((\inst2|memory_array[68][1]~q\ & !\inst6|PR_ALU_OUT_S3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(5),
	datab => \inst2|memory_array[100][1]~q\,
	datac => \inst2|memory_array[68][1]~q\,
	datad => \inst6|PR_ALU_OUT_S3\(3),
	combout => \inst2|Mux6~2_combout\);

-- Location: LCCOMB_X57_Y40_N2
\inst2|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~3_combout\ = (\inst6|PR_ALU_OUT_S3\(3) & ((\inst2|Mux6~2_combout\ & ((\inst2|memory_array[108][1]~q\))) # (!\inst2|Mux6~2_combout\ & (\inst2|memory_array[76][1]~q\)))) # (!\inst6|PR_ALU_OUT_S3\(3) & (((\inst2|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(3),
	datab => \inst2|memory_array[76][1]~q\,
	datac => \inst2|memory_array[108][1]~q\,
	datad => \inst2|Mux6~2_combout\,
	combout => \inst2|Mux6~3_combout\);

-- Location: LCCOMB_X59_Y43_N8
\inst2|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~6_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & ((\inst6|PR_ALU_OUT_S3\(4)) # ((\inst2|Mux6~3_combout\)))) # (!\inst6|PR_ALU_OUT_S3\(2) & (!\inst6|PR_ALU_OUT_S3\(4) & (\inst2|Mux6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datab => \inst6|PR_ALU_OUT_S3\(4),
	datac => \inst2|Mux6~5_combout\,
	datad => \inst2|Mux6~3_combout\,
	combout => \inst2|Mux6~6_combout\);

-- Location: FF_X59_Y39_N29
\inst2|memory_array[88][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst2|memory_array~102_combout\,
	sload => VCC,
	ena => \inst2|memory_array[91][3]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[88][1]~q\);

-- Location: LCCOMB_X58_Y43_N4
\inst2|memory_array[120][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|memory_array[120][1]~feeder_combout\ = \inst2|memory_array~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|memory_array~102_combout\,
	combout => \inst2|memory_array[120][1]~feeder_combout\);

-- Location: FF_X58_Y43_N5
\inst2|memory_array[120][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|memory_array[120][1]~feeder_combout\,
	ena => \inst2|memory_array[123][2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|memory_array[120][1]~q\);

-- Location: LCCOMB_X59_Y39_N28
\inst2|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~1_combout\ = (\inst2|Mux6~0_combout\ & (((\inst2|memory_array[120][1]~q\)) # (!\inst6|PR_ALU_OUT_S3\(3)))) # (!\inst2|Mux6~0_combout\ & (\inst6|PR_ALU_OUT_S3\(3) & (\inst2|memory_array[88][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux6~0_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(3),
	datac => \inst2|memory_array[88][1]~q\,
	datad => \inst2|memory_array[120][1]~q\,
	combout => \inst2|Mux6~1_combout\);

-- Location: LCCOMB_X62_Y43_N20
\inst2|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~9_combout\ = (\inst2|Mux6~6_combout\ & ((\inst2|Mux6~8_combout\) # ((!\inst6|PR_ALU_OUT_S3\(4))))) # (!\inst2|Mux6~6_combout\ & (((\inst2|Mux6~1_combout\ & \inst6|PR_ALU_OUT_S3\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux6~8_combout\,
	datab => \inst2|Mux6~6_combout\,
	datac => \inst2|Mux6~1_combout\,
	datad => \inst6|PR_ALU_OUT_S3\(4),
	combout => \inst2|Mux6~9_combout\);

-- Location: LCCOMB_X62_Y43_N22
\inst2|Mux6~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|Mux6~41_combout\ = (\inst6|PR_ALU_OUT_S3\(6) & ((\inst2|Mux6~30_combout\ & (\inst2|Mux6~40_combout\)) # (!\inst2|Mux6~30_combout\ & ((\inst2|Mux6~9_combout\))))) # (!\inst6|PR_ALU_OUT_S3\(6) & (((\inst2|Mux6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|Mux6~40_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(6),
	datac => \inst2|Mux6~30_combout\,
	datad => \inst2|Mux6~9_combout\,
	combout => \inst2|Mux6~41_combout\);

-- Location: FF_X62_Y43_N23
\inst2|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst2|Mux6~41_combout\,
	ena => \inst2|readdata[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|readdata\(1));

-- Location: LCCOMB_X62_Y46_N10
\inst6|PR_DATA_CACHE_OUT~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~30_combout\ = (\reset~input_o\ & \inst2|readdata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst2|readdata\(1),
	combout => \inst6|PR_DATA_CACHE_OUT~30_combout\);

-- Location: FF_X62_Y49_N25
\inst6|PR_DATA_CACHE_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_CACHE_OUT~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(1));

-- Location: LCCOMB_X62_Y49_N28
\inst6|PR_ALU_OUT_S4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~30_combout\ = (\reset~input_o\ & \inst6|PR_ALU_OUT_S3\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_ALU_OUT_S3\(1),
	combout => \inst6|PR_ALU_OUT_S4~30_combout\);

-- Location: FF_X62_Y49_N27
\inst6|PR_ALU_OUT_S4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(1));

-- Location: LCCOMB_X62_Y49_N26
\inst6|regWriteSelMUX|RESULT[1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[1]~60_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(1)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(1),
	datac => \inst6|PR_ALU_OUT_S4\(1),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[1]~60_combout\);

-- Location: LCCOMB_X62_Y49_N2
\inst6|regWriteSelMUX|RESULT[1]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[1]~61_combout\ = (\inst6|regWriteSelMUX|RESULT[1]~60_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_REG_WRITE_SELECT_S4\(1) & \inst6|PR_PC_S4\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datac => \inst6|PR_PC_S4\(1),
	datad => \inst6|regWriteSelMUX|RESULT[1]~60_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[1]~61_combout\);

-- Location: LCCOMB_X68_Y50_N30
\inst6|myreg|REGISTERS~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~10_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[1]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[1]~61_combout\,
	combout => \inst6|myreg|REGISTERS~10_combout\);

-- Location: FF_X75_Y50_N19
\inst6|myreg|REGISTERS[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~10_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][1]~q\);

-- Location: LCCOMB_X68_Y50_N14
\inst6|myreg|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux30~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[3][1]~q\,
	combout => \inst6|myreg|Mux30~3_combout\);

-- Location: FF_X74_Y51_N27
\inst6|myreg|REGISTERS[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~10_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][1]~q\);

-- Location: LCCOMB_X70_Y51_N30
\inst6|myreg|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux30~2_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[0][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[0][1]~q\,
	combout => \inst6|myreg|Mux30~2_combout\);

-- Location: LCCOMB_X74_Y51_N26
\inst6|myreg|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux30~1_combout\ = (\inst6|myreg|REGISTERS[1][1]~q\ & !\inst6|PR_INSTRUCTION\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][1]~q\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|myreg|Mux30~1_combout\);

-- Location: LCCOMB_X67_Y50_N20
\inst6|PR_DATA_1_S2~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~153_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16)) # (\inst6|myreg|Mux30~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux30~2_combout\ & (!\inst6|PR_INSTRUCTION\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|Mux30~2_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux30~1_combout\,
	combout => \inst6|PR_DATA_1_S2~153_combout\);

-- Location: LCCOMB_X67_Y50_N18
\inst6|PR_DATA_1_S2~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~154_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~153_combout\ & ((\inst6|myreg|Mux30~3_combout\))) # (!\inst6|PR_DATA_1_S2~153_combout\ & (\inst6|myreg|Mux30~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux30~0_combout\,
	datab => \inst6|myreg|Mux30~3_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|PR_DATA_1_S2~153_combout\,
	combout => \inst6|PR_DATA_1_S2~154_combout\);

-- Location: LCCOMB_X76_Y49_N26
\inst6|myreg|REGISTERS[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][1]~feeder_combout\ = \inst6|myreg|REGISTERS~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~10_combout\,
	combout => \inst6|myreg|REGISTERS[5][1]~feeder_combout\);

-- Location: FF_X76_Y49_N27
\inst6|myreg|REGISTERS[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[5][1]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][1]~q\);

-- Location: FF_X72_Y49_N3
\inst6|myreg|REGISTERS[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~10_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][1]~q\);

-- Location: LCCOMB_X69_Y50_N22
\inst6|myreg|REGISTERS[6][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][1]~feeder_combout\ = \inst6|myreg|REGISTERS~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~10_combout\,
	combout => \inst6|myreg|REGISTERS[6][1]~feeder_combout\);

-- Location: FF_X69_Y50_N23
\inst6|myreg|REGISTERS[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][1]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][1]~q\);

-- Location: LCCOMB_X70_Y50_N8
\inst6|PR_DATA_1_S2~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~151_combout\ = (\inst6|PR_INSTRUCTION\(15) & (\inst6|PR_INSTRUCTION\(16))) # (!\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_INSTRUCTION\(16) & ((\inst6|myreg|REGISTERS[6][1]~q\))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (\inst6|myreg|REGISTERS[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|REGISTERS[4][1]~q\,
	datad => \inst6|myreg|REGISTERS[6][1]~q\,
	combout => \inst6|PR_DATA_1_S2~151_combout\);

-- Location: LCCOMB_X70_Y50_N20
\inst6|myreg|REGISTERS[7][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][1]~feeder_combout\ = \inst6|myreg|REGISTERS~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~10_combout\,
	combout => \inst6|myreg|REGISTERS[7][1]~feeder_combout\);

-- Location: FF_X70_Y50_N21
\inst6|myreg|REGISTERS[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][1]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][1]~q\);

-- Location: LCCOMB_X70_Y50_N6
\inst6|PR_DATA_1_S2~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~152_combout\ = (\inst6|PR_INSTRUCTION\(15) & ((\inst6|PR_DATA_1_S2~151_combout\ & ((\inst6|myreg|REGISTERS[7][1]~q\))) # (!\inst6|PR_DATA_1_S2~151_combout\ & (\inst6|myreg|REGISTERS[5][1]~q\)))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (((\inst6|PR_DATA_1_S2~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(15),
	datab => \inst6|myreg|REGISTERS[5][1]~q\,
	datac => \inst6|PR_DATA_1_S2~151_combout\,
	datad => \inst6|myreg|REGISTERS[7][1]~q\,
	combout => \inst6|PR_DATA_1_S2~152_combout\);

-- Location: LCCOMB_X60_Y50_N20
\inst6|PR_DATA_1_S2~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~155_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~152_combout\))) # (!\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datab => \inst6|PR_DATA_1_S2~154_combout\,
	datac => \inst6|PR_INSTRUCTION\(17),
	datad => \inst6|PR_DATA_1_S2~152_combout\,
	combout => \inst6|PR_DATA_1_S2~155_combout\);

-- Location: FF_X60_Y50_N21
\inst6|PR_DATA_1_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(1));

-- Location: LCCOMB_X60_Y50_N10
\inst6|oparand1_mux_haz|RESULT[1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[1]~60_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (\inst6|regWriteSelMUX|RESULT[1]~61_combout\)) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|PR_DATA_1_S2\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[1]~61_combout\,
	datab => \inst6|PR_DATA_1_S2\(1),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[1]~60_combout\);

-- Location: LCCOMB_X60_Y50_N26
\inst6|oparand1_mux_haz|RESULT[1]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[1]~61_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[1]~60_combout\ & (\inst6|REG_WRITE_DATA_S5\(1))) # (!\inst6|oparand1_mux_haz|RESULT[1]~60_combout\ & 
-- ((\inst6|PR_ALU_OUT_S3\(1)))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[1]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(1),
	datab => \inst6|PR_ALU_OUT_S3\(1),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[1]~60_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[1]~61_combout\);

-- Location: FF_X56_Y49_N23
\inst6|PC_PLUS_4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC[1]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(1));

-- Location: LCCOMB_X56_Y49_N22
\inst6|PC[1]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[1]~47_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(1))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux30~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datac => \inst6|PC_PLUS_4\(1),
	datad => \inst6|myAlu|Mux30~3_combout\,
	combout => \inst6|PC[1]~47_combout\);

-- Location: FF_X56_Y49_N1
\inst6|PR_PC_S1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PC[1]~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(1));

-- Location: LCCOMB_X56_Y49_N0
\inst6|PR_PC_S2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~30_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_PC_S1\(1),
	combout => \inst6|PR_PC_S2~30_combout\);

-- Location: FF_X60_Y50_N3
\inst6|PR_PC_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(1));

-- Location: LCCOMB_X60_Y50_N12
\inst6|oparand1_mux|RESULT[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[1]~30_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|PR_PC_S2\(1)))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|oparand1_mux_haz|RESULT[1]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_BRANCH_SELECT_S2\(3),
	datac => \inst6|oparand1_mux_haz|RESULT[1]~61_combout\,
	datad => \inst6|PR_PC_S2\(1),
	combout => \inst6|oparand1_mux|RESULT[1]~30_combout\);

-- Location: LCCOMB_X60_Y53_N8
\inst6|myAlu|ShiftRight0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~107_combout\ = (!\inst6|oparand2_mux|RESULT[3]~28_combout\ & ((\inst6|myAlu|ShiftRight0~106_combout\) # ((\inst6|myAlu|ShiftRight0~100_combout\ & \inst6|oparand2_mux|RESULT[2]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~106_combout\,
	datab => \inst6|myAlu|ShiftRight0~100_combout\,
	datac => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datad => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	combout => \inst6|myAlu|ShiftRight0~107_combout\);

-- Location: LCCOMB_X60_Y53_N30
\inst6|myAlu|ShiftRight0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~108_combout\ = (!\inst6|oparand2_mux|RESULT[4]~27_combout\ & ((\inst6|myAlu|ShiftRight0~107_combout\) # ((\inst6|oparand2_mux|RESULT[3]~28_combout\ & \inst6|myAlu|ShiftRight0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datab => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	datac => \inst6|myAlu|ShiftRight0~107_combout\,
	datad => \inst6|myAlu|ShiftRight0~89_combout\,
	combout => \inst6|myAlu|ShiftRight0~108_combout\);

-- Location: LCCOMB_X60_Y53_N20
\inst6|myAlu|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux30~1_combout\ = (\inst6|myAlu|Mux30~0_combout\ & ((\inst6|myAlu|ShiftRight0~108_combout\) # ((\inst6|oparand2_mux|RESULT[4]~27_combout\ & \inst6|myAlu|ShiftRight0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux30~0_combout\,
	datab => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	datac => \inst6|myAlu|ShiftRight0~108_combout\,
	datad => \inst6|myAlu|ShiftRight0~61_combout\,
	combout => \inst6|myAlu|Mux30~1_combout\);

-- Location: LCCOMB_X60_Y53_N12
\inst6|myAlu|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux30~2_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|oparand1_mux|RESULT[1]~30_combout\))) # (!\inst6|PR_ALU_SELECT\(1) & (((\inst6|myAlu|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datac => \inst6|oparand1_mux|RESULT[1]~30_combout\,
	datad => \inst6|myAlu|Mux30~1_combout\,
	combout => \inst6|myAlu|Mux30~2_combout\);

-- Location: LCCOMB_X60_Y53_N2
\inst6|myAlu|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux30~3_combout\ = (\inst6|PR_ALU_SELECT\(0) & (((\inst6|myAlu|Mux30~2_combout\)))) # (!\inst6|PR_ALU_SELECT\(0) & (!\inst6|PR_ALU_SELECT\(1) & ((\inst6|myAlu|INTER_ADD[1]~2_combout\) # (\inst6|myAlu|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|myAlu|INTER_ADD[1]~2_combout\,
	datac => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|myAlu|Mux30~2_combout\,
	combout => \inst6|myAlu|Mux30~3_combout\);

-- Location: LCCOMB_X60_Y53_N26
\inst6|PR_ALU_OUT_S3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~32_combout\ = (\reset~input_o\ & \inst6|myAlu|Mux30~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|myAlu|Mux30~3_combout\,
	combout => \inst6|PR_ALU_OUT_S3~32_combout\);

-- Location: FF_X60_Y53_N27
\inst6|PR_ALU_OUT_S3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(1));

-- Location: FF_X60_Y50_N9
\inst6|REG_WRITE_DATA_S5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[1]~61_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(1));

-- Location: LCCOMB_X61_Y50_N4
\inst6|oparand2_mux_haz|RESULT[1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[1]~60_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|regWriteSelMUX|RESULT[1]~61_combout\))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (\inst6|PR_DATA_2_S2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_2_S2\(1),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|regWriteSelMUX|RESULT[1]~61_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[1]~60_combout\);

-- Location: LCCOMB_X60_Y50_N8
\inst6|oparand2_mux_haz|RESULT[1]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[1]~61_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|oparand2_mux_haz|RESULT[1]~60_combout\ & ((\inst6|REG_WRITE_DATA_S5\(1)))) # (!\inst6|oparand2_mux_haz|RESULT[1]~60_combout\ & 
-- (\inst6|PR_ALU_OUT_S3\(1))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (((\inst6|oparand2_mux_haz|RESULT[1]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	datab => \inst6|PR_ALU_OUT_S3\(1),
	datac => \inst6|REG_WRITE_DATA_S5\(1),
	datad => \inst6|oparand2_mux_haz|RESULT[1]~60_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[1]~61_combout\);

-- Location: LCCOMB_X66_Y50_N2
\inst6|myImmediate|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myImmediate|Mux1~0_combout\ = (\inst6|myControl|Equal10~1_combout\ & ((\inst6|PR_INSTRUCTION\(8)))) # (!\inst6|myControl|Equal10~1_combout\ & (\inst6|PR_INSTRUCTION\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datac => \inst6|PR_INSTRUCTION\(8),
	datad => \inst6|myControl|Equal10~1_combout\,
	combout => \inst6|myImmediate|Mux1~0_combout\);

-- Location: FF_X66_Y50_N3
\inst6|PR_IMMEDIATE_SELECT_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myImmediate|Mux1~0_combout\,
	sclr => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(1));

-- Location: LCCOMB_X60_Y50_N14
\inst6|oparand2_mux|RESULT[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[1]~30_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|PR_IMMEDIATE_SELECT_OUT\(1)))) # (!\inst6|PR_OPERAND2_SEL~q\ & (\inst6|oparand2_mux_haz|RESULT[1]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_OPERAND2_SEL~q\,
	datab => \inst6|oparand2_mux_haz|RESULT[1]~61_combout\,
	datac => \inst6|PR_IMMEDIATE_SELECT_OUT\(1),
	combout => \inst6|oparand2_mux|RESULT[1]~30_combout\);

-- Location: LCCOMB_X60_Y52_N10
\inst6|myAlu|ShiftRight0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~58_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[18]~13_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[17]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[18]~13_combout\,
	datab => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datad => \inst6|oparand1_mux|RESULT[17]~14_combout\,
	combout => \inst6|myAlu|ShiftRight0~58_combout\);

-- Location: LCCOMB_X60_Y52_N4
\inst6|myAlu|ShiftRight0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~67_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~58_combout\))) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~66_combout\,
	datab => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datad => \inst6|myAlu|ShiftRight0~58_combout\,
	combout => \inst6|myAlu|ShiftRight0~67_combout\);

-- Location: LCCOMB_X59_Y55_N30
\inst6|myAlu|ShiftRight0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~68_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~51_combout\))) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~67_combout\,
	datad => \inst6|myAlu|ShiftRight0~51_combout\,
	combout => \inst6|myAlu|ShiftRight0~68_combout\);

-- Location: LCCOMB_X61_Y54_N4
\inst6|myAlu|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux24~2_combout\ = (\inst6|myAlu|Mux26~4_combout\ & (((\inst6|myAlu|ShiftRight0~80_combout\) # (\inst6|myAlu|Mux26~10_combout\)))) # (!\inst6|myAlu|Mux26~4_combout\ & (\inst6|myAlu|ShiftRight0~96_combout\ & 
-- ((!\inst6|myAlu|Mux26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~96_combout\,
	datab => \inst6|myAlu|ShiftRight0~80_combout\,
	datac => \inst6|myAlu|Mux26~4_combout\,
	datad => \inst6|myAlu|Mux26~10_combout\,
	combout => \inst6|myAlu|Mux24~2_combout\);

-- Location: LCCOMB_X61_Y54_N22
\inst6|myAlu|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux24~3_combout\ = (\inst6|myAlu|Mux26~10_combout\ & ((\inst6|myAlu|Mux24~2_combout\ & ((\inst6|myAlu|ShiftRight0~36_combout\))) # (!\inst6|myAlu|Mux24~2_combout\ & (\inst6|myAlu|ShiftRight0~68_combout\)))) # (!\inst6|myAlu|Mux26~10_combout\ 
-- & (((\inst6|myAlu|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux26~10_combout\,
	datab => \inst6|myAlu|ShiftRight0~68_combout\,
	datac => \inst6|myAlu|Mux24~2_combout\,
	datad => \inst6|myAlu|ShiftRight0~36_combout\,
	combout => \inst6|myAlu|Mux24~3_combout\);

-- Location: LCCOMB_X58_Y54_N24
\inst6|myAlu|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux24~0_combout\ = (!\inst6|PR_ALU_SELECT\(1) & (\inst6|myAlu|INTER_ADD[7]~14_combout\ & !\inst6|PR_ALU_SELECT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|myAlu|INTER_ADD[7]~14_combout\,
	datad => \inst6|PR_ALU_SELECT\(0),
	combout => \inst6|myAlu|Mux24~0_combout\);

-- Location: LCCOMB_X58_Y54_N28
\inst6|myAlu|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux24~5_combout\ = (\inst6|myAlu|Mux24~1_combout\) # ((\inst6|myAlu|Mux24~0_combout\) # ((\inst6|myAlu|Mux24~4_combout\ & \inst6|myAlu|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux24~1_combout\,
	datab => \inst6|myAlu|Mux24~4_combout\,
	datac => \inst6|myAlu|Mux24~3_combout\,
	datad => \inst6|myAlu|Mux24~0_combout\,
	combout => \inst6|myAlu|Mux24~5_combout\);

-- Location: LCCOMB_X57_Y54_N0
\inst6|PC[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[7]~41_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(7))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux24~5_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(7),
	datab => \reset~input_o\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux24~5_combout\,
	combout => \inst6|PC[7]~41_combout\);

-- Location: LCCOMB_X65_Y54_N26
\inst6|PR_INSTRUCTION~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~12_combout\ = (\reset~input_o\ & (\inst1|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & \inst6|myBranchSelect|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst1|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_INSTRUCTION~12_combout\);

-- Location: FF_X65_Y54_N27
\inst6|PR_INSTRUCTION[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(7));

-- Location: LCCOMB_X66_Y50_N20
\inst6|PR_REGISTER_WRITE_ADDR_S2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REGISTER_WRITE_ADDR_S2~1_combout\ = (\reset~input_o\ & \inst6|PR_INSTRUCTION\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_INSTRUCTION\(7),
	combout => \inst6|PR_REGISTER_WRITE_ADDR_S2~1_combout\);

-- Location: FF_X66_Y50_N21
\inst6|PR_REGISTER_WRITE_ADDR_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REGISTER_WRITE_ADDR_S2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REGISTER_WRITE_ADDR_S2\(0));

-- Location: LCCOMB_X61_Y50_N14
\inst6|PR_REGISTER_WRITE_ADDR_S3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REGISTER_WRITE_ADDR_S3~1_combout\ = (\reset~input_o\ & \inst6|PR_REGISTER_WRITE_ADDR_S2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S2\(0),
	combout => \inst6|PR_REGISTER_WRITE_ADDR_S3~1_combout\);

-- Location: FF_X61_Y50_N15
\inst6|PR_REGISTER_WRITE_ADDR_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REGISTER_WRITE_ADDR_S3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REGISTER_WRITE_ADDR_S3\(0));

-- Location: LCCOMB_X62_Y50_N6
\inst6|PR_REGISTER_WRITE_ADDR_S4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REGISTER_WRITE_ADDR_S4~0_combout\ = (\reset~input_o\ & \inst6|PR_REGISTER_WRITE_ADDR_S3\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S3\(0),
	combout => \inst6|PR_REGISTER_WRITE_ADDR_S4~0_combout\);

-- Location: FF_X61_Y50_N21
\inst6|PR_REGISTER_WRITE_ADDR_S4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_REGISTER_WRITE_ADDR_S4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0));

-- Location: LCCOMB_X68_Y50_N26
\inst6|myreg|REGISTERS[2][8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[2][8]~6_combout\ = ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\ & (\inst6|PR_REGISTER_WRITE_ADDR_S4\(1) & !\inst6|PR_REGISTER_WRITE_ADDR_S4\(0)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~6_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PR_REGISTER_WRITE_ADDR_S4\(1),
	datad => \inst6|PR_REGISTER_WRITE_ADDR_S4\(0),
	combout => \inst6|myreg|REGISTERS[2][8]~6_combout\);

-- Location: FF_X68_Y51_N17
\inst6|myreg|REGISTERS[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~36_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][12]~q\);

-- Location: LCCOMB_X68_Y51_N16
\inst6|myreg|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux19~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][12]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[2][12]~q\,
	combout => \inst6|myreg|Mux19~0_combout\);

-- Location: LCCOMB_X65_Y51_N14
\inst6|PR_DATA_2_S2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~57_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|myreg|Mux19~0_combout\) # (\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & (\inst6|myreg|Mux19~2_combout\ & ((!\inst6|PR_INSTRUCTION\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux19~2_combout\,
	datab => \inst6|myreg|Mux19~0_combout\,
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|PR_INSTRUCTION\(20),
	combout => \inst6|PR_DATA_2_S2~57_combout\);

-- Location: LCCOMB_X66_Y51_N6
\inst6|myreg|REGISTERS[3][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[3][12]~feeder_combout\ = \inst6|myreg|REGISTERS~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~36_combout\,
	combout => \inst6|myreg|REGISTERS[3][12]~feeder_combout\);

-- Location: FF_X66_Y51_N7
\inst6|myreg|REGISTERS[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[3][12]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][12]~q\);

-- Location: LCCOMB_X65_Y51_N10
\inst6|myreg|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux19~3_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[3][12]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|myreg|REGISTERS[3][12]~q\,
	combout => \inst6|myreg|Mux19~3_combout\);

-- Location: LCCOMB_X65_Y51_N12
\inst6|PR_DATA_2_S2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~58_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_DATA_2_S2~57_combout\ & ((\inst6|myreg|Mux19~3_combout\))) # (!\inst6|PR_DATA_2_S2~57_combout\ & (\inst6|myreg|Mux19~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (((\inst6|PR_DATA_2_S2~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux19~1_combout\,
	datab => \inst6|PR_INSTRUCTION\(20),
	datac => \inst6|PR_DATA_2_S2~57_combout\,
	datad => \inst6|myreg|Mux19~3_combout\,
	combout => \inst6|PR_DATA_2_S2~58_combout\);

-- Location: LCCOMB_X61_Y51_N30
\inst6|PR_DATA_2_S2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~59_combout\ = (\reset~input_o\ & (\inst6|PR_DATA_2_S2~58_combout\ & !\inst6|PR_INSTRUCTION\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst6|PR_DATA_2_S2~58_combout\,
	datad => \inst6|PR_INSTRUCTION\(12),
	combout => \inst6|PR_DATA_2_S2~59_combout\);

-- Location: FF_X61_Y51_N31
\inst6|PR_DATA_2_S2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S2~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(12));

-- Location: LCCOMB_X61_Y51_N4
\inst6|oparand2_mux_haz|RESULT[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[12]~38_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (\inst6|PR_ALU_OUT_S3\(12))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_DATA_2_S2\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(12),
	datab => \inst6|PR_DATA_2_S2\(12),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[12]~38_combout\);

-- Location: LCCOMB_X61_Y51_N18
\inst6|oparand2_mux_haz|RESULT[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[12]~39_combout\ = (\inst6|oparand2_mux_haz|RESULT[12]~38_combout\ & ((\inst6|REG_WRITE_DATA_S5\(12)) # ((!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\)))) # (!\inst6|oparand2_mux_haz|RESULT[12]~38_combout\ & 
-- (((\inst6|regWriteSelMUX|RESULT[12]~39_combout\ & \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(12),
	datab => \inst6|regWriteSelMUX|RESULT[12]~39_combout\,
	datac => \inst6|oparand2_mux_haz|RESULT[12]~38_combout\,
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[12]~39_combout\);

-- Location: LCCOMB_X61_Y51_N22
\inst6|oparand2_mux|RESULT[12]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[12]~19_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(12))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[12]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|PR_IMMEDIATE_SELECT_OUT\(12),
	datad => \inst6|oparand2_mux_haz|RESULT[12]~39_combout\,
	combout => \inst6|oparand2_mux|RESULT[12]~19_combout\);

-- Location: LCCOMB_X58_Y51_N22
\inst6|myAlu|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux19~5_combout\ = (\inst6|PR_ALU_SELECT\(0) & (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand2_mux|RESULT[12]~19_combout\ & \inst6|oparand1_mux|RESULT[12]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|oparand2_mux|RESULT[12]~19_combout\,
	datad => \inst6|oparand1_mux|RESULT[12]~19_combout\,
	combout => \inst6|myAlu|Mux19~5_combout\);

-- Location: LCCOMB_X59_Y53_N18
\inst6|myAlu|ShiftRight0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~78_combout\ = (\inst6|oparand2_mux|RESULT[2]~29_combout\ & ((\inst6|myAlu|ShiftRight0~63_combout\))) # (!\inst6|oparand2_mux|RESULT[2]~29_combout\ & (\inst6|myAlu|ShiftRight0~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[2]~29_combout\,
	datac => \inst6|myAlu|ShiftRight0~77_combout\,
	datad => \inst6|myAlu|ShiftRight0~63_combout\,
	combout => \inst6|myAlu|ShiftRight0~78_combout\);

-- Location: LCCOMB_X57_Y51_N6
\inst6|myAlu|ShiftRight0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~16_combout\ = (\inst6|myAlu|ShiftRight0~9_combout\ & ((\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~10_combout\))) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datab => \inst6|myAlu|ShiftRight0~15_combout\,
	datac => \inst6|myAlu|ShiftRight0~10_combout\,
	datad => \inst6|myAlu|ShiftRight0~9_combout\,
	combout => \inst6|myAlu|ShiftRight0~16_combout\);

-- Location: LCCOMB_X58_Y55_N10
\inst6|myAlu|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux19~2_combout\ = (\inst6|myAlu|Mux17~3_combout\ & ((\inst6|myAlu|Mux17~4_combout\ & (\inst6|myAlu|ShiftRight0~16_combout\)) # (!\inst6|myAlu|Mux17~4_combout\ & ((\inst6|myAlu|INTER_ADD[12]~24_combout\))))) # (!\inst6|myAlu|Mux17~3_combout\ 
-- & (!\inst6|myAlu|Mux17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux17~3_combout\,
	datab => \inst6|myAlu|Mux17~4_combout\,
	datac => \inst6|myAlu|ShiftRight0~16_combout\,
	datad => \inst6|myAlu|INTER_ADD[12]~24_combout\,
	combout => \inst6|myAlu|Mux19~2_combout\);

-- Location: LCCOMB_X58_Y55_N20
\inst6|myAlu|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux19~3_combout\ = (\inst6|myAlu|Mux17~2_combout\ & (((\inst6|myAlu|Mux19~2_combout\)))) # (!\inst6|myAlu|Mux17~2_combout\ & ((\inst6|myAlu|Mux19~2_combout\ & (\inst6|myAlu|ShiftRight0~78_combout\)) # (!\inst6|myAlu|Mux19~2_combout\ & 
-- ((\inst6|myAlu|ShiftRight0~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux17~2_combout\,
	datab => \inst6|myAlu|ShiftRight0~78_combout\,
	datac => \inst6|myAlu|ShiftRight0~48_combout\,
	datad => \inst6|myAlu|Mux19~2_combout\,
	combout => \inst6|myAlu|Mux19~3_combout\);

-- Location: LCCOMB_X58_Y55_N30
\inst6|myAlu|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux19~4_combout\ = (\inst6|myAlu|Mux19~5_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & \inst6|myAlu|Mux19~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|myAlu|Mux19~5_combout\,
	datad => \inst6|myAlu|Mux19~3_combout\,
	combout => \inst6|myAlu|Mux19~4_combout\);

-- Location: LCCOMB_X58_Y55_N6
\inst6|PR_PC_S1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~19_combout\ = (\reset~input_o\ & ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(12))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux19~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(12),
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux19~4_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_PC_S1~19_combout\);

-- Location: FF_X58_Y55_N7
\inst6|PR_PC_S1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(12));

-- Location: LCCOMB_X59_Y55_N22
\inst6|PR_PC_S2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~19_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_PC_S1\(12),
	combout => \inst6|PR_PC_S2~19_combout\);

-- Location: FF_X61_Y51_N15
\inst6|PR_PC_S2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S2~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(12));

-- Location: FF_X61_Y51_N29
\inst6|REG_WRITE_DATA_S5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|regWriteSelMUX|RESULT[12]~39_combout\,
	sload => VCC,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|REG_WRITE_DATA_S5\(12));

-- Location: FF_X69_Y51_N3
\inst6|myreg|REGISTERS[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~36_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][12]~q\);

-- Location: LCCOMB_X69_Y51_N2
\inst6|myreg|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux19~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][12]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][12]~q\,
	combout => \inst6|myreg|Mux19~1_combout\);

-- Location: LCCOMB_X65_Y51_N24
\inst6|PR_DATA_1_S2~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~98_combout\ = (\inst6|PR_INSTRUCTION\(15) & (((\inst6|PR_INSTRUCTION\(16)) # (\inst6|myreg|Mux19~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(15) & (\inst6|myreg|Mux19~2_combout\ & (!\inst6|PR_INSTRUCTION\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux19~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(15),
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|myreg|Mux19~1_combout\,
	combout => \inst6|PR_DATA_1_S2~98_combout\);

-- Location: LCCOMB_X65_Y51_N16
\inst6|PR_DATA_1_S2~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~99_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~98_combout\ & (\inst6|myreg|Mux19~3_combout\)) # (!\inst6|PR_DATA_1_S2~98_combout\ & ((\inst6|myreg|Mux19~0_combout\))))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux19~3_combout\,
	datab => \inst6|myreg|Mux19~0_combout\,
	datac => \inst6|PR_INSTRUCTION\(16),
	datad => \inst6|PR_DATA_1_S2~98_combout\,
	combout => \inst6|PR_DATA_1_S2~99_combout\);

-- Location: LCCOMB_X61_Y51_N8
\inst6|PR_DATA_1_S2~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~100_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~97_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~97_combout\,
	datab => \inst6|PR_INSTRUCTION\(17),
	datac => \inst6|PR_DATA_1_S2~99_combout\,
	datad => \inst6|PR_DATA_1_S2[26]~4_combout\,
	combout => \inst6|PR_DATA_1_S2~100_combout\);

-- Location: FF_X61_Y51_N9
\inst6|PR_DATA_1_S2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(12));

-- Location: LCCOMB_X61_Y51_N10
\inst6|oparand1_mux_haz|RESULT[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[12]~38_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (\inst6|PR_ALU_OUT_S3\(12))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|PR_DATA_1_S2\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(12),
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|PR_DATA_1_S2\(12),
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[12]~38_combout\);

-- Location: LCCOMB_X61_Y51_N28
\inst6|oparand1_mux_haz|RESULT[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[12]~39_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|oparand1_mux_haz|RESULT[12]~38_combout\ & ((\inst6|REG_WRITE_DATA_S5\(12)))) # (!\inst6|oparand1_mux_haz|RESULT[12]~38_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[12]~39_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[12]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[12]~39_combout\,
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(12),
	datad => \inst6|oparand1_mux_haz|RESULT[12]~38_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[12]~39_combout\);

-- Location: LCCOMB_X61_Y51_N24
\inst6|oparand1_mux|RESULT[12]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[12]~19_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(12))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[12]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datac => \inst6|PR_PC_S2\(12),
	datad => \inst6|oparand1_mux_haz|RESULT[12]~39_combout\,
	combout => \inst6|oparand1_mux|RESULT[12]~19_combout\);

-- Location: LCCOMB_X57_Y52_N14
\inst6|myAlu|ShiftRight0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~76_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[13]~18_combout\))) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[12]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datac => \inst6|oparand1_mux|RESULT[12]~19_combout\,
	datad => \inst6|oparand1_mux|RESULT[13]~18_combout\,
	combout => \inst6|myAlu|ShiftRight0~76_combout\);

-- Location: LCCOMB_X57_Y52_N2
\inst6|myAlu|ShiftRight0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~84_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~76_combout\)) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datab => \inst6|myAlu|ShiftRight0~76_combout\,
	datad => \inst6|myAlu|ShiftRight0~83_combout\,
	combout => \inst6|myAlu|ShiftRight0~84_combout\);

-- Location: LCCOMB_X61_Y53_N30
\inst6|myAlu|ShiftRight0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~98_combout\ = (\inst6|oparand2_mux|RESULT[1]~30_combout\ & ((\inst6|myAlu|ShiftRight0~91_combout\))) # (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & (\inst6|myAlu|ShiftRight0~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myAlu|ShiftRight0~97_combout\,
	datac => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datad => \inst6|myAlu|ShiftRight0~91_combout\,
	combout => \inst6|myAlu|ShiftRight0~98_combout\);

-- Location: LCCOMB_X58_Y54_N4
\inst6|myAlu|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux25~3_combout\ = (\inst6|myAlu|Mux26~4_combout\ & (((\inst6|myAlu|Mux26~10_combout\)))) # (!\inst6|myAlu|Mux26~4_combout\ & ((\inst6|myAlu|Mux26~10_combout\ & ((\inst6|myAlu|ShiftRight0~72_combout\))) # (!\inst6|myAlu|Mux26~10_combout\ & 
-- (\inst6|myAlu|ShiftRight0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux26~4_combout\,
	datab => \inst6|myAlu|ShiftRight0~98_combout\,
	datac => \inst6|myAlu|ShiftRight0~72_combout\,
	datad => \inst6|myAlu|Mux26~10_combout\,
	combout => \inst6|myAlu|Mux25~3_combout\);

-- Location: LCCOMB_X58_Y54_N30
\inst6|myAlu|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux25~4_combout\ = (\inst6|myAlu|Mux26~4_combout\ & ((\inst6|myAlu|Mux25~3_combout\ & ((\inst6|myAlu|ShiftRight0~41_combout\))) # (!\inst6|myAlu|Mux25~3_combout\ & (\inst6|myAlu|ShiftRight0~84_combout\)))) # (!\inst6|myAlu|Mux26~4_combout\ & 
-- (((\inst6|myAlu|Mux25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux26~4_combout\,
	datab => \inst6|myAlu|ShiftRight0~84_combout\,
	datac => \inst6|myAlu|Mux25~3_combout\,
	datad => \inst6|myAlu|ShiftRight0~41_combout\,
	combout => \inst6|myAlu|Mux25~4_combout\);

-- Location: LCCOMB_X58_Y54_N18
\inst6|myAlu|Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux25~6_combout\ = (!\inst6|PR_ALU_SELECT\(1) & (\inst6|myAlu|INTER_ADD[6]~12_combout\ & !\inst6|PR_ALU_SELECT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|myAlu|INTER_ADD[6]~12_combout\,
	datad => \inst6|PR_ALU_SELECT\(0),
	combout => \inst6|myAlu|Mux25~6_combout\);

-- Location: LCCOMB_X58_Y54_N12
\inst6|myAlu|Mux25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux25~5_combout\ = (\inst6|myAlu|Mux25~2_combout\) # ((\inst6|myAlu|Mux25~6_combout\) # ((\inst6|myAlu|Mux24~4_combout\ & \inst6|myAlu|Mux25~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux25~2_combout\,
	datab => \inst6|myAlu|Mux24~4_combout\,
	datac => \inst6|myAlu|Mux25~4_combout\,
	datad => \inst6|myAlu|Mux25~6_combout\,
	combout => \inst6|myAlu|Mux25~5_combout\);

-- Location: LCCOMB_X57_Y54_N2
\inst6|PC[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[6]~42_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(6))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux25~5_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(6),
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux25~5_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[6]~42_combout\);

-- Location: LCCOMB_X65_Y54_N8
\inst6|PR_INSTRUCTION~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~2_combout\ = (\reset~input_o\ & (\inst1|Mux0_rtl_0|auto_generated|ram_block1a7\ & \inst6|myBranchSelect|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst1|Mux0_rtl_0|auto_generated|ram_block1a7\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_INSTRUCTION~2_combout\);

-- Location: FF_X65_Y54_N9
\inst6|PR_INSTRUCTION[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(17));

-- Location: LCCOMB_X65_Y53_N10
\inst6|PR_DATA_1_S2~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~138_combout\ = (\inst6|PR_INSTRUCTION\(16) & (((\inst6|PR_INSTRUCTION\(15))))) # (!\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_INSTRUCTION\(15) & ((\inst6|myreg|Mux27~1_combout\))) # (!\inst6|PR_INSTRUCTION\(15) & 
-- (\inst6|myreg|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux27~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|PR_INSTRUCTION\(15),
	datad => \inst6|myreg|Mux27~1_combout\,
	combout => \inst6|PR_DATA_1_S2~138_combout\);

-- Location: LCCOMB_X65_Y53_N24
\inst6|PR_DATA_1_S2~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~139_combout\ = (\inst6|PR_INSTRUCTION\(16) & ((\inst6|PR_DATA_1_S2~138_combout\ & ((\inst6|myreg|Mux27~3_combout\))) # (!\inst6|PR_DATA_1_S2~138_combout\ & (\inst6|myreg|Mux27~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(16) & 
-- (((\inst6|PR_DATA_1_S2~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux27~0_combout\,
	datab => \inst6|PR_INSTRUCTION\(16),
	datac => \inst6|myreg|Mux27~3_combout\,
	datad => \inst6|PR_DATA_1_S2~138_combout\,
	combout => \inst6|PR_DATA_1_S2~139_combout\);

-- Location: LCCOMB_X60_Y49_N4
\inst6|PR_DATA_1_S2~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_1_S2~140_combout\ = (!\inst6|PR_DATA_1_S2[26]~4_combout\ & ((\inst6|PR_INSTRUCTION\(17) & (\inst6|PR_DATA_1_S2~137_combout\)) # (!\inst6|PR_INSTRUCTION\(17) & ((\inst6|PR_DATA_1_S2~139_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2~137_combout\,
	datab => \inst6|PR_DATA_1_S2[26]~4_combout\,
	datac => \inst6|PR_INSTRUCTION\(17),
	datad => \inst6|PR_DATA_1_S2~139_combout\,
	combout => \inst6|PR_DATA_1_S2~140_combout\);

-- Location: FF_X60_Y49_N5
\inst6|PR_DATA_1_S2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_1_S2~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_1_S2\(4));

-- Location: LCCOMB_X60_Y49_N2
\inst6|oparand1_mux_haz|RESULT[4]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[4]~54_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|REG_WRITE_DATA_S5\(4)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[4]~55_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[4]~55_combout\,
	datab => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(4),
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[4]~54_combout\);

-- Location: LCCOMB_X60_Y49_N28
\inst6|oparand1_mux_haz|RESULT[4]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[4]~55_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (((\inst6|oparand1_mux_haz|RESULT[4]~54_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & 
-- ((\inst6|oparand1_mux_haz|RESULT[4]~54_combout\ & (\inst6|PR_ALU_OUT_S3\(4))) # (!\inst6|oparand1_mux_haz|RESULT[4]~54_combout\ & ((\inst6|PR_DATA_1_S2\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(4),
	datab => \inst6|PR_DATA_1_S2\(4),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[4]~54_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[4]~55_combout\);

-- Location: LCCOMB_X60_Y49_N26
\inst6|oparand1_mux|RESULT[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux|RESULT[4]~27_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(4))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[4]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_PC_S2\(4),
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[4]~55_combout\,
	combout => \inst6|oparand1_mux|RESULT[4]~27_combout\);

-- Location: LCCOMB_X59_Y53_N28
\inst6|myAlu|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux27~1_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|PR_ALU_SELECT\(0) & (\inst6|oparand1_mux|RESULT[4]~27_combout\ & \inst6|oparand2_mux|RESULT[4]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|oparand1_mux|RESULT[4]~27_combout\,
	datad => \inst6|oparand2_mux|RESULT[4]~27_combout\,
	combout => \inst6|myAlu|Mux27~1_combout\);

-- Location: LCCOMB_X59_Y53_N22
\inst6|myAlu|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux27~2_combout\ = (\inst6|myAlu|Mux26~4_combout\ & (((\inst6|myAlu|Mux26~10_combout\)))) # (!\inst6|myAlu|Mux26~4_combout\ & ((\inst6|myAlu|Mux26~10_combout\ & ((\inst6|myAlu|ShiftRight0~78_combout\))) # (!\inst6|myAlu|Mux26~10_combout\ & 
-- (\inst6|myAlu|ShiftRight0~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~102_combout\,
	datab => \inst6|myAlu|Mux26~4_combout\,
	datac => \inst6|myAlu|Mux26~10_combout\,
	datad => \inst6|myAlu|ShiftRight0~78_combout\,
	combout => \inst6|myAlu|Mux27~2_combout\);

-- Location: LCCOMB_X59_Y53_N24
\inst6|myAlu|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux27~3_combout\ = (\inst6|myAlu|Mux26~4_combout\ & ((\inst6|myAlu|Mux27~2_combout\ & ((\inst6|myAlu|ShiftRight0~49_combout\))) # (!\inst6|myAlu|Mux27~2_combout\ & (\inst6|myAlu|ShiftRight0~92_combout\)))) # (!\inst6|myAlu|Mux26~4_combout\ & 
-- (((\inst6|myAlu|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~92_combout\,
	datab => \inst6|myAlu|Mux26~4_combout\,
	datac => \inst6|myAlu|Mux27~2_combout\,
	datad => \inst6|myAlu|ShiftRight0~49_combout\,
	combout => \inst6|myAlu|Mux27~3_combout\);

-- Location: LCCOMB_X59_Y53_N26
\inst6|myAlu|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux27~4_combout\ = (\inst6|myAlu|Mux27~0_combout\) # ((\inst6|myAlu|Mux27~1_combout\) # ((\inst6|myAlu|Mux24~4_combout\ & \inst6|myAlu|Mux27~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux27~0_combout\,
	datab => \inst6|myAlu|Mux27~1_combout\,
	datac => \inst6|myAlu|Mux24~4_combout\,
	datad => \inst6|myAlu|Mux27~3_combout\,
	combout => \inst6|myAlu|Mux27~4_combout\);

-- Location: LCCOMB_X58_Y52_N16
\inst6|PC[4]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[4]~44_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(4))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux27~4_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datab => \reset~input_o\,
	datac => \inst6|PC_PLUS_4\(4),
	datad => \inst6|myAlu|Mux27~4_combout\,
	combout => \inst6|PC[4]~44_combout\);

-- Location: LCCOMB_X65_Y54_N6
\inst6|PR_INSTRUCTION~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~9_combout\ = (\reset~input_o\ & (\inst1|Mux0_rtl_0|auto_generated|ram_block1a4\ & \inst6|myBranchSelect|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datac => \inst1|Mux0_rtl_0|auto_generated|ram_block1a4\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_INSTRUCTION~9_combout\);

-- Location: FF_X65_Y54_N7
\inst6|PR_INSTRUCTION[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(13));

-- Location: LCCOMB_X63_Y54_N18
\inst6|PR_ALU_SELECT~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_SELECT~2_combout\ = (\reset~input_o\ & (\inst6|myControl|Equal13~0_combout\ & (\inst6|myControl|Equal10~0_combout\ & \inst6|PR_INSTRUCTION\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|myControl|Equal13~0_combout\,
	datac => \inst6|myControl|Equal10~0_combout\,
	datad => \inst6|PR_INSTRUCTION\(13),
	combout => \inst6|PR_ALU_SELECT~2_combout\);

-- Location: FF_X63_Y54_N19
\inst6|PR_ALU_SELECT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_SELECT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_SELECT\(1));

-- Location: LCCOMB_X59_Y55_N2
\inst6|myAlu|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux0~4_combout\ = (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|myAlu|ShiftRight0~9_combout\ & (!\inst6|oparand2_mux|RESULT[1]~30_combout\ & \inst6|myAlu|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	datab => \inst6|myAlu|ShiftRight0~9_combout\,
	datac => \inst6|oparand2_mux|RESULT[1]~30_combout\,
	datad => \inst6|myAlu|Mux0~3_combout\,
	combout => \inst6|myAlu|Mux0~4_combout\);

-- Location: LCCOMB_X59_Y55_N4
\inst6|myAlu|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux0~5_combout\ = (\inst6|oparand1_mux|RESULT[31]~0_combout\ & ((\inst6|myAlu|Mux0~4_combout\) # ((\inst6|oparand2_mux|RESULT[31]~0_combout\ & \inst6|PR_ALU_SELECT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[31]~0_combout\,
	datab => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|oparand1_mux|RESULT[31]~0_combout\,
	datad => \inst6|myAlu|Mux0~4_combout\,
	combout => \inst6|myAlu|Mux0~5_combout\);

-- Location: LCCOMB_X59_Y50_N30
\inst6|myAlu|INTER_ADD[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_ADD[31]~62_combout\ = \inst6|oparand2_mux|RESULT[31]~0_combout\ $ (\inst6|myAlu|INTER_ADD[30]~61\ $ (\inst6|oparand1_mux|RESULT[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[31]~0_combout\,
	datad => \inst6|oparand1_mux|RESULT[31]~0_combout\,
	cin => \inst6|myAlu|INTER_ADD[30]~61\,
	combout => \inst6|myAlu|INTER_ADD[31]~62_combout\);

-- Location: LCCOMB_X59_Y55_N0
\inst6|myAlu|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux0~6_combout\ = (\inst6|PR_ALU_SELECT\(0) & (((\inst6|myAlu|Mux0~5_combout\)))) # (!\inst6|PR_ALU_SELECT\(0) & (!\inst6|PR_ALU_SELECT\(1) & ((\inst6|myAlu|INTER_ADD[31]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|myAlu|Mux0~5_combout\,
	datad => \inst6|myAlu|INTER_ADD[31]~62_combout\,
	combout => \inst6|myAlu|Mux0~6_combout\);

-- Location: LCCOMB_X59_Y55_N20
\inst6|PR_ALU_OUT_S3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S3~2_combout\ = (\reset~input_o\ & \inst6|myAlu|Mux0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|myAlu|Mux0~6_combout\,
	combout => \inst6|PR_ALU_OUT_S3~2_combout\);

-- Location: FF_X59_Y55_N21
\inst6|PR_ALU_OUT_S3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_ALU_OUT_S3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S3\(31));

-- Location: LCCOMB_X58_Y49_N28
\inst6|oparand1_mux_haz|RESULT[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[31]~0_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\)))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & ((\inst6|regWriteSelMUX|RESULT[31]~1_combout\))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\ & (\inst6|PR_DATA_1_S2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_DATA_1_S2\(31),
	datab => \inst6|regWriteSelMUX|RESULT[31]~1_combout\,
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datad => \inst6|myStage3Fowarding|OP1_MUX_OUT[1]~6_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[31]~0_combout\);

-- Location: LCCOMB_X58_Y49_N16
\inst6|oparand1_mux_haz|RESULT[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand1_mux_haz|RESULT[31]~1_combout\ = (\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & ((\inst6|oparand1_mux_haz|RESULT[31]~0_combout\ & (\inst6|REG_WRITE_DATA_S5\(31))) # (!\inst6|oparand1_mux_haz|RESULT[31]~0_combout\ & 
-- ((\inst6|PR_ALU_OUT_S3\(31)))))) # (!\inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\ & (((\inst6|oparand1_mux_haz|RESULT[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(31),
	datab => \inst6|PR_ALU_OUT_S3\(31),
	datac => \inst6|myStage3Fowarding|OP1_MUX_OUT[0]~5_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[31]~0_combout\,
	combout => \inst6|oparand1_mux_haz|RESULT[31]~1_combout\);

-- Location: LCCOMB_X61_Y49_N0
\inst6|myBranchSelect|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~1_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[0]~64_combout\ & !\inst6|oparand1_mux_haz|RESULT[0]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[0]~64_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[0]~63_combout\,
	datad => VCC,
	cout => \inst6|myBranchSelect|LessThan1~1_cout\);

-- Location: LCCOMB_X61_Y49_N2
\inst6|myBranchSelect|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~3_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[1]~61_combout\ & ((!\inst6|myBranchSelect|LessThan1~1_cout\) # (!\inst6|oparand2_mux_haz|RESULT[1]~61_combout\))) # (!\inst6|oparand1_mux_haz|RESULT[1]~61_combout\ & 
-- (!\inst6|oparand2_mux_haz|RESULT[1]~61_combout\ & !\inst6|myBranchSelect|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[1]~61_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[1]~61_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~1_cout\,
	cout => \inst6|myBranchSelect|LessThan1~3_cout\);

-- Location: LCCOMB_X61_Y49_N4
\inst6|myBranchSelect|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~5_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[2]~59_combout\ & ((!\inst6|myBranchSelect|LessThan1~3_cout\) # (!\inst6|oparand1_mux_haz|RESULT[2]~59_combout\))) # (!\inst6|oparand2_mux_haz|RESULT[2]~59_combout\ & 
-- (!\inst6|oparand1_mux_haz|RESULT[2]~59_combout\ & !\inst6|myBranchSelect|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[2]~59_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[2]~59_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~3_cout\,
	cout => \inst6|myBranchSelect|LessThan1~5_cout\);

-- Location: LCCOMB_X61_Y49_N6
\inst6|myBranchSelect|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~7_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[3]~57_combout\ & (\inst6|oparand1_mux_haz|RESULT[3]~57_combout\ & !\inst6|myBranchSelect|LessThan1~5_cout\)) # (!\inst6|oparand2_mux_haz|RESULT[3]~57_combout\ & 
-- ((\inst6|oparand1_mux_haz|RESULT[3]~57_combout\) # (!\inst6|myBranchSelect|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[3]~57_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[3]~57_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~5_cout\,
	cout => \inst6|myBranchSelect|LessThan1~7_cout\);

-- Location: LCCOMB_X61_Y49_N8
\inst6|myBranchSelect|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~9_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[4]~55_combout\ & ((!\inst6|myBranchSelect|LessThan1~7_cout\) # (!\inst6|oparand1_mux_haz|RESULT[4]~55_combout\))) # (!\inst6|oparand2_mux_haz|RESULT[4]~55_combout\ & 
-- (!\inst6|oparand1_mux_haz|RESULT[4]~55_combout\ & !\inst6|myBranchSelect|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[4]~55_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[4]~55_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~7_cout\,
	cout => \inst6|myBranchSelect|LessThan1~9_cout\);

-- Location: LCCOMB_X61_Y49_N10
\inst6|myBranchSelect|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~11_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[5]~53_combout\ & ((!\inst6|myBranchSelect|LessThan1~9_cout\) # (!\inst6|oparand2_mux_haz|RESULT[5]~53_combout\))) # (!\inst6|oparand1_mux_haz|RESULT[5]~53_combout\ & 
-- (!\inst6|oparand2_mux_haz|RESULT[5]~53_combout\ & !\inst6|myBranchSelect|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[5]~53_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[5]~53_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~9_cout\,
	cout => \inst6|myBranchSelect|LessThan1~11_cout\);

-- Location: LCCOMB_X61_Y49_N12
\inst6|myBranchSelect|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~13_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[6]~51_combout\ & (\inst6|oparand2_mux_haz|RESULT[6]~51_combout\ & !\inst6|myBranchSelect|LessThan1~11_cout\)) # (!\inst6|oparand1_mux_haz|RESULT[6]~51_combout\ & 
-- ((\inst6|oparand2_mux_haz|RESULT[6]~51_combout\) # (!\inst6|myBranchSelect|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[6]~51_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[6]~51_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~11_cout\,
	cout => \inst6|myBranchSelect|LessThan1~13_cout\);

-- Location: LCCOMB_X61_Y49_N14
\inst6|myBranchSelect|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~15_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[7]~49_combout\ & ((!\inst6|myBranchSelect|LessThan1~13_cout\) # (!\inst6|oparand2_mux_haz|RESULT[7]~49_combout\))) # (!\inst6|oparand1_mux_haz|RESULT[7]~49_combout\ & 
-- (!\inst6|oparand2_mux_haz|RESULT[7]~49_combout\ & !\inst6|myBranchSelect|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[7]~49_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[7]~49_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~13_cout\,
	cout => \inst6|myBranchSelect|LessThan1~15_cout\);

-- Location: LCCOMB_X61_Y49_N16
\inst6|myBranchSelect|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~17_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[8]~47_combout\ & (\inst6|oparand2_mux_haz|RESULT[8]~47_combout\ & !\inst6|myBranchSelect|LessThan1~15_cout\)) # (!\inst6|oparand1_mux_haz|RESULT[8]~47_combout\ & 
-- ((\inst6|oparand2_mux_haz|RESULT[8]~47_combout\) # (!\inst6|myBranchSelect|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[8]~47_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[8]~47_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~15_cout\,
	cout => \inst6|myBranchSelect|LessThan1~17_cout\);

-- Location: LCCOMB_X61_Y49_N18
\inst6|myBranchSelect|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~19_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[9]~45_combout\ & ((!\inst6|myBranchSelect|LessThan1~17_cout\) # (!\inst6|oparand2_mux_haz|RESULT[9]~45_combout\))) # (!\inst6|oparand1_mux_haz|RESULT[9]~45_combout\ & 
-- (!\inst6|oparand2_mux_haz|RESULT[9]~45_combout\ & !\inst6|myBranchSelect|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[9]~45_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[9]~45_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~17_cout\,
	cout => \inst6|myBranchSelect|LessThan1~19_cout\);

-- Location: LCCOMB_X61_Y49_N20
\inst6|myBranchSelect|LessThan1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~21_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[10]~43_combout\ & (\inst6|oparand2_mux_haz|RESULT[10]~43_combout\ & !\inst6|myBranchSelect|LessThan1~19_cout\)) # (!\inst6|oparand1_mux_haz|RESULT[10]~43_combout\ & 
-- ((\inst6|oparand2_mux_haz|RESULT[10]~43_combout\) # (!\inst6|myBranchSelect|LessThan1~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[10]~43_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[10]~43_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~19_cout\,
	cout => \inst6|myBranchSelect|LessThan1~21_cout\);

-- Location: LCCOMB_X61_Y49_N22
\inst6|myBranchSelect|LessThan1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~23_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[11]~41_combout\ & ((!\inst6|myBranchSelect|LessThan1~21_cout\) # (!\inst6|oparand2_mux_haz|RESULT[11]~41_combout\))) # (!\inst6|oparand1_mux_haz|RESULT[11]~41_combout\ & 
-- (!\inst6|oparand2_mux_haz|RESULT[11]~41_combout\ & !\inst6|myBranchSelect|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[11]~41_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[11]~41_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~21_cout\,
	cout => \inst6|myBranchSelect|LessThan1~23_cout\);

-- Location: LCCOMB_X61_Y49_N24
\inst6|myBranchSelect|LessThan1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~25_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[12]~39_combout\ & (\inst6|oparand2_mux_haz|RESULT[12]~39_combout\ & !\inst6|myBranchSelect|LessThan1~23_cout\)) # (!\inst6|oparand1_mux_haz|RESULT[12]~39_combout\ & 
-- ((\inst6|oparand2_mux_haz|RESULT[12]~39_combout\) # (!\inst6|myBranchSelect|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[12]~39_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[12]~39_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~23_cout\,
	cout => \inst6|myBranchSelect|LessThan1~25_cout\);

-- Location: LCCOMB_X61_Y49_N26
\inst6|myBranchSelect|LessThan1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~27_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[13]~37_combout\ & (\inst6|oparand1_mux_haz|RESULT[13]~37_combout\ & !\inst6|myBranchSelect|LessThan1~25_cout\)) # (!\inst6|oparand2_mux_haz|RESULT[13]~37_combout\ & 
-- ((\inst6|oparand1_mux_haz|RESULT[13]~37_combout\) # (!\inst6|myBranchSelect|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[13]~37_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[13]~37_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~25_cout\,
	cout => \inst6|myBranchSelect|LessThan1~27_cout\);

-- Location: LCCOMB_X61_Y49_N28
\inst6|myBranchSelect|LessThan1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~29_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[14]~35_combout\ & ((!\inst6|myBranchSelect|LessThan1~27_cout\) # (!\inst6|oparand1_mux_haz|RESULT[14]~35_combout\))) # (!\inst6|oparand2_mux_haz|RESULT[14]~35_combout\ & 
-- (!\inst6|oparand1_mux_haz|RESULT[14]~35_combout\ & !\inst6|myBranchSelect|LessThan1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[14]~35_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[14]~35_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~27_cout\,
	cout => \inst6|myBranchSelect|LessThan1~29_cout\);

-- Location: LCCOMB_X61_Y49_N30
\inst6|myBranchSelect|LessThan1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~31_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[15]~33_combout\ & ((!\inst6|myBranchSelect|LessThan1~29_cout\) # (!\inst6|oparand2_mux_haz|RESULT[15]~33_combout\))) # (!\inst6|oparand1_mux_haz|RESULT[15]~33_combout\ & 
-- (!\inst6|oparand2_mux_haz|RESULT[15]~33_combout\ & !\inst6|myBranchSelect|LessThan1~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[15]~33_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[15]~33_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~29_cout\,
	cout => \inst6|myBranchSelect|LessThan1~31_cout\);

-- Location: LCCOMB_X61_Y48_N0
\inst6|myBranchSelect|LessThan1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~33_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[16]~31_combout\ & ((!\inst6|myBranchSelect|LessThan1~31_cout\) # (!\inst6|oparand1_mux_haz|RESULT[16]~31_combout\))) # (!\inst6|oparand2_mux_haz|RESULT[16]~31_combout\ & 
-- (!\inst6|oparand1_mux_haz|RESULT[16]~31_combout\ & !\inst6|myBranchSelect|LessThan1~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[16]~31_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[16]~31_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~31_cout\,
	cout => \inst6|myBranchSelect|LessThan1~33_cout\);

-- Location: LCCOMB_X61_Y48_N2
\inst6|myBranchSelect|LessThan1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~35_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[17]~29_combout\ & ((!\inst6|myBranchSelect|LessThan1~33_cout\) # (!\inst6|oparand2_mux_haz|RESULT[17]~29_combout\))) # (!\inst6|oparand1_mux_haz|RESULT[17]~29_combout\ & 
-- (!\inst6|oparand2_mux_haz|RESULT[17]~29_combout\ & !\inst6|myBranchSelect|LessThan1~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[17]~29_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[17]~29_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~33_cout\,
	cout => \inst6|myBranchSelect|LessThan1~35_cout\);

-- Location: LCCOMB_X61_Y48_N4
\inst6|myBranchSelect|LessThan1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~37_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[18]~27_combout\ & (\inst6|oparand2_mux_haz|RESULT[18]~27_combout\ & !\inst6|myBranchSelect|LessThan1~35_cout\)) # (!\inst6|oparand1_mux_haz|RESULT[18]~27_combout\ & 
-- ((\inst6|oparand2_mux_haz|RESULT[18]~27_combout\) # (!\inst6|myBranchSelect|LessThan1~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[18]~27_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[18]~27_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~35_cout\,
	cout => \inst6|myBranchSelect|LessThan1~37_cout\);

-- Location: LCCOMB_X61_Y48_N6
\inst6|myBranchSelect|LessThan1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~39_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[19]~25_combout\ & ((!\inst6|myBranchSelect|LessThan1~37_cout\) # (!\inst6|oparand2_mux_haz|RESULT[19]~25_combout\))) # (!\inst6|oparand1_mux_haz|RESULT[19]~25_combout\ & 
-- (!\inst6|oparand2_mux_haz|RESULT[19]~25_combout\ & !\inst6|myBranchSelect|LessThan1~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[19]~25_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[19]~25_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~37_cout\,
	cout => \inst6|myBranchSelect|LessThan1~39_cout\);

-- Location: LCCOMB_X61_Y48_N8
\inst6|myBranchSelect|LessThan1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~41_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[20]~23_combout\ & ((!\inst6|myBranchSelect|LessThan1~39_cout\) # (!\inst6|oparand1_mux_haz|RESULT[20]~23_combout\))) # (!\inst6|oparand2_mux_haz|RESULT[20]~23_combout\ & 
-- (!\inst6|oparand1_mux_haz|RESULT[20]~23_combout\ & !\inst6|myBranchSelect|LessThan1~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[20]~23_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[20]~23_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~39_cout\,
	cout => \inst6|myBranchSelect|LessThan1~41_cout\);

-- Location: LCCOMB_X61_Y48_N10
\inst6|myBranchSelect|LessThan1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~43_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[21]~21_combout\ & (\inst6|oparand1_mux_haz|RESULT[21]~21_combout\ & !\inst6|myBranchSelect|LessThan1~41_cout\)) # (!\inst6|oparand2_mux_haz|RESULT[21]~21_combout\ & 
-- ((\inst6|oparand1_mux_haz|RESULT[21]~21_combout\) # (!\inst6|myBranchSelect|LessThan1~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[21]~21_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[21]~21_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~41_cout\,
	cout => \inst6|myBranchSelect|LessThan1~43_cout\);

-- Location: LCCOMB_X61_Y48_N12
\inst6|myBranchSelect|LessThan1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~45_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[22]~19_combout\ & (\inst6|oparand2_mux_haz|RESULT[22]~19_combout\ & !\inst6|myBranchSelect|LessThan1~43_cout\)) # (!\inst6|oparand1_mux_haz|RESULT[22]~19_combout\ & 
-- ((\inst6|oparand2_mux_haz|RESULT[22]~19_combout\) # (!\inst6|myBranchSelect|LessThan1~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[22]~19_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[22]~19_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~43_cout\,
	cout => \inst6|myBranchSelect|LessThan1~45_cout\);

-- Location: LCCOMB_X61_Y48_N14
\inst6|myBranchSelect|LessThan1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~47_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[23]~17_combout\ & ((!\inst6|myBranchSelect|LessThan1~45_cout\) # (!\inst6|oparand2_mux_haz|RESULT[23]~17_combout\))) # (!\inst6|oparand1_mux_haz|RESULT[23]~17_combout\ & 
-- (!\inst6|oparand2_mux_haz|RESULT[23]~17_combout\ & !\inst6|myBranchSelect|LessThan1~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[23]~17_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[23]~17_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~45_cout\,
	cout => \inst6|myBranchSelect|LessThan1~47_cout\);

-- Location: LCCOMB_X61_Y48_N16
\inst6|myBranchSelect|LessThan1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~49_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[24]~15_combout\ & ((!\inst6|myBranchSelect|LessThan1~47_cout\) # (!\inst6|oparand1_mux_haz|RESULT[24]~15_combout\))) # (!\inst6|oparand2_mux_haz|RESULT[24]~15_combout\ & 
-- (!\inst6|oparand1_mux_haz|RESULT[24]~15_combout\ & !\inst6|myBranchSelect|LessThan1~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[24]~15_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[24]~15_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~47_cout\,
	cout => \inst6|myBranchSelect|LessThan1~49_cout\);

-- Location: LCCOMB_X61_Y48_N18
\inst6|myBranchSelect|LessThan1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~51_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[25]~13_combout\ & ((!\inst6|myBranchSelect|LessThan1~49_cout\) # (!\inst6|oparand2_mux_haz|RESULT[25]~13_combout\))) # (!\inst6|oparand1_mux_haz|RESULT[25]~13_combout\ & 
-- (!\inst6|oparand2_mux_haz|RESULT[25]~13_combout\ & !\inst6|myBranchSelect|LessThan1~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[25]~13_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[25]~13_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~49_cout\,
	cout => \inst6|myBranchSelect|LessThan1~51_cout\);

-- Location: LCCOMB_X61_Y48_N20
\inst6|myBranchSelect|LessThan1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~53_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[26]~11_combout\ & (\inst6|oparand2_mux_haz|RESULT[26]~11_combout\ & !\inst6|myBranchSelect|LessThan1~51_cout\)) # (!\inst6|oparand1_mux_haz|RESULT[26]~11_combout\ & 
-- ((\inst6|oparand2_mux_haz|RESULT[26]~11_combout\) # (!\inst6|myBranchSelect|LessThan1~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[26]~11_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[26]~11_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~51_cout\,
	cout => \inst6|myBranchSelect|LessThan1~53_cout\);

-- Location: LCCOMB_X61_Y48_N22
\inst6|myBranchSelect|LessThan1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~55_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[27]~9_combout\ & (\inst6|oparand1_mux_haz|RESULT[27]~9_combout\ & !\inst6|myBranchSelect|LessThan1~53_cout\)) # (!\inst6|oparand2_mux_haz|RESULT[27]~9_combout\ & 
-- ((\inst6|oparand1_mux_haz|RESULT[27]~9_combout\) # (!\inst6|myBranchSelect|LessThan1~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[27]~9_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[27]~9_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~53_cout\,
	cout => \inst6|myBranchSelect|LessThan1~55_cout\);

-- Location: LCCOMB_X61_Y48_N24
\inst6|myBranchSelect|LessThan1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~57_cout\ = CARRY((\inst6|oparand1_mux_haz|RESULT[28]~7_combout\ & (\inst6|oparand2_mux_haz|RESULT[28]~7_combout\ & !\inst6|myBranchSelect|LessThan1~55_cout\)) # (!\inst6|oparand1_mux_haz|RESULT[28]~7_combout\ & 
-- ((\inst6|oparand2_mux_haz|RESULT[28]~7_combout\) # (!\inst6|myBranchSelect|LessThan1~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[28]~7_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[28]~7_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~55_cout\,
	cout => \inst6|myBranchSelect|LessThan1~57_cout\);

-- Location: LCCOMB_X61_Y48_N26
\inst6|myBranchSelect|LessThan1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~59_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[29]~5_combout\ & (\inst6|oparand1_mux_haz|RESULT[29]~5_combout\ & !\inst6|myBranchSelect|LessThan1~57_cout\)) # (!\inst6|oparand2_mux_haz|RESULT[29]~5_combout\ & 
-- ((\inst6|oparand1_mux_haz|RESULT[29]~5_combout\) # (!\inst6|myBranchSelect|LessThan1~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[29]~5_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[29]~5_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~57_cout\,
	cout => \inst6|myBranchSelect|LessThan1~59_cout\);

-- Location: LCCOMB_X61_Y48_N28
\inst6|myBranchSelect|LessThan1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~61_cout\ = CARRY((\inst6|oparand2_mux_haz|RESULT[30]~3_combout\ & ((!\inst6|myBranchSelect|LessThan1~59_cout\) # (!\inst6|oparand1_mux_haz|RESULT[30]~3_combout\))) # (!\inst6|oparand2_mux_haz|RESULT[30]~3_combout\ & 
-- (!\inst6|oparand1_mux_haz|RESULT[30]~3_combout\ & !\inst6|myBranchSelect|LessThan1~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[30]~3_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[30]~3_combout\,
	datad => VCC,
	cin => \inst6|myBranchSelect|LessThan1~59_cout\,
	cout => \inst6|myBranchSelect|LessThan1~61_cout\);

-- Location: LCCOMB_X61_Y48_N30
\inst6|myBranchSelect|LessThan1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|LessThan1~62_combout\ = (\inst6|oparand1_mux_haz|RESULT[31]~1_combout\ & (\inst6|myBranchSelect|LessThan1~61_cout\ & \inst6|oparand2_mux_haz|RESULT[31]~1_combout\)) # (!\inst6|oparand1_mux_haz|RESULT[31]~1_combout\ & 
-- ((\inst6|myBranchSelect|LessThan1~61_cout\) # (\inst6|oparand2_mux_haz|RESULT[31]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|oparand1_mux_haz|RESULT[31]~1_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[31]~1_combout\,
	cin => \inst6|myBranchSelect|LessThan1~61_cout\,
	combout => \inst6|myBranchSelect|LessThan1~62_combout\);

-- Location: LCCOMB_X58_Y52_N4
\inst6|PR_PC_S1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~28_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(0) & ((!\inst6|myBranchSelect|LessThan1~62_combout\))) # (!\inst6|PR_BRANCH_SELECT_S2\(0) & (\inst6|myBranchSelect|Mux0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myBranchSelect|Mux0~20_combout\,
	datac => \inst6|PR_BRANCH_SELECT_S2\(0),
	datad => \inst6|myBranchSelect|LessThan1~62_combout\,
	combout => \inst6|PR_PC_S1~28_combout\);

-- Location: LCCOMB_X55_Y51_N12
\inst6|PR_PC_S1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~29_combout\ = (\inst6|PC_PLUS_4\(3) & ((!\inst6|PR_PC_S1~28_combout\) # (!\inst6|PR_BRANCH_SELECT_S2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(3),
	datac => \inst6|PR_BRANCH_SELECT_S2\(3),
	datad => \inst6|PR_PC_S1~28_combout\,
	combout => \inst6|PR_PC_S1~29_combout\);

-- Location: LCCOMB_X55_Y51_N28
\inst6|PR_PC_S1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S1~30_combout\ = (\reset~input_o\ & ((\inst6|PR_PC_S1~29_combout\) # ((\inst6|muxjump|RESULT[2]~11_combout\ & \inst6|myAlu|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|muxjump|RESULT[2]~11_combout\,
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux28~3_combout\,
	datad => \inst6|PR_PC_S1~29_combout\,
	combout => \inst6|PR_PC_S1~30_combout\);

-- Location: FF_X55_Y51_N29
\inst6|PR_PC_S1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S1\(3));

-- Location: LCCOMB_X55_Y51_N14
\inst6|PR_PC_S2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S2~28_combout\ = (\reset~input_o\ & \inst6|PR_PC_S1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S1\(3),
	combout => \inst6|PR_PC_S2~28_combout\);

-- Location: FF_X55_Y51_N15
\inst6|PR_PC_S2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S2~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S2\(3));

-- Location: LCCOMB_X60_Y51_N24
\inst6|myAlu|INTER_AND[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|INTER_AND\(3) = (\inst6|oparand2_mux|RESULT[3]~28_combout\ & ((\inst6|PR_BRANCH_SELECT_S2\(3) & (\inst6|PR_PC_S2\(3))) # (!\inst6|PR_BRANCH_SELECT_S2\(3) & ((\inst6|oparand1_mux_haz|RESULT[3]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[3]~28_combout\,
	datab => \inst6|PR_BRANCH_SELECT_S2\(3),
	datac => \inst6|PR_PC_S2\(3),
	datad => \inst6|oparand1_mux_haz|RESULT[3]~57_combout\,
	combout => \inst6|myAlu|INTER_AND\(3));

-- Location: LCCOMB_X60_Y51_N12
\inst6|myAlu|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux28~2_combout\ = (\inst6|myAlu|Mux29~2_combout\ & (((!\inst6|myAlu|Mux29~3_combout\)))) # (!\inst6|myAlu|Mux29~2_combout\ & ((\inst6|myAlu|Mux29~3_combout\ & (\inst6|myAlu|INTER_AND\(3))) # (!\inst6|myAlu|Mux29~3_combout\ & 
-- ((\inst6|myAlu|INTER_ADD[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux29~2_combout\,
	datab => \inst6|myAlu|INTER_AND\(3),
	datac => \inst6|myAlu|INTER_ADD[3]~6_combout\,
	datad => \inst6|myAlu|Mux29~3_combout\,
	combout => \inst6|myAlu|Mux28~2_combout\);

-- Location: LCCOMB_X60_Y49_N30
\inst6|myAlu|ShiftRight0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~103_combout\ = (\inst6|oparand2_mux|RESULT[0]~31_combout\ & (\inst6|oparand1_mux|RESULT[4]~27_combout\)) # (!\inst6|oparand2_mux|RESULT[0]~31_combout\ & ((\inst6|oparand1_mux|RESULT[3]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux|RESULT[4]~27_combout\,
	datab => \inst6|oparand1_mux|RESULT[3]~28_combout\,
	datad => \inst6|oparand2_mux|RESULT[0]~31_combout\,
	combout => \inst6|myAlu|ShiftRight0~103_combout\);

-- Location: LCCOMB_X61_Y54_N14
\inst6|myAlu|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux28~0_combout\ = (\inst6|myAlu|Mux29~0_combout\ & (((!\inst6|myAlu|ShiftRight0~9_combout\)))) # (!\inst6|myAlu|Mux29~0_combout\ & ((\inst6|myAlu|ShiftRight0~9_combout\ & ((\inst6|myAlu|ShiftRight0~103_combout\))) # 
-- (!\inst6|myAlu|ShiftRight0~9_combout\ & (\inst6|myAlu|ShiftRight0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~96_combout\,
	datab => \inst6|myAlu|Mux29~0_combout\,
	datac => \inst6|myAlu|ShiftRight0~9_combout\,
	datad => \inst6|myAlu|ShiftRight0~103_combout\,
	combout => \inst6|myAlu|Mux28~0_combout\);

-- Location: LCCOMB_X61_Y54_N16
\inst6|myAlu|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux28~1_combout\ = (\inst6|myAlu|Mux29~0_combout\ & ((\inst6|myAlu|Mux28~0_combout\ & ((\inst6|myAlu|ShiftRight0~81_combout\))) # (!\inst6|myAlu|Mux28~0_combout\ & (\inst6|myAlu|ShiftRight0~99_combout\)))) # (!\inst6|myAlu|Mux29~0_combout\ & 
-- (((\inst6|myAlu|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux29~0_combout\,
	datab => \inst6|myAlu|ShiftRight0~99_combout\,
	datac => \inst6|myAlu|Mux28~0_combout\,
	datad => \inst6|myAlu|ShiftRight0~81_combout\,
	combout => \inst6|myAlu|Mux28~1_combout\);

-- Location: LCCOMB_X59_Y54_N12
\inst6|myAlu|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux28~3_combout\ = (\inst6|myAlu|Mux29~1_combout\ & ((\inst6|myAlu|Mux28~2_combout\ & ((\inst6|myAlu|Mux28~1_combout\))) # (!\inst6|myAlu|Mux28~2_combout\ & (\inst6|myAlu|ShiftRight0~53_combout\)))) # (!\inst6|myAlu|Mux29~1_combout\ & 
-- (\inst6|myAlu|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux29~1_combout\,
	datab => \inst6|myAlu|Mux28~2_combout\,
	datac => \inst6|myAlu|ShiftRight0~53_combout\,
	datad => \inst6|myAlu|Mux28~1_combout\,
	combout => \inst6|myAlu|Mux28~3_combout\);

-- Location: LCCOMB_X59_Y54_N22
\inst6|PC[3]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[3]~55_combout\ = (\inst6|myAlu|Mux28~3_combout\ & ((\inst6|PR_ALU_SELECT\(1)) # ((!\inst6|PR_ALU_SELECT\(0)) # (!\inst6|myAlu|ShiftRight0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|myAlu|ShiftRight0~8_combout\,
	datac => \inst6|PR_ALU_SELECT\(0),
	datad => \inst6|myAlu|Mux28~3_combout\,
	combout => \inst6|PC[3]~55_combout\);

-- Location: LCCOMB_X59_Y54_N26
\inst6|PC[3]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[3]~45_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(3))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|PC[3]~55_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(3),
	datab => \reset~input_o\,
	datac => \inst6|PC[3]~55_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[3]~45_combout\);

-- Location: LCCOMB_X63_Y54_N22
\inst6|PR_INSTRUCTION~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~7_combout\ = (\reset~input_o\ & (\inst1|Mux0_rtl_0|auto_generated|ram_block1a1\ & \inst6|myBranchSelect|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst1|Mux0_rtl_0|auto_generated|ram_block1a1\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_INSTRUCTION~7_combout\);

-- Location: FF_X63_Y54_N23
\inst6|PR_INSTRUCTION[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(5));

-- Location: LCCOMB_X63_Y54_N0
\inst6|myControl|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myControl|Equal10~0_combout\ = ((\inst6|PR_INSTRUCTION\(4)) # (!\inst6|PR_INSTRUCTION\(5))) # (!\inst6|PR_INSTRUCTION\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(0),
	datac => \inst6|PR_INSTRUCTION\(5),
	datad => \inst6|PR_INSTRUCTION\(4),
	combout => \inst6|myControl|Equal10~0_combout\);

-- Location: LCCOMB_X63_Y54_N4
\inst6|PR_BRANCH_SELECT_S2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_BRANCH_SELECT_S2~1_combout\ = (\reset~input_o\ & ((\inst6|PR_INSTRUCTION\(13)) # ((\inst6|PR_INSTRUCTION\(12) & !\inst6|myControl|Equal10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myControl|Equal10~0_combout\,
	datad => \inst6|PR_INSTRUCTION\(13),
	combout => \inst6|PR_BRANCH_SELECT_S2~1_combout\);

-- Location: FF_X63_Y54_N5
\inst6|PR_BRANCH_SELECT_S2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_BRANCH_SELECT_S2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_BRANCH_SELECT_S2\(1));

-- Location: FF_X66_Y53_N3
\inst6|myreg|REGISTERS[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~35_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][13]~q\);

-- Location: LCCOMB_X66_Y53_N2
\inst6|myreg|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux18~1_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[1][13]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[1][13]~q\,
	combout => \inst6|myreg|Mux18~1_combout\);

-- Location: LCCOMB_X66_Y53_N4
\inst6|PR_DATA_2_S2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~54_combout\ = (\inst6|PR_INSTRUCTION\(21) & (((\inst6|PR_INSTRUCTION\(20))))) # (!\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_INSTRUCTION\(20) & ((\inst6|myreg|Mux18~1_combout\))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (\inst6|myreg|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux18~2_combout\,
	datab => \inst6|myreg|Mux18~1_combout\,
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|PR_INSTRUCTION\(20),
	combout => \inst6|PR_DATA_2_S2~54_combout\);

-- Location: LCCOMB_X66_Y53_N10
\inst6|PR_DATA_2_S2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~55_combout\ = (\inst6|PR_INSTRUCTION\(21) & ((\inst6|PR_DATA_2_S2~54_combout\ & ((\inst6|myreg|Mux18~3_combout\))) # (!\inst6|PR_DATA_2_S2~54_combout\ & (\inst6|myreg|Mux18~0_combout\)))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (((\inst6|PR_DATA_2_S2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(21),
	datab => \inst6|myreg|Mux18~0_combout\,
	datac => \inst6|PR_DATA_2_S2~54_combout\,
	datad => \inst6|myreg|Mux18~3_combout\,
	combout => \inst6|PR_DATA_2_S2~55_combout\);

-- Location: LCCOMB_X65_Y53_N28
\inst6|PR_DATA_2_S2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~56_combout\ = (\inst6|PR_DATA_2_S2~55_combout\ & (!\inst6|PR_INSTRUCTION\(12) & \reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_DATA_2_S2~55_combout\,
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \reset~input_o\,
	combout => \inst6|PR_DATA_2_S2~56_combout\);

-- Location: FF_X61_Y52_N7
\inst6|PR_DATA_2_S2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_DATA_2_S2~56_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(13));

-- Location: LCCOMB_X61_Y52_N18
\inst6|oparand2_mux_haz|RESULT[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[13]~36_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|REG_WRITE_DATA_S5\(13)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & 
-- (\inst6|regWriteSelMUX|RESULT[13]~37_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|regWriteSelMUX|RESULT[13]~37_combout\,
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datac => \inst6|REG_WRITE_DATA_S5\(13),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[13]~36_combout\);

-- Location: LCCOMB_X61_Y52_N8
\inst6|oparand2_mux_haz|RESULT[13]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[13]~37_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[13]~36_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|oparand2_mux_haz|RESULT[13]~36_combout\ & (\inst6|PR_ALU_OUT_S3\(13))) # (!\inst6|oparand2_mux_haz|RESULT[13]~36_combout\ & ((\inst6|PR_DATA_2_S2\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(13),
	datab => \inst6|PR_DATA_2_S2\(13),
	datac => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[13]~36_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[13]~37_combout\);

-- Location: LCCOMB_X61_Y51_N0
\inst6|myBranchSelect|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~7_combout\ = (\inst6|oparand2_mux_haz|RESULT[12]~39_combout\ & (\inst6|oparand1_mux_haz|RESULT[12]~39_combout\ & (\inst6|oparand2_mux_haz|RESULT[13]~37_combout\ $ (!\inst6|oparand1_mux_haz|RESULT[13]~37_combout\)))) # 
-- (!\inst6|oparand2_mux_haz|RESULT[12]~39_combout\ & (!\inst6|oparand1_mux_haz|RESULT[12]~39_combout\ & (\inst6|oparand2_mux_haz|RESULT[13]~37_combout\ $ (!\inst6|oparand1_mux_haz|RESULT[13]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[12]~39_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[12]~39_combout\,
	datac => \inst6|oparand2_mux_haz|RESULT[13]~37_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[13]~37_combout\,
	combout => \inst6|myBranchSelect|Mux0~7_combout\);

-- Location: FF_X68_Y52_N13
\inst6|myreg|REGISTERS[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~34_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][14]~q\);

-- Location: LCCOMB_X68_Y52_N12
\inst6|myreg|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux17~0_combout\ = (!\inst6|PR_INSTRUCTION\(12) & \inst6|myreg|REGISTERS[2][14]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datac => \inst6|myreg|REGISTERS[2][14]~q\,
	combout => \inst6|myreg|Mux17~0_combout\);

-- Location: LCCOMB_X65_Y52_N2
\inst6|PR_DATA_2_S2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~51_combout\ = (\inst6|PR_INSTRUCTION\(20) & (((\inst6|PR_INSTRUCTION\(21))))) # (!\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_INSTRUCTION\(21) & ((\inst6|myreg|Mux17~0_combout\))) # (!\inst6|PR_INSTRUCTION\(21) & 
-- (\inst6|myreg|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux17~2_combout\,
	datab => \inst6|PR_INSTRUCTION\(20),
	datac => \inst6|PR_INSTRUCTION\(21),
	datad => \inst6|myreg|Mux17~0_combout\,
	combout => \inst6|PR_DATA_2_S2~51_combout\);

-- Location: LCCOMB_X65_Y52_N12
\inst6|PR_DATA_2_S2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~52_combout\ = (\inst6|PR_INSTRUCTION\(20) & ((\inst6|PR_DATA_2_S2~51_combout\ & ((\inst6|myreg|Mux17~3_combout\))) # (!\inst6|PR_DATA_2_S2~51_combout\ & (\inst6|myreg|Mux17~1_combout\)))) # (!\inst6|PR_INSTRUCTION\(20) & 
-- (((\inst6|PR_DATA_2_S2~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(20),
	datab => \inst6|myreg|Mux17~1_combout\,
	datac => \inst6|myreg|Mux17~3_combout\,
	datad => \inst6|PR_DATA_2_S2~51_combout\,
	combout => \inst6|PR_DATA_2_S2~52_combout\);

-- Location: LCCOMB_X62_Y52_N22
\inst6|PR_DATA_2_S2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_2_S2~53_combout\ = (!\inst6|PR_INSTRUCTION\(12) & (\reset~input_o\ & \inst6|PR_DATA_2_S2~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(12),
	datab => \reset~input_o\,
	datad => \inst6|PR_DATA_2_S2~52_combout\,
	combout => \inst6|PR_DATA_2_S2~53_combout\);

-- Location: FF_X62_Y52_N23
\inst6|PR_DATA_2_S2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_2_S2~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_2_S2\(14));

-- Location: LCCOMB_X62_Y52_N0
\inst6|oparand2_mux_haz|RESULT[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[14]~34_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\)))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & 
-- ((\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & (\inst6|PR_ALU_OUT_S3\(14))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\ & ((\inst6|PR_DATA_2_S2\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(14),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datac => \inst6|PR_DATA_2_S2\(14),
	datad => \inst6|myStage3Fowarding|OP2_MUX_OUT[0]~4_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[14]~34_combout\);

-- Location: LCCOMB_X62_Y52_N30
\inst6|oparand2_mux_haz|RESULT[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux_haz|RESULT[14]~35_combout\ = (\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & ((\inst6|oparand2_mux_haz|RESULT[14]~34_combout\ & (\inst6|REG_WRITE_DATA_S5\(14))) # (!\inst6|oparand2_mux_haz|RESULT[14]~34_combout\ & 
-- ((\inst6|regWriteSelMUX|RESULT[14]~35_combout\))))) # (!\inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\ & (((\inst6|oparand2_mux_haz|RESULT[14]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|REG_WRITE_DATA_S5\(14),
	datab => \inst6|myStage3Fowarding|OP2_MUX_OUT[1]~5_combout\,
	datac => \inst6|regWriteSelMUX|RESULT[14]~35_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[14]~34_combout\,
	combout => \inst6|oparand2_mux_haz|RESULT[14]~35_combout\);

-- Location: LCCOMB_X62_Y52_N12
\inst6|myBranchSelect|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~8_combout\ = (\inst6|oparand1_mux_haz|RESULT[15]~33_combout\ & (\inst6|oparand2_mux_haz|RESULT[15]~33_combout\ & (\inst6|oparand1_mux_haz|RESULT[14]~35_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[14]~35_combout\)))) # 
-- (!\inst6|oparand1_mux_haz|RESULT[15]~33_combout\ & (!\inst6|oparand2_mux_haz|RESULT[15]~33_combout\ & (\inst6|oparand1_mux_haz|RESULT[14]~35_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[15]~33_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[14]~35_combout\,
	datac => \inst6|oparand2_mux_haz|RESULT[14]~35_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[15]~33_combout\,
	combout => \inst6|myBranchSelect|Mux0~8_combout\);

-- Location: LCCOMB_X58_Y52_N18
\inst6|myBranchSelect|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~5_combout\ = (\inst6|oparand1_mux_haz|RESULT[9]~45_combout\ & (\inst6|oparand2_mux_haz|RESULT[9]~45_combout\ & (\inst6|oparand1_mux_haz|RESULT[8]~47_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[8]~47_combout\)))) # 
-- (!\inst6|oparand1_mux_haz|RESULT[9]~45_combout\ & (!\inst6|oparand2_mux_haz|RESULT[9]~45_combout\ & (\inst6|oparand1_mux_haz|RESULT[8]~47_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[8]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[9]~45_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[9]~45_combout\,
	datac => \inst6|oparand1_mux_haz|RESULT[8]~47_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[8]~47_combout\,
	combout => \inst6|myBranchSelect|Mux0~5_combout\);

-- Location: LCCOMB_X58_Y52_N8
\inst6|myBranchSelect|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~9_combout\ = (\inst6|myBranchSelect|Mux0~6_combout\ & (\inst6|myBranchSelect|Mux0~7_combout\ & (\inst6|myBranchSelect|Mux0~8_combout\ & \inst6|myBranchSelect|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|Mux0~6_combout\,
	datab => \inst6|myBranchSelect|Mux0~7_combout\,
	datac => \inst6|myBranchSelect|Mux0~8_combout\,
	datad => \inst6|myBranchSelect|Mux0~5_combout\,
	combout => \inst6|myBranchSelect|Mux0~9_combout\);

-- Location: LCCOMB_X63_Y50_N8
\inst6|myBranchSelect|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~15_combout\ = (\inst6|oparand1_mux_haz|RESULT[25]~13_combout\ & (\inst6|oparand2_mux_haz|RESULT[25]~13_combout\ & (\inst6|oparand1_mux_haz|RESULT[24]~15_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[24]~15_combout\)))) # 
-- (!\inst6|oparand1_mux_haz|RESULT[25]~13_combout\ & (!\inst6|oparand2_mux_haz|RESULT[25]~13_combout\ & (\inst6|oparand1_mux_haz|RESULT[24]~15_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[24]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[25]~13_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[25]~13_combout\,
	datac => \inst6|oparand1_mux_haz|RESULT[24]~15_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[24]~15_combout\,
	combout => \inst6|myBranchSelect|Mux0~15_combout\);

-- Location: LCCOMB_X63_Y48_N10
\inst6|myBranchSelect|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Equal0~0_combout\ = \inst6|oparand2_mux_haz|RESULT[26]~11_combout\ $ (\inst6|oparand1_mux_haz|RESULT[26]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|oparand2_mux_haz|RESULT[26]~11_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[26]~11_combout\,
	combout => \inst6|myBranchSelect|Equal0~0_combout\);

-- Location: LCCOMB_X58_Y52_N24
\inst6|myBranchSelect|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~16_combout\ = (\inst6|myBranchSelect|Mux0~15_combout\ & (!\inst6|myBranchSelect|Equal0~0_combout\ & (\inst6|oparand1_mux_haz|RESULT[27]~9_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[27]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[27]~9_combout\,
	datab => \inst6|myBranchSelect|Mux0~15_combout\,
	datac => \inst6|oparand2_mux_haz|RESULT[27]~9_combout\,
	datad => \inst6|myBranchSelect|Equal0~0_combout\,
	combout => \inst6|myBranchSelect|Mux0~16_combout\);

-- Location: LCCOMB_X62_Y48_N4
\inst6|myBranchSelect|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~13_combout\ = (\inst6|oparand2_mux_haz|RESULT[23]~17_combout\ & (\inst6|oparand1_mux_haz|RESULT[23]~17_combout\ & (\inst6|oparand1_mux_haz|RESULT[22]~19_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[22]~19_combout\)))) # 
-- (!\inst6|oparand2_mux_haz|RESULT[23]~17_combout\ & (!\inst6|oparand1_mux_haz|RESULT[23]~17_combout\ & (\inst6|oparand1_mux_haz|RESULT[22]~19_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[22]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[23]~17_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[22]~19_combout\,
	datac => \inst6|oparand2_mux_haz|RESULT[22]~19_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[23]~17_combout\,
	combout => \inst6|myBranchSelect|Mux0~13_combout\);

-- Location: LCCOMB_X60_Y48_N0
\inst6|myBranchSelect|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~10_combout\ = (\inst6|oparand1_mux_haz|RESULT[17]~29_combout\ & (\inst6|oparand2_mux_haz|RESULT[17]~29_combout\ & (\inst6|oparand1_mux_haz|RESULT[16]~31_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[16]~31_combout\)))) # 
-- (!\inst6|oparand1_mux_haz|RESULT[17]~29_combout\ & (!\inst6|oparand2_mux_haz|RESULT[17]~29_combout\ & (\inst6|oparand1_mux_haz|RESULT[16]~31_combout\ $ (!\inst6|oparand2_mux_haz|RESULT[16]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand1_mux_haz|RESULT[17]~29_combout\,
	datab => \inst6|oparand1_mux_haz|RESULT[16]~31_combout\,
	datac => \inst6|oparand2_mux_haz|RESULT[16]~31_combout\,
	datad => \inst6|oparand2_mux_haz|RESULT[17]~29_combout\,
	combout => \inst6|myBranchSelect|Mux0~10_combout\);

-- Location: LCCOMB_X59_Y48_N24
\inst6|myBranchSelect|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~12_combout\ = (\inst6|oparand2_mux_haz|RESULT[21]~21_combout\ & (\inst6|oparand1_mux_haz|RESULT[21]~21_combout\ & (\inst6|oparand2_mux_haz|RESULT[20]~23_combout\ $ (!\inst6|oparand1_mux_haz|RESULT[20]~23_combout\)))) # 
-- (!\inst6|oparand2_mux_haz|RESULT[21]~21_combout\ & (!\inst6|oparand1_mux_haz|RESULT[21]~21_combout\ & (\inst6|oparand2_mux_haz|RESULT[20]~23_combout\ $ (!\inst6|oparand1_mux_haz|RESULT[20]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[21]~21_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[20]~23_combout\,
	datac => \inst6|oparand1_mux_haz|RESULT[21]~21_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[20]~23_combout\,
	combout => \inst6|myBranchSelect|Mux0~12_combout\);

-- Location: LCCOMB_X58_Y52_N14
\inst6|myBranchSelect|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~14_combout\ = (\inst6|myBranchSelect|Mux0~11_combout\ & (\inst6|myBranchSelect|Mux0~13_combout\ & (\inst6|myBranchSelect|Mux0~10_combout\ & \inst6|myBranchSelect|Mux0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|Mux0~11_combout\,
	datab => \inst6|myBranchSelect|Mux0~13_combout\,
	datac => \inst6|myBranchSelect|Mux0~10_combout\,
	datad => \inst6|myBranchSelect|Mux0~12_combout\,
	combout => \inst6|myBranchSelect|Mux0~14_combout\);

-- Location: LCCOMB_X58_Y48_N12
\inst6|myBranchSelect|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~17_combout\ = (\inst6|oparand2_mux_haz|RESULT[28]~7_combout\ & (\inst6|oparand1_mux_haz|RESULT[28]~7_combout\ & (\inst6|oparand2_mux_haz|RESULT[29]~5_combout\ $ (!\inst6|oparand1_mux_haz|RESULT[29]~5_combout\)))) # 
-- (!\inst6|oparand2_mux_haz|RESULT[28]~7_combout\ & (!\inst6|oparand1_mux_haz|RESULT[28]~7_combout\ & (\inst6|oparand2_mux_haz|RESULT[29]~5_combout\ $ (!\inst6|oparand1_mux_haz|RESULT[29]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux_haz|RESULT[28]~7_combout\,
	datab => \inst6|oparand2_mux_haz|RESULT[29]~5_combout\,
	datac => \inst6|oparand1_mux_haz|RESULT[29]~5_combout\,
	datad => \inst6|oparand1_mux_haz|RESULT[28]~7_combout\,
	combout => \inst6|myBranchSelect|Mux0~17_combout\);

-- Location: LCCOMB_X58_Y52_N6
\inst6|myBranchSelect|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~19_combout\ = (\inst6|myBranchSelect|Mux0~18_combout\ & (\inst6|myBranchSelect|Mux0~16_combout\ & (\inst6|myBranchSelect|Mux0~14_combout\ & \inst6|myBranchSelect|Mux0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|Mux0~18_combout\,
	datab => \inst6|myBranchSelect|Mux0~16_combout\,
	datac => \inst6|myBranchSelect|Mux0~14_combout\,
	datad => \inst6|myBranchSelect|Mux0~17_combout\,
	combout => \inst6|myBranchSelect|Mux0~19_combout\);

-- Location: LCCOMB_X58_Y52_N28
\inst6|myBranchSelect|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|Mux0~20_combout\ = (\inst6|PR_BRANCH_SELECT_S2\(1)) # ((\inst6|myBranchSelect|Mux0~4_combout\ & (\inst6|myBranchSelect|Mux0~9_combout\ & \inst6|myBranchSelect|Mux0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myBranchSelect|Mux0~4_combout\,
	datab => \inst6|PR_BRANCH_SELECT_S2\(1),
	datac => \inst6|myBranchSelect|Mux0~9_combout\,
	datad => \inst6|myBranchSelect|Mux0~19_combout\,
	combout => \inst6|myBranchSelect|Mux0~20_combout\);

-- Location: LCCOMB_X58_Y52_N10
\inst6|myBranchSelect|MUX_OUT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myBranchSelect|MUX_OUT~0_combout\ = ((\inst6|PR_BRANCH_SELECT_S2\(0) & ((\inst6|myBranchSelect|LessThan1~62_combout\))) # (!\inst6|PR_BRANCH_SELECT_S2\(0) & (!\inst6|myBranchSelect|Mux0~20_combout\))) # (!\inst6|PR_BRANCH_SELECT_S2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_BRANCH_SELECT_S2\(3),
	datab => \inst6|myBranchSelect|Mux0~20_combout\,
	datac => \inst6|PR_BRANCH_SELECT_S2\(0),
	datad => \inst6|myBranchSelect|LessThan1~62_combout\,
	combout => \inst6|myBranchSelect|MUX_OUT~0_combout\);

-- Location: LCCOMB_X58_Y54_N2
\inst6|PC[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[5]~43_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(5))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux26~9_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(5),
	datab => \reset~input_o\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux26~9_combout\,
	combout => \inst6|PC[5]~43_combout\);

-- Location: LCCOMB_X63_Y54_N24
\inst1|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux10~2_combout\ = (!\inst6|PC[4]~44_combout\ & (\inst6|PC[5]~43_combout\ & (\inst6|PC[2]~46_combout\ & \inst1|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[4]~44_combout\,
	datab => \inst6|PC[5]~43_combout\,
	datac => \inst6|PC[2]~46_combout\,
	datad => \inst1|Mux10~1_combout\,
	combout => \inst1|Mux10~2_combout\);

-- Location: FF_X63_Y54_N25
\inst1|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst1|Mux10~2_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|readdata\(12));

-- Location: LCCOMB_X63_Y54_N20
\inst6|PR_INSTRUCTION~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~3_combout\ = (\reset~input_o\ & (\inst1|readdata\(12) & \inst6|myBranchSelect|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst1|readdata\(12),
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_INSTRUCTION~3_combout\);

-- Location: FF_X63_Y54_N21
\inst6|PR_INSTRUCTION[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(12));

-- Location: LCCOMB_X63_Y54_N6
\inst6|myControl|oparand_2_select~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myControl|oparand_2_select~0_combout\ = (\inst6|PR_INSTRUCTION\(0) & ((\inst6|PR_INSTRUCTION\(5) & ((!\inst6|PR_INSTRUCTION\(4)))) # (!\inst6|PR_INSTRUCTION\(5) & (!\inst6|PR_INSTRUCTION\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(5),
	datab => \inst6|PR_INSTRUCTION\(0),
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_INSTRUCTION\(4),
	combout => \inst6|myControl|oparand_2_select~0_combout\);

-- Location: FF_X59_Y51_N19
\inst6|PR_OPERAND2_SEL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myControl|oparand_2_select~0_combout\,
	sclr => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_OPERAND2_SEL~q\);

-- Location: FF_X62_Y52_N27
\inst6|PR_IMMEDIATE_SELECT_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_IMMEDIATE_SELECT_OUT~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_IMMEDIATE_SELECT_OUT\(14));

-- Location: LCCOMB_X62_Y52_N26
\inst6|oparand2_mux|RESULT[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|oparand2_mux|RESULT[14]~17_combout\ = (\inst6|PR_OPERAND2_SEL~q\ & (\inst6|PR_IMMEDIATE_SELECT_OUT\(14))) # (!\inst6|PR_OPERAND2_SEL~q\ & ((\inst6|oparand2_mux_haz|RESULT[14]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|PR_OPERAND2_SEL~q\,
	datac => \inst6|PR_IMMEDIATE_SELECT_OUT\(14),
	datad => \inst6|oparand2_mux_haz|RESULT[14]~35_combout\,
	combout => \inst6|oparand2_mux|RESULT[14]~17_combout\);

-- Location: LCCOMB_X61_Y52_N2
\inst6|myAlu|ShiftRight0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~7_combout\ = (\inst6|oparand2_mux|RESULT[13]~18_combout\) # ((\inst6|oparand2_mux|RESULT[14]~17_combout\) # ((\inst6|oparand2_mux|RESULT[15]~16_combout\) # (\inst6|oparand2_mux|RESULT[16]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[13]~18_combout\,
	datab => \inst6|oparand2_mux|RESULT[14]~17_combout\,
	datac => \inst6|oparand2_mux|RESULT[15]~16_combout\,
	datad => \inst6|oparand2_mux|RESULT[16]~15_combout\,
	combout => \inst6|myAlu|ShiftRight0~7_combout\);

-- Location: LCCOMB_X61_Y51_N6
\inst6|myAlu|ShiftRight0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~0_combout\ = (\inst6|oparand2_mux|RESULT[12]~19_combout\) # ((\inst6|oparand2_mux|RESULT[11]~20_combout\) # (\inst6|oparand2_mux|RESULT[6]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|oparand2_mux|RESULT[12]~19_combout\,
	datac => \inst6|oparand2_mux|RESULT[11]~20_combout\,
	datad => \inst6|oparand2_mux|RESULT[6]~25_combout\,
	combout => \inst6|myAlu|ShiftRight0~0_combout\);

-- Location: LCCOMB_X59_Y52_N24
\inst6|myAlu|ShiftRight0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|ShiftRight0~8_combout\ = (\inst6|myAlu|ShiftRight0~6_combout\) # ((\inst6|myAlu|ShiftRight0~7_combout\) # ((\inst6|myAlu|ShiftRight0~0_combout\) # (\inst6|myAlu|ShiftRight0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|ShiftRight0~6_combout\,
	datab => \inst6|myAlu|ShiftRight0~7_combout\,
	datac => \inst6|myAlu|ShiftRight0~0_combout\,
	datad => \inst6|myAlu|ShiftRight0~5_combout\,
	combout => \inst6|myAlu|ShiftRight0~8_combout\);

-- Location: LCCOMB_X56_Y52_N26
\inst6|PC[2]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[2]~56_combout\ = (\inst6|myAlu|Mux29~7_combout\ & (((\inst6|PR_ALU_SELECT\(1)) # (!\inst6|myAlu|ShiftRight0~8_combout\)) # (!\inst6|PR_ALU_SELECT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|myAlu|ShiftRight0~8_combout\,
	datac => \inst6|PR_ALU_SELECT\(1),
	datad => \inst6|myAlu|Mux29~7_combout\,
	combout => \inst6|PC[2]~56_combout\);

-- Location: LCCOMB_X56_Y52_N20
\inst6|PC[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[2]~46_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(2))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|PC[2]~56_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(2),
	datab => \reset~input_o\,
	datac => \inst6|PC[2]~56_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[2]~46_combout\);

-- Location: LCCOMB_X63_Y54_N14
\inst1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux6~0_combout\ = (\inst6|PC[3]~45_combout\ & (\inst6|PC[4]~44_combout\ & ((\inst6|PC[2]~46_combout\) # (\inst6|PC[5]~43_combout\)))) # (!\inst6|PC[3]~45_combout\ & (((\inst6|PC[5]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC[4]~44_combout\,
	datab => \inst6|PC[2]~46_combout\,
	datac => \inst6|PC[3]~45_combout\,
	datad => \inst6|PC[5]~43_combout\,
	combout => \inst1|Mux6~0_combout\);

-- Location: LCCOMB_X63_Y54_N16
\inst1|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Mux6~1_combout\ = (!\inst1|Mux6~0_combout\ & \inst1|Mux10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|Mux6~0_combout\,
	datad => \inst1|Mux10~0_combout\,
	combout => \inst1|Mux6~1_combout\);

-- Location: FF_X63_Y54_N17
\inst1|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst1|Mux6~1_combout\,
	ena => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|readdata\(0));

-- Location: LCCOMB_X63_Y54_N28
\inst6|PR_INSTRUCTION~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_INSTRUCTION~6_combout\ = (\reset~input_o\ & (\inst1|readdata\(0) & \inst6|myBranchSelect|MUX_OUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst1|readdata\(0),
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PR_INSTRUCTION~6_combout\);

-- Location: FF_X63_Y54_N29
\inst6|PR_INSTRUCTION[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_INSTRUCTION~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_INSTRUCTION\(0));

-- Location: LCCOMB_X63_Y54_N8
\inst6|myControl|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myControl|Equal13~0_combout\ = (\inst6|PR_INSTRUCTION\(5)) # (((\inst6|PR_INSTRUCTION\(12)) # (\inst6|PR_INSTRUCTION\(4))) # (!\inst6|PR_INSTRUCTION\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_INSTRUCTION\(5),
	datab => \inst6|PR_INSTRUCTION\(0),
	datac => \inst6|PR_INSTRUCTION\(12),
	datad => \inst6|PR_INSTRUCTION\(4),
	combout => \inst6|myControl|Equal13~0_combout\);

-- Location: LCCOMB_X63_Y53_N28
\inst6|PR_REG_WRITE_SELECT_S2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REG_WRITE_SELECT_S2~0_combout\ = (\reset~input_o\ & \inst6|myControl|Equal13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|myControl|Equal13~0_combout\,
	combout => \inst6|PR_REG_WRITE_SELECT_S2~0_combout\);

-- Location: FF_X63_Y53_N29
\inst6|PR_REG_WRITE_SELECT_S2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REG_WRITE_SELECT_S2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REG_WRITE_SELECT_S2\(0));

-- Location: LCCOMB_X63_Y53_N20
\inst6|PR_REG_WRITE_SELECT_S3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REG_WRITE_SELECT_S3~0_combout\ = (\reset~input_o\ & \inst6|PR_REG_WRITE_SELECT_S2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datad => \inst6|PR_REG_WRITE_SELECT_S2\(0),
	combout => \inst6|PR_REG_WRITE_SELECT_S3~0_combout\);

-- Location: FF_X63_Y53_N21
\inst6|PR_REG_WRITE_SELECT_S3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REG_WRITE_SELECT_S3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REG_WRITE_SELECT_S3\(0));

-- Location: LCCOMB_X62_Y49_N12
\inst6|PR_REG_WRITE_SELECT_S4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_REG_WRITE_SELECT_S4~0_combout\ = (\reset~input_o\ & \inst6|PR_REG_WRITE_SELECT_S3\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_REG_WRITE_SELECT_S3\(0),
	combout => \inst6|PR_REG_WRITE_SELECT_S4~0_combout\);

-- Location: FF_X62_Y49_N13
\inst6|PR_REG_WRITE_SELECT_S4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_REG_WRITE_SELECT_S4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_REG_WRITE_SELECT_S4\(0));

-- Location: LCCOMB_X61_Y47_N28
\inst6|PR_PC_S3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S3~29_combout\ = (\reset~input_o\ & \inst6|PR_PC_S2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \inst6|PR_PC_S2\(2),
	combout => \inst6|PR_PC_S3~29_combout\);

-- Location: FF_X61_Y47_N29
\inst6|PR_PC_S3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_PC_S3~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S3\(2));

-- Location: LCCOMB_X61_Y47_N6
\inst6|PR_PC_S4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_PC_S4~29_combout\ = (\reset~input_o\ & \inst6|PR_PC_S3\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|PR_PC_S3\(2),
	combout => \inst6|PR_PC_S4~29_combout\);

-- Location: FF_X61_Y47_N13
\inst6|PR_PC_S4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_PC_S4~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_PC_S4\(2));

-- Location: LCCOMB_X61_Y47_N2
\inst6|PR_DATA_CACHE_OUT~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_DATA_CACHE_OUT~29_combout\ = (\inst2|readdata\(2) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|readdata\(2),
	datac => \reset~input_o\,
	combout => \inst6|PR_DATA_CACHE_OUT~29_combout\);

-- Location: FF_X61_Y47_N3
\inst6|PR_DATA_CACHE_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PR_DATA_CACHE_OUT~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_DATA_CACHE_OUT\(2));

-- Location: LCCOMB_X61_Y47_N22
\inst6|PR_ALU_OUT_S4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PR_ALU_OUT_S4~29_combout\ = (\inst6|PR_ALU_OUT_S3\(2) & \reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_OUT_S3\(2),
	datac => \reset~input_o\,
	combout => \inst6|PR_ALU_OUT_S4~29_combout\);

-- Location: FF_X61_Y47_N17
\inst6|PR_ALU_OUT_S4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|PR_ALU_OUT_S4~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PR_ALU_OUT_S4\(2));

-- Location: LCCOMB_X61_Y47_N16
\inst6|regWriteSelMUX|RESULT[2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[2]~58_combout\ = (!\inst6|PR_REG_WRITE_SELECT_S4\(1) & ((\inst6|PR_REG_WRITE_SELECT_S4\(0) & ((\inst6|PR_ALU_OUT_S4\(2)))) # (!\inst6|PR_REG_WRITE_SELECT_S4\(0) & (\inst6|PR_DATA_CACHE_OUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_DATA_CACHE_OUT\(2),
	datac => \inst6|PR_ALU_OUT_S4\(2),
	datad => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	combout => \inst6|regWriteSelMUX|RESULT[2]~58_combout\);

-- Location: LCCOMB_X61_Y47_N12
\inst6|regWriteSelMUX|RESULT[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|regWriteSelMUX|RESULT[2]~59_combout\ = (\inst6|regWriteSelMUX|RESULT[2]~58_combout\) # ((\inst6|PR_REG_WRITE_SELECT_S4\(1) & (\inst6|PR_REG_WRITE_SELECT_S4\(0) & \inst6|PR_PC_S4\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_REG_WRITE_SELECT_S4\(1),
	datab => \inst6|PR_REG_WRITE_SELECT_S4\(0),
	datac => \inst6|PR_PC_S4\(2),
	datad => \inst6|regWriteSelMUX|RESULT[2]~58_combout\,
	combout => \inst6|regWriteSelMUX|RESULT[2]~59_combout\);

-- Location: LCCOMB_X68_Y51_N12
\inst6|myreg|REGISTERS~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~11_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[2]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[2]~59_combout\,
	combout => \inst6|myreg|REGISTERS~11_combout\);

-- Location: FF_X75_Y50_N5
\inst6|myreg|REGISTERS[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~11_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][2]~q\);

-- Location: IOIBUF_X115_Y14_N1
\REGISTER_ADDR[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_REGISTER_ADDR(1),
	o => \REGISTER_ADDR[1]~input_o\);

-- Location: FF_X74_Y51_N3
\inst6|myreg|REGISTERS[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~11_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][2]~q\);

-- Location: FF_X74_Y51_N5
\inst6|myreg|REGISTERS[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~11_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][2]~q\);

-- Location: LCCOMB_X74_Y51_N4
\inst6|myreg|Mux93~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux93~2_combout\ = (\REGISTER_ADDR[0]~input_o\ & (((\inst6|myreg|REGISTERS[1][2]~q\) # (\REGISTER_ADDR[1]~input_o\)))) # (!\REGISTER_ADDR[0]~input_o\ & (\inst6|myreg|REGISTERS[0][2]~q\ & ((!\REGISTER_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \inst6|myreg|REGISTERS[0][2]~q\,
	datac => \inst6|myreg|REGISTERS[1][2]~q\,
	datad => \REGISTER_ADDR[1]~input_o\,
	combout => \inst6|myreg|Mux93~2_combout\);

-- Location: LCCOMB_X73_Y51_N24
\inst6|myreg|Mux93~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux93~3_combout\ = (\REGISTER_ADDR[1]~input_o\ & ((\inst6|myreg|Mux93~2_combout\ & ((\inst6|myreg|REGISTERS[3][2]~q\))) # (!\inst6|myreg|Mux93~2_combout\ & (\inst6|myreg|REGISTERS[2][2]~q\)))) # (!\REGISTER_ADDR[1]~input_o\ & 
-- (((\inst6|myreg|Mux93~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[2][2]~q\,
	datab => \inst6|myreg|REGISTERS[3][2]~q\,
	datac => \REGISTER_ADDR[1]~input_o\,
	datad => \inst6|myreg|Mux93~2_combout\,
	combout => \inst6|myreg|Mux93~3_combout\);

-- Location: LCCOMB_X73_Y51_N6
\inst6|myreg|Mux93~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux93~4_combout\ = (!\inst6|myreg|Mux95~4_combout\ & ((\REGISTER_ADDR[2]~input_o\ & (\inst6|myreg|Mux93~1_combout\)) # (!\REGISTER_ADDR[2]~input_o\ & ((\inst6|myreg|Mux93~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux93~1_combout\,
	datab => \REGISTER_ADDR[2]~input_o\,
	datac => \inst6|myreg|Mux95~4_combout\,
	datad => \inst6|myreg|Mux93~3_combout\,
	combout => \inst6|myreg|Mux93~4_combout\);

-- Location: FF_X74_Y50_N11
\inst6|myreg|REGISTERS[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~10_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][1]~q\);

-- Location: IOIBUF_X115_Y17_N1
\REGISTER_ADDR[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_REGISTER_ADDR(0),
	o => \REGISTER_ADDR[0]~input_o\);

-- Location: FF_X74_Y51_N13
\inst6|myreg|REGISTERS[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~10_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][1]~q\);

-- Location: LCCOMB_X74_Y51_N12
\inst6|myreg|Mux94~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux94~2_combout\ = (\REGISTER_ADDR[0]~input_o\ & (((\inst6|myreg|REGISTERS[1][1]~q\) # (\REGISTER_ADDR[1]~input_o\)))) # (!\REGISTER_ADDR[0]~input_o\ & (\inst6|myreg|REGISTERS[0][1]~q\ & ((!\REGISTER_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][1]~q\,
	datab => \REGISTER_ADDR[0]~input_o\,
	datac => \inst6|myreg|REGISTERS[1][1]~q\,
	datad => \REGISTER_ADDR[1]~input_o\,
	combout => \inst6|myreg|Mux94~2_combout\);

-- Location: LCCOMB_X73_Y51_N16
\inst6|myreg|Mux94~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux94~3_combout\ = (\REGISTER_ADDR[1]~input_o\ & ((\inst6|myreg|Mux94~2_combout\ & (\inst6|myreg|REGISTERS[3][1]~q\)) # (!\inst6|myreg|Mux94~2_combout\ & ((\inst6|myreg|REGISTERS[2][1]~q\))))) # (!\REGISTER_ADDR[1]~input_o\ & 
-- (((\inst6|myreg|Mux94~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[3][1]~q\,
	datab => \inst6|myreg|REGISTERS[2][1]~q\,
	datac => \REGISTER_ADDR[1]~input_o\,
	datad => \inst6|myreg|Mux94~2_combout\,
	combout => \inst6|myreg|Mux94~3_combout\);

-- Location: LCCOMB_X73_Y51_N10
\inst6|myreg|Mux94~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux94~4_combout\ = (!\inst6|myreg|Mux95~4_combout\ & ((\REGISTER_ADDR[2]~input_o\ & (\inst6|myreg|Mux94~1_combout\)) # (!\REGISTER_ADDR[2]~input_o\ & ((\inst6|myreg|Mux94~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux94~1_combout\,
	datab => \REGISTER_ADDR[2]~input_o\,
	datac => \inst6|myreg|Mux95~4_combout\,
	datad => \inst6|myreg|Mux94~3_combout\,
	combout => \inst6|myreg|Mux94~4_combout\);

-- Location: FF_X74_Y50_N15
\inst6|myreg|REGISTERS[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~12_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][3]~q\);

-- Location: FF_X74_Y51_N25
\inst6|myreg|REGISTERS[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~12_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][3]~q\);

-- Location: LCCOMB_X74_Y51_N10
\inst6|myreg|Mux92~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux92~2_combout\ = (\REGISTER_ADDR[0]~input_o\ & ((\inst6|myreg|REGISTERS[1][3]~q\) # ((\REGISTER_ADDR[1]~input_o\)))) # (!\REGISTER_ADDR[0]~input_o\ & (((\inst6|myreg|REGISTERS[0][3]~q\ & !\REGISTER_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \inst6|myreg|REGISTERS[1][3]~q\,
	datac => \inst6|myreg|REGISTERS[0][3]~q\,
	datad => \REGISTER_ADDR[1]~input_o\,
	combout => \inst6|myreg|Mux92~2_combout\);

-- Location: LCCOMB_X73_Y51_N20
\inst6|myreg|Mux92~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux92~3_combout\ = (\REGISTER_ADDR[1]~input_o\ & ((\inst6|myreg|Mux92~2_combout\ & (\inst6|myreg|REGISTERS[3][3]~q\)) # (!\inst6|myreg|Mux92~2_combout\ & ((\inst6|myreg|REGISTERS[2][3]~q\))))) # (!\REGISTER_ADDR[1]~input_o\ & 
-- (((\inst6|myreg|Mux92~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[3][3]~q\,
	datab => \REGISTER_ADDR[1]~input_o\,
	datac => \inst6|myreg|REGISTERS[2][3]~q\,
	datad => \inst6|myreg|Mux92~2_combout\,
	combout => \inst6|myreg|Mux92~3_combout\);

-- Location: LCCOMB_X73_Y51_N14
\inst6|myreg|Mux92~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux92~4_combout\ = (!\inst6|myreg|Mux95~4_combout\ & ((\REGISTER_ADDR[2]~input_o\ & (\inst6|myreg|Mux92~1_combout\)) # (!\REGISTER_ADDR[2]~input_o\ & ((\inst6|myreg|Mux92~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux92~1_combout\,
	datab => \REGISTER_ADDR[2]~input_o\,
	datac => \inst6|myreg|Mux95~4_combout\,
	datad => \inst6|myreg|Mux92~3_combout\,
	combout => \inst6|myreg|Mux92~4_combout\);

-- Location: LCCOMB_X68_Y52_N24
\inst6|myreg|REGISTERS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS~0_combout\ = (\reset~input_o\ & \inst6|regWriteSelMUX|RESULT[0]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \inst6|regWriteSelMUX|RESULT[0]~63_combout\,
	combout => \inst6|myreg|REGISTERS~0_combout\);

-- Location: FF_X74_Y50_N29
\inst6|myreg|REGISTERS[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~0_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][0]~q\);

-- Location: FF_X74_Y51_N21
\inst6|myreg|REGISTERS[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~0_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][0]~q\);

-- Location: FF_X74_Y51_N19
\inst6|myreg|REGISTERS[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~0_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][0]~q\);

-- Location: LCCOMB_X74_Y51_N18
\inst6|myreg|Mux95~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux95~2_combout\ = (\REGISTER_ADDR[0]~input_o\ & ((\inst6|myreg|REGISTERS[1][0]~q\) # ((\REGISTER_ADDR[1]~input_o\)))) # (!\REGISTER_ADDR[0]~input_o\ & (((\inst6|myreg|REGISTERS[0][0]~q\ & !\REGISTER_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \inst6|myreg|REGISTERS[1][0]~q\,
	datac => \inst6|myreg|REGISTERS[0][0]~q\,
	datad => \REGISTER_ADDR[1]~input_o\,
	combout => \inst6|myreg|Mux95~2_combout\);

-- Location: LCCOMB_X73_Y51_N0
\inst6|myreg|Mux95~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux95~3_combout\ = (\REGISTER_ADDR[1]~input_o\ & ((\inst6|myreg|Mux95~2_combout\ & (\inst6|myreg|REGISTERS[3][0]~q\)) # (!\inst6|myreg|Mux95~2_combout\ & ((\inst6|myreg|REGISTERS[2][0]~q\))))) # (!\REGISTER_ADDR[1]~input_o\ & 
-- (((\inst6|myreg|Mux95~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[3][0]~q\,
	datab => \REGISTER_ADDR[1]~input_o\,
	datac => \inst6|myreg|REGISTERS[2][0]~q\,
	datad => \inst6|myreg|Mux95~2_combout\,
	combout => \inst6|myreg|Mux95~3_combout\);

-- Location: LCCOMB_X73_Y51_N2
\inst6|myreg|Mux95~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux95~5_combout\ = (!\inst6|myreg|Mux95~4_combout\ & ((\REGISTER_ADDR[2]~input_o\ & (\inst6|myreg|Mux95~1_combout\)) # (!\REGISTER_ADDR[2]~input_o\ & ((\inst6|myreg|Mux95~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux95~1_combout\,
	datab => \REGISTER_ADDR[2]~input_o\,
	datac => \inst6|myreg|Mux95~4_combout\,
	datad => \inst6|myreg|Mux95~3_combout\,
	combout => \inst6|myreg|Mux95~5_combout\);

-- Location: LCCOMB_X72_Y51_N28
\inst5|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr0~0_combout\ = (\inst6|myreg|Mux93~4_combout\ & (!\inst6|myreg|Mux94~4_combout\ & (\inst6|myreg|Mux92~4_combout\ $ (!\inst6|myreg|Mux95~5_combout\)))) # (!\inst6|myreg|Mux93~4_combout\ & (\inst6|myreg|Mux95~5_combout\ & 
-- (\inst6|myreg|Mux94~4_combout\ $ (!\inst6|myreg|Mux92~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux93~4_combout\,
	datab => \inst6|myreg|Mux94~4_combout\,
	datac => \inst6|myreg|Mux92~4_combout\,
	datad => \inst6|myreg|Mux95~5_combout\,
	combout => \inst5|WideOr0~0_combout\);

-- Location: LCCOMB_X73_Y51_N12
\inst5|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr1~0_combout\ = (\inst6|myreg|Mux92~4_combout\ & ((\inst6|myreg|Mux95~5_combout\ & ((\inst6|myreg|Mux94~4_combout\))) # (!\inst6|myreg|Mux95~5_combout\ & (\inst6|myreg|Mux93~4_combout\)))) # (!\inst6|myreg|Mux92~4_combout\ & 
-- (\inst6|myreg|Mux93~4_combout\ & (\inst6|myreg|Mux95~5_combout\ $ (\inst6|myreg|Mux94~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux93~4_combout\,
	datab => \inst6|myreg|Mux95~5_combout\,
	datac => \inst6|myreg|Mux92~4_combout\,
	datad => \inst6|myreg|Mux94~4_combout\,
	combout => \inst5|WideOr1~0_combout\);

-- Location: LCCOMB_X72_Y51_N14
\inst5|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr2~0_combout\ = (\inst6|myreg|Mux93~4_combout\ & (\inst6|myreg|Mux92~4_combout\ & ((\inst6|myreg|Mux94~4_combout\) # (!\inst6|myreg|Mux95~5_combout\)))) # (!\inst6|myreg|Mux93~4_combout\ & (\inst6|myreg|Mux94~4_combout\ & 
-- (!\inst6|myreg|Mux92~4_combout\ & !\inst6|myreg|Mux95~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux93~4_combout\,
	datab => \inst6|myreg|Mux94~4_combout\,
	datac => \inst6|myreg|Mux92~4_combout\,
	datad => \inst6|myreg|Mux95~5_combout\,
	combout => \inst5|WideOr2~0_combout\);

-- Location: LCCOMB_X73_Y51_N30
\inst5|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr3~0_combout\ = (\inst6|myreg|Mux94~4_combout\ & ((\inst6|myreg|Mux93~4_combout\ & (\inst6|myreg|Mux95~5_combout\)) # (!\inst6|myreg|Mux93~4_combout\ & (!\inst6|myreg|Mux95~5_combout\ & \inst6|myreg|Mux92~4_combout\)))) # 
-- (!\inst6|myreg|Mux94~4_combout\ & (!\inst6|myreg|Mux92~4_combout\ & (\inst6|myreg|Mux93~4_combout\ $ (\inst6|myreg|Mux95~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux93~4_combout\,
	datab => \inst6|myreg|Mux95~5_combout\,
	datac => \inst6|myreg|Mux92~4_combout\,
	datad => \inst6|myreg|Mux94~4_combout\,
	combout => \inst5|WideOr3~0_combout\);

-- Location: LCCOMB_X73_Y51_N28
\inst5|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr4~0_combout\ = (\inst6|myreg|Mux94~4_combout\ & (((\inst6|myreg|Mux95~5_combout\ & !\inst6|myreg|Mux92~4_combout\)))) # (!\inst6|myreg|Mux94~4_combout\ & ((\inst6|myreg|Mux93~4_combout\ & ((!\inst6|myreg|Mux92~4_combout\))) # 
-- (!\inst6|myreg|Mux93~4_combout\ & (\inst6|myreg|Mux95~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux93~4_combout\,
	datab => \inst6|myreg|Mux95~5_combout\,
	datac => \inst6|myreg|Mux92~4_combout\,
	datad => \inst6|myreg|Mux94~4_combout\,
	combout => \inst5|WideOr4~0_combout\);

-- Location: LCCOMB_X72_Y51_N24
\inst5|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr5~0_combout\ = (\inst6|myreg|Mux93~4_combout\ & (\inst6|myreg|Mux95~5_combout\ & (\inst6|myreg|Mux94~4_combout\ $ (\inst6|myreg|Mux92~4_combout\)))) # (!\inst6|myreg|Mux93~4_combout\ & (!\inst6|myreg|Mux92~4_combout\ & 
-- ((\inst6|myreg|Mux94~4_combout\) # (\inst6|myreg|Mux95~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux93~4_combout\,
	datab => \inst6|myreg|Mux94~4_combout\,
	datac => \inst6|myreg|Mux92~4_combout\,
	datad => \inst6|myreg|Mux95~5_combout\,
	combout => \inst5|WideOr5~0_combout\);

-- Location: LCCOMB_X72_Y51_N2
\inst5|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr6~0_combout\ = (\inst6|myreg|Mux95~5_combout\ & ((\inst6|myreg|Mux92~4_combout\) # (\inst6|myreg|Mux93~4_combout\ $ (\inst6|myreg|Mux94~4_combout\)))) # (!\inst6|myreg|Mux95~5_combout\ & ((\inst6|myreg|Mux94~4_combout\) # 
-- (\inst6|myreg|Mux93~4_combout\ $ (\inst6|myreg|Mux92~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux93~4_combout\,
	datab => \inst6|myreg|Mux94~4_combout\,
	datac => \inst6|myreg|Mux92~4_combout\,
	datad => \inst6|myreg|Mux95~5_combout\,
	combout => \inst5|WideOr6~0_combout\);

-- Location: LCCOMB_X69_Y50_N2
\inst6|myreg|REGISTERS[6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][5]~feeder_combout\ = \inst6|myreg|REGISTERS~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~14_combout\,
	combout => \inst6|myreg|REGISTERS[6][5]~feeder_combout\);

-- Location: FF_X69_Y50_N3
\inst6|myreg|REGISTERS[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][5]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][5]~q\);

-- Location: FF_X72_Y49_N15
\inst6|myreg|REGISTERS[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~14_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][5]~q\);

-- Location: LCCOMB_X65_Y50_N14
\inst6|myreg|Mux90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux90~0_combout\ = (\REGISTER_ADDR[0]~input_o\ & (\REGISTER_ADDR[1]~input_o\)) # (!\REGISTER_ADDR[0]~input_o\ & ((\REGISTER_ADDR[1]~input_o\ & (\inst6|myreg|REGISTERS[6][5]~q\)) # (!\REGISTER_ADDR[1]~input_o\ & 
-- ((\inst6|myreg|REGISTERS[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \REGISTER_ADDR[1]~input_o\,
	datac => \inst6|myreg|REGISTERS[6][5]~q\,
	datad => \inst6|myreg|REGISTERS[4][5]~q\,
	combout => \inst6|myreg|Mux90~0_combout\);

-- Location: LCCOMB_X76_Y49_N14
\inst6|myreg|REGISTERS[5][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][5]~feeder_combout\ = \inst6|myreg|REGISTERS~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~14_combout\,
	combout => \inst6|myreg|REGISTERS[5][5]~feeder_combout\);

-- Location: FF_X76_Y49_N15
\inst6|myreg|REGISTERS[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[5][5]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][5]~q\);

-- Location: LCCOMB_X65_Y50_N12
\inst6|myreg|REGISTERS[7][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][5]~feeder_combout\ = \inst6|myreg|REGISTERS~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~14_combout\,
	combout => \inst6|myreg|REGISTERS[7][5]~feeder_combout\);

-- Location: FF_X65_Y50_N13
\inst6|myreg|REGISTERS[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][5]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][5]~q\);

-- Location: LCCOMB_X65_Y50_N10
\inst6|myreg|Mux90~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux90~1_combout\ = (\REGISTER_ADDR[0]~input_o\ & ((\inst6|myreg|Mux90~0_combout\ & ((\inst6|myreg|REGISTERS[7][5]~q\))) # (!\inst6|myreg|Mux90~0_combout\ & (\inst6|myreg|REGISTERS[5][5]~q\)))) # (!\REGISTER_ADDR[0]~input_o\ & 
-- (\inst6|myreg|Mux90~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \inst6|myreg|Mux90~0_combout\,
	datac => \inst6|myreg|REGISTERS[5][5]~q\,
	datad => \inst6|myreg|REGISTERS[7][5]~q\,
	combout => \inst6|myreg|Mux90~1_combout\);

-- Location: FF_X73_Y48_N5
\inst6|myreg|REGISTERS[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~14_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][5]~q\);

-- Location: LCCOMB_X73_Y48_N4
\inst6|myreg|Mux90~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux90~2_combout\ = (\REGISTER_ADDR[0]~input_o\ & (((\inst6|myreg|REGISTERS[1][5]~q\) # (\REGISTER_ADDR[1]~input_o\)))) # (!\REGISTER_ADDR[0]~input_o\ & (\inst6|myreg|REGISTERS[0][5]~q\ & ((!\REGISTER_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][5]~q\,
	datab => \REGISTER_ADDR[0]~input_o\,
	datac => \inst6|myreg|REGISTERS[1][5]~q\,
	datad => \REGISTER_ADDR[1]~input_o\,
	combout => \inst6|myreg|Mux90~2_combout\);

-- Location: FF_X75_Y48_N31
\inst6|myreg|REGISTERS[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~14_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][5]~q\);

-- Location: LCCOMB_X75_Y48_N30
\inst6|myreg|Mux90~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux90~3_combout\ = (\inst6|myreg|Mux90~2_combout\ & (((\inst6|myreg|REGISTERS[3][5]~q\) # (!\REGISTER_ADDR[1]~input_o\)))) # (!\inst6|myreg|Mux90~2_combout\ & (\inst6|myreg|REGISTERS[2][5]~q\ & ((\REGISTER_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[2][5]~q\,
	datab => \inst6|myreg|Mux90~2_combout\,
	datac => \inst6|myreg|REGISTERS[3][5]~q\,
	datad => \REGISTER_ADDR[1]~input_o\,
	combout => \inst6|myreg|Mux90~3_combout\);

-- Location: LCCOMB_X79_Y41_N22
\inst6|myreg|Mux90~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux90~4_combout\ = (!\inst6|myreg|Mux95~4_combout\ & ((\REGISTER_ADDR[2]~input_o\ & (\inst6|myreg|Mux90~1_combout\)) # (!\REGISTER_ADDR[2]~input_o\ & ((\inst6|myreg|Mux90~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[2]~input_o\,
	datab => \inst6|myreg|Mux95~4_combout\,
	datac => \inst6|myreg|Mux90~1_combout\,
	datad => \inst6|myreg|Mux90~3_combout\,
	combout => \inst6|myreg|Mux90~4_combout\);

-- Location: LCCOMB_X70_Y49_N6
\inst6|myreg|Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux88~0_combout\ = (\REGISTER_ADDR[1]~input_o\ & (((\REGISTER_ADDR[0]~input_o\) # (\inst6|myreg|REGISTERS[6][7]~q\)))) # (!\REGISTER_ADDR[1]~input_o\ & (\inst6|myreg|REGISTERS[4][7]~q\ & (!\REGISTER_ADDR[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[1]~input_o\,
	datab => \inst6|myreg|REGISTERS[4][7]~q\,
	datac => \REGISTER_ADDR[0]~input_o\,
	datad => \inst6|myreg|REGISTERS[6][7]~q\,
	combout => \inst6|myreg|Mux88~0_combout\);

-- Location: LCCOMB_X70_Y49_N10
\inst6|myreg|Mux88~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux88~1_combout\ = (\REGISTER_ADDR[0]~input_o\ & ((\inst6|myreg|Mux88~0_combout\ & (\inst6|myreg|REGISTERS[7][7]~q\)) # (!\inst6|myreg|Mux88~0_combout\ & ((\inst6|myreg|REGISTERS[5][7]~q\))))) # (!\REGISTER_ADDR[0]~input_o\ & 
-- (((\inst6|myreg|Mux88~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][7]~q\,
	datab => \inst6|myreg|REGISTERS[5][7]~q\,
	datac => \REGISTER_ADDR[0]~input_o\,
	datad => \inst6|myreg|Mux88~0_combout\,
	combout => \inst6|myreg|Mux88~1_combout\);

-- Location: FF_X75_Y50_N31
\inst6|myreg|REGISTERS[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~16_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][7]~q\);

-- Location: LCCOMB_X73_Y48_N6
\inst6|myreg|REGISTERS[0][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[0][7]~feeder_combout\ = \inst6|myreg|REGISTERS~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~16_combout\,
	combout => \inst6|myreg|REGISTERS[0][7]~feeder_combout\);

-- Location: FF_X73_Y48_N7
\inst6|myreg|REGISTERS[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[0][7]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][7]~q\);

-- Location: LCCOMB_X73_Y48_N20
\inst6|myreg|Mux88~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux88~2_combout\ = (\REGISTER_ADDR[0]~input_o\ & (((\inst6|myreg|REGISTERS[1][7]~q\) # (\REGISTER_ADDR[1]~input_o\)))) # (!\REGISTER_ADDR[0]~input_o\ & (\inst6|myreg|REGISTERS[0][7]~q\ & ((!\REGISTER_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[0]~input_o\,
	datab => \inst6|myreg|REGISTERS[0][7]~q\,
	datac => \inst6|myreg|REGISTERS[1][7]~q\,
	datad => \REGISTER_ADDR[1]~input_o\,
	combout => \inst6|myreg|Mux88~2_combout\);

-- Location: LCCOMB_X75_Y48_N14
\inst6|myreg|Mux88~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux88~3_combout\ = (\REGISTER_ADDR[1]~input_o\ & ((\inst6|myreg|Mux88~2_combout\ & ((\inst6|myreg|REGISTERS[3][7]~q\))) # (!\inst6|myreg|Mux88~2_combout\ & (\inst6|myreg|REGISTERS[2][7]~q\)))) # (!\REGISTER_ADDR[1]~input_o\ & 
-- (((\inst6|myreg|Mux88~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[1]~input_o\,
	datab => \inst6|myreg|REGISTERS[2][7]~q\,
	datac => \inst6|myreg|REGISTERS[3][7]~q\,
	datad => \inst6|myreg|Mux88~2_combout\,
	combout => \inst6|myreg|Mux88~3_combout\);

-- Location: LCCOMB_X79_Y41_N28
\inst6|myreg|Mux88~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux88~4_combout\ = (!\inst6|myreg|Mux95~4_combout\ & ((\REGISTER_ADDR[2]~input_o\ & (\inst6|myreg|Mux88~1_combout\)) # (!\REGISTER_ADDR[2]~input_o\ & ((\inst6|myreg|Mux88~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[2]~input_o\,
	datab => \inst6|myreg|Mux95~4_combout\,
	datac => \inst6|myreg|Mux88~1_combout\,
	datad => \inst6|myreg|Mux88~3_combout\,
	combout => \inst6|myreg|Mux88~4_combout\);

-- Location: LCCOMB_X69_Y50_N0
\inst6|myreg|REGISTERS[6][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[6][6]~feeder_combout\ = \inst6|myreg|REGISTERS~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~15_combout\,
	combout => \inst6|myreg|REGISTERS[6][6]~feeder_combout\);

-- Location: FF_X69_Y50_N1
\inst6|myreg|REGISTERS[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[6][6]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[6][7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[6][6]~q\);

-- Location: LCCOMB_X72_Y49_N20
\inst6|myreg|REGISTERS[4][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[4][6]~feeder_combout\ = \inst6|myreg|REGISTERS~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~15_combout\,
	combout => \inst6|myreg|REGISTERS[4][6]~feeder_combout\);

-- Location: FF_X72_Y49_N21
\inst6|myreg|REGISTERS[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[4][6]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][6]~q\);

-- Location: LCCOMB_X72_Y53_N8
\inst6|myreg|Mux89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux89~0_combout\ = (\REGISTER_ADDR[1]~input_o\ & ((\REGISTER_ADDR[0]~input_o\) # ((\inst6|myreg|REGISTERS[6][6]~q\)))) # (!\REGISTER_ADDR[1]~input_o\ & (!\REGISTER_ADDR[0]~input_o\ & ((\inst6|myreg|REGISTERS[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[1]~input_o\,
	datab => \REGISTER_ADDR[0]~input_o\,
	datac => \inst6|myreg|REGISTERS[6][6]~q\,
	datad => \inst6|myreg|REGISTERS[4][6]~q\,
	combout => \inst6|myreg|Mux89~0_combout\);

-- Location: FF_X76_Y49_N13
\inst6|myreg|REGISTERS[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~15_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][6]~q\);

-- Location: LCCOMB_X72_Y53_N26
\inst6|myreg|Mux89~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux89~1_combout\ = (\REGISTER_ADDR[0]~input_o\ & ((\inst6|myreg|Mux89~0_combout\ & (\inst6|myreg|REGISTERS[7][6]~q\)) # (!\inst6|myreg|Mux89~0_combout\ & ((\inst6|myreg|REGISTERS[5][6]~q\))))) # (!\REGISTER_ADDR[0]~input_o\ & 
-- (((\inst6|myreg|Mux89~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[7][6]~q\,
	datab => \REGISTER_ADDR[0]~input_o\,
	datac => \inst6|myreg|Mux89~0_combout\,
	datad => \inst6|myreg|REGISTERS[5][6]~q\,
	combout => \inst6|myreg|Mux89~1_combout\);

-- Location: LCCOMB_X73_Y51_N22
\inst6|myreg|Mux89~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux89~4_combout\ = (!\inst6|myreg|Mux95~4_combout\ & ((\REGISTER_ADDR[2]~input_o\ & ((\inst6|myreg|Mux89~1_combout\))) # (!\REGISTER_ADDR[2]~input_o\ & (\inst6|myreg|Mux89~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux89~3_combout\,
	datab => \REGISTER_ADDR[2]~input_o\,
	datac => \inst6|myreg|Mux95~4_combout\,
	datad => \inst6|myreg|Mux89~1_combout\,
	combout => \inst6|myreg|Mux89~4_combout\);

-- Location: FF_X75_Y50_N1
\inst6|myreg|REGISTERS[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~13_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][4]~q\);

-- Location: FF_X73_Y48_N15
\inst6|myreg|REGISTERS[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~13_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][4]~q\);

-- Location: LCCOMB_X73_Y48_N24
\inst6|myreg|Mux91~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux91~2_combout\ = (\REGISTER_ADDR[1]~input_o\ & (((\REGISTER_ADDR[0]~input_o\)))) # (!\REGISTER_ADDR[1]~input_o\ & ((\REGISTER_ADDR[0]~input_o\ & ((\inst6|myreg|REGISTERS[1][4]~q\))) # (!\REGISTER_ADDR[0]~input_o\ & 
-- (\inst6|myreg|REGISTERS[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[1]~input_o\,
	datab => \inst6|myreg|REGISTERS[0][4]~q\,
	datac => \inst6|myreg|REGISTERS[1][4]~q\,
	datad => \REGISTER_ADDR[0]~input_o\,
	combout => \inst6|myreg|Mux91~2_combout\);

-- Location: LCCOMB_X75_Y48_N4
\inst6|myreg|Mux91~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux91~3_combout\ = (\REGISTER_ADDR[1]~input_o\ & ((\inst6|myreg|Mux91~2_combout\ & ((\inst6|myreg|REGISTERS[3][4]~q\))) # (!\inst6|myreg|Mux91~2_combout\ & (\inst6|myreg|REGISTERS[2][4]~q\)))) # (!\REGISTER_ADDR[1]~input_o\ & 
-- (((\inst6|myreg|Mux91~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[1]~input_o\,
	datab => \inst6|myreg|REGISTERS[2][4]~q\,
	datac => \inst6|myreg|REGISTERS[3][4]~q\,
	datad => \inst6|myreg|Mux91~2_combout\,
	combout => \inst6|myreg|Mux91~3_combout\);

-- Location: LCCOMB_X70_Y49_N4
\inst6|myreg|REGISTERS[7][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[7][4]~feeder_combout\ = \inst6|myreg|REGISTERS~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~13_combout\,
	combout => \inst6|myreg|REGISTERS[7][4]~feeder_combout\);

-- Location: FF_X70_Y49_N5
\inst6|myreg|REGISTERS[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[7][4]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[7][6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[7][4]~q\);

-- Location: FF_X76_Y49_N9
\inst6|myreg|REGISTERS[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~13_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][4]~q\);

-- Location: LCCOMB_X70_Y49_N18
\inst6|myreg|Mux91~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux91~1_combout\ = (\inst6|myreg|Mux91~0_combout\ & ((\inst6|myreg|REGISTERS[7][4]~q\) # ((!\REGISTER_ADDR[0]~input_o\)))) # (!\inst6|myreg|Mux91~0_combout\ & (((\inst6|myreg|REGISTERS[5][4]~q\ & \REGISTER_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux91~0_combout\,
	datab => \inst6|myreg|REGISTERS[7][4]~q\,
	datac => \inst6|myreg|REGISTERS[5][4]~q\,
	datad => \REGISTER_ADDR[0]~input_o\,
	combout => \inst6|myreg|Mux91~1_combout\);

-- Location: LCCOMB_X79_Y41_N0
\inst6|myreg|Mux91~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|Mux91~4_combout\ = (!\inst6|myreg|Mux95~4_combout\ & ((\REGISTER_ADDR[2]~input_o\ & ((\inst6|myreg|Mux91~1_combout\))) # (!\REGISTER_ADDR[2]~input_o\ & (\inst6|myreg|Mux91~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGISTER_ADDR[2]~input_o\,
	datab => \inst6|myreg|Mux91~3_combout\,
	datac => \inst6|myreg|Mux95~4_combout\,
	datad => \inst6|myreg|Mux91~1_combout\,
	combout => \inst6|myreg|Mux91~4_combout\);

-- Location: LCCOMB_X79_Y41_N2
\inst5|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr7~0_combout\ = (\inst6|myreg|Mux88~4_combout\ & (\inst6|myreg|Mux91~4_combout\ & (\inst6|myreg|Mux90~4_combout\ $ (\inst6|myreg|Mux89~4_combout\)))) # (!\inst6|myreg|Mux88~4_combout\ & (!\inst6|myreg|Mux90~4_combout\ & 
-- (\inst6|myreg|Mux89~4_combout\ $ (\inst6|myreg|Mux91~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux90~4_combout\,
	datab => \inst6|myreg|Mux88~4_combout\,
	datac => \inst6|myreg|Mux89~4_combout\,
	datad => \inst6|myreg|Mux91~4_combout\,
	combout => \inst5|WideOr7~0_combout\);

-- Location: LCCOMB_X79_Y41_N24
\inst5|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr8~0_combout\ = (\inst6|myreg|Mux90~4_combout\ & ((\inst6|myreg|Mux91~4_combout\ & (\inst6|myreg|Mux88~4_combout\)) # (!\inst6|myreg|Mux91~4_combout\ & ((\inst6|myreg|Mux89~4_combout\))))) # (!\inst6|myreg|Mux90~4_combout\ & 
-- (\inst6|myreg|Mux89~4_combout\ & (\inst6|myreg|Mux88~4_combout\ $ (\inst6|myreg|Mux91~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux90~4_combout\,
	datab => \inst6|myreg|Mux88~4_combout\,
	datac => \inst6|myreg|Mux89~4_combout\,
	datad => \inst6|myreg|Mux91~4_combout\,
	combout => \inst5|WideOr8~0_combout\);

-- Location: LCCOMB_X79_Y41_N10
\inst5|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr9~0_combout\ = (\inst6|myreg|Mux88~4_combout\ & (\inst6|myreg|Mux89~4_combout\ & ((\inst6|myreg|Mux90~4_combout\) # (!\inst6|myreg|Mux91~4_combout\)))) # (!\inst6|myreg|Mux88~4_combout\ & (\inst6|myreg|Mux90~4_combout\ & 
-- (!\inst6|myreg|Mux89~4_combout\ & !\inst6|myreg|Mux91~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux90~4_combout\,
	datab => \inst6|myreg|Mux88~4_combout\,
	datac => \inst6|myreg|Mux89~4_combout\,
	datad => \inst6|myreg|Mux91~4_combout\,
	combout => \inst5|WideOr9~0_combout\);

-- Location: LCCOMB_X79_Y41_N20
\inst5|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr10~0_combout\ = (\inst6|myreg|Mux90~4_combout\ & ((\inst6|myreg|Mux89~4_combout\ & ((\inst6|myreg|Mux91~4_combout\))) # (!\inst6|myreg|Mux89~4_combout\ & (\inst6|myreg|Mux88~4_combout\ & !\inst6|myreg|Mux91~4_combout\)))) # 
-- (!\inst6|myreg|Mux90~4_combout\ & (!\inst6|myreg|Mux88~4_combout\ & (\inst6|myreg|Mux89~4_combout\ $ (\inst6|myreg|Mux91~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux90~4_combout\,
	datab => \inst6|myreg|Mux88~4_combout\,
	datac => \inst6|myreg|Mux89~4_combout\,
	datad => \inst6|myreg|Mux91~4_combout\,
	combout => \inst5|WideOr10~0_combout\);

-- Location: LCCOMB_X79_Y41_N30
\inst5|WideOr11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr11~0_combout\ = (\inst6|myreg|Mux90~4_combout\ & (!\inst6|myreg|Mux88~4_combout\ & ((\inst6|myreg|Mux91~4_combout\)))) # (!\inst6|myreg|Mux90~4_combout\ & ((\inst6|myreg|Mux89~4_combout\ & (!\inst6|myreg|Mux88~4_combout\)) # 
-- (!\inst6|myreg|Mux89~4_combout\ & ((\inst6|myreg|Mux91~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux90~4_combout\,
	datab => \inst6|myreg|Mux88~4_combout\,
	datac => \inst6|myreg|Mux89~4_combout\,
	datad => \inst6|myreg|Mux91~4_combout\,
	combout => \inst5|WideOr11~0_combout\);

-- Location: LCCOMB_X79_Y41_N12
\inst5|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr12~0_combout\ = (\inst6|myreg|Mux90~4_combout\ & (!\inst6|myreg|Mux88~4_combout\ & ((\inst6|myreg|Mux91~4_combout\) # (!\inst6|myreg|Mux89~4_combout\)))) # (!\inst6|myreg|Mux90~4_combout\ & (\inst6|myreg|Mux91~4_combout\ & 
-- (\inst6|myreg|Mux88~4_combout\ $ (!\inst6|myreg|Mux89~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux90~4_combout\,
	datab => \inst6|myreg|Mux88~4_combout\,
	datac => \inst6|myreg|Mux89~4_combout\,
	datad => \inst6|myreg|Mux91~4_combout\,
	combout => \inst5|WideOr12~0_combout\);

-- Location: LCCOMB_X79_Y41_N26
\inst5|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst5|WideOr13~0_combout\ = (\inst6|myreg|Mux91~4_combout\ & ((\inst6|myreg|Mux88~4_combout\) # (\inst6|myreg|Mux90~4_combout\ $ (\inst6|myreg|Mux89~4_combout\)))) # (!\inst6|myreg|Mux91~4_combout\ & ((\inst6|myreg|Mux90~4_combout\) # 
-- (\inst6|myreg|Mux88~4_combout\ $ (\inst6|myreg|Mux89~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|Mux90~4_combout\,
	datab => \inst6|myreg|Mux88~4_combout\,
	datac => \inst6|myreg|Mux89~4_combout\,
	datad => \inst6|myreg|Mux91~4_combout\,
	combout => \inst5|WideOr13~0_combout\);

-- Location: LCCOMB_X68_Y50_N4
\inst2|DEBUG_READ_ACC\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst2|DEBUG_READ_ACC~combout\ = (!\inst6|PR_MEM_WRITE_S3\(2) & \inst6|PR_MEM_READ_S3\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|PR_MEM_WRITE_S3\(2),
	datad => \inst6|PR_MEM_READ_S3\(3),
	combout => \inst2|DEBUG_READ_ACC~combout\);

-- Location: LCCOMB_X75_Y52_N2
\inst|u0|ST~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|ST~14_combout\ = (\inst|u0|Cont\(4) & \inst|u0|ST.10~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|u0|Cont\(4),
	datad => \inst|u0|ST.10~q\,
	combout => \inst|u0|ST~14_combout\);

-- Location: LCCOMB_X75_Y54_N30
\inst|u0|preStart~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|preStart~feeder_combout\ = \inst|mLCD_Start~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mLCD_Start~q\,
	combout => \inst|u0|preStart~feeder_combout\);

-- Location: FF_X75_Y54_N31
\inst|u0|preStart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|preStart~feeder_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|preStart~q\);

-- Location: LCCOMB_X75_Y54_N2
\inst|u0|oDone~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|oDone~0_combout\ = (\inst|u0|oDone~q\ & ((\inst|u0|preStart~q\) # (!\inst|mLCD_Start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mLCD_Start~q\,
	datac => \inst|u0|preStart~q\,
	datad => \inst|u0|oDone~q\,
	combout => \inst|u0|oDone~0_combout\);

-- Location: LCCOMB_X75_Y54_N24
\inst|u0|oDone~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|oDone~1_combout\ = (\inst|u0|oDone~0_combout\) # ((\inst|u0|mStart~q\ & \inst|u0|ST.11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|u0|mStart~q\,
	datac => \inst|u0|ST.11~q\,
	datad => \inst|u0|oDone~0_combout\,
	combout => \inst|u0|oDone~1_combout\);

-- Location: FF_X75_Y54_N25
\inst|u0|oDone\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|oDone~1_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|oDone~q\);

-- Location: LCCOMB_X73_Y55_N14
\inst|mDLY[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[0]~18_combout\ = \inst|mDLY\(0) $ (VCC)
-- \inst|mDLY[0]~19\ = CARRY(\inst|mDLY\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mDLY\(0),
	datad => VCC,
	combout => \inst|mDLY[0]~18_combout\,
	cout => \inst|mDLY[0]~19\);

-- Location: LCCOMB_X73_Y54_N10
\inst|mDLY[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[14]~47_combout\ = (\inst|mDLY\(14) & (\inst|mDLY[13]~46\ $ (GND))) # (!\inst|mDLY\(14) & (!\inst|mDLY[13]~46\ & VCC))
-- \inst|mDLY[14]~48\ = CARRY((\inst|mDLY\(14) & !\inst|mDLY[13]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mDLY\(14),
	datad => VCC,
	cin => \inst|mDLY[13]~46\,
	combout => \inst|mDLY[14]~47_combout\,
	cout => \inst|mDLY[14]~48\);

-- Location: LCCOMB_X72_Y50_N16
\inst|LUT_INDEX[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_INDEX[1]~4_combout\ = \inst|LUT_INDEX\(1) $ (((\inst|LUT_INDEX\(0) & (\inst|LessThan0~0_combout\ & \inst|mLCD_ST.000011~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LessThan0~0_combout\,
	datad => \inst|mLCD_ST.000011~q\,
	combout => \inst|LUT_INDEX[1]~4_combout\);

-- Location: FF_X73_Y50_N25
\inst|LUT_INDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	asdata => \inst|LUT_INDEX[1]~4_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_INDEX\(1));

-- Location: LCCOMB_X72_Y50_N10
\inst|LUT_INDEX[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_INDEX[2]~0_combout\ = (\inst|LUT_INDEX\(0) & (\inst|LUT_INDEX\(1) & (\inst|LessThan0~0_combout\ & \inst|mLCD_ST.000011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LessThan0~0_combout\,
	datad => \inst|mLCD_ST.000011~q\,
	combout => \inst|LUT_INDEX[2]~0_combout\);

-- Location: LCCOMB_X72_Y50_N12
\inst|LUT_INDEX[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_INDEX[2]~3_combout\ = \inst|LUT_INDEX\(2) $ (\inst|LUT_INDEX[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|LUT_INDEX\(2),
	datad => \inst|LUT_INDEX[2]~0_combout\,
	combout => \inst|LUT_INDEX[2]~3_combout\);

-- Location: FF_X72_Y50_N13
\inst|LUT_INDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|LUT_INDEX[2]~3_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_INDEX\(2));

-- Location: LCCOMB_X73_Y50_N22
\inst|LUT_INDEX[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_INDEX[3]~2_combout\ = \inst|LUT_INDEX\(3) $ (((\inst|LUT_INDEX\(2) & \inst|LUT_INDEX[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(2),
	datac => \inst|LUT_INDEX\(3),
	datad => \inst|LUT_INDEX[2]~0_combout\,
	combout => \inst|LUT_INDEX[3]~2_combout\);

-- Location: FF_X73_Y50_N23
\inst|LUT_INDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|LUT_INDEX[3]~2_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_INDEX\(3));

-- Location: LCCOMB_X73_Y50_N28
\inst|LUT_INDEX[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_INDEX[4]~1_combout\ = \inst|LUT_INDEX\(4) $ (((\inst|LUT_INDEX[2]~0_combout\ & (\inst|LUT_INDEX\(2) & \inst|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX[2]~0_combout\,
	datab => \inst|LUT_INDEX\(2),
	datac => \inst|LUT_INDEX\(4),
	datad => \inst|LUT_INDEX\(3),
	combout => \inst|LUT_INDEX[4]~1_combout\);

-- Location: FF_X73_Y50_N29
\inst|LUT_INDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|LUT_INDEX[4]~1_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_INDEX\(4));

-- Location: LCCOMB_X72_Y50_N6
\inst|LUT_INDEX[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_INDEX[5]~5_combout\ = (\inst|LUT_INDEX[2]~0_combout\ & (\inst|LUT_INDEX\(4) & (\inst|LUT_INDEX\(2) & \inst|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX[2]~0_combout\,
	datab => \inst|LUT_INDEX\(4),
	datac => \inst|LUT_INDEX\(2),
	datad => \inst|LUT_INDEX\(3),
	combout => \inst|LUT_INDEX[5]~5_combout\);

-- Location: LCCOMB_X72_Y50_N30
\inst|LUT_INDEX[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_INDEX[5]~6_combout\ = \inst|LUT_INDEX\(5) $ (\inst|LUT_INDEX[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|LUT_INDEX\(5),
	datad => \inst|LUT_INDEX[5]~5_combout\,
	combout => \inst|LUT_INDEX[5]~6_combout\);

-- Location: FF_X72_Y50_N31
\inst|LUT_INDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|LUT_INDEX[5]~6_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_INDEX\(5));

-- Location: LCCOMB_X72_Y50_N18
\inst|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux1~0_combout\ = (!\inst|LUT_INDEX\(3) & !\inst|LUT_INDEX\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|LUT_INDEX\(3),
	datad => \inst|LUT_INDEX\(4),
	combout => \inst|Mux1~0_combout\);

-- Location: LCCOMB_X72_Y50_N4
\inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan0~0_combout\ = ((\inst|Mux1~0_combout\ & ((!\inst|LUT_INDEX\(1)) # (!\inst|LUT_INDEX\(2))))) # (!\inst|LUT_INDEX\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(2),
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LUT_INDEX\(5),
	datad => \inst|Mux1~0_combout\,
	combout => \inst|LessThan0~0_combout\);

-- Location: LCCOMB_X73_Y54_N26
\inst|mDLY[17]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[17]~40_combout\ = (\inst|mLCD_ST.000010~q\ & \inst|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mLCD_ST.000010~q\,
	datad => \inst|LessThan0~0_combout\,
	combout => \inst|mDLY[17]~40_combout\);

-- Location: FF_X73_Y54_N11
\inst|mDLY[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[14]~47_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(14));

-- Location: LCCOMB_X73_Y54_N28
\inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan1~0_combout\ = (!\inst|mDLY\(12) & (!\inst|mDLY\(11) & !\inst|mDLY\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mDLY\(12),
	datac => \inst|mDLY\(11),
	datad => \inst|mDLY\(10),
	combout => \inst|LessThan1~0_combout\);

-- Location: LCCOMB_X73_Y55_N22
\inst|mDLY[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[4]~26_combout\ = (\inst|mDLY\(4) & (\inst|mDLY[3]~25\ $ (GND))) # (!\inst|mDLY\(4) & (!\inst|mDLY[3]~25\ & VCC))
-- \inst|mDLY[4]~27\ = CARRY((\inst|mDLY\(4) & !\inst|mDLY[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mDLY\(4),
	datad => VCC,
	cin => \inst|mDLY[3]~25\,
	combout => \inst|mDLY[4]~26_combout\,
	cout => \inst|mDLY[4]~27\);

-- Location: FF_X73_Y55_N23
\inst|mDLY[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[4]~26_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(4));

-- Location: LCCOMB_X73_Y55_N4
\inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan1~1_combout\ = (!\inst|mDLY\(7) & (((!\inst|mDLY\(4) & !\inst|mDLY\(5))) # (!\inst|mDLY\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mDLY\(6),
	datab => \inst|mDLY\(7),
	datac => \inst|mDLY\(4),
	datad => \inst|mDLY\(5),
	combout => \inst|LessThan1~1_combout\);

-- Location: LCCOMB_X73_Y54_N18
\inst|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan1~2_combout\ = (\inst|LessThan1~0_combout\ & (((\inst|LessThan1~1_combout\) # (!\inst|mDLY\(9))) # (!\inst|mDLY\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mDLY\(8),
	datab => \inst|mDLY\(9),
	datac => \inst|LessThan1~0_combout\,
	datad => \inst|LessThan1~1_combout\,
	combout => \inst|LessThan1~2_combout\);

-- Location: LCCOMB_X73_Y54_N20
\inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan1~3_combout\ = ((!\inst|mDLY\(14) & ((\inst|LessThan1~2_combout\) # (!\inst|mDLY\(13))))) # (!\inst|mDLY\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mDLY\(15),
	datab => \inst|mDLY\(14),
	datac => \inst|mDLY\(13),
	datad => \inst|LessThan1~2_combout\,
	combout => \inst|LessThan1~3_combout\);

-- Location: LCCOMB_X73_Y54_N24
\inst|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan1~4_combout\ = (\inst|mDLY\(17)) # ((\inst|mDLY\(16)) # (!\inst|LessThan1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mDLY\(17),
	datac => \inst|mDLY\(16),
	datad => \inst|LessThan1~3_combout\,
	combout => \inst|LessThan1~4_combout\);

-- Location: FF_X73_Y55_N15
\inst|mDLY[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[0]~18_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(0));

-- Location: LCCOMB_X73_Y55_N16
\inst|mDLY[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[1]~20_combout\ = (\inst|mDLY\(1) & (!\inst|mDLY[0]~19\)) # (!\inst|mDLY\(1) & ((\inst|mDLY[0]~19\) # (GND)))
-- \inst|mDLY[1]~21\ = CARRY((!\inst|mDLY[0]~19\) # (!\inst|mDLY\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|mDLY\(1),
	datad => VCC,
	cin => \inst|mDLY[0]~19\,
	combout => \inst|mDLY[1]~20_combout\,
	cout => \inst|mDLY[1]~21\);

-- Location: FF_X73_Y55_N17
\inst|mDLY[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[1]~20_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(1));

-- Location: LCCOMB_X73_Y55_N18
\inst|mDLY[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[2]~22_combout\ = (\inst|mDLY\(2) & (\inst|mDLY[1]~21\ $ (GND))) # (!\inst|mDLY\(2) & (!\inst|mDLY[1]~21\ & VCC))
-- \inst|mDLY[2]~23\ = CARRY((\inst|mDLY\(2) & !\inst|mDLY[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|mDLY\(2),
	datad => VCC,
	cin => \inst|mDLY[1]~21\,
	combout => \inst|mDLY[2]~22_combout\,
	cout => \inst|mDLY[2]~23\);

-- Location: FF_X73_Y55_N19
\inst|mDLY[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[2]~22_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(2));

-- Location: LCCOMB_X73_Y55_N20
\inst|mDLY[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[3]~24_combout\ = (\inst|mDLY\(3) & (!\inst|mDLY[2]~23\)) # (!\inst|mDLY\(3) & ((\inst|mDLY[2]~23\) # (GND)))
-- \inst|mDLY[3]~25\ = CARRY((!\inst|mDLY[2]~23\) # (!\inst|mDLY\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|mDLY\(3),
	datad => VCC,
	cin => \inst|mDLY[2]~23\,
	combout => \inst|mDLY[3]~24_combout\,
	cout => \inst|mDLY[3]~25\);

-- Location: FF_X73_Y55_N21
\inst|mDLY[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[3]~24_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(3));

-- Location: LCCOMB_X73_Y55_N24
\inst|mDLY[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[5]~28_combout\ = (\inst|mDLY\(5) & (!\inst|mDLY[4]~27\)) # (!\inst|mDLY\(5) & ((\inst|mDLY[4]~27\) # (GND)))
-- \inst|mDLY[5]~29\ = CARRY((!\inst|mDLY[4]~27\) # (!\inst|mDLY\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|mDLY\(5),
	datad => VCC,
	cin => \inst|mDLY[4]~27\,
	combout => \inst|mDLY[5]~28_combout\,
	cout => \inst|mDLY[5]~29\);

-- Location: FF_X73_Y55_N25
\inst|mDLY[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[5]~28_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(5));

-- Location: LCCOMB_X73_Y55_N28
\inst|mDLY[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[7]~32_combout\ = (\inst|mDLY\(7) & (!\inst|mDLY[6]~31\)) # (!\inst|mDLY\(7) & ((\inst|mDLY[6]~31\) # (GND)))
-- \inst|mDLY[7]~33\ = CARRY((!\inst|mDLY[6]~31\) # (!\inst|mDLY\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|mDLY\(7),
	datad => VCC,
	cin => \inst|mDLY[6]~31\,
	combout => \inst|mDLY[7]~32_combout\,
	cout => \inst|mDLY[7]~33\);

-- Location: FF_X73_Y55_N29
\inst|mDLY[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[7]~32_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(7));

-- Location: LCCOMB_X73_Y54_N0
\inst|mDLY[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[9]~36_combout\ = (\inst|mDLY\(9) & (!\inst|mDLY[8]~35\)) # (!\inst|mDLY\(9) & ((\inst|mDLY[8]~35\) # (GND)))
-- \inst|mDLY[9]~37\ = CARRY((!\inst|mDLY[8]~35\) # (!\inst|mDLY\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|mDLY\(9),
	datad => VCC,
	cin => \inst|mDLY[8]~35\,
	combout => \inst|mDLY[9]~36_combout\,
	cout => \inst|mDLY[9]~37\);

-- Location: FF_X73_Y54_N1
\inst|mDLY[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[9]~36_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(9));

-- Location: LCCOMB_X73_Y54_N2
\inst|mDLY[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[10]~38_combout\ = (\inst|mDLY\(10) & (\inst|mDLY[9]~37\ $ (GND))) # (!\inst|mDLY\(10) & (!\inst|mDLY[9]~37\ & VCC))
-- \inst|mDLY[10]~39\ = CARRY((\inst|mDLY\(10) & !\inst|mDLY[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|mDLY\(10),
	datad => VCC,
	cin => \inst|mDLY[9]~37\,
	combout => \inst|mDLY[10]~38_combout\,
	cout => \inst|mDLY[10]~39\);

-- Location: FF_X73_Y54_N3
\inst|mDLY[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[10]~38_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(10));

-- Location: LCCOMB_X73_Y54_N4
\inst|mDLY[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[11]~41_combout\ = (\inst|mDLY\(11) & (!\inst|mDLY[10]~39\)) # (!\inst|mDLY\(11) & ((\inst|mDLY[10]~39\) # (GND)))
-- \inst|mDLY[11]~42\ = CARRY((!\inst|mDLY[10]~39\) # (!\inst|mDLY\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|mDLY\(11),
	datad => VCC,
	cin => \inst|mDLY[10]~39\,
	combout => \inst|mDLY[11]~41_combout\,
	cout => \inst|mDLY[11]~42\);

-- Location: FF_X73_Y54_N5
\inst|mDLY[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[11]~41_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(11));

-- Location: LCCOMB_X73_Y54_N8
\inst|mDLY[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[13]~45_combout\ = (\inst|mDLY\(13) & (!\inst|mDLY[12]~44\)) # (!\inst|mDLY\(13) & ((\inst|mDLY[12]~44\) # (GND)))
-- \inst|mDLY[13]~46\ = CARRY((!\inst|mDLY[12]~44\) # (!\inst|mDLY\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|mDLY\(13),
	datad => VCC,
	cin => \inst|mDLY[12]~44\,
	combout => \inst|mDLY[13]~45_combout\,
	cout => \inst|mDLY[13]~46\);

-- Location: FF_X73_Y54_N9
\inst|mDLY[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[13]~45_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(13));

-- Location: LCCOMB_X73_Y54_N14
\inst|mDLY[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[16]~51_combout\ = (\inst|mDLY\(16) & (\inst|mDLY[15]~50\ $ (GND))) # (!\inst|mDLY\(16) & (!\inst|mDLY[15]~50\ & VCC))
-- \inst|mDLY[16]~52\ = CARRY((\inst|mDLY\(16) & !\inst|mDLY[15]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|mDLY\(16),
	datad => VCC,
	cin => \inst|mDLY[15]~50\,
	combout => \inst|mDLY[16]~51_combout\,
	cout => \inst|mDLY[16]~52\);

-- Location: FF_X73_Y54_N15
\inst|mDLY[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[16]~51_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(16));

-- Location: LCCOMB_X73_Y54_N16
\inst|mDLY[17]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mDLY[17]~53_combout\ = \inst|mDLY[16]~52\ $ (\inst|mDLY\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|mDLY\(17),
	cin => \inst|mDLY[16]~52\,
	combout => \inst|mDLY[17]~53_combout\);

-- Location: FF_X73_Y54_N17
\inst|mDLY[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mDLY[17]~53_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sclr => \inst|LessThan1~4_combout\,
	ena => \inst|mDLY[17]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mDLY\(17));

-- Location: LCCOMB_X73_Y54_N22
\inst|mLCD_ST~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_ST~18_combout\ = (\inst|mLCD_ST.000010~q\ & (!\inst|mDLY\(17) & (!\inst|mDLY\(16) & \inst|LessThan1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mLCD_ST.000010~q\,
	datab => \inst|mDLY\(17),
	datac => \inst|mDLY\(16),
	datad => \inst|LessThan1~3_combout\,
	combout => \inst|mLCD_ST~18_combout\);

-- Location: LCCOMB_X74_Y54_N12
\inst|mLCD_ST~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_ST~19_combout\ = ((\inst|mLCD_ST~18_combout\) # ((\inst|mLCD_ST.000001~q\ & !\inst|u0|oDone~q\))) # (!\inst|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mLCD_ST.000001~q\,
	datab => \inst|u0|oDone~q\,
	datac => \inst|LessThan0~0_combout\,
	datad => \inst|mLCD_ST~18_combout\,
	combout => \inst|mLCD_ST~19_combout\);

-- Location: LCCOMB_X74_Y54_N2
\inst|mLCD_ST.000001~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_ST.000001~0_combout\ = (\inst|mLCD_ST.000001~q\ & (((\inst|mLCD_ST~19_combout\)))) # (!\inst|mLCD_ST.000001~q\ & (!\inst|mLCD_ST.000011~q\ & (!\inst|mLCD_ST.000010~q\ & !\inst|mLCD_ST~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mLCD_ST.000011~q\,
	datab => \inst|mLCD_ST.000010~q\,
	datac => \inst|mLCD_ST.000001~q\,
	datad => \inst|mLCD_ST~19_combout\,
	combout => \inst|mLCD_ST.000001~0_combout\);

-- Location: FF_X74_Y54_N3
\inst|mLCD_ST.000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mLCD_ST.000001~0_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_ST.000001~q\);

-- Location: LCCOMB_X73_Y54_N30
\inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector3~0_combout\ = (\inst|mLCD_ST~18_combout\) # ((\inst|u0|oDone~q\ & \inst|mLCD_ST.000001~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|u0|oDone~q\,
	datac => \inst|mLCD_ST~18_combout\,
	datad => \inst|mLCD_ST.000001~q\,
	combout => \inst|Selector3~0_combout\);

-- Location: FF_X73_Y54_N31
\inst|mLCD_ST.000010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|Selector3~0_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_ST.000010~q\);

-- Location: LCCOMB_X74_Y54_N16
\inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector4~0_combout\ = (\inst|mLCD_ST.000010~q\ & ((\inst|mDLY\(16)) # ((\inst|mDLY\(17)) # (!\inst|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mDLY\(16),
	datab => \inst|mLCD_ST.000010~q\,
	datac => \inst|mDLY\(17),
	datad => \inst|LessThan1~3_combout\,
	combout => \inst|Selector4~0_combout\);

-- Location: FF_X74_Y54_N17
\inst|mLCD_ST.000011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|Selector4~0_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_ST.000011~q\);

-- Location: LCCOMB_X74_Y54_N14
\inst|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Selector0~1_combout\ = (\inst|Selector0~0_combout\) # ((!\inst|mLCD_ST.000011~q\ & (!\inst|mLCD_ST.000001~q\ & !\inst|mLCD_ST.000010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Selector0~0_combout\,
	datab => \inst|mLCD_ST.000011~q\,
	datac => \inst|mLCD_ST.000001~q\,
	datad => \inst|mLCD_ST.000010~q\,
	combout => \inst|Selector0~1_combout\);

-- Location: FF_X74_Y54_N15
\inst|mLCD_Start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|Selector0~1_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_Start~q\);

-- Location: LCCOMB_X75_Y54_N16
\inst|u0|mStart~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|mStart~0_combout\ = (\inst|u0|mStart~q\ & (((!\inst|u0|ST.11~q\)))) # (!\inst|u0|mStart~q\ & (!\inst|u0|preStart~q\ & ((\inst|mLCD_Start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|u0|preStart~q\,
	datab => \inst|u0|ST.11~q\,
	datac => \inst|u0|mStart~q\,
	datad => \inst|mLCD_Start~q\,
	combout => \inst|u0|mStart~0_combout\);

-- Location: FF_X75_Y54_N17
\inst|u0|mStart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|mStart~0_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|mStart~q\);

-- Location: FF_X75_Y52_N3
\inst|u0|ST.11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|ST~14_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|u0|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|ST.11~q\);

-- Location: LCCOMB_X75_Y52_N6
\inst|u0|ST.00~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|ST.00~0_combout\ = !\inst|u0|ST.11~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|u0|ST.11~q\,
	combout => \inst|u0|ST.00~0_combout\);

-- Location: FF_X75_Y52_N7
\inst|u0|ST.00\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|ST.00~0_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|u0|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|ST.00~q\);

-- Location: LCCOMB_X74_Y52_N30
\inst|u0|ST.01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|ST.01~0_combout\ = !\inst|u0|ST.00~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|u0|ST.00~q\,
	combout => \inst|u0|ST.01~0_combout\);

-- Location: FF_X74_Y52_N31
\inst|u0|ST.01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|ST.01~0_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|u0|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|ST.01~q\);

-- Location: LCCOMB_X75_Y52_N8
\inst|u0|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Selector4~0_combout\ = (\inst|u0|Cont\(4) & (((\inst|u0|ST.01~q\) # (\inst|u0|ST.10~q\)) # (!\inst|u0|ST.00~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|u0|ST.00~q\,
	datab => \inst|u0|ST.01~q\,
	datac => \inst|u0|ST.10~q\,
	datad => \inst|u0|Cont\(4),
	combout => \inst|u0|Selector4~0_combout\);

-- Location: LCCOMB_X75_Y52_N14
\inst|u0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Add0~2_combout\ = (\inst|u0|Cont\(1) & (!\inst|u0|Add0~1\)) # (!\inst|u0|Cont\(1) & ((\inst|u0|Add0~1\) # (GND)))
-- \inst|u0|Add0~3\ = CARRY((!\inst|u0|Add0~1\) # (!\inst|u0|Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|u0|Cont\(1),
	datad => VCC,
	cin => \inst|u0|Add0~1\,
	combout => \inst|u0|Add0~2_combout\,
	cout => \inst|u0|Add0~3\);

-- Location: LCCOMB_X75_Y52_N28
\inst|u0|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Selector2~1_combout\ = (!\inst|u0|Cont\(4) & \inst|u0|ST.10~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|u0|Cont\(4),
	datad => \inst|u0|ST.10~q\,
	combout => \inst|u0|Selector2~1_combout\);

-- Location: LCCOMB_X75_Y52_N4
\inst|u0|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Selector7~0_combout\ = (\inst|u0|Selector5~0_combout\ & ((\inst|u0|Cont\(1)) # ((\inst|u0|Add0~2_combout\ & \inst|u0|Selector2~1_combout\)))) # (!\inst|u0|Selector5~0_combout\ & (\inst|u0|Add0~2_combout\ & ((\inst|u0|Selector2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|u0|Selector5~0_combout\,
	datab => \inst|u0|Add0~2_combout\,
	datac => \inst|u0|Cont\(1),
	datad => \inst|u0|Selector2~1_combout\,
	combout => \inst|u0|Selector7~0_combout\);

-- Location: FF_X75_Y52_N5
\inst|u0|Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|Selector7~0_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|u0|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|Cont\(1));

-- Location: LCCOMB_X75_Y52_N20
\inst|u0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Add0~8_combout\ = \inst|u0|Add0~7\ $ (!\inst|u0|Cont\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|u0|Cont\(4),
	cin => \inst|u0|Add0~7\,
	combout => \inst|u0|Add0~8_combout\);

-- Location: LCCOMB_X75_Y52_N24
\inst|u0|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Selector4~1_combout\ = (\inst|u0|Selector4~0_combout\) # ((\inst|u0|ST.10~q\ & \inst|u0|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|u0|ST.10~q\,
	datac => \inst|u0|Selector4~0_combout\,
	datad => \inst|u0|Add0~8_combout\,
	combout => \inst|u0|Selector4~1_combout\);

-- Location: FF_X75_Y52_N25
\inst|u0|Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|Selector4~1_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|u0|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|Cont\(4));

-- Location: LCCOMB_X75_Y52_N0
\inst|u0|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Selector2~0_combout\ = (\inst|u0|ST.01~q\) # ((!\inst|u0|Cont\(4) & \inst|u0|ST.10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|u0|Cont\(4),
	datac => \inst|u0|ST.10~q\,
	datad => \inst|u0|ST.01~q\,
	combout => \inst|u0|Selector2~0_combout\);

-- Location: FF_X75_Y52_N1
\inst|u0|ST.10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|Selector2~0_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|u0|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|ST.10~q\);

-- Location: LCCOMB_X74_Y52_N4
\inst|u0|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|u0|Selector3~0_combout\ = (\inst|u0|ST.01~q\) # ((\inst|u0|LCD_EN~q\ & ((\inst|u0|ST.10~q\) # (!\inst|u0|ST.00~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|u0|ST.00~q\,
	datab => \inst|u0|ST.10~q\,
	datac => \inst|u0|LCD_EN~q\,
	datad => \inst|u0|ST.01~q\,
	combout => \inst|u0|Selector3~0_combout\);

-- Location: FF_X74_Y52_N5
\inst|u0|LCD_EN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|u0|Selector3~0_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|u0|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|u0|LCD_EN~q\);

-- Location: LCCOMB_X72_Y50_N20
\inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux0~0_combout\ = (\inst|LUT_INDEX\(2) & ((\inst|LUT_INDEX\(1)) # (\inst|LUT_INDEX\(0) $ (\inst|LUT_INDEX\(4))))) # (!\inst|LUT_INDEX\(2) & (((\inst|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(2),
	datac => \inst|LUT_INDEX\(1),
	datad => \inst|LUT_INDEX\(4),
	combout => \inst|Mux0~0_combout\);

-- Location: LCCOMB_X72_Y50_N24
\inst|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux0~1_combout\ = (\inst|LUT_INDEX\(3)) # ((\inst|LUT_INDEX\(5)) # (\inst|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(5),
	datad => \inst|Mux0~0_combout\,
	combout => \inst|Mux0~1_combout\);

-- Location: FF_X72_Y50_N25
\inst|LUT_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_DATA\(8));

-- Location: LCCOMB_X72_Y52_N4
\inst|mLCD_RS~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_RS~feeder_combout\ = \inst|LUT_DATA\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|LUT_DATA\(8),
	combout => \inst|mLCD_RS~feeder_combout\);

-- Location: LCCOMB_X74_Y54_N20
\inst|mLCD_ST.000000~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_ST.000000~0_combout\ = (\inst|mLCD_ST~19_combout\ & ((\inst|mLCD_ST.000000~q\))) # (!\inst|mLCD_ST~19_combout\ & (!\inst|mLCD_ST.000011~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mLCD_ST.000011~q\,
	datac => \inst|mLCD_ST.000000~q\,
	datad => \inst|mLCD_ST~19_combout\,
	combout => \inst|mLCD_ST.000000~0_combout\);

-- Location: FF_X74_Y54_N21
\inst|mLCD_ST.000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mLCD_ST.000000~0_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_ST.000000~q\);

-- Location: LCCOMB_X72_Y52_N0
\inst|mLCD_RS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_RS~0_combout\ = (!\inst|mLCD_ST.000000~q\ & \inst|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mLCD_ST.000000~q\,
	datad => \inst|LessThan0~0_combout\,
	combout => \inst|mLCD_RS~0_combout\);

-- Location: FF_X72_Y52_N5
\inst|mLCD_RS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mLCD_RS~feeder_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|mLCD_RS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_RS~q\);

-- Location: LCCOMB_X72_Y50_N26
\inst|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux1~2_combout\ = (\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(0) $ (\inst|LUT_INDEX\(4))) # (!\inst|LUT_INDEX\(1)))) # (!\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(1)) # ((\inst|LUT_INDEX\(0) & !\inst|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(1),
	datad => \inst|LUT_INDEX\(4),
	combout => \inst|Mux1~2_combout\);

-- Location: LCCOMB_X72_Y50_N28
\inst|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux1~1_combout\ = (\inst|LUT_INDEX\(1) & (\inst|LUT_INDEX\(4) & (\inst|LUT_INDEX\(0) $ (\inst|LUT_INDEX\(3))))) # (!\inst|LUT_INDEX\(1) & (\inst|LUT_INDEX\(0) & (\inst|LUT_INDEX\(3) & !\inst|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(1),
	datad => \inst|LUT_INDEX\(4),
	combout => \inst|Mux1~1_combout\);

-- Location: LCCOMB_X72_Y50_N8
\inst|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux1~3_combout\ = (!\inst|LUT_INDEX\(5) & ((\inst|LUT_INDEX\(2) & (!\inst|Mux1~2_combout\)) # (!\inst|LUT_INDEX\(2) & ((\inst|Mux1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(2),
	datab => \inst|LUT_INDEX\(5),
	datac => \inst|Mux1~2_combout\,
	datad => \inst|Mux1~1_combout\,
	combout => \inst|Mux1~3_combout\);

-- Location: LCCOMB_X72_Y50_N14
\inst|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux1~4_combout\ = (!\inst|LUT_INDEX\(1) & \inst|LUT_INDEX\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|LUT_INDEX\(1),
	datad => \inst|LUT_INDEX\(5),
	combout => \inst|Mux1~4_combout\);

-- Location: LCCOMB_X72_Y50_N22
\inst|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux1~5_combout\ = (\inst|Mux1~3_combout\) # ((\inst|LUT_INDEX\(2) & (\inst|Mux1~0_combout\ & \inst|Mux1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(2),
	datab => \inst|Mux1~3_combout\,
	datac => \inst|Mux1~0_combout\,
	datad => \inst|Mux1~4_combout\,
	combout => \inst|Mux1~5_combout\);

-- Location: FF_X72_Y50_N23
\inst|LUT_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|Mux1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_DATA\(7));

-- Location: LCCOMB_X72_Y52_N30
\inst|mLCD_DATA[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_DATA[7]~feeder_combout\ = \inst|LUT_DATA\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|LUT_DATA\(7),
	combout => \inst|mLCD_DATA[7]~feeder_combout\);

-- Location: FF_X72_Y52_N31
\inst|mLCD_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mLCD_DATA[7]~feeder_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|mLCD_RS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_DATA\(7));

-- Location: LCCOMB_X76_Y49_N4
\inst6|myreg|REGISTERS[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[5][2]~feeder_combout\ = \inst6|myreg|REGISTERS~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|myreg|REGISTERS~11_combout\,
	combout => \inst6|myreg|REGISTERS[5][2]~feeder_combout\);

-- Location: FF_X76_Y49_N5
\inst6|myreg|REGISTERS[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[5][2]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][2]~q\);

-- Location: FF_X76_Y49_N11
\inst6|myreg|REGISTERS[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~12_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[5][19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[5][3]~q\);

-- Location: LCCOMB_X76_Y49_N8
\inst|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~2_combout\ = ((!\inst6|myreg|REGISTERS[5][1]~q\ & !\inst6|myreg|REGISTERS[5][2]~q\)) # (!\inst6|myreg|REGISTERS[5][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][1]~q\,
	datab => \inst6|myreg|REGISTERS[5][2]~q\,
	datad => \inst6|myreg|REGISTERS[5][3]~q\,
	combout => \inst|Mux3~2_combout\);

-- Location: LCCOMB_X75_Y49_N28
\inst|LUT_DATA[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_DATA[6]~7_combout\ = (\inst|LUT_INDEX\(5) & (\inst|LUT_INDEX\(0))) # (!\inst|LUT_INDEX\(5) & ((\inst|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(5),
	datac => \inst|LUT_INDEX\(4),
	combout => \inst|LUT_DATA[6]~7_combout\);

-- Location: LCCOMB_X76_Y49_N22
\inst|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~1_combout\ = ((!\inst6|myreg|REGISTERS[5][5]~q\ & !\inst6|myreg|REGISTERS[5][6]~q\)) # (!\inst6|myreg|REGISTERS[5][7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][7]~q\,
	datac => \inst6|myreg|REGISTERS[5][5]~q\,
	datad => \inst6|myreg|REGISTERS[5][6]~q\,
	combout => \inst|Mux3~1_combout\);

-- Location: LCCOMB_X73_Y50_N26
\inst|LUT_INDEX[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_INDEX[0]~7_combout\ = \inst|LUT_INDEX\(0) $ (((\inst|LessThan0~0_combout\ & \inst|mLCD_ST.000011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|LessThan0~0_combout\,
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|mLCD_ST.000011~q\,
	combout => \inst|LUT_INDEX[0]~7_combout\);

-- Location: FF_X73_Y50_N27
\inst|LUT_INDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|LUT_INDEX[0]~7_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_INDEX\(0));

-- Location: LCCOMB_X74_Y51_N28
\inst|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~7_combout\ = (\inst6|myreg|REGISTERS[0][3]~q\ & ((\inst6|myreg|REGISTERS[0][2]~q\) # (\inst6|myreg|REGISTERS[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myreg|REGISTERS[0][2]~q\,
	datac => \inst6|myreg|REGISTERS[0][1]~q\,
	datad => \inst6|myreg|REGISTERS[0][3]~q\,
	combout => \inst|Mux2~7_combout\);

-- Location: LCCOMB_X75_Y49_N2
\inst|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~8_combout\ = (\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(0)) # ((!\inst|LUT_INDEX\(1) & \inst|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(1),
	datab => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|Mux2~7_combout\,
	combout => \inst|Mux2~8_combout\);

-- Location: LCCOMB_X75_Y49_N4
\inst|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~9_combout\ = (\inst|LUT_INDEX\(5) & ((\inst|LUT_DATA[6]~7_combout\) # ((!\inst|Mux3~1_combout\)))) # (!\inst|LUT_INDEX\(5) & (!\inst|LUT_DATA[6]~7_combout\ & ((\inst|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(5),
	datab => \inst|LUT_DATA[6]~7_combout\,
	datac => \inst|Mux3~1_combout\,
	datad => \inst|Mux2~8_combout\,
	combout => \inst|Mux2~9_combout\);

-- Location: LCCOMB_X75_Y50_N20
\inst|hex7c|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex7c|WideOr0~0_combout\ = ((!\inst6|myreg|REGISTERS[3][2]~q\ & !\inst6|myreg|REGISTERS[3][1]~q\)) # (!\inst6|myreg|REGISTERS[3][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[3][3]~q\,
	datab => \inst6|myreg|REGISTERS[3][2]~q\,
	datad => \inst6|myreg|REGISTERS[3][1]~q\,
	combout => \inst|hex7c|WideOr0~0_combout\);

-- Location: FF_X75_Y48_N13
\inst6|myreg|REGISTERS[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~15_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][6]~q\);

-- Location: LCCOMB_X75_Y48_N2
\inst|hex8c|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex8c|WideOr0~0_combout\ = ((!\inst6|myreg|REGISTERS[3][5]~q\ & !\inst6|myreg|REGISTERS[3][6]~q\)) # (!\inst6|myreg|REGISTERS[3][7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myreg|REGISTERS[3][7]~q\,
	datac => \inst6|myreg|REGISTERS[3][5]~q\,
	datad => \inst6|myreg|REGISTERS[3][6]~q\,
	combout => \inst|hex8c|WideOr0~0_combout\);

-- Location: LCCOMB_X74_Y50_N16
\inst|LUT_DATA[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_DATA[6]~5_combout\ = (\inst|LUT_INDEX\(1)) # ((!\inst|LUT_INDEX\(3) & \inst|LUT_INDEX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|LUT_INDEX\(1),
	combout => \inst|LUT_DATA[6]~5_combout\);

-- Location: FF_X74_Y50_N5
\inst6|myreg|REGISTERS[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~11_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[2][8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[2][2]~q\);

-- Location: LCCOMB_X74_Y50_N12
\inst|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~0_combout\ = (!\inst6|myreg|REGISTERS[2][2]~q\ & !\inst6|myreg|REGISTERS[2][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[2][2]~q\,
	datad => \inst6|myreg|REGISTERS[2][1]~q\,
	combout => \inst|Mux3~0_combout\);

-- Location: LCCOMB_X74_Y50_N22
\inst|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~4_combout\ = (\inst|LUT_INDEX\(3) & (((!\inst|LUT_INDEX\(0))))) # (!\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(0)) # ((\inst6|myreg|REGISTERS[2][3]~q\ & !\inst|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(3),
	datab => \inst6|myreg|REGISTERS[2][3]~q\,
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|Mux3~0_combout\,
	combout => \inst|Mux2~4_combout\);

-- Location: LCCOMB_X75_Y50_N24
\inst|hex6c|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex6c|WideOr0~0_combout\ = ((!\inst6|myreg|REGISTERS[2][5]~q\ & !\inst6|myreg|REGISTERS[2][6]~q\)) # (!\inst6|myreg|REGISTERS[2][7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[2][5]~q\,
	datac => \inst6|myreg|REGISTERS[2][7]~q\,
	datad => \inst6|myreg|REGISTERS[2][6]~q\,
	combout => \inst|hex6c|WideOr0~0_combout\);

-- Location: LCCOMB_X74_Y50_N8
\inst|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~5_combout\ = (\inst|LUT_DATA[6]~6_combout\ & (\inst|LUT_DATA[6]~5_combout\ & (\inst|Mux2~4_combout\))) # (!\inst|LUT_DATA[6]~6_combout\ & (((!\inst|hex6c|WideOr0~0_combout\)) # (!\inst|LUT_DATA[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~6_combout\,
	datab => \inst|LUT_DATA[6]~5_combout\,
	datac => \inst|Mux2~4_combout\,
	datad => \inst|hex6c|WideOr0~0_combout\,
	combout => \inst|Mux2~5_combout\);

-- Location: LCCOMB_X75_Y49_N10
\inst|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~6_combout\ = (\inst|LUT_DATA[6]~4_combout\ & ((\inst|Mux2~5_combout\ & ((!\inst|hex8c|WideOr0~0_combout\))) # (!\inst|Mux2~5_combout\ & (!\inst|hex7c|WideOr0~0_combout\)))) # (!\inst|LUT_DATA[6]~4_combout\ & (((\inst|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~4_combout\,
	datab => \inst|hex7c|WideOr0~0_combout\,
	datac => \inst|hex8c|WideOr0~0_combout\,
	datad => \inst|Mux2~5_combout\,
	combout => \inst|Mux2~6_combout\);

-- Location: LCCOMB_X75_Y49_N30
\inst|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~10_combout\ = (\inst|LUT_DATA[6]~7_combout\ & ((\inst|Mux2~9_combout\ & (!\inst|Mux3~2_combout\)) # (!\inst|Mux2~9_combout\ & ((\inst|Mux2~6_combout\))))) # (!\inst|LUT_DATA[6]~7_combout\ & (((\inst|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~7_combout\,
	datab => \inst|Mux3~2_combout\,
	datac => \inst|Mux2~9_combout\,
	datad => \inst|Mux2~6_combout\,
	combout => \inst|Mux2~10_combout\);

-- Location: LCCOMB_X73_Y49_N12
\inst|LUT_DATA[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_DATA[6]~0_combout\ = (\inst|Mux1~4_combout\ & (\inst|LUT_INDEX\(0))) # (!\inst|Mux1~4_combout\ & ((\inst|Mux2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|Mux1~4_combout\,
	datad => \inst|Mux2~10_combout\,
	combout => \inst|LUT_DATA[6]~0_combout\);

-- Location: FF_X72_Y49_N7
\inst6|myreg|REGISTERS[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~12_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][3]~q\);

-- Location: LCCOMB_X72_Y49_N6
\inst|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~11_combout\ = (\inst|LUT_INDEX\(0)) # ((\inst6|myreg|REGISTERS[4][3]~q\ & ((\inst6|myreg|REGISTERS[4][2]~q\) # (\inst6|myreg|REGISTERS[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[4][2]~q\,
	datab => \inst|LUT_INDEX\(0),
	datac => \inst6|myreg|REGISTERS[4][3]~q\,
	datad => \inst6|myreg|REGISTERS[4][1]~q\,
	combout => \inst|Mux2~11_combout\);

-- Location: LCCOMB_X73_Y49_N4
\inst|LUT_DATA[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_DATA[6]~10_combout\ = (\inst|LUT_INDEX\(1) & (\inst|LUT_INDEX\(3) & \inst|LUT_INDEX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LUT_INDEX\(3),
	datad => \inst|LUT_INDEX\(4),
	combout => \inst|LUT_DATA[6]~10_combout\);

-- Location: LCCOMB_X74_Y51_N30
\inst|hex3c|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex3c|WideOr0~0_combout\ = ((!\inst6|myreg|REGISTERS[1][1]~q\ & !\inst6|myreg|REGISTERS[1][2]~q\)) # (!\inst6|myreg|REGISTERS[1][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][1]~q\,
	datac => \inst6|myreg|REGISTERS[1][2]~q\,
	datad => \inst6|myreg|REGISTERS[1][3]~q\,
	combout => \inst|hex3c|WideOr0~0_combout\);

-- Location: LCCOMB_X73_Y50_N4
\inst|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~12_combout\ = (\inst|LUT_INDEX\(3) & (!\inst|LUT_INDEX\(0))) # (!\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(0)) # (!\inst|LUT_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|LUT_INDEX\(1),
	combout => \inst|Mux2~12_combout\);

-- Location: LCCOMB_X73_Y50_N14
\inst|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~13_combout\ = (!\inst|LUT_INDEX\(3)) # (!\inst|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|LUT_INDEX\(3),
	combout => \inst|Mux2~13_combout\);

-- Location: LCCOMB_X72_Y49_N8
\inst|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~2_combout\ = (!\inst6|myreg|REGISTERS[4][5]~q\ & !\inst6|myreg|REGISTERS[4][6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS[4][5]~q\,
	datad => \inst6|myreg|REGISTERS[4][6]~q\,
	combout => \inst|Mux5~2_combout\);

-- Location: LCCOMB_X73_Y49_N22
\inst|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~14_combout\ = (\inst|Mux2~12_combout\) # ((\inst6|myreg|REGISTERS[4][7]~q\ & (!\inst|Mux2~13_combout\ & !\inst|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[4][7]~q\,
	datab => \inst|Mux2~12_combout\,
	datac => \inst|Mux2~13_combout\,
	datad => \inst|Mux5~2_combout\,
	combout => \inst|Mux2~14_combout\);

-- Location: FF_X73_Y48_N9
\inst6|myreg|REGISTERS[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~15_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[1][18]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[1][6]~q\);

-- Location: LCCOMB_X73_Y48_N0
\inst|hex4c|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex4c|WideOr0~0_combout\ = ((!\inst6|myreg|REGISTERS[1][5]~q\ & !\inst6|myreg|REGISTERS[1][6]~q\)) # (!\inst6|myreg|REGISTERS[1][7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myreg|REGISTERS[1][5]~q\,
	datac => \inst6|myreg|REGISTERS[1][6]~q\,
	datad => \inst6|myreg|REGISTERS[1][7]~q\,
	combout => \inst|hex4c|WideOr0~0_combout\);

-- Location: FF_X73_Y48_N27
\inst6|myreg|REGISTERS[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~14_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][5]~q\);

-- Location: FF_X73_Y48_N19
\inst6|myreg|REGISTERS[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~15_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[0][9]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[0][6]~q\);

-- Location: LCCOMB_X73_Y48_N30
\inst|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~3_combout\ = (\inst6|myreg|REGISTERS[0][7]~q\ & ((\inst6|myreg|REGISTERS[0][5]~q\) # (\inst6|myreg|REGISTERS[0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][7]~q\,
	datac => \inst6|myreg|REGISTERS[0][5]~q\,
	datad => \inst6|myreg|REGISTERS[0][6]~q\,
	combout => \inst|Mux3~3_combout\);

-- Location: LCCOMB_X73_Y50_N30
\inst|LUT_DATA[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_DATA[6]~9_combout\ = (\inst|LUT_INDEX\(3) & !\inst|LUT_INDEX\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|LUT_INDEX\(3),
	datad => \inst|LUT_INDEX\(4),
	combout => \inst|LUT_DATA[6]~9_combout\);

-- Location: LCCOMB_X73_Y50_N16
\inst|LUT_DATA[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_DATA[6]~8_combout\ = (\inst|LUT_INDEX\(4)) # ((\inst|LUT_INDEX\(3) & \inst|LUT_INDEX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|LUT_INDEX\(4),
	combout => \inst|LUT_DATA[6]~8_combout\);

-- Location: LCCOMB_X73_Y49_N24
\inst|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~15_combout\ = (\inst|LUT_DATA[6]~9_combout\) # ((!\inst|LUT_INDEX\(0) & (\inst|LUT_INDEX\(1) & !\inst|LUT_DATA[6]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LUT_DATA[6]~9_combout\,
	datad => \inst|LUT_DATA[6]~8_combout\,
	combout => \inst|Mux2~15_combout\);

-- Location: LCCOMB_X73_Y49_N2
\inst|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~16_combout\ = (\inst|Mux2~20_combout\ & (((\inst|Mux3~3_combout\) # (\inst|Mux2~15_combout\)))) # (!\inst|Mux2~20_combout\ & (!\inst|hex4c|WideOr0~0_combout\ & ((\inst|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Mux2~20_combout\,
	datab => \inst|hex4c|WideOr0~0_combout\,
	datac => \inst|Mux3~3_combout\,
	datad => \inst|Mux2~15_combout\,
	combout => \inst|Mux2~16_combout\);

-- Location: LCCOMB_X73_Y49_N0
\inst|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~17_combout\ = (\inst|LUT_DATA[6]~8_combout\ & ((\inst|Mux2~16_combout\ & (!\inst|hex3c|WideOr0~0_combout\)) # (!\inst|Mux2~16_combout\ & ((\inst|Mux2~14_combout\))))) # (!\inst|LUT_DATA[6]~8_combout\ & (((\inst|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~8_combout\,
	datab => \inst|hex3c|WideOr0~0_combout\,
	datac => \inst|Mux2~14_combout\,
	datad => \inst|Mux2~16_combout\,
	combout => \inst|Mux2~17_combout\);

-- Location: LCCOMB_X73_Y49_N6
\inst|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~18_combout\ = (\inst|LUT_DATA[6]~9_combout\ & ((\inst|LUT_INDEX\(1) & (!\inst|LUT_INDEX\(0))) # (!\inst|LUT_INDEX\(1) & ((\inst|Mux2~17_combout\))))) # (!\inst|LUT_DATA[6]~9_combout\ & (((\inst|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~9_combout\,
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|Mux2~17_combout\,
	combout => \inst|Mux2~18_combout\);

-- Location: LCCOMB_X73_Y49_N30
\inst|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux2~19_combout\ = (\inst|LUT_INDEX\(5)) # ((\inst|LUT_DATA[6]~10_combout\ & (\inst|Mux2~11_combout\)) # (!\inst|LUT_DATA[6]~10_combout\ & ((\inst|Mux2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(5),
	datab => \inst|Mux2~11_combout\,
	datac => \inst|LUT_DATA[6]~10_combout\,
	datad => \inst|Mux2~18_combout\,
	combout => \inst|Mux2~19_combout\);

-- Location: FF_X73_Y49_N13
\inst|LUT_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|LUT_DATA[6]~0_combout\,
	asdata => \inst|Mux2~19_combout\,
	sload => \inst|LUT_INDEX\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_DATA\(6));

-- Location: FF_X72_Y52_N1
\inst|mLCD_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	asdata => \inst|LUT_DATA\(6),
	clrn => \inst3|clk_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mLCD_RS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_DATA\(6));

-- Location: LCCOMB_X75_Y49_N8
\inst|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~4_combout\ = ((\inst|LUT_INDEX\(0) & ((\inst|Mux3~2_combout\))) # (!\inst|LUT_INDEX\(0) & (\inst|Mux3~1_combout\))) # (!\inst|LUT_INDEX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|Mux3~1_combout\,
	datac => \inst|Mux3~2_combout\,
	datad => \inst|LUT_INDEX\(1),
	combout => \inst|Mux3~4_combout\);

-- Location: FF_X72_Y49_N25
\inst6|myreg|REGISTERS[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~11_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][2]~q\);

-- Location: LCCOMB_X72_Y49_N26
\inst|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~13_combout\ = (\inst|LUT_INDEX\(0) & (\inst6|myreg|REGISTERS[4][7]~q\)) # (!\inst|LUT_INDEX\(0) & (((\inst6|myreg|REGISTERS[4][1]~q\) # (\inst6|myreg|REGISTERS[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[4][7]~q\,
	datab => \inst6|myreg|REGISTERS[4][1]~q\,
	datac => \inst|LUT_INDEX\(0),
	datad => \inst6|myreg|REGISTERS[4][2]~q\,
	combout => \inst|Mux3~13_combout\);

-- Location: LCCOMB_X72_Y49_N28
\inst|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~14_combout\ = (\inst|Mux3~13_combout\ & ((\inst|LUT_INDEX\(1) & (\inst6|myreg|REGISTERS[4][3]~q\)) # (!\inst|LUT_INDEX\(1) & ((!\inst|Mux5~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(1),
	datab => \inst6|myreg|REGISTERS[4][3]~q\,
	datac => \inst|Mux3~13_combout\,
	datad => \inst|Mux5~2_combout\,
	combout => \inst|Mux3~14_combout\);

-- Location: LCCOMB_X75_Y49_N24
\inst|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~12_combout\ = (\inst|LUT_INDEX\(0) & (((\inst|hex7c|WideOr0~0_combout\) # (\inst|LUT_INDEX\(2))))) # (!\inst|LUT_INDEX\(0) & (\inst|hex8c|WideOr0~0_combout\ & ((!\inst|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|hex8c|WideOr0~0_combout\,
	datac => \inst|hex7c|WideOr0~0_combout\,
	datad => \inst|LUT_INDEX\(2),
	combout => \inst|Mux3~12_combout\);

-- Location: LCCOMB_X75_Y49_N18
\inst|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~15_combout\ = (\inst|LUT_INDEX\(2) & ((\inst|LUT_INDEX\(1) $ (!\inst|Mux3~12_combout\)) # (!\inst|Mux3~14_combout\))) # (!\inst|LUT_INDEX\(2) & ((\inst|LUT_INDEX\(1)) # ((\inst|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(1),
	datab => \inst|LUT_INDEX\(2),
	datac => \inst|Mux3~14_combout\,
	datad => \inst|Mux3~12_combout\,
	combout => \inst|Mux3~15_combout\);

-- Location: LCCOMB_X74_Y49_N16
\inst|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~10_combout\ = (\inst|LUT_INDEX\(1) & (\inst|LUT_INDEX\(2) & ((!\inst|Mux3~3_combout\) # (!\inst|LUT_INDEX\(0))))) # (!\inst|LUT_INDEX\(1) & (\inst|LUT_INDEX\(2) $ ((!\inst|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(1),
	datab => \inst|LUT_INDEX\(2),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|Mux3~3_combout\,
	combout => \inst|Mux3~10_combout\);

-- Location: LCCOMB_X75_Y49_N6
\inst|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~8_combout\ = (\inst|LUT_INDEX\(0) & (!\inst|LUT_INDEX\(2))) # (!\inst|LUT_INDEX\(0) & ((\inst|LUT_INDEX\(2) & (\inst|hex4c|WideOr0~0_combout\)) # (!\inst|LUT_INDEX\(2) & ((!\inst|Mux2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(2),
	datac => \inst|hex4c|WideOr0~0_combout\,
	datad => \inst|Mux2~7_combout\,
	combout => \inst|Mux3~8_combout\);

-- Location: LCCOMB_X75_Y49_N0
\inst|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~9_combout\ = (\inst|LUT_INDEX\(1)) # ((\inst|Mux3~8_combout\) # ((\inst|LUT_INDEX\(0) & \inst|hex3c|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(1),
	datab => \inst|LUT_INDEX\(0),
	datac => \inst|hex3c|WideOr0~0_combout\,
	datad => \inst|Mux3~8_combout\,
	combout => \inst|Mux3~9_combout\);

-- Location: LCCOMB_X75_Y49_N14
\inst|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~11_combout\ = (\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(4)) # ((\inst|Mux3~9_combout\)))) # (!\inst|LUT_INDEX\(3) & (!\inst|LUT_INDEX\(4) & (\inst|Mux3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(3),
	datab => \inst|LUT_INDEX\(4),
	datac => \inst|Mux3~10_combout\,
	datad => \inst|Mux3~9_combout\,
	combout => \inst|Mux3~11_combout\);

-- Location: LCCOMB_X73_Y50_N0
\inst|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~5_combout\ = (\inst|LUT_INDEX\(0) & ((\inst|LUT_INDEX\(1)) # ((!\inst|LUT_INDEX\(2) & \inst|hex6c|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(2),
	datac => \inst|hex6c|WideOr0~0_combout\,
	datad => \inst|LUT_INDEX\(1),
	combout => \inst|Mux3~5_combout\);

-- Location: LCCOMB_X73_Y50_N10
\inst|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~7_combout\ = (\inst|Mux3~5_combout\) # ((!\inst|LUT_INDEX\(0) & ((\inst|Mux3~6_combout\) # (!\inst|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Mux3~6_combout\,
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|Mux3~5_combout\,
	combout => \inst|Mux3~7_combout\);

-- Location: LCCOMB_X75_Y49_N20
\inst|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~16_combout\ = (\inst|LUT_INDEX\(4) & ((\inst|Mux3~11_combout\ & (\inst|Mux3~15_combout\)) # (!\inst|Mux3~11_combout\ & ((\inst|Mux3~7_combout\))))) # (!\inst|LUT_INDEX\(4) & (((\inst|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(4),
	datab => \inst|Mux3~15_combout\,
	datac => \inst|Mux3~11_combout\,
	datad => \inst|Mux3~7_combout\,
	combout => \inst|Mux3~16_combout\);

-- Location: LCCOMB_X75_Y49_N16
\inst|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux3~17_combout\ = (\inst|LUT_INDEX\(5) & (\inst|Mux3~4_combout\)) # (!\inst|LUT_INDEX\(5) & ((\inst|Mux3~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|LUT_INDEX\(5),
	datac => \inst|Mux3~4_combout\,
	datad => \inst|Mux3~16_combout\,
	combout => \inst|Mux3~17_combout\);

-- Location: FF_X75_Y49_N17
\inst|LUT_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|Mux3~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_DATA\(4));

-- Location: LCCOMB_X72_Y52_N22
\inst|mLCD_DATA[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_DATA[5]~feeder_combout\ = \inst|LUT_DATA\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|LUT_DATA\(4),
	combout => \inst|mLCD_DATA[5]~feeder_combout\);

-- Location: FF_X72_Y52_N23
\inst|mLCD_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mLCD_DATA[5]~feeder_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|mLCD_RS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_DATA\(5));

-- Location: LCCOMB_X72_Y52_N8
\inst|mLCD_DATA[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_DATA[4]~feeder_combout\ = \inst|LUT_DATA\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|LUT_DATA\(4),
	combout => \inst|mLCD_DATA[4]~feeder_combout\);

-- Location: FF_X72_Y52_N9
\inst|mLCD_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mLCD_DATA[4]~feeder_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|mLCD_RS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_DATA\(4));

-- Location: LCCOMB_X76_Y49_N12
\inst|hex11c|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex11c|Decoder0~0_combout\ = (!\inst6|myreg|REGISTERS[5][1]~q\ & (!\inst6|myreg|REGISTERS[5][2]~q\ & \inst6|myreg|REGISTERS[5][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][1]~q\,
	datab => \inst6|myreg|REGISTERS[5][2]~q\,
	datad => \inst6|myreg|REGISTERS[5][3]~q\,
	combout => \inst|hex11c|Decoder0~0_combout\);

-- Location: LCCOMB_X75_Y48_N0
\inst|hex8c|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex8c|Decoder0~0_combout\ = (\inst6|myreg|REGISTERS[3][7]~q\ & (!\inst6|myreg|REGISTERS[3][5]~q\ & !\inst6|myreg|REGISTERS[3][6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|myreg|REGISTERS[3][7]~q\,
	datac => \inst6|myreg|REGISTERS[3][5]~q\,
	datad => \inst6|myreg|REGISTERS[3][6]~q\,
	combout => \inst|hex8c|Decoder0~0_combout\);

-- Location: LCCOMB_X75_Y50_N30
\inst|hex7c|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex7c|Decoder0~0_combout\ = (\inst6|myreg|REGISTERS[3][3]~q\ & (!\inst6|myreg|REGISTERS[3][2]~q\ & !\inst6|myreg|REGISTERS[3][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[3][3]~q\,
	datab => \inst6|myreg|REGISTERS[3][2]~q\,
	datad => \inst6|myreg|REGISTERS[3][1]~q\,
	combout => \inst|hex7c|Decoder0~0_combout\);

-- Location: LCCOMB_X74_Y50_N6
\inst|LUT_DATA[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_DATA[6]~6_combout\ = (\inst|LUT_INDEX\(1)) # ((\inst|LUT_INDEX\(3) & \inst|LUT_INDEX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|LUT_INDEX\(1),
	combout => \inst|LUT_DATA[6]~6_combout\);

-- Location: LCCOMB_X74_Y50_N20
\inst|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~3_combout\ = (\inst|LUT_INDEX\(3) & (((!\inst|LUT_INDEX\(0))))) # (!\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(0)) # ((\inst6|myreg|REGISTERS[2][3]~q\ & \inst|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(3),
	datab => \inst6|myreg|REGISTERS[2][3]~q\,
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|Mux3~0_combout\,
	combout => \inst|Mux5~3_combout\);

-- Location: LCCOMB_X75_Y50_N28
\inst|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~4_combout\ = (\inst|LUT_DATA[6]~6_combout\ & (((\inst|LUT_DATA[6]~5_combout\ & \inst|Mux5~3_combout\)))) # (!\inst|LUT_DATA[6]~6_combout\ & ((\inst|hex6c|Decoder0~0_combout\) # ((!\inst|LUT_DATA[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hex6c|Decoder0~0_combout\,
	datab => \inst|LUT_DATA[6]~6_combout\,
	datac => \inst|LUT_DATA[6]~5_combout\,
	datad => \inst|Mux5~3_combout\,
	combout => \inst|Mux5~4_combout\);

-- Location: LCCOMB_X75_Y49_N22
\inst|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~5_combout\ = (\inst|LUT_DATA[6]~4_combout\ & ((\inst|Mux5~4_combout\ & (\inst|hex8c|Decoder0~0_combout\)) # (!\inst|Mux5~4_combout\ & ((\inst|hex7c|Decoder0~0_combout\))))) # (!\inst|LUT_DATA[6]~4_combout\ & (((\inst|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~4_combout\,
	datab => \inst|hex8c|Decoder0~0_combout\,
	datac => \inst|hex7c|Decoder0~0_combout\,
	datad => \inst|Mux5~4_combout\,
	combout => \inst|Mux5~5_combout\);

-- Location: LCCOMB_X74_Y49_N12
\inst|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~8_combout\ = (\inst|Mux5~7_combout\ & (((\inst|hex11c|Decoder0~0_combout\)) # (!\inst|LUT_DATA[6]~7_combout\))) # (!\inst|Mux5~7_combout\ & (\inst|LUT_DATA[6]~7_combout\ & ((\inst|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Mux5~7_combout\,
	datab => \inst|LUT_DATA[6]~7_combout\,
	datac => \inst|hex11c|Decoder0~0_combout\,
	datad => \inst|Mux5~5_combout\,
	combout => \inst|Mux5~8_combout\);

-- Location: LCCOMB_X74_Y49_N4
\inst|LUT_DATA[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_DATA[3]~1_combout\ = (\inst|Mux1~4_combout\ & (\inst|LUT_INDEX\(0))) # (!\inst|Mux1~4_combout\ & ((\inst|Mux5~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|Mux1~4_combout\,
	datad => \inst|Mux5~8_combout\,
	combout => \inst|LUT_DATA[3]~1_combout\);

-- Location: LCCOMB_X72_Y49_N2
\inst|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~9_combout\ = (\inst|LUT_INDEX\(0)) # ((!\inst6|myreg|REGISTERS[4][2]~q\ & (\inst6|myreg|REGISTERS[4][3]~q\ & !\inst6|myreg|REGISTERS[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[4][2]~q\,
	datab => \inst6|myreg|REGISTERS[4][3]~q\,
	datac => \inst6|myreg|REGISTERS[4][1]~q\,
	datad => \inst|LUT_INDEX\(0),
	combout => \inst|Mux5~9_combout\);

-- Location: LCCOMB_X73_Y50_N24
\inst|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~10_combout\ = (!\inst|LUT_INDEX\(1)) # (!\inst|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datac => \inst|LUT_INDEX\(1),
	combout => \inst|Mux5~10_combout\);

-- Location: LCCOMB_X73_Y48_N26
\inst|hex4c|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex4c|Decoder0~0_combout\ = (!\inst6|myreg|REGISTERS[1][6]~q\ & (!\inst6|myreg|REGISTERS[1][5]~q\ & \inst6|myreg|REGISTERS[1][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][6]~q\,
	datab => \inst6|myreg|REGISTERS[1][5]~q\,
	datad => \inst6|myreg|REGISTERS[1][7]~q\,
	combout => \inst|hex4c|Decoder0~0_combout\);

-- Location: LCCOMB_X74_Y51_N22
\inst|hex3c|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex3c|Decoder0~0_combout\ = (!\inst6|myreg|REGISTERS[1][1]~q\ & (!\inst6|myreg|REGISTERS[1][2]~q\ & \inst6|myreg|REGISTERS[1][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][1]~q\,
	datac => \inst6|myreg|REGISTERS[1][2]~q\,
	datad => \inst6|myreg|REGISTERS[1][3]~q\,
	combout => \inst|hex3c|Decoder0~0_combout\);

-- Location: LCCOMB_X74_Y49_N30
\inst|Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~15_combout\ = (\inst|LUT_INDEX\(1)) # ((\inst|LUT_DATA[6]~8_combout\ & ((\inst|hex3c|Decoder0~0_combout\))) # (!\inst|LUT_DATA[6]~8_combout\ & (\inst|hex4c|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(1),
	datab => \inst|LUT_DATA[6]~8_combout\,
	datac => \inst|hex4c|Decoder0~0_combout\,
	datad => \inst|hex3c|Decoder0~0_combout\,
	combout => \inst|Mux5~15_combout\);

-- Location: LCCOMB_X73_Y50_N20
\inst|Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~12_combout\ = \inst|LUT_INDEX\(0) $ (((\inst|LUT_INDEX\(3)) # (!\inst|LUT_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|LUT_INDEX\(1),
	combout => \inst|Mux5~12_combout\);

-- Location: LCCOMB_X74_Y49_N22
\inst|Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~13_combout\ = (\inst|Mux5~12_combout\) # ((!\inst|Mux2~13_combout\ & (\inst6|myreg|REGISTERS[4][7]~q\ & \inst|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Mux2~13_combout\,
	datab => \inst6|myreg|REGISTERS[4][7]~q\,
	datac => \inst|Mux5~12_combout\,
	datad => \inst|Mux5~2_combout\,
	combout => \inst|Mux5~13_combout\);

-- Location: LCCOMB_X73_Y48_N16
\inst|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~11_combout\ = ((!\inst6|myreg|REGISTERS[0][5]~q\ & (\inst6|myreg|REGISTERS[0][7]~q\ & !\inst6|myreg|REGISTERS[0][6]~q\))) # (!\inst|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][5]~q\,
	datab => \inst6|myreg|REGISTERS[0][7]~q\,
	datac => \inst|LUT_INDEX\(0),
	datad => \inst6|myreg|REGISTERS[0][6]~q\,
	combout => \inst|Mux5~11_combout\);

-- Location: LCCOMB_X74_Y49_N0
\inst|Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~14_combout\ = (\inst|LUT_DATA[6]~8_combout\ & (((\inst|Mux5~13_combout\)))) # (!\inst|LUT_DATA[6]~8_combout\ & (\inst|LUT_INDEX\(1) & ((\inst|Mux5~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(1),
	datab => \inst|LUT_DATA[6]~8_combout\,
	datac => \inst|Mux5~13_combout\,
	datad => \inst|Mux5~11_combout\,
	combout => \inst|Mux5~14_combout\);

-- Location: LCCOMB_X74_Y49_N20
\inst|Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~16_combout\ = (\inst|LUT_DATA[6]~9_combout\ & (\inst|Mux5~10_combout\ & (\inst|Mux5~15_combout\))) # (!\inst|LUT_DATA[6]~9_combout\ & (((\inst|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~9_combout\,
	datab => \inst|Mux5~10_combout\,
	datac => \inst|Mux5~15_combout\,
	datad => \inst|Mux5~14_combout\,
	combout => \inst|Mux5~16_combout\);

-- Location: LCCOMB_X74_Y49_N26
\inst|Mux5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux5~17_combout\ = (\inst|LUT_INDEX\(5)) # ((\inst|LUT_DATA[6]~10_combout\ & (\inst|Mux5~9_combout\)) # (!\inst|LUT_DATA[6]~10_combout\ & ((\inst|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(5),
	datab => \inst|LUT_DATA[6]~10_combout\,
	datac => \inst|Mux5~9_combout\,
	datad => \inst|Mux5~16_combout\,
	combout => \inst|Mux5~17_combout\);

-- Location: FF_X74_Y49_N5
\inst|LUT_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|LUT_DATA[3]~1_combout\,
	asdata => \inst|Mux5~17_combout\,
	sload => \inst|LUT_INDEX\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_DATA\(3));

-- Location: LCCOMB_X72_Y52_N18
\inst|mLCD_DATA[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_DATA[3]~feeder_combout\ = \inst|LUT_DATA\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|LUT_DATA\(3),
	combout => \inst|mLCD_DATA[3]~feeder_combout\);

-- Location: FF_X72_Y52_N19
\inst|mLCD_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mLCD_DATA[3]~feeder_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|mLCD_RS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_DATA\(3));

-- Location: LCCOMB_X73_Y50_N6
\inst|Mux6~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~23_combout\ = (\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(4)) # (!\inst|LUT_INDEX\(0)))) # (!\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(0)) # (!\inst|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|LUT_INDEX\(4),
	combout => \inst|Mux6~23_combout\);

-- Location: LCCOMB_X73_Y48_N10
\inst|hex2c|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex2c|WideOr1~0_combout\ = (\inst6|myreg|REGISTERS[0][6]~q\ & (((\inst6|myreg|REGISTERS[0][4]~q\) # (\inst6|myreg|REGISTERS[0][5]~q\)) # (!\inst6|myreg|REGISTERS[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][7]~q\,
	datab => \inst6|myreg|REGISTERS[0][4]~q\,
	datac => \inst6|myreg|REGISTERS[0][5]~q\,
	datad => \inst6|myreg|REGISTERS[0][6]~q\,
	combout => \inst|hex2c|WideOr1~0_combout\);

-- Location: LCCOMB_X73_Y49_N14
\inst|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~9_combout\ = ((\inst|Mux6~23_combout\ & ((\inst|hex2c|WideOr1~0_combout\) # (!\inst|LUT_INDEX\(0))))) # (!\inst|LUT_INDEX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|Mux6~23_combout\,
	datad => \inst|hex2c|WideOr1~0_combout\,
	combout => \inst|Mux6~9_combout\);

-- Location: LCCOMB_X72_Y49_N16
\inst6|myreg|REGISTERS[4][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myreg|REGISTERS[4][4]~feeder_combout\ = \inst6|myreg|REGISTERS~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|myreg|REGISTERS~13_combout\,
	combout => \inst6|myreg|REGISTERS[4][4]~feeder_combout\);

-- Location: FF_X72_Y49_N17
\inst6|myreg|REGISTERS[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|myreg|REGISTERS[4][4]~feeder_combout\,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][4]~q\);

-- Location: LCCOMB_X72_Y49_N14
\inst|hex10c|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex10c|WideOr1~0_combout\ = (\inst6|myreg|REGISTERS[4][6]~q\ & (((\inst6|myreg|REGISTERS[4][4]~q\) # (\inst6|myreg|REGISTERS[4][5]~q\)) # (!\inst6|myreg|REGISTERS[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[4][7]~q\,
	datab => \inst6|myreg|REGISTERS[4][4]~q\,
	datac => \inst6|myreg|REGISTERS[4][5]~q\,
	datad => \inst6|myreg|REGISTERS[4][6]~q\,
	combout => \inst|hex10c|WideOr1~0_combout\);

-- Location: LCCOMB_X73_Y49_N28
\inst|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~8_combout\ = ((\inst|LUT_INDEX\(3) & ((\inst|hex10c|WideOr1~0_combout\))) # (!\inst|LUT_INDEX\(3) & (\inst|LUT_INDEX\(1)))) # (!\inst|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LUT_INDEX\(3),
	datad => \inst|hex10c|WideOr1~0_combout\,
	combout => \inst|Mux6~8_combout\);

-- Location: LCCOMB_X73_Y49_N8
\inst|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~10_combout\ = (\inst|LUT_DATA[6]~8_combout\ & ((\inst|Mux6~23_combout\ & ((\inst|Mux6~8_combout\))) # (!\inst|Mux6~23_combout\ & (\inst|Mux6~9_combout\)))) # (!\inst|LUT_DATA[6]~8_combout\ & (((\inst|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~8_combout\,
	datab => \inst|Mux6~23_combout\,
	datac => \inst|Mux6~9_combout\,
	datad => \inst|Mux6~8_combout\,
	combout => \inst|Mux6~10_combout\);

-- Location: LCCOMB_X74_Y51_N0
\inst|hex3c|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex3c|WideOr1~0_combout\ = (\inst6|myreg|REGISTERS[1][2]~q\ & ((\inst6|myreg|REGISTERS[1][1]~q\) # ((\inst6|myreg|REGISTERS[1][0]~q\) # (!\inst6|myreg|REGISTERS[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][1]~q\,
	datab => \inst6|myreg|REGISTERS[1][0]~q\,
	datac => \inst6|myreg|REGISTERS[1][2]~q\,
	datad => \inst6|myreg|REGISTERS[1][3]~q\,
	combout => \inst|hex3c|WideOr1~0_combout\);

-- Location: LCCOMB_X73_Y48_N12
\inst|hex4c|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex4c|WideOr1~0_combout\ = (\inst6|myreg|REGISTERS[1][6]~q\ & ((\inst6|myreg|REGISTERS[1][5]~q\) # ((\inst6|myreg|REGISTERS[1][4]~q\) # (!\inst6|myreg|REGISTERS[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][5]~q\,
	datab => \inst6|myreg|REGISTERS[1][4]~q\,
	datac => \inst6|myreg|REGISTERS[1][6]~q\,
	datad => \inst6|myreg|REGISTERS[1][7]~q\,
	combout => \inst|hex4c|WideOr1~0_combout\);

-- Location: LCCOMB_X73_Y49_N10
\inst|Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~13_combout\ = (\inst|LUT_DATA[6]~9_combout\ & ((\inst|LUT_DATA[6]~8_combout\ & (\inst|hex3c|WideOr1~0_combout\)) # (!\inst|LUT_DATA[6]~8_combout\ & ((\inst|hex4c|WideOr1~0_combout\))))) # (!\inst|LUT_DATA[6]~9_combout\ & 
-- (\inst|LUT_DATA[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~9_combout\,
	datab => \inst|LUT_DATA[6]~8_combout\,
	datac => \inst|hex3c|WideOr1~0_combout\,
	datad => \inst|hex4c|WideOr1~0_combout\,
	combout => \inst|Mux6~13_combout\);

-- Location: LCCOMB_X73_Y49_N20
\inst|Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~14_combout\ = (\inst|LUT_DATA[6]~10_combout\ & (\inst|Mux6~12_combout\)) # (!\inst|LUT_DATA[6]~10_combout\ & (((\inst|LUT_INDEX\(1)) # (\inst|Mux6~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Mux6~12_combout\,
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LUT_DATA[6]~10_combout\,
	datad => \inst|Mux6~13_combout\,
	combout => \inst|Mux6~14_combout\);

-- Location: LCCOMB_X73_Y49_N18
\inst|Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~15_combout\ = (\inst|LUT_INDEX\(5)) # ((\inst|Mux6~14_combout\ & ((\inst|LUT_DATA[6]~10_combout\) # (\inst|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(5),
	datab => \inst|LUT_DATA[6]~10_combout\,
	datac => \inst|Mux6~10_combout\,
	datad => \inst|Mux6~14_combout\,
	combout => \inst|Mux6~15_combout\);

-- Location: LCCOMB_X76_Y49_N20
\inst|hex12c|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex12c|WideOr1~0_combout\ = (\inst6|myreg|REGISTERS[5][6]~q\ & (((\inst6|myreg|REGISTERS[5][4]~q\) # (\inst6|myreg|REGISTERS[5][5]~q\)) # (!\inst6|myreg|REGISTERS[5][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][7]~q\,
	datab => \inst6|myreg|REGISTERS[5][4]~q\,
	datac => \inst6|myreg|REGISTERS[5][5]~q\,
	datad => \inst6|myreg|REGISTERS[5][6]~q\,
	combout => \inst|hex12c|WideOr1~0_combout\);

-- Location: LCCOMB_X74_Y51_N6
\inst|hex1c|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex1c|WideOr1~0_combout\ = (\inst6|myreg|REGISTERS[0][2]~q\ & ((\inst6|myreg|REGISTERS[0][1]~q\) # ((\inst6|myreg|REGISTERS[0][0]~q\) # (!\inst6|myreg|REGISTERS[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][1]~q\,
	datab => \inst6|myreg|REGISTERS[0][0]~q\,
	datac => \inst6|myreg|REGISTERS[0][2]~q\,
	datad => \inst6|myreg|REGISTERS[0][3]~q\,
	combout => \inst|hex1c|WideOr1~0_combout\);

-- Location: LCCOMB_X75_Y49_N12
\inst|Mux6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~19_combout\ = (\inst|LUT_INDEX\(0)) # ((!\inst|LUT_INDEX\(1) & (\inst|LUT_INDEX\(3) & \inst|hex1c|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(1),
	datab => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|hex1c|WideOr1~0_combout\,
	combout => \inst|Mux6~19_combout\);

-- Location: LCCOMB_X75_Y49_N26
\inst|Mux6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~20_combout\ = (\inst|LUT_INDEX\(5) & ((\inst|LUT_DATA[6]~7_combout\) # ((\inst|hex12c|WideOr1~0_combout\)))) # (!\inst|LUT_INDEX\(5) & (!\inst|LUT_DATA[6]~7_combout\ & ((\inst|Mux6~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(5),
	datab => \inst|LUT_DATA[6]~7_combout\,
	datac => \inst|hex12c|WideOr1~0_combout\,
	datad => \inst|Mux6~19_combout\,
	combout => \inst|Mux6~20_combout\);

-- Location: FF_X75_Y50_N21
\inst6|myreg|REGISTERS[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~0_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[3][26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[3][0]~q\);

-- Location: LCCOMB_X75_Y50_N18
\inst|hex7c|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex7c|WideOr1~0_combout\ = (\inst6|myreg|REGISTERS[3][2]~q\ & ((\inst6|myreg|REGISTERS[3][0]~q\) # ((\inst6|myreg|REGISTERS[3][1]~q\) # (!\inst6|myreg|REGISTERS[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[3][2]~q\,
	datab => \inst6|myreg|REGISTERS[3][0]~q\,
	datac => \inst6|myreg|REGISTERS[3][1]~q\,
	datad => \inst6|myreg|REGISTERS[3][3]~q\,
	combout => \inst|hex7c|WideOr1~0_combout\);

-- Location: LCCOMB_X75_Y48_N22
\inst|hex8c|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex8c|WideOr1~0_combout\ = (\inst6|myreg|REGISTERS[3][6]~q\ & ((\inst6|myreg|REGISTERS[3][5]~q\) # ((\inst6|myreg|REGISTERS[3][4]~q\) # (!\inst6|myreg|REGISTERS[3][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[3][5]~q\,
	datab => \inst6|myreg|REGISTERS[3][7]~q\,
	datac => \inst6|myreg|REGISTERS[3][4]~q\,
	datad => \inst6|myreg|REGISTERS[3][6]~q\,
	combout => \inst|hex8c|WideOr1~0_combout\);

-- Location: LCCOMB_X74_Y50_N2
\inst|hex5c|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex5c|WideOr1~0_combout\ = (\inst6|myreg|REGISTERS[2][2]~q\ & ((\inst6|myreg|REGISTERS[2][1]~q\) # ((\inst6|myreg|REGISTERS[2][0]~q\) # (!\inst6|myreg|REGISTERS[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[2][1]~q\,
	datab => \inst6|myreg|REGISTERS[2][0]~q\,
	datac => \inst6|myreg|REGISTERS[2][2]~q\,
	datad => \inst6|myreg|REGISTERS[2][3]~q\,
	combout => \inst|hex5c|WideOr1~0_combout\);

-- Location: LCCOMB_X75_Y50_N12
\inst|Mux6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~16_combout\ = (\inst|LUT_INDEX\(0)) # ((\inst|LUT_INDEX\(3)) # (\inst|hex5c|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|LUT_INDEX\(0),
	datac => \inst|LUT_INDEX\(3),
	datad => \inst|hex5c|WideOr1~0_combout\,
	combout => \inst|Mux6~16_combout\);

-- Location: LCCOMB_X75_Y50_N14
\inst|Mux6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~17_combout\ = (\inst|LUT_DATA[6]~6_combout\ & (((\inst|LUT_DATA[6]~5_combout\ & \inst|Mux6~16_combout\)))) # (!\inst|LUT_DATA[6]~6_combout\ & ((\inst|hex6c|WideOr1~0_combout\) # ((!\inst|LUT_DATA[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hex6c|WideOr1~0_combout\,
	datab => \inst|LUT_DATA[6]~6_combout\,
	datac => \inst|LUT_DATA[6]~5_combout\,
	datad => \inst|Mux6~16_combout\,
	combout => \inst|Mux6~17_combout\);

-- Location: LCCOMB_X76_Y49_N2
\inst|Mux6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~18_combout\ = (\inst|LUT_DATA[6]~4_combout\ & ((\inst|Mux6~17_combout\ & ((\inst|hex8c|WideOr1~0_combout\))) # (!\inst|Mux6~17_combout\ & (\inst|hex7c|WideOr1~0_combout\)))) # (!\inst|LUT_DATA[6]~4_combout\ & (((\inst|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~4_combout\,
	datab => \inst|hex7c|WideOr1~0_combout\,
	datac => \inst|hex8c|WideOr1~0_combout\,
	datad => \inst|Mux6~17_combout\,
	combout => \inst|Mux6~18_combout\);

-- Location: LCCOMB_X76_Y49_N18
\inst|Mux6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~21_combout\ = (\inst|LUT_DATA[6]~7_combout\ & ((\inst|Mux6~20_combout\ & (\inst|hex11c|WideOr1~0_combout\)) # (!\inst|Mux6~20_combout\ & ((\inst|Mux6~18_combout\))))) # (!\inst|LUT_DATA[6]~7_combout\ & (((\inst|Mux6~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hex11c|WideOr1~0_combout\,
	datab => \inst|LUT_DATA[6]~7_combout\,
	datac => \inst|Mux6~20_combout\,
	datad => \inst|Mux6~18_combout\,
	combout => \inst|Mux6~21_combout\);

-- Location: LCCOMB_X76_Y49_N24
\inst|Mux6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux6~22_combout\ = (\inst|Mux1~4_combout\) # ((\inst|LUT_INDEX\(2) & (\inst|Mux6~15_combout\)) # (!\inst|LUT_INDEX\(2) & ((\inst|Mux6~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Mux1~4_combout\,
	datab => \inst|LUT_INDEX\(2),
	datac => \inst|Mux6~15_combout\,
	datad => \inst|Mux6~21_combout\,
	combout => \inst|Mux6~22_combout\);

-- Location: FF_X76_Y49_N25
\inst|LUT_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|Mux6~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_DATA\(2));

-- Location: LCCOMB_X72_Y52_N12
\inst|mLCD_DATA[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_DATA[2]~feeder_combout\ = \inst|LUT_DATA\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|LUT_DATA\(2),
	combout => \inst|mLCD_DATA[2]~feeder_combout\);

-- Location: FF_X72_Y52_N13
\inst|mLCD_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mLCD_DATA[2]~feeder_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|mLCD_RS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_DATA\(2));

-- Location: LCCOMB_X75_Y50_N10
\inst|hex7c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex7c|WideOr2~0_combout\ = (\inst6|myreg|REGISTERS[3][0]~q\ & (((\inst6|myreg|REGISTERS[3][1]~q\)))) # (!\inst6|myreg|REGISTERS[3][0]~q\ & ((\inst6|myreg|REGISTERS[3][3]~q\ & (\inst6|myreg|REGISTERS[3][2]~q\ & !\inst6|myreg|REGISTERS[3][1]~q\)) # 
-- (!\inst6|myreg|REGISTERS[3][3]~q\ & ((\inst6|myreg|REGISTERS[3][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[3][2]~q\,
	datab => \inst6|myreg|REGISTERS[3][0]~q\,
	datac => \inst6|myreg|REGISTERS[3][3]~q\,
	datad => \inst6|myreg|REGISTERS[3][1]~q\,
	combout => \inst|hex7c|WideOr2~0_combout\);

-- Location: LCCOMB_X75_Y48_N8
\inst|hex8c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex8c|WideOr2~0_combout\ = (\inst6|myreg|REGISTERS[3][5]~q\ & (((\inst6|myreg|REGISTERS[3][4]~q\)) # (!\inst6|myreg|REGISTERS[3][7]~q\))) # (!\inst6|myreg|REGISTERS[3][5]~q\ & (\inst6|myreg|REGISTERS[3][7]~q\ & (!\inst6|myreg|REGISTERS[3][4]~q\ & 
-- \inst6|myreg|REGISTERS[3][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[3][5]~q\,
	datab => \inst6|myreg|REGISTERS[3][7]~q\,
	datac => \inst6|myreg|REGISTERS[3][4]~q\,
	datad => \inst6|myreg|REGISTERS[3][6]~q\,
	combout => \inst|hex8c|WideOr2~0_combout\);

-- Location: LCCOMB_X75_Y50_N8
\inst|hex6c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex6c|WideOr2~0_combout\ = (\inst6|myreg|REGISTERS[2][5]~q\ & ((\inst6|myreg|REGISTERS[2][4]~q\) # ((!\inst6|myreg|REGISTERS[2][7]~q\)))) # (!\inst6|myreg|REGISTERS[2][5]~q\ & (!\inst6|myreg|REGISTERS[2][4]~q\ & (\inst6|myreg|REGISTERS[2][7]~q\ & 
-- \inst6|myreg|REGISTERS[2][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[2][5]~q\,
	datab => \inst6|myreg|REGISTERS[2][4]~q\,
	datac => \inst6|myreg|REGISTERS[2][7]~q\,
	datad => \inst6|myreg|REGISTERS[2][6]~q\,
	combout => \inst|hex6c|WideOr2~0_combout\);

-- Location: LCCOMB_X74_Y50_N10
\inst|hex5c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex5c|WideOr2~0_combout\ = (\inst6|myreg|REGISTERS[2][3]~q\ & ((\inst6|myreg|REGISTERS[2][1]~q\ & ((\inst6|myreg|REGISTERS[2][0]~q\))) # (!\inst6|myreg|REGISTERS[2][1]~q\ & (\inst6|myreg|REGISTERS[2][2]~q\ & !\inst6|myreg|REGISTERS[2][0]~q\)))) # 
-- (!\inst6|myreg|REGISTERS[2][3]~q\ & (((\inst6|myreg|REGISTERS[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[2][3]~q\,
	datab => \inst6|myreg|REGISTERS[2][2]~q\,
	datac => \inst6|myreg|REGISTERS[2][1]~q\,
	datad => \inst6|myreg|REGISTERS[2][0]~q\,
	combout => \inst|hex5c|WideOr2~0_combout\);

-- Location: LCCOMB_X74_Y50_N28
\inst|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux7~0_combout\ = (\inst|LUT_INDEX\(3) & (!\inst|LUT_INDEX\(0))) # (!\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(0)) # (\inst|hex5c|WideOr2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(3),
	datab => \inst|LUT_INDEX\(0),
	datad => \inst|hex5c|WideOr2~0_combout\,
	combout => \inst|Mux7~0_combout\);

-- Location: LCCOMB_X74_Y50_N0
\inst|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux7~1_combout\ = (\inst|LUT_DATA[6]~6_combout\ & (\inst|LUT_DATA[6]~5_combout\ & ((\inst|Mux7~0_combout\)))) # (!\inst|LUT_DATA[6]~6_combout\ & (((\inst|hex6c|WideOr2~0_combout\)) # (!\inst|LUT_DATA[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~6_combout\,
	datab => \inst|LUT_DATA[6]~5_combout\,
	datac => \inst|hex6c|WideOr2~0_combout\,
	datad => \inst|Mux7~0_combout\,
	combout => \inst|Mux7~1_combout\);

-- Location: LCCOMB_X74_Y48_N8
\inst|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux7~2_combout\ = (\inst|LUT_DATA[6]~4_combout\ & ((\inst|Mux7~1_combout\ & ((\inst|hex8c|WideOr2~0_combout\))) # (!\inst|Mux7~1_combout\ & (\inst|hex7c|WideOr2~0_combout\)))) # (!\inst|LUT_DATA[6]~4_combout\ & (((\inst|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~4_combout\,
	datab => \inst|hex7c|WideOr2~0_combout\,
	datac => \inst|hex8c|WideOr2~0_combout\,
	datad => \inst|Mux7~1_combout\,
	combout => \inst|Mux7~2_combout\);

-- Location: LCCOMB_X74_Y51_N16
\inst|hex1c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex1c|WideOr2~0_combout\ = (\inst6|myreg|REGISTERS[0][3]~q\ & ((\inst6|myreg|REGISTERS[0][0]~q\ & (\inst6|myreg|REGISTERS[0][1]~q\)) # (!\inst6|myreg|REGISTERS[0][0]~q\ & (!\inst6|myreg|REGISTERS[0][1]~q\ & \inst6|myreg|REGISTERS[0][2]~q\)))) # 
-- (!\inst6|myreg|REGISTERS[0][3]~q\ & (((\inst6|myreg|REGISTERS[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][3]~q\,
	datab => \inst6|myreg|REGISTERS[0][0]~q\,
	datac => \inst6|myreg|REGISTERS[0][1]~q\,
	datad => \inst6|myreg|REGISTERS[0][2]~q\,
	combout => \inst|hex1c|WideOr2~0_combout\);

-- Location: LCCOMB_X74_Y48_N2
\inst|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux7~3_combout\ = (\inst|LUT_INDEX\(1) & (\inst|LUT_INDEX\(0))) # (!\inst|LUT_INDEX\(1) & (\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(0)) # (\inst|hex1c|WideOr2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(1),
	datab => \inst|LUT_INDEX\(0),
	datac => \inst|LUT_INDEX\(3),
	datad => \inst|hex1c|WideOr2~0_combout\,
	combout => \inst|Mux7~3_combout\);

-- Location: LCCOMB_X74_Y48_N20
\inst|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux7~4_combout\ = (\inst|LUT_INDEX\(5) & ((\inst|hex12c|WideOr2~0_combout\) # ((\inst|LUT_DATA[6]~7_combout\)))) # (!\inst|LUT_INDEX\(5) & (((!\inst|LUT_DATA[6]~7_combout\ & \inst|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hex12c|WideOr2~0_combout\,
	datab => \inst|LUT_INDEX\(5),
	datac => \inst|LUT_DATA[6]~7_combout\,
	datad => \inst|Mux7~3_combout\,
	combout => \inst|Mux7~4_combout\);

-- Location: LCCOMB_X74_Y48_N18
\inst|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux7~5_combout\ = (\inst|LUT_DATA[6]~7_combout\ & ((\inst|Mux7~4_combout\ & (\inst|hex11c|WideOr2~0_combout\)) # (!\inst|Mux7~4_combout\ & ((\inst|Mux7~2_combout\))))) # (!\inst|LUT_DATA[6]~7_combout\ & (((\inst|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hex11c|WideOr2~0_combout\,
	datab => \inst|LUT_DATA[6]~7_combout\,
	datac => \inst|Mux7~2_combout\,
	datad => \inst|Mux7~4_combout\,
	combout => \inst|Mux7~5_combout\);

-- Location: LCCOMB_X74_Y48_N24
\inst|LUT_DATA[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_DATA[1]~2_combout\ = (\inst|Mux1~4_combout\ & (\inst|LUT_INDEX\(0))) # (!\inst|Mux1~4_combout\ & ((\inst|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|Mux1~4_combout\,
	datad => \inst|Mux7~5_combout\,
	combout => \inst|LUT_DATA[1]~2_combout\);

-- Location: FF_X72_Y49_N5
\inst6|myreg|REGISTERS[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	asdata => \inst6|myreg|REGISTERS~0_combout\,
	sload => VCC,
	ena => \inst6|myreg|REGISTERS[4][29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|myreg|REGISTERS[4][0]~q\);

-- Location: LCCOMB_X72_Y49_N4
\inst|hex9c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex9c|WideOr2~0_combout\ = (\inst6|myreg|REGISTERS[4][3]~q\ & ((\inst6|myreg|REGISTERS[4][1]~q\ & (\inst6|myreg|REGISTERS[4][0]~q\)) # (!\inst6|myreg|REGISTERS[4][1]~q\ & (!\inst6|myreg|REGISTERS[4][0]~q\ & \inst6|myreg|REGISTERS[4][2]~q\)))) # 
-- (!\inst6|myreg|REGISTERS[4][3]~q\ & (\inst6|myreg|REGISTERS[4][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[4][3]~q\,
	datab => \inst6|myreg|REGISTERS[4][1]~q\,
	datac => \inst6|myreg|REGISTERS[4][0]~q\,
	datad => \inst6|myreg|REGISTERS[4][2]~q\,
	combout => \inst|hex9c|WideOr2~0_combout\);

-- Location: LCCOMB_X72_Y49_N30
\inst|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux7~6_combout\ = ((\inst|LUT_INDEX\(0)) # (\inst|hex9c|WideOr2~0_combout\)) # (!\inst|LUT_INDEX\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(4),
	datab => \inst|LUT_INDEX\(0),
	datad => \inst|hex9c|WideOr2~0_combout\,
	combout => \inst|Mux7~6_combout\);

-- Location: LCCOMB_X73_Y48_N14
\inst|hex2c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex2c|WideOr2~0_combout\ = (\inst6|myreg|REGISTERS[0][5]~q\ & (((\inst6|myreg|REGISTERS[0][4]~q\) # (!\inst6|myreg|REGISTERS[0][7]~q\)))) # (!\inst6|myreg|REGISTERS[0][5]~q\ & (\inst6|myreg|REGISTERS[0][6]~q\ & (!\inst6|myreg|REGISTERS[0][4]~q\ & 
-- \inst6|myreg|REGISTERS[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][5]~q\,
	datab => \inst6|myreg|REGISTERS[0][6]~q\,
	datac => \inst6|myreg|REGISTERS[0][4]~q\,
	datad => \inst6|myreg|REGISTERS[0][7]~q\,
	combout => \inst|hex2c|WideOr2~0_combout\);

-- Location: LCCOMB_X74_Y48_N0
\inst|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux7~8_combout\ = (\inst|LUT_INDEX\(1) & ((\inst|hex2c|WideOr2~0_combout\) # (!\inst|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datac => \inst|LUT_INDEX\(1),
	datad => \inst|hex2c|WideOr2~0_combout\,
	combout => \inst|Mux7~8_combout\);

-- Location: LCCOMB_X74_Y48_N22
\inst|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux7~9_combout\ = (\inst|LUT_DATA[6]~9_combout\ & ((\inst|hex4c|WideOr2~0_combout\) # ((\inst|LUT_DATA[6]~8_combout\)))) # (!\inst|LUT_DATA[6]~9_combout\ & (((!\inst|LUT_DATA[6]~8_combout\ & \inst|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hex4c|WideOr2~0_combout\,
	datab => \inst|LUT_DATA[6]~9_combout\,
	datac => \inst|LUT_DATA[6]~8_combout\,
	datad => \inst|Mux7~8_combout\,
	combout => \inst|Mux7~9_combout\);

-- Location: LCCOMB_X72_Y49_N18
\inst|hex10c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex10c|WideOr2~0_combout\ = (\inst6|myreg|REGISTERS[4][7]~q\ & ((\inst6|myreg|REGISTERS[4][4]~q\ & (\inst6|myreg|REGISTERS[4][5]~q\)) # (!\inst6|myreg|REGISTERS[4][4]~q\ & (!\inst6|myreg|REGISTERS[4][5]~q\ & \inst6|myreg|REGISTERS[4][6]~q\)))) # 
-- (!\inst6|myreg|REGISTERS[4][7]~q\ & (((\inst6|myreg|REGISTERS[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[4][7]~q\,
	datab => \inst6|myreg|REGISTERS[4][4]~q\,
	datac => \inst6|myreg|REGISTERS[4][5]~q\,
	datad => \inst6|myreg|REGISTERS[4][6]~q\,
	combout => \inst|hex10c|WideOr2~0_combout\);

-- Location: LCCOMB_X73_Y48_N22
\inst|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux7~7_combout\ = ((\inst|LUT_INDEX\(3) & ((\inst|hex10c|WideOr2~0_combout\))) # (!\inst|LUT_INDEX\(3) & (\inst|LUT_INDEX\(1)))) # (!\inst|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(3),
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|hex10c|WideOr2~0_combout\,
	combout => \inst|Mux7~7_combout\);

-- Location: LCCOMB_X74_Y48_N12
\inst|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux7~10_combout\ = (\inst|LUT_DATA[6]~8_combout\ & ((\inst|Mux7~9_combout\ & (\inst|hex3c|WideOr2~0_combout\)) # (!\inst|Mux7~9_combout\ & ((\inst|Mux7~7_combout\))))) # (!\inst|LUT_DATA[6]~8_combout\ & (((\inst|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hex3c|WideOr2~0_combout\,
	datab => \inst|LUT_DATA[6]~8_combout\,
	datac => \inst|Mux7~9_combout\,
	datad => \inst|Mux7~7_combout\,
	combout => \inst|Mux7~10_combout\);

-- Location: LCCOMB_X74_Y48_N4
\inst|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux7~11_combout\ = (\inst|LUT_INDEX\(5)) # ((\inst|LUT_DATA[6]~11_combout\ & (\inst|Mux7~6_combout\)) # (!\inst|LUT_DATA[6]~11_combout\ & ((\inst|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~11_combout\,
	datab => \inst|LUT_INDEX\(5),
	datac => \inst|Mux7~6_combout\,
	datad => \inst|Mux7~10_combout\,
	combout => \inst|Mux7~11_combout\);

-- Location: FF_X74_Y48_N25
\inst|LUT_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|LUT_DATA[1]~2_combout\,
	asdata => \inst|Mux7~11_combout\,
	sload => \inst|LUT_INDEX\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_DATA\(1));

-- Location: LCCOMB_X72_Y52_N14
\inst|mLCD_DATA[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_DATA[1]~feeder_combout\ = \inst|LUT_DATA\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|LUT_DATA\(1),
	combout => \inst|mLCD_DATA[1]~feeder_combout\);

-- Location: FF_X72_Y52_N15
\inst|mLCD_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mLCD_DATA[1]~feeder_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|mLCD_RS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_DATA\(1));

-- Location: LCCOMB_X75_Y50_N4
\inst|hex7c|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex7c|WideOr3~0_combout\ = \inst6|myreg|REGISTERS[3][0]~q\ $ (((\inst6|myreg|REGISTERS[3][3]~q\ & ((\inst6|myreg|REGISTERS[3][1]~q\) # (\inst6|myreg|REGISTERS[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[3][3]~q\,
	datab => \inst6|myreg|REGISTERS[3][1]~q\,
	datac => \inst6|myreg|REGISTERS[3][2]~q\,
	datad => \inst6|myreg|REGISTERS[3][0]~q\,
	combout => \inst|hex7c|WideOr3~0_combout\);

-- Location: LCCOMB_X75_Y48_N10
\inst|hex8c|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex8c|WideOr3~0_combout\ = \inst6|myreg|REGISTERS[3][4]~q\ $ (((\inst6|myreg|REGISTERS[3][7]~q\ & ((\inst6|myreg|REGISTERS[3][5]~q\) # (\inst6|myreg|REGISTERS[3][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[3][5]~q\,
	datab => \inst6|myreg|REGISTERS[3][7]~q\,
	datac => \inst6|myreg|REGISTERS[3][4]~q\,
	datad => \inst6|myreg|REGISTERS[3][6]~q\,
	combout => \inst|hex8c|WideOr3~0_combout\);

-- Location: LCCOMB_X74_Y50_N4
\inst|hex5c|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex5c|WideOr3~0_combout\ = \inst6|myreg|REGISTERS[2][0]~q\ $ (((\inst6|myreg|REGISTERS[2][3]~q\ & ((\inst6|myreg|REGISTERS[2][1]~q\) # (\inst6|myreg|REGISTERS[2][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[2][1]~q\,
	datab => \inst6|myreg|REGISTERS[2][3]~q\,
	datac => \inst6|myreg|REGISTERS[2][2]~q\,
	datad => \inst6|myreg|REGISTERS[2][0]~q\,
	combout => \inst|hex5c|WideOr3~0_combout\);

-- Location: LCCOMB_X74_Y50_N26
\inst|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~0_combout\ = (\inst|LUT_INDEX\(0) & (!\inst|LUT_INDEX\(3))) # (!\inst|LUT_INDEX\(0) & ((\inst|LUT_INDEX\(3)) # (\inst|hex5c|WideOr3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(3),
	datad => \inst|hex5c|WideOr3~0_combout\,
	combout => \inst|Mux8~0_combout\);

-- Location: LCCOMB_X75_Y50_N2
\inst|hex6c|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex6c|WideOr3~0_combout\ = \inst6|myreg|REGISTERS[2][4]~q\ $ (((\inst6|myreg|REGISTERS[2][7]~q\ & ((\inst6|myreg|REGISTERS[2][5]~q\) # (\inst6|myreg|REGISTERS[2][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[2][5]~q\,
	datab => \inst6|myreg|REGISTERS[2][6]~q\,
	datac => \inst6|myreg|REGISTERS[2][7]~q\,
	datad => \inst6|myreg|REGISTERS[2][4]~q\,
	combout => \inst|hex6c|WideOr3~0_combout\);

-- Location: LCCOMB_X74_Y50_N24
\inst|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~1_combout\ = (\inst|LUT_DATA[6]~6_combout\ & (((\inst|Mux8~0_combout\)) # (!\inst|LUT_DATA[6]~5_combout\))) # (!\inst|LUT_DATA[6]~6_combout\ & (\inst|LUT_DATA[6]~5_combout\ & ((\inst|hex6c|WideOr3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~6_combout\,
	datab => \inst|LUT_DATA[6]~5_combout\,
	datac => \inst|Mux8~0_combout\,
	datad => \inst|hex6c|WideOr3~0_combout\,
	combout => \inst|Mux8~1_combout\);

-- Location: LCCOMB_X74_Y50_N30
\inst|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~2_combout\ = (\inst|LUT_DATA[6]~4_combout\ & ((\inst|Mux8~1_combout\ & (\inst|hex7c|WideOr3~0_combout\)) # (!\inst|Mux8~1_combout\ & ((\inst|hex8c|WideOr3~0_combout\))))) # (!\inst|LUT_DATA[6]~4_combout\ & (((\inst|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~4_combout\,
	datab => \inst|hex7c|WideOr3~0_combout\,
	datac => \inst|hex8c|WideOr3~0_combout\,
	datad => \inst|Mux8~1_combout\,
	combout => \inst|Mux8~2_combout\);

-- Location: LCCOMB_X76_Y49_N6
\inst|hex12c|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex12c|WideOr3~0_combout\ = \inst6|myreg|REGISTERS[5][4]~q\ $ (((\inst6|myreg|REGISTERS[5][7]~q\ & ((\inst6|myreg|REGISTERS[5][6]~q\) # (\inst6|myreg|REGISTERS[5][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[5][6]~q\,
	datab => \inst6|myreg|REGISTERS[5][5]~q\,
	datac => \inst6|myreg|REGISTERS[5][7]~q\,
	datad => \inst6|myreg|REGISTERS[5][4]~q\,
	combout => \inst|hex12c|WideOr3~0_combout\);

-- Location: LCCOMB_X74_Y51_N2
\inst|hex1c|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex1c|WideOr3~0_combout\ = \inst6|myreg|REGISTERS[0][0]~q\ $ (((\inst6|myreg|REGISTERS[0][3]~q\ & ((\inst6|myreg|REGISTERS[0][1]~q\) # (\inst6|myreg|REGISTERS[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][1]~q\,
	datab => \inst6|myreg|REGISTERS[0][0]~q\,
	datac => \inst6|myreg|REGISTERS[0][2]~q\,
	datad => \inst6|myreg|REGISTERS[0][3]~q\,
	combout => \inst|hex1c|WideOr3~0_combout\);

-- Location: LCCOMB_X74_Y49_N28
\inst|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~3_combout\ = (\inst|LUT_INDEX\(1) & (!\inst|LUT_INDEX\(0))) # (!\inst|LUT_INDEX\(1) & (\inst|LUT_INDEX\(3) & ((\inst|LUT_INDEX\(0)) # (\inst|hex1c|WideOr3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(1),
	datad => \inst|hex1c|WideOr3~0_combout\,
	combout => \inst|Mux8~3_combout\);

-- Location: LCCOMB_X74_Y49_N10
\inst|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~4_combout\ = (\inst|LUT_INDEX\(5) & ((\inst|LUT_DATA[6]~7_combout\) # ((\inst|hex12c|WideOr3~0_combout\)))) # (!\inst|LUT_INDEX\(5) & (!\inst|LUT_DATA[6]~7_combout\ & ((\inst|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(5),
	datab => \inst|LUT_DATA[6]~7_combout\,
	datac => \inst|hex12c|WideOr3~0_combout\,
	datad => \inst|Mux8~3_combout\,
	combout => \inst|Mux8~4_combout\);

-- Location: LCCOMB_X74_Y49_N24
\inst|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~5_combout\ = (\inst|LUT_DATA[6]~7_combout\ & ((\inst|Mux8~4_combout\ & (\inst|hex11c|WideOr3~0_combout\)) # (!\inst|Mux8~4_combout\ & ((\inst|Mux8~2_combout\))))) # (!\inst|LUT_DATA[6]~7_combout\ & (((\inst|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|hex11c|WideOr3~0_combout\,
	datab => \inst|LUT_DATA[6]~7_combout\,
	datac => \inst|Mux8~2_combout\,
	datad => \inst|Mux8~4_combout\,
	combout => \inst|Mux8~5_combout\);

-- Location: LCCOMB_X74_Y49_N18
\inst|LUT_DATA[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LUT_DATA[0]~3_combout\ = (\inst|Mux1~4_combout\ & (!\inst|LUT_INDEX\(0))) # (!\inst|Mux1~4_combout\ & ((\inst|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|Mux1~4_combout\,
	datad => \inst|Mux8~5_combout\,
	combout => \inst|LUT_DATA[0]~3_combout\);

-- Location: LCCOMB_X74_Y51_N14
\inst|hex3c|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex3c|WideOr3~0_combout\ = \inst6|myreg|REGISTERS[1][0]~q\ $ (((\inst6|myreg|REGISTERS[1][3]~q\ & ((\inst6|myreg|REGISTERS[1][1]~q\) # (\inst6|myreg|REGISTERS[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][1]~q\,
	datab => \inst6|myreg|REGISTERS[1][3]~q\,
	datac => \inst6|myreg|REGISTERS[1][2]~q\,
	datad => \inst6|myreg|REGISTERS[1][0]~q\,
	combout => \inst|hex3c|WideOr3~0_combout\);

-- Location: LCCOMB_X73_Y49_N16
\inst|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~6_combout\ = ((\inst|LUT_INDEX\(1)) # ((\inst|hex3c|WideOr3~0_combout\) # (!\inst|LUT_DATA[6]~9_combout\))) # (!\inst|LUT_DATA[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~8_combout\,
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LUT_DATA[6]~9_combout\,
	datad => \inst|hex3c|WideOr3~0_combout\,
	combout => \inst|Mux8~6_combout\);

-- Location: LCCOMB_X72_Y49_N0
\inst|hex10c|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex10c|WideOr3~0_combout\ = \inst6|myreg|REGISTERS[4][4]~q\ $ (((\inst6|myreg|REGISTERS[4][7]~q\ & ((\inst6|myreg|REGISTERS[4][5]~q\) # (\inst6|myreg|REGISTERS[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[4][5]~q\,
	datab => \inst6|myreg|REGISTERS[4][6]~q\,
	datac => \inst6|myreg|REGISTERS[4][7]~q\,
	datad => \inst6|myreg|REGISTERS[4][4]~q\,
	combout => \inst|hex10c|WideOr3~0_combout\);

-- Location: LCCOMB_X73_Y50_N18
\inst|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~7_combout\ = (\inst|LUT_INDEX\(3) & (\inst|LUT_INDEX\(0) & \inst|hex10c|WideOr3~0_combout\)) # (!\inst|LUT_INDEX\(3) & (!\inst|LUT_INDEX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|LUT_INDEX\(3),
	datac => \inst|LUT_INDEX\(0),
	datad => \inst|hex10c|WideOr3~0_combout\,
	combout => \inst|Mux8~7_combout\);

-- Location: LCCOMB_X73_Y50_N12
\inst|Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~8_combout\ = (\inst|LUT_DATA[6]~9_combout\) # ((\inst|LUT_DATA[6]~8_combout\ & ((\inst|Mux8~7_combout\))) # (!\inst|LUT_DATA[6]~8_combout\ & (\inst|LUT_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~8_combout\,
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|LUT_DATA[6]~9_combout\,
	datad => \inst|Mux8~7_combout\,
	combout => \inst|Mux8~8_combout\);

-- Location: LCCOMB_X73_Y48_N28
\inst|hex4c|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex4c|WideOr3~0_combout\ = \inst6|myreg|REGISTERS[1][4]~q\ $ (((\inst6|myreg|REGISTERS[1][7]~q\ & ((\inst6|myreg|REGISTERS[1][5]~q\) # (\inst6|myreg|REGISTERS[1][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[1][5]~q\,
	datab => \inst6|myreg|REGISTERS[1][4]~q\,
	datac => \inst6|myreg|REGISTERS[1][6]~q\,
	datad => \inst6|myreg|REGISTERS[1][7]~q\,
	combout => \inst|hex4c|WideOr3~0_combout\);

-- Location: LCCOMB_X73_Y48_N2
\inst|hex2c|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|hex2c|WideOr3~0_combout\ = \inst6|myreg|REGISTERS[0][4]~q\ $ (((\inst6|myreg|REGISTERS[0][7]~q\ & ((\inst6|myreg|REGISTERS[0][5]~q\) # (\inst6|myreg|REGISTERS[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myreg|REGISTERS[0][5]~q\,
	datab => \inst6|myreg|REGISTERS[0][6]~q\,
	datac => \inst6|myreg|REGISTERS[0][4]~q\,
	datad => \inst6|myreg|REGISTERS[0][7]~q\,
	combout => \inst|hex2c|WideOr3~0_combout\);

-- Location: LCCOMB_X73_Y50_N2
\inst|Mux8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~11_combout\ = (\inst|LUT_DATA[6]~9_combout\ & (!\inst|LUT_INDEX\(0))) # (!\inst|LUT_DATA[6]~9_combout\ & ((\inst|LUT_DATA[6]~8_combout\) # ((\inst|LUT_INDEX\(0) & \inst|hex2c|WideOr3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(0),
	datab => \inst|LUT_DATA[6]~8_combout\,
	datac => \inst|LUT_DATA[6]~9_combout\,
	datad => \inst|hex2c|WideOr3~0_combout\,
	combout => \inst|Mux8~11_combout\);

-- Location: LCCOMB_X73_Y50_N8
\inst|Mux8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~12_combout\ = (\inst|LUT_INDEX\(1) & (((\inst|Mux8~11_combout\)))) # (!\inst|LUT_INDEX\(1) & ((\inst|LUT_DATA[6]~8_combout\) # ((\inst|hex4c|WideOr3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_DATA[6]~8_combout\,
	datab => \inst|LUT_INDEX\(1),
	datac => \inst|hex4c|WideOr3~0_combout\,
	datad => \inst|Mux8~11_combout\,
	combout => \inst|Mux8~12_combout\);

-- Location: LCCOMB_X74_Y49_N2
\inst|Mux8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~13_combout\ = (\inst|LUT_DATA[6]~10_combout\ & (\inst|Mux8~10_combout\)) # (!\inst|LUT_DATA[6]~10_combout\ & (((\inst|Mux8~8_combout\ & \inst|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|Mux8~10_combout\,
	datab => \inst|LUT_DATA[6]~10_combout\,
	datac => \inst|Mux8~8_combout\,
	datad => \inst|Mux8~12_combout\,
	combout => \inst|Mux8~13_combout\);

-- Location: LCCOMB_X74_Y49_N8
\inst|Mux8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|Mux8~14_combout\ = (\inst|LUT_INDEX\(5)) # ((\inst|Mux8~13_combout\ & ((\inst|LUT_DATA[6]~10_combout\) # (\inst|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LUT_INDEX\(5),
	datab => \inst|LUT_DATA[6]~10_combout\,
	datac => \inst|Mux8~6_combout\,
	datad => \inst|Mux8~13_combout\,
	combout => \inst|Mux8~14_combout\);

-- Location: FF_X74_Y49_N19
\inst|LUT_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|LUT_DATA[0]~3_combout\,
	asdata => \inst|Mux8~14_combout\,
	sload => \inst|LUT_INDEX\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LUT_DATA\(0));

-- Location: LCCOMB_X72_Y52_N16
\inst|mLCD_DATA[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mLCD_DATA[0]~feeder_combout\ = \inst|LUT_DATA\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|LUT_DATA\(0),
	combout => \inst|mLCD_DATA[0]~feeder_combout\);

-- Location: FF_X72_Y52_N17
\inst|mLCD_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pin_name1~inputclkctrl_outclk\,
	d => \inst|mLCD_DATA[0]~feeder_combout\,
	clrn => \inst3|clk_out~clkctrl_outclk\,
	ena => \inst|mLCD_RS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mLCD_DATA\(0));

-- Location: LCCOMB_X57_Y53_N28
\inst6|PC_PLUS_4[31]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC_PLUS_4[31]~85_combout\ = \inst6|PC_PLUS_4[30]~84\ $ (!\inst6|PC[31]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst6|PC[31]~16_combout\,
	cin => \inst6|PC_PLUS_4[30]~84\,
	combout => \inst6|PC_PLUS_4[31]~85_combout\);

-- Location: FF_X57_Y53_N29
\inst6|PC_PLUS_4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[31]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(31));

-- Location: LCCOMB_X59_Y55_N10
\inst6|PC[31]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[31]~16_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(31))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux0~6_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(31),
	datab => \reset~input_o\,
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux0~6_combout\,
	combout => \inst6|PC[31]~16_combout\);

-- Location: LCCOMB_X57_Y49_N2
\inst6|PC[30]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[30]~17_combout\ = ((\inst6|muxjump|RESULT[30]~0_combout\) # ((\inst6|PC_PLUS_4\(30) & \inst6|myBranchSelect|MUX_OUT~0_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(30),
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|muxjump|RESULT[30]~0_combout\,
	combout => \inst6|PC[30]~17_combout\);

-- Location: FF_X57_Y53_N25
\inst6|PC_PLUS_4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[29]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(29));

-- Location: LCCOMB_X57_Y50_N28
\inst6|myAlu|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux2~0_combout\ = (\inst6|PR_ALU_SELECT\(1) & (\inst6|oparand1_mux|RESULT[29]~2_combout\ & \inst6|oparand2_mux|RESULT[29]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datac => \inst6|oparand1_mux|RESULT[29]~2_combout\,
	datad => \inst6|oparand2_mux|RESULT[29]~2_combout\,
	combout => \inst6|myAlu|Mux2~0_combout\);

-- Location: LCCOMB_X58_Y50_N22
\inst6|myAlu|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|myAlu|Mux2~1_combout\ = (\inst6|PR_ALU_SELECT\(0) & ((\inst6|myAlu|Mux2~0_combout\) # ((\inst6|myAlu|ShiftRight0~14_combout\ & \inst6|myAlu|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(0),
	datab => \inst6|myAlu|Mux2~0_combout\,
	datac => \inst6|myAlu|ShiftRight0~14_combout\,
	datad => \inst6|myAlu|Mux0~3_combout\,
	combout => \inst6|myAlu|Mux2~1_combout\);

-- Location: LCCOMB_X57_Y48_N4
\inst6|muxjump|RESULT[29]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|muxjump|RESULT[29]~1_combout\ = (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux2~1_combout\) # ((\inst6|myAlu|INTER_ADD[29]~58_combout\ & \inst6|myAlu|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|INTER_ADD[29]~58_combout\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|Mux2~1_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|muxjump|RESULT[29]~1_combout\);

-- Location: LCCOMB_X57_Y48_N2
\inst6|PC[29]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[29]~18_combout\ = ((\inst6|muxjump|RESULT[29]~1_combout\) # ((\inst6|PC_PLUS_4\(29) & \inst6|myBranchSelect|MUX_OUT~0_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(29),
	datac => \inst6|muxjump|RESULT[29]~1_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[29]~18_combout\);

-- Location: FF_X57_Y53_N23
\inst6|PC_PLUS_4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[28]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(28));

-- Location: LCCOMB_X57_Y49_N6
\inst6|muxjump|RESULT[28]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|muxjump|RESULT[28]~2_combout\ = (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux3~1_combout\) # ((\inst6|myAlu|Mux0~2_combout\ & \inst6|myAlu|INTER_ADD[28]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux3~1_combout\,
	datab => \inst6|myAlu|Mux0~2_combout\,
	datac => \inst6|myAlu|INTER_ADD[28]~56_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|muxjump|RESULT[28]~2_combout\);

-- Location: LCCOMB_X57_Y49_N28
\inst6|PC[28]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[28]~19_combout\ = ((\inst6|muxjump|RESULT[28]~2_combout\) # ((\inst6|PC_PLUS_4\(28) & \inst6|myBranchSelect|MUX_OUT~0_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(28),
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|muxjump|RESULT[28]~2_combout\,
	combout => \inst6|PC[28]~19_combout\);

-- Location: LCCOMB_X58_Y53_N20
\inst6|PC[27]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[27]~20_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|PC_PLUS_4\(27)))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|myAlu|Mux4~5_combout\))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|myAlu|Mux4~5_combout\,
	datab => \inst6|PC_PLUS_4\(27),
	datac => \reset~input_o\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[27]~20_combout\);

-- Location: LCCOMB_X57_Y50_N26
\inst6|PC[25]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[25]~22_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(25))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux6~4_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(25),
	datac => \inst6|myAlu|Mux6~4_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[25]~22_combout\);

-- Location: FF_X57_Y53_N13
\inst6|PC_PLUS_4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[23]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(23));

-- Location: LCCOMB_X58_Y53_N14
\inst6|PC[23]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[23]~49_combout\ = (\inst6|myAlu|Mux8~1_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & (!\inst6|PR_ALU_SELECT\(0) & \inst6|myAlu|INTER_ADD[23]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|myAlu|INTER_ADD[23]~46_combout\,
	datad => \inst6|myAlu|Mux8~1_combout\,
	combout => \inst6|PC[23]~49_combout\);

-- Location: LCCOMB_X58_Y53_N6
\inst6|PC[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[23]~24_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(23))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|PC[23]~49_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(23),
	datab => \reset~input_o\,
	datac => \inst6|PC[23]~49_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[23]~24_combout\);

-- Location: FF_X57_Y53_N9
\inst6|PC_PLUS_4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[21]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(21));

-- Location: LCCOMB_X58_Y53_N26
\inst6|PC[21]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[21]~51_combout\ = (\inst6|myAlu|Mux10~1_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & (!\inst6|PR_ALU_SELECT\(0) & \inst6|myAlu|INTER_ADD[21]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|myAlu|INTER_ADD[21]~42_combout\,
	datad => \inst6|myAlu|Mux10~1_combout\,
	combout => \inst6|PC[21]~51_combout\);

-- Location: LCCOMB_X58_Y53_N2
\inst6|PC[21]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[21]~26_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(21))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|PC[21]~51_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(21),
	datab => \reset~input_o\,
	datac => \inst6|PC[21]~51_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[21]~26_combout\);

-- Location: FF_X57_Y53_N5
\inst6|PC_PLUS_4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[19]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(19));

-- Location: LCCOMB_X56_Y53_N8
\inst6|PC[19]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[19]~53_combout\ = (\inst6|myAlu|Mux12~1_combout\) # ((!\inst6|PR_ALU_SELECT\(1) & (!\inst6|PR_ALU_SELECT\(0) & \inst6|myAlu|INTER_ADD[19]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PR_ALU_SELECT\(1),
	datab => \inst6|PR_ALU_SELECT\(0),
	datac => \inst6|myAlu|INTER_ADD[19]~38_combout\,
	datad => \inst6|myAlu|Mux12~1_combout\,
	combout => \inst6|PC[19]~53_combout\);

-- Location: LCCOMB_X56_Y53_N16
\inst6|PC[19]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[19]~28_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(19))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|PC[19]~53_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(19),
	datab => \reset~input_o\,
	datac => \inst6|PC[19]~53_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[19]~28_combout\);

-- Location: FF_X57_Y53_N1
\inst6|PC_PLUS_4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[17]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(17));

-- Location: LCCOMB_X57_Y53_N30
\inst6|PC[17]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[17]~30_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(17))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux14~4_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(17),
	datac => \inst6|myAlu|Mux14~4_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[17]~30_combout\);

-- Location: FF_X57_Y54_N29
\inst6|PC_PLUS_4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(15));

-- Location: LCCOMB_X58_Y55_N24
\inst6|PC[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[15]~32_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(15))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux16~4_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(15),
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux16~4_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[15]~32_combout\);

-- Location: FF_X57_Y54_N27
\inst6|PC_PLUS_4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clk_out~clkctrl_outclk\,
	d => \inst6|PC_PLUS_4[14]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|PC_PLUS_4\(14));

-- Location: LCCOMB_X58_Y55_N0
\inst6|PC[14]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[14]~33_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(14))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux17~7_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|PC_PLUS_4\(14),
	datab => \reset~input_o\,
	datac => \inst6|myAlu|Mux17~7_combout\,
	datad => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	combout => \inst6|PC[14]~33_combout\);

-- Location: LCCOMB_X58_Y54_N20
\inst6|PC[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|PC[11]~36_combout\ = ((\inst6|myBranchSelect|MUX_OUT~0_combout\ & (\inst6|PC_PLUS_4\(11))) # (!\inst6|myBranchSelect|MUX_OUT~0_combout\ & ((\inst6|myAlu|Mux20~4_combout\)))) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \inst6|PC_PLUS_4\(11),
	datac => \inst6|myBranchSelect|MUX_OUT~0_combout\,
	datad => \inst6|myAlu|Mux20~4_combout\,
	combout => \inst6|PC[11]~36_combout\);

ww_reset_led <= \reset_led~output_o\;

ww_clock_led <= \clock_led~output_o\;

ww_seg_1_A <= \seg_1_A~output_o\;

ww_seg_1_B <= \seg_1_B~output_o\;

ww_seg_1_C <= \seg_1_C~output_o\;

ww_seg_1_D <= \seg_1_D~output_o\;

ww_seg_1_E <= \seg_1_E~output_o\;

ww_seg_1_F <= \seg_1_F~output_o\;

ww_seg_1_G <= \seg_1_G~output_o\;

ww_seg_2_A <= \seg_2_A~output_o\;

ww_seg_2_B <= \seg_2_B~output_o\;

ww_seg_2_C <= \seg_2_C~output_o\;

ww_seg_2_D <= \seg_2_D~output_o\;

ww_seg_2_E <= \seg_2_E~output_o\;

ww_seg_2_F <= \seg_2_F~output_o\;

ww_seg_2_G <= \seg_2_G~output_o\;

ww_read <= \read~output_o\;

ww_write <= \write~output_o\;

ww_LCD_RW <= \LCD_RW~output_o\;

ww_LCD_EN <= \LCD_EN~output_o\;

ww_LCD_RS <= \LCD_RS~output_o\;

ww_DEBUG_CONTROL(6) <= \DEBUG_CONTROL[6]~output_o\;

ww_DEBUG_CONTROL(5) <= \DEBUG_CONTROL[5]~output_o\;

ww_DEBUG_CONTROL(4) <= \DEBUG_CONTROL[4]~output_o\;

ww_DEBUG_CONTROL(3) <= \DEBUG_CONTROL[3]~output_o\;

ww_DEBUG_CONTROL(2) <= \DEBUG_CONTROL[2]~output_o\;

ww_DEBUG_CONTROL(1) <= \DEBUG_CONTROL[1]~output_o\;

ww_DEBUG_CONTROL(0) <= \DEBUG_CONTROL[0]~output_o\;

ww_LCD_DATA(7) <= \LCD_DATA[7]~output_o\;

ww_LCD_DATA(6) <= \LCD_DATA[6]~output_o\;

ww_LCD_DATA(5) <= \LCD_DATA[5]~output_o\;

ww_LCD_DATA(4) <= \LCD_DATA[4]~output_o\;

ww_LCD_DATA(3) <= \LCD_DATA[3]~output_o\;

ww_LCD_DATA(2) <= \LCD_DATA[2]~output_o\;

ww_LCD_DATA(1) <= \LCD_DATA[1]~output_o\;

ww_LCD_DATA(0) <= \LCD_DATA[0]~output_o\;

ww_pc(31) <= \pc[31]~output_o\;

ww_pc(30) <= \pc[30]~output_o\;

ww_pc(29) <= \pc[29]~output_o\;

ww_pc(28) <= \pc[28]~output_o\;

ww_pc(27) <= \pc[27]~output_o\;

ww_pc(26) <= \pc[26]~output_o\;

ww_pc(25) <= \pc[25]~output_o\;

ww_pc(24) <= \pc[24]~output_o\;

ww_pc(23) <= \pc[23]~output_o\;

ww_pc(22) <= \pc[22]~output_o\;

ww_pc(21) <= \pc[21]~output_o\;

ww_pc(20) <= \pc[20]~output_o\;

ww_pc(19) <= \pc[19]~output_o\;

ww_pc(18) <= \pc[18]~output_o\;

ww_pc(17) <= \pc[17]~output_o\;

ww_pc(16) <= \pc[16]~output_o\;

ww_pc(15) <= \pc[15]~output_o\;

ww_pc(14) <= \pc[14]~output_o\;

ww_pc(13) <= \pc[13]~output_o\;

ww_pc(12) <= \pc[12]~output_o\;

ww_pc(11) <= \pc[11]~output_o\;

ww_pc(10) <= \pc[10]~output_o\;

ww_pc(9) <= \pc[9]~output_o\;

ww_pc(8) <= \pc[8]~output_o\;

ww_pc(7) <= \pc[7]~output_o\;

ww_pc(6) <= \pc[6]~output_o\;

ww_pc(5) <= \pc[5]~output_o\;

ww_pc(4) <= \pc[4]~output_o\;

ww_pc(3) <= \pc[3]~output_o\;

ww_pc(2) <= \pc[2]~output_o\;

ww_pc(1) <= \pc[1]~output_o\;

ww_pc(0) <= \pc[0]~output_o\;
END structure;


