library ieee;
use ieee.std.logic_1164.all;
use ieee.numeric_std.all;
entity lab_04 is
	port(clk: in std_logic;
		A: in std_logic;
		B: in std_logic;
		C: in std_logic;
		F: out std_logic_vector(2 downto 0)
		);
end lab_04;
architecture sample of lab_04 is
component rom_example
	PORT
			(
				address	: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
				clock		: IN STD_LOGIC :='1';
				q			: OUT STD_LOGIC_VECTOR(2 DOWNTO 0)
			)
			
