# BCD-adder-subtractor-circuit--Verilog-HDL-Project
![image](https://github.com/duniajaser/BCD-adder-subtractor-circuit--Verilog-HDL-Project/assets/153684727/3b1d6bbd-c611-4fb6-9e23-7ceb41b9a3b4)
