#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563a444dea90 .scope module, "tbu" "tbu" 2 8;
 .timescale -9 -10;
v0x563a444ff6f0_0 .net "clk32", 0 0, v0x563a444fe490_0;  1 drivers
v0x563a444ff800_0 .net "clk_2f", 0 0, v0x563a444ff0d0_0;  1 drivers
v0x563a444ff8c0_0 .net "clk_4f", 0 0, v0x563a444ff280_0;  1 drivers
v0x563a444ff9b0_0 .net "clk_f", 0 0, v0x563a444fefc0_0;  1 drivers
v0x563a444ffa50_0 .net "data_out", 31 0, v0x563a444dc580_0;  1 drivers
v0x563a444ffb90_0 .net "lane_0", 31 0, v0x563a444fe840_0;  1 drivers
v0x563a444ffc80_0 .net "lane_1", 31 0, v0x563a444fe8e0_0;  1 drivers
v0x563a444ffd90_0 .net "reset_L", 0 0, v0x563a444fe980_0;  1 drivers
v0x563a444ffe30_0 .net "valid_0", 0 0, v0x563a444fea50_0;  1 drivers
v0x563a444fff60_0 .net "valid_1", 0 0, v0x563a444feb20_0;  1 drivers
v0x563a44500050_0 .net "valid_out", 0 0, v0x563a444fe0c0_0;  1 drivers
S_0x563a444dec10 .scope module, "cond" "un_byte_striping" 2 23, 3 1 0, S_0x563a444dea90;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "data_out"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 32 "lane_0"
    .port_info 3 /INPUT 32 "lane_1"
    .port_info 4 /INPUT 1 "valid_0"
    .port_info 5 /INPUT 1 "valid_1"
    .port_info 6 /OUTPUT 1 "valid_out"
    .port_info 7 /INPUT 1 "clk_2f"
    .port_info 8 /INPUT 1 "clk_f"
v0x563a444db960_0 .net "clk_2f", 0 0, v0x563a444ff0d0_0;  alias, 1 drivers
v0x563a444dbf70_0 .net "clk_f", 0 0, v0x563a444fefc0_0;  alias, 1 drivers
v0x563a444dc580_0 .var "data_out", 31 0;
v0x563a444dcb90_0 .net "lane_0", 31 0, v0x563a444fe840_0;  alias, 1 drivers
v0x563a444dd1a0_0 .net "lane_1", 31 0, v0x563a444fe8e0_0;  alias, 1 drivers
v0x563a444dd680_0 .net "reset_L", 0 0, v0x563a444fe980_0;  alias, 1 drivers
v0x563a444dd870_0 .var "selector", 0 0;
v0x563a444fdf40_0 .net "valid_0", 0 0, v0x563a444fea50_0;  alias, 1 drivers
v0x563a444fe000_0 .net "valid_1", 0 0, v0x563a444feb20_0;  alias, 1 drivers
v0x563a444fe0c0_0 .var "valid_out", 0 0;
E_0x563a444cb600 .event posedge, v0x563a444db960_0;
S_0x563a444fe2a0 .scope module, "condu" "probadorub" 2 35, 4 2 0, S_0x563a444dea90;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data_out"
    .port_info 1 /OUTPUT 1 "reset_L"
    .port_info 2 /OUTPUT 32 "lane_0"
    .port_info 3 /OUTPUT 32 "lane_1"
    .port_info 4 /OUTPUT 1 "valid_0"
    .port_info 5 /OUTPUT 1 "valid_1"
    .port_info 6 /OUTPUT 1 "clk32"
    .port_info 7 /INPUT 1 "valid_out"
    .port_info 8 /INPUT 1 "clk_2f"
    .port_info 9 /INPUT 1 "clk_4f"
    .port_info 10 /INPUT 1 "clk_f"
v0x563a444fe490_0 .var "clk32", 0 0;
v0x563a444fe550_0 .net "clk_2f", 0 0, v0x563a444ff0d0_0;  alias, 1 drivers
v0x563a444fe610_0 .net "clk_4f", 0 0, v0x563a444ff280_0;  alias, 1 drivers
v0x563a444fe6b0_0 .net "clk_f", 0 0, v0x563a444fefc0_0;  alias, 1 drivers
v0x563a444fe750_0 .net "data_out", 31 0, v0x563a444dc580_0;  alias, 1 drivers
v0x563a444fe840_0 .var "lane_0", 31 0;
v0x563a444fe8e0_0 .var "lane_1", 31 0;
v0x563a444fe980_0 .var "reset_L", 0 0;
v0x563a444fea50_0 .var "valid_0", 0 0;
v0x563a444feb20_0 .var "valid_1", 0 0;
v0x563a444febf0_0 .net "valid_out", 0 0, v0x563a444fe0c0_0;  alias, 1 drivers
S_0x563a444fed40 .scope module, "relojes" "clock" 2 14, 5 1 0, S_0x563a444dea90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock32"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /OUTPUT 1 "clock4"
    .port_info 3 /OUTPUT 1 "clock2"
    .port_info 4 /OUTPUT 1 "clock1"
v0x563a444fefc0_0 .var "clock1", 0 0;
v0x563a444ff0d0_0 .var "clock2", 0 0;
v0x563a444ff1e0_0 .net "clock32", 0 0, v0x563a444fe490_0;  alias, 1 drivers
v0x563a444ff280_0 .var "clock4", 0 0;
v0x563a444ff350_0 .var "counter0", 0 0;
v0x563a444ff440_0 .var "counter1", 0 0;
v0x563a444ff4e0_0 .var "counter2", 0 0;
v0x563a444ff580_0 .net "reset_L", 0 0, v0x563a444fe980_0;  alias, 1 drivers
E_0x563a444cb730/0 .event negedge, v0x563a444dd680_0;
E_0x563a444cb730/1 .event posedge, v0x563a444fe490_0;
E_0x563a444cb730 .event/or E_0x563a444cb730/0, E_0x563a444cb730/1;
    .scope S_0x563a444fed40;
T_0 ;
    %wait E_0x563a444cb730;
    %load/vec4 v0x563a444ff580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a444ff350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a444ff440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a444ff4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a444ff280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a444ff0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a444fefc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563a444ff350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x563a444ff440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x563a444ff280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x563a444ff4e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x563a444fefc0_0;
    %inv;
    %assign/vec4 v0x563a444fefc0_0, 0;
T_0.8 ;
    %load/vec4 v0x563a444ff4e0_0;
    %inv;
    %assign/vec4 v0x563a444ff4e0_0, 0;
    %load/vec4 v0x563a444ff0d0_0;
    %inv;
    %assign/vec4 v0x563a444ff0d0_0, 0;
T_0.6 ;
    %load/vec4 v0x563a444ff280_0;
    %inv;
    %assign/vec4 v0x563a444ff280_0, 0;
T_0.4 ;
    %load/vec4 v0x563a444ff440_0;
    %inv;
    %assign/vec4 v0x563a444ff440_0, 0;
T_0.2 ;
    %load/vec4 v0x563a444ff350_0;
    %inv;
    %assign/vec4 v0x563a444ff350_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563a444dec10;
T_1 ;
    %wait E_0x563a444cb600;
    %load/vec4 v0x563a444fdf40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a444fe0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a444dd870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563a444dc580_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563a444dd870_0;
    %inv;
    %assign/vec4 v0x563a444dd870_0, 0;
    %load/vec4 v0x563a444fe0c0_0;
    %inv;
    %assign/vec4 v0x563a444fe0c0_0, 0;
    %load/vec4 v0x563a444dd870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x563a444dcb90_0;
    %assign/vec4 v0x563a444dc580_0, 0;
    %load/vec4 v0x563a444fdf40_0;
    %assign/vec4 v0x563a444fe0c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x563a444dd1a0_0;
    %assign/vec4 v0x563a444dc580_0, 0;
    %load/vec4 v0x563a444fe000_0;
    %assign/vec4 v0x563a444fe0c0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563a444fe2a0;
T_2 ;
    %vpi_call 4 15 "$dumpfile", "unbyte.vcd" {0 0 0};
    %vpi_call 4 16 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a444fe980_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %store/vec4 v0x563a444fe8e0_0, 0, 32;
    %store/vec4 v0x563a444fe840_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a444fe490_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x563a444feb20_0, 0, 1;
    %store/vec4 v0x563a444fea50_0, 0, 1;
    %wait E_0x563a444cb600;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563a444fe980_0, 0;
    %wait E_0x563a444cb600;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a444fe980_0, 0;
    %wait E_0x563a444cb600;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a444fe980_0, 0;
    %wait E_0x563a444cb600;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563a444fe980_0, 0;
    %wait E_0x563a444cb600;
    %pushi/vec4 65535, 0, 32;
    %assign/vec4 v0x563a444fe840_0, 0;
    %pushi/vec4 65535, 0, 32;
    %assign/vec4 v0x563a444fe8e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x563a444feb20_0, 0, 1;
    %store/vec4 v0x563a444fea50_0, 0, 1;
    %wait E_0x563a444cb600;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x563a444fe840_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x563a444fe8e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x563a444feb20_0, 0, 1;
    %store/vec4 v0x563a444fea50_0, 0, 1;
    %wait E_0x563a444cb600;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563a444fe840_0, 0;
    %pushi/vec4 65535, 0, 32;
    %assign/vec4 v0x563a444fe8e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x563a444feb20_0, 0, 1;
    %store/vec4 v0x563a444fea50_0, 0, 1;
    %wait E_0x563a444cb600;
    %pushi/vec4 65535, 0, 32;
    %assign/vec4 v0x563a444fe840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563a444fe8e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x563a444feb20_0, 0, 1;
    %store/vec4 v0x563a444fea50_0, 0, 1;
    %wait E_0x563a444cb600;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x563a444fe840_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x563a444fe8e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x563a444feb20_0, 0, 1;
    %store/vec4 v0x563a444fea50_0, 0, 1;
    %wait E_0x563a444cb600;
    %pushi/vec4 65535, 0, 32;
    %assign/vec4 v0x563a444fe840_0, 0;
    %pushi/vec4 65535, 0, 32;
    %assign/vec4 v0x563a444fe8e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x563a444feb20_0, 0, 1;
    %store/vec4 v0x563a444fea50_0, 0, 1;
    %wait E_0x563a444cb600;
    %wait E_0x563a444cb600;
    %vpi_call 4 69 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x563a444fe2a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a444fe490_0, 0;
    %end;
    .thread T_3;
    .scope S_0x563a444fe2a0;
T_4 ;
    %delay 200, 0;
    %load/vec4 v0x563a444fe490_0;
    %inv;
    %assign/vec4 v0x563a444fe490_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tbu.v";
    "./un_byte_striping.v";
    "./probadorub.v";
    "./clock.v";
