

================================================================
== Vivado HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'
================================================================
* Date:           Sun Apr 14 17:00:19 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.811|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  113921|  113921|  113921|  113921|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  113920|  113920|         5|          -|          -|  22784|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     153|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      41|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      74|
|Register         |        -|      -|     292|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     292|     268|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |myproject_mux_832_16_1_1_U550  |myproject_mux_832_16_1_1  |        0|      0|  0|  41|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |Total                          |                          |        0|      0|  0|  41|
    +-------------------------------+--------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ii_3_fu_322_p2         |     +    |      0|  0|  22|          15|           1|
    |next_mul_fu_328_p2     |     +    |      0|  0|  38|          16|          31|
    |next_urem_fu_397_p2    |     +    |      0|  0|  22|          15|           1|
    |tmp_31_fu_403_p2       |   icmp   |      0|  0|  13|          15|          12|
    |tmp_fu_316_p2          |   icmp   |      0|  0|  13|          15|          15|
    |tmp_s_fu_377_p2        |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |datareg_V_3_fu_383_p3  |  select  |      0|  0|  15|           1|          15|
    |idx_urem_fu_408_p3     |  select  |      0|  0|  15|           1|          15|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 153|          95|          92|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |ap_done           |   9|          2|    1|          2|
    |ii_reg_282        |   9|          2|   15|         30|
    |phi_mul_reg_293   |   9|          2|   31|         62|
    |phi_urem_reg_304  |   9|          2|   15|         30|
    +------------------+----+-----------+-----+-----------+
    |Total             |  74|         15|   63|        131|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   6|   0|    6|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |data_0_V_load_reg_485  |  16|   0|   16|          0|
    |data_1_V_load_reg_490  |  16|   0|   16|          0|
    |data_2_V_load_reg_495  |  16|   0|   16|          0|
    |data_3_V_load_reg_500  |  16|   0|   16|          0|
    |data_4_V_load_reg_505  |  16|   0|   16|          0|
    |data_5_V_load_reg_510  |  16|   0|   16|          0|
    |data_6_V_load_reg_515  |  16|   0|   16|          0|
    |data_7_V_load_reg_520  |  16|   0|   16|          0|
    |ii_3_reg_418           |  15|   0|   15|          0|
    |ii_reg_282             |  15|   0|   15|          0|
    |newIndex1_reg_433      |  15|   0|   64|         49|
    |next_mul_reg_423       |  31|   0|   31|          0|
    |next_urem_reg_535      |  15|   0|   15|          0|
    |phi_mul_reg_293        |  31|   0|   31|          0|
    |phi_urem_reg_304       |  15|   0|   15|          0|
    |tmp_29_reg_428         |   4|   0|    4|          0|
    |tmp_30_reg_525         |  15|   0|   15|          0|
    |tmp_s_reg_530          |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 292|   0|  341|         49|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_done            | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> | return value |
|data_0_V_address0  | out |   12|  ap_memory |                                data_0_V                                |     array    |
|data_0_V_ce0       | out |    1|  ap_memory |                                data_0_V                                |     array    |
|data_0_V_q0        |  in |   16|  ap_memory |                                data_0_V                                |     array    |
|data_1_V_address0  | out |   12|  ap_memory |                                data_1_V                                |     array    |
|data_1_V_ce0       | out |    1|  ap_memory |                                data_1_V                                |     array    |
|data_1_V_q0        |  in |   16|  ap_memory |                                data_1_V                                |     array    |
|data_2_V_address0  | out |   12|  ap_memory |                                data_2_V                                |     array    |
|data_2_V_ce0       | out |    1|  ap_memory |                                data_2_V                                |     array    |
|data_2_V_q0        |  in |   16|  ap_memory |                                data_2_V                                |     array    |
|data_3_V_address0  | out |   12|  ap_memory |                                data_3_V                                |     array    |
|data_3_V_ce0       | out |    1|  ap_memory |                                data_3_V                                |     array    |
|data_3_V_q0        |  in |   16|  ap_memory |                                data_3_V                                |     array    |
|data_4_V_address0  | out |   12|  ap_memory |                                data_4_V                                |     array    |
|data_4_V_ce0       | out |    1|  ap_memory |                                data_4_V                                |     array    |
|data_4_V_q0        |  in |   16|  ap_memory |                                data_4_V                                |     array    |
|data_5_V_address0  | out |   12|  ap_memory |                                data_5_V                                |     array    |
|data_5_V_ce0       | out |    1|  ap_memory |                                data_5_V                                |     array    |
|data_5_V_q0        |  in |   16|  ap_memory |                                data_5_V                                |     array    |
|data_6_V_address0  | out |   12|  ap_memory |                                data_6_V                                |     array    |
|data_6_V_ce0       | out |    1|  ap_memory |                                data_6_V                                |     array    |
|data_6_V_q0        |  in |   16|  ap_memory |                                data_6_V                                |     array    |
|data_7_V_address0  | out |   12|  ap_memory |                                data_7_V                                |     array    |
|data_7_V_ce0       | out |    1|  ap_memory |                                data_7_V                                |     array    |
|data_7_V_q0        |  in |   16|  ap_memory |                                data_7_V                                |     array    |
|res_0_V_address0   | out |   12|  ap_memory |                                 res_0_V                                |     array    |
|res_0_V_ce0        | out |    1|  ap_memory |                                 res_0_V                                |     array    |
|res_0_V_we0        | out |    1|  ap_memory |                                 res_0_V                                |     array    |
|res_0_V_d0         | out |   15|  ap_memory |                                 res_0_V                                |     array    |
|res_1_V_address0   | out |   12|  ap_memory |                                 res_1_V                                |     array    |
|res_1_V_ce0        | out |    1|  ap_memory |                                 res_1_V                                |     array    |
|res_1_V_we0        | out |    1|  ap_memory |                                 res_1_V                                |     array    |
|res_1_V_d0         | out |   15|  ap_memory |                                 res_1_V                                |     array    |
|res_2_V_address0   | out |   12|  ap_memory |                                 res_2_V                                |     array    |
|res_2_V_ce0        | out |    1|  ap_memory |                                 res_2_V                                |     array    |
|res_2_V_we0        | out |    1|  ap_memory |                                 res_2_V                                |     array    |
|res_2_V_d0         | out |   15|  ap_memory |                                 res_2_V                                |     array    |
|res_3_V_address0   | out |   12|  ap_memory |                                 res_3_V                                |     array    |
|res_3_V_ce0        | out |    1|  ap_memory |                                 res_3_V                                |     array    |
|res_3_V_we0        | out |    1|  ap_memory |                                 res_3_V                                |     array    |
|res_3_V_d0         | out |   15|  ap_memory |                                 res_3_V                                |     array    |
|res_4_V_address0   | out |   12|  ap_memory |                                 res_4_V                                |     array    |
|res_4_V_ce0        | out |    1|  ap_memory |                                 res_4_V                                |     array    |
|res_4_V_we0        | out |    1|  ap_memory |                                 res_4_V                                |     array    |
|res_4_V_d0         | out |   15|  ap_memory |                                 res_4_V                                |     array    |
|res_5_V_address0   | out |   12|  ap_memory |                                 res_5_V                                |     array    |
|res_5_V_ce0        | out |    1|  ap_memory |                                 res_5_V                                |     array    |
|res_5_V_we0        | out |    1|  ap_memory |                                 res_5_V                                |     array    |
|res_5_V_d0         | out |   15|  ap_memory |                                 res_5_V                                |     array    |
|res_6_V_address0   | out |   12|  ap_memory |                                 res_6_V                                |     array    |
|res_6_V_ce0        | out |    1|  ap_memory |                                 res_6_V                                |     array    |
|res_6_V_we0        | out |    1|  ap_memory |                                 res_6_V                                |     array    |
|res_6_V_d0         | out |   15|  ap_memory |                                 res_6_V                                |     array    |
|res_7_V_address0   | out |   12|  ap_memory |                                 res_7_V                                |     array    |
|res_7_V_ce0        | out |    1|  ap_memory |                                 res_7_V                                |     array    |
|res_7_V_we0        | out |    1|  ap_memory |                                 res_7_V                                |     array    |
|res_7_V_d0         | out |   15|  ap_memory |                                 res_7_V                                |     array    |
+-------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%ii = phi i15 [ 0, %0 ], [ %ii_3, %3 ]"   --->   Operation 8 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul = phi i31 [ 0, %0 ], [ %next_mul, %3 ]"   --->   Operation 9 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%phi_urem = phi i15 [ 0, %0 ], [ %idx_urem, %3 ]"   --->   Operation 10 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.88ns)   --->   "%tmp = icmp eq i15 %ii, -9984" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 11 'icmp' 'tmp' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 22784, i64 22784, i64 22784)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%ii_3 = add i15 %ii, 1" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 13 'add' 'ii_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp, label %4, label %2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.15ns)   --->   "%next_mul = add i31 47128, %phi_mul"   --->   Operation 15 'add' 'next_mul' <Predicate = (!tmp)> <Delay = 2.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_PartSelect.i4.i31.i32.i32(i31 %phi_mul, i32 27, i32 30)"   --->   Operation 16 'partselect' 'tmp_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%newIndex1 = zext i15 %phi_urem to i64"   --->   Operation 17 'zext' 'newIndex1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%data_0_V_addr = getelementptr [2848 x i16]* %data_0_V, i64 0, i64 %newIndex1"   --->   Operation 18 'getelementptr' 'data_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.77ns)   --->   "%data_0_V_load = load i16* %data_0_V_addr, align 2"   --->   Operation 19 'load' 'data_0_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%data_1_V_addr = getelementptr [2848 x i16]* %data_1_V, i64 0, i64 %newIndex1"   --->   Operation 20 'getelementptr' 'data_1_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.77ns)   --->   "%data_1_V_load = load i16* %data_1_V_addr, align 2"   --->   Operation 21 'load' 'data_1_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%data_2_V_addr = getelementptr [2848 x i16]* %data_2_V, i64 0, i64 %newIndex1"   --->   Operation 22 'getelementptr' 'data_2_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%data_2_V_load = load i16* %data_2_V_addr, align 2"   --->   Operation 23 'load' 'data_2_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_3_V_addr = getelementptr [2848 x i16]* %data_3_V, i64 0, i64 %newIndex1"   --->   Operation 24 'getelementptr' 'data_3_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%data_3_V_load = load i16* %data_3_V_addr, align 2"   --->   Operation 25 'load' 'data_3_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_4_V_addr = getelementptr [2848 x i16]* %data_4_V, i64 0, i64 %newIndex1"   --->   Operation 26 'getelementptr' 'data_4_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%data_4_V_load = load i16* %data_4_V_addr, align 2"   --->   Operation 27 'load' 'data_4_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%data_5_V_addr = getelementptr [2848 x i16]* %data_5_V, i64 0, i64 %newIndex1"   --->   Operation 28 'getelementptr' 'data_5_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.77ns)   --->   "%data_5_V_load = load i16* %data_5_V_addr, align 2"   --->   Operation 29 'load' 'data_5_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%data_6_V_addr = getelementptr [2848 x i16]* %data_6_V, i64 0, i64 %newIndex1"   --->   Operation 30 'getelementptr' 'data_6_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.77ns)   --->   "%data_6_V_load = load i16* %data_6_V_addr, align 2"   --->   Operation 31 'load' 'data_6_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%data_7_V_addr = getelementptr [2848 x i16]* %data_7_V, i64 0, i64 %newIndex1"   --->   Operation 32 'getelementptr' 'data_7_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.77ns)   --->   "%data_7_V_load = load i16* %data_7_V_addr, align 2"   --->   Operation 33 'load' 'data_7_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 34 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 35 [1/2] (2.77ns)   --->   "%data_0_V_load = load i16* %data_0_V_addr, align 2"   --->   Operation 35 'load' 'data_0_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 36 [1/2] (2.77ns)   --->   "%data_1_V_load = load i16* %data_1_V_addr, align 2"   --->   Operation 36 'load' 'data_1_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 37 [1/2] (2.77ns)   --->   "%data_2_V_load = load i16* %data_2_V_addr, align 2"   --->   Operation 37 'load' 'data_2_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 38 [1/2] (2.77ns)   --->   "%data_3_V_load = load i16* %data_3_V_addr, align 2"   --->   Operation 38 'load' 'data_3_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 39 [1/2] (2.77ns)   --->   "%data_4_V_load = load i16* %data_4_V_addr, align 2"   --->   Operation 39 'load' 'data_4_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 40 [1/2] (2.77ns)   --->   "%data_5_V_load = load i16* %data_5_V_addr, align 2"   --->   Operation 40 'load' 'data_5_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 41 [1/2] (2.77ns)   --->   "%data_6_V_load = load i16* %data_6_V_addr, align 2"   --->   Operation 41 'load' 'data_6_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 42 [1/2] (2.77ns)   --->   "%data_7_V_load = load i16* %data_7_V_addr, align 2"   --->   Operation 42 'load' 'data_7_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 3.81>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i4 %tmp_29 to i32"   --->   Operation 43 'zext' 'arrayNo_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.83ns)   --->   "%datareg_V = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %data_0_V_load, i16 %data_1_V_load, i16 %data_2_V_load, i16 %data_3_V_load, i16 %data_4_V_load, i16 %data_5_V_load, i16 %data_6_V_load, i16 %data_7_V_load, i32 %arrayNo_cast)"   --->   Operation 44 'mux' 'datareg_V' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i16 %datareg_V to i15" [firmware/nnet_utils/nnet_activation.h:44]   --->   Operation 45 'trunc' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.97ns)   --->   "%tmp_s = icmp sgt i16 %datareg_V, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 46 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.61>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%res_0_V_addr = getelementptr [2848 x i15]* %res_0_V, i64 0, i64 %newIndex1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 47 'getelementptr' 'res_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%res_1_V_addr = getelementptr [2848 x i15]* %res_1_V, i64 0, i64 %newIndex1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 48 'getelementptr' 'res_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%res_2_V_addr = getelementptr [2848 x i15]* %res_2_V, i64 0, i64 %newIndex1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 49 'getelementptr' 'res_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%res_3_V_addr = getelementptr [2848 x i15]* %res_3_V, i64 0, i64 %newIndex1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 50 'getelementptr' 'res_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%res_4_V_addr = getelementptr [2848 x i15]* %res_4_V, i64 0, i64 %newIndex1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 51 'getelementptr' 'res_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%res_5_V_addr = getelementptr [2848 x i15]* %res_5_V, i64 0, i64 %newIndex1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 52 'getelementptr' 'res_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%res_6_V_addr = getelementptr [2848 x i15]* %res_6_V, i64 0, i64 %newIndex1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 53 'getelementptr' 'res_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%res_7_V_addr = getelementptr [2848 x i15]* %res_7_V, i64 0, i64 %newIndex1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 54 'getelementptr' 'res_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.84ns)   --->   "%datareg_V_3 = select i1 %tmp_s, i15 %tmp_30, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 55 'select' 'datareg_V_3' <Predicate = true> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.21ns)   --->   "switch i4 %tmp_29, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 56 'switch' <Predicate = true> <Delay = 1.21>
ST_5 : Operation 57 [1/1] (2.77ns)   --->   "store i15 %datareg_V_3, i15* %res_6_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 57 'store' <Predicate = (tmp_29 == 6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 58 'br' <Predicate = (tmp_29 == 6)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.77ns)   --->   "store i15 %datareg_V_3, i15* %res_5_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 59 'store' <Predicate = (tmp_29 == 5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 60 'br' <Predicate = (tmp_29 == 5)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.77ns)   --->   "store i15 %datareg_V_3, i15* %res_4_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 61 'store' <Predicate = (tmp_29 == 4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 62 'br' <Predicate = (tmp_29 == 4)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.77ns)   --->   "store i15 %datareg_V_3, i15* %res_3_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 63 'store' <Predicate = (tmp_29 == 3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 64 'br' <Predicate = (tmp_29 == 3)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (2.77ns)   --->   "store i15 %datareg_V_3, i15* %res_2_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 65 'store' <Predicate = (tmp_29 == 2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 66 'br' <Predicate = (tmp_29 == 2)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.77ns)   --->   "store i15 %datareg_V_3, i15* %res_1_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 67 'store' <Predicate = (tmp_29 == 1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 68 'br' <Predicate = (tmp_29 == 1)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.77ns)   --->   "store i15 %datareg_V_3, i15* %res_0_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 69 'store' <Predicate = (tmp_29 == 0)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 70 'br' <Predicate = (tmp_29 == 0)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.77ns)   --->   "store i15 %datareg_V_3, i15* %res_7_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 71 'store' <Predicate = (tmp_29 != 0 & tmp_29 != 1 & tmp_29 != 2 & tmp_29 != 3 & tmp_29 != 4 & tmp_29 != 5 & tmp_29 != 6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 72 'br' <Predicate = (tmp_29 != 0 & tmp_29 != 1 & tmp_29 != 2 & tmp_29 != 3 & tmp_29 != 4 & tmp_29 != 5 & tmp_29 != 6)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.82ns)   --->   "%next_urem = add i15 %phi_urem, 1"   --->   Operation 73 'add' 'next_urem' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.72>
ST_6 : Operation 74 [1/1] (1.88ns)   --->   "%tmp_31 = icmp ult i15 %next_urem, 2848"   --->   Operation 74 'icmp' 'tmp_31' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.84ns)   --->   "%idx_urem = select i1 %tmp_31, i15 %next_urem, i15 0"   --->   Operation 75 'select' 'idx_urem' <Predicate = true> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7    (br               ) [ 0111111]
ii            (phi              ) [ 0010000]
phi_mul       (phi              ) [ 0010000]
phi_urem      (phi              ) [ 0011110]
tmp           (icmp             ) [ 0011111]
empty         (speclooptripcount) [ 0000000]
ii_3          (add              ) [ 0111111]
StgValue_14   (br               ) [ 0000000]
next_mul      (add              ) [ 0111111]
tmp_29        (partselect       ) [ 0001110]
newIndex1     (zext             ) [ 0001110]
data_0_V_addr (getelementptr    ) [ 0001000]
data_1_V_addr (getelementptr    ) [ 0001000]
data_2_V_addr (getelementptr    ) [ 0001000]
data_3_V_addr (getelementptr    ) [ 0001000]
data_4_V_addr (getelementptr    ) [ 0001000]
data_5_V_addr (getelementptr    ) [ 0001000]
data_6_V_addr (getelementptr    ) [ 0001000]
data_7_V_addr (getelementptr    ) [ 0001000]
StgValue_34   (ret              ) [ 0000000]
data_0_V_load (load             ) [ 0000100]
data_1_V_load (load             ) [ 0000100]
data_2_V_load (load             ) [ 0000100]
data_3_V_load (load             ) [ 0000100]
data_4_V_load (load             ) [ 0000100]
data_5_V_load (load             ) [ 0000100]
data_6_V_load (load             ) [ 0000100]
data_7_V_load (load             ) [ 0000100]
arrayNo_cast  (zext             ) [ 0000000]
datareg_V     (mux              ) [ 0000000]
tmp_30        (trunc            ) [ 0000010]
tmp_s         (icmp             ) [ 0000010]
res_0_V_addr  (getelementptr    ) [ 0000000]
res_1_V_addr  (getelementptr    ) [ 0000000]
res_2_V_addr  (getelementptr    ) [ 0000000]
res_3_V_addr  (getelementptr    ) [ 0000000]
res_4_V_addr  (getelementptr    ) [ 0000000]
res_5_V_addr  (getelementptr    ) [ 0000000]
res_6_V_addr  (getelementptr    ) [ 0000000]
res_7_V_addr  (getelementptr    ) [ 0000000]
datareg_V_3   (select           ) [ 0000000]
StgValue_56   (switch           ) [ 0000000]
StgValue_57   (store            ) [ 0000000]
StgValue_58   (br               ) [ 0000000]
StgValue_59   (store            ) [ 0000000]
StgValue_60   (br               ) [ 0000000]
StgValue_61   (store            ) [ 0000000]
StgValue_62   (br               ) [ 0000000]
StgValue_63   (store            ) [ 0000000]
StgValue_64   (br               ) [ 0000000]
StgValue_65   (store            ) [ 0000000]
StgValue_66   (br               ) [ 0000000]
StgValue_67   (store            ) [ 0000000]
StgValue_68   (br               ) [ 0000000]
StgValue_69   (store            ) [ 0000000]
StgValue_70   (br               ) [ 0000000]
StgValue_71   (store            ) [ 0000000]
StgValue_72   (br               ) [ 0000000]
next_urem     (add              ) [ 0000001]
tmp_31        (icmp             ) [ 0000000]
idx_urem      (select           ) [ 0111111]
StgValue_76   (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="data_0_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="15" slack="0"/>
<pin id="78" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_0_V_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="12" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_0_V_load/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="data_1_V_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="15" slack="0"/>
<pin id="91" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_V_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_V_load/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data_2_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="15" slack="0"/>
<pin id="104" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_V_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="12" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_V_load/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="data_3_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="15" slack="0"/>
<pin id="117" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_V_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3_V_load/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_4_V_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="15" slack="0"/>
<pin id="130" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_4_V_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_4_V_load/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="data_5_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="15" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_5_V_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_5_V_load/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="data_6_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="15" slack="0"/>
<pin id="156" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_6_V_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_6_V_load/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="data_7_V_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="15" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_7_V_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_7_V_load/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="res_0_V_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="15" slack="3"/>
<pin id="182" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_0_V_addr/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="res_1_V_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="15" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="15" slack="3"/>
<pin id="189" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_1_V_addr/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="res_2_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="15" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="15" slack="3"/>
<pin id="196" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_2_V_addr/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="res_3_V_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="15" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="15" slack="3"/>
<pin id="203" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_3_V_addr/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="res_4_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="15" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="15" slack="3"/>
<pin id="210" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_4_V_addr/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="res_5_V_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="15" slack="3"/>
<pin id="217" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_5_V_addr/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="res_6_V_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="15" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="15" slack="3"/>
<pin id="224" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_6_V_addr/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="res_7_V_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="15" slack="3"/>
<pin id="231" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_7_V_addr/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="StgValue_57_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="0"/>
<pin id="236" dir="0" index="1" bw="15" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_59_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="0" index="1" bw="15" slack="0"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="StgValue_61_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="0" index="1" bw="15" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="StgValue_63_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="0"/>
<pin id="254" dir="0" index="1" bw="15" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="StgValue_65_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="15" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="StgValue_67_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="0"/>
<pin id="266" dir="0" index="1" bw="15" slack="0"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="StgValue_69_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="0" index="1" bw="15" slack="0"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="StgValue_71_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="15" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/5 "/>
</bind>
</comp>

<comp id="282" class="1005" name="ii_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="15" slack="1"/>
<pin id="284" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="ii_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="15" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="phi_mul_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="31" slack="1"/>
<pin id="295" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="phi_mul_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="31" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="304" class="1005" name="phi_urem_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="15" slack="1"/>
<pin id="306" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="phi_urem_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="15" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="15" slack="0"/>
<pin id="318" dir="0" index="1" bw="15" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="ii_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="15" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_3/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="next_mul_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="17" slack="0"/>
<pin id="330" dir="0" index="1" bw="31" slack="0"/>
<pin id="331" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_29_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="31" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="newIndex1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="15" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="arrayNo_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="2"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="datareg_V_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="1"/>
<pin id="362" dir="0" index="2" bw="16" slack="1"/>
<pin id="363" dir="0" index="3" bw="16" slack="1"/>
<pin id="364" dir="0" index="4" bw="16" slack="1"/>
<pin id="365" dir="0" index="5" bw="16" slack="1"/>
<pin id="366" dir="0" index="6" bw="16" slack="1"/>
<pin id="367" dir="0" index="7" bw="16" slack="1"/>
<pin id="368" dir="0" index="8" bw="16" slack="1"/>
<pin id="369" dir="0" index="9" bw="4" slack="0"/>
<pin id="370" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="datareg_V/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_30_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_s_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="datareg_V_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="15" slack="1"/>
<pin id="386" dir="0" index="2" bw="15" slack="0"/>
<pin id="387" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_V_3/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="next_urem_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="15" slack="3"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_31_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="15" slack="1"/>
<pin id="405" dir="0" index="1" bw="15" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="idx_urem_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="15" slack="1"/>
<pin id="411" dir="0" index="2" bw="15" slack="0"/>
<pin id="412" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/6 "/>
</bind>
</comp>

<comp id="418" class="1005" name="ii_3_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="15" slack="0"/>
<pin id="420" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="ii_3 "/>
</bind>
</comp>

<comp id="423" class="1005" name="next_mul_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="31" slack="0"/>
<pin id="425" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_29_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="2"/>
<pin id="430" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="433" class="1005" name="newIndex1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="3"/>
<pin id="435" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="newIndex1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="data_0_V_addr_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="1"/>
<pin id="447" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_addr "/>
</bind>
</comp>

<comp id="450" class="1005" name="data_1_V_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="1"/>
<pin id="452" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="data_2_V_addr_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="12" slack="1"/>
<pin id="457" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_addr "/>
</bind>
</comp>

<comp id="460" class="1005" name="data_3_V_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="1"/>
<pin id="462" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="data_4_V_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="12" slack="1"/>
<pin id="467" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="data_5_V_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="1"/>
<pin id="472" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="data_6_V_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="1"/>
<pin id="477" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="data_7_V_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="12" slack="1"/>
<pin id="482" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="data_0_V_load_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="1"/>
<pin id="487" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_load "/>
</bind>
</comp>

<comp id="490" class="1005" name="data_1_V_load_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_load "/>
</bind>
</comp>

<comp id="495" class="1005" name="data_2_V_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="1"/>
<pin id="497" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_load "/>
</bind>
</comp>

<comp id="500" class="1005" name="data_3_V_load_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="1"/>
<pin id="502" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_load "/>
</bind>
</comp>

<comp id="505" class="1005" name="data_4_V_load_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="1"/>
<pin id="507" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_load "/>
</bind>
</comp>

<comp id="510" class="1005" name="data_5_V_load_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="1"/>
<pin id="512" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_load "/>
</bind>
</comp>

<comp id="515" class="1005" name="data_6_V_load_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="1"/>
<pin id="517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_load "/>
</bind>
</comp>

<comp id="520" class="1005" name="data_7_V_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="1"/>
<pin id="522" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_load "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_30_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="15" slack="1"/>
<pin id="527" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_s_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="535" class="1005" name="next_urem_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="15" slack="1"/>
<pin id="537" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="next_urem "/>
</bind>
</comp>

<comp id="541" class="1005" name="idx_urem_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="15" slack="1"/>
<pin id="543" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="52" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="52" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="220" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="213" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="206" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="199" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="192" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="185" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="178" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="227" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="320"><net_src comp="286" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="286" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="297" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="297" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="347"><net_src comp="308" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="355"><net_src comp="344" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="371"><net_src comp="54" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="372"><net_src comp="356" pin="1"/><net_sink comp="359" pin=9"/></net>

<net id="376"><net_src comp="359" pin="10"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="359" pin="10"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="32" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="389"><net_src comp="383" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="390"><net_src comp="383" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="391"><net_src comp="383" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="392"><net_src comp="383" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="393"><net_src comp="383" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="395"><net_src comp="383" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="396"><net_src comp="383" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="401"><net_src comp="304" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="72" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="32" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="322" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="426"><net_src comp="328" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="431"><net_src comp="334" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="436"><net_src comp="344" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="443"><net_src comp="433" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="444"><net_src comp="433" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="448"><net_src comp="74" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="453"><net_src comp="87" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="458"><net_src comp="100" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="463"><net_src comp="113" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="468"><net_src comp="126" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="473"><net_src comp="139" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="478"><net_src comp="152" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="483"><net_src comp="165" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="488"><net_src comp="81" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="493"><net_src comp="94" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="498"><net_src comp="107" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="359" pin=3"/></net>

<net id="503"><net_src comp="120" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="508"><net_src comp="133" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="359" pin=5"/></net>

<net id="513"><net_src comp="146" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="359" pin=6"/></net>

<net id="518"><net_src comp="159" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="359" pin=7"/></net>

<net id="523"><net_src comp="172" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="359" pin=8"/></net>

<net id="528"><net_src comp="373" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="533"><net_src comp="377" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="538"><net_src comp="397" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="544"><net_src comp="408" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="308" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_0_V | {5 }
	Port: res_1_V | {5 }
	Port: res_2_V | {5 }
	Port: res_3_V | {5 }
	Port: res_4_V | {5 }
	Port: res_5_V | {5 }
	Port: res_6_V | {5 }
	Port: res_7_V | {5 }
 - Input state : 
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_0_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_1_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_2_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_3_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_4_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_5_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_6_V | {2 3 }
	Port: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3> : data_7_V | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		ii_3 : 1
		StgValue_14 : 2
		next_mul : 1
		tmp_29 : 1
		newIndex1 : 1
		data_0_V_addr : 2
		data_0_V_load : 3
		data_1_V_addr : 2
		data_1_V_load : 3
		data_2_V_addr : 2
		data_2_V_load : 3
		data_3_V_addr : 2
		data_3_V_load : 3
		data_4_V_addr : 2
		data_4_V_load : 3
		data_5_V_addr : 2
		data_5_V_load : 3
		data_6_V_addr : 2
		data_6_V_load : 3
		data_7_V_addr : 2
		data_7_V_load : 3
	State 3
	State 4
		datareg_V : 1
		tmp_30 : 2
		tmp_s : 2
	State 5
		StgValue_57 : 1
		StgValue_59 : 1
		StgValue_61 : 1
		StgValue_63 : 1
		StgValue_65 : 1
		StgValue_67 : 1
		StgValue_69 : 1
		StgValue_71 : 1
	State 6
		idx_urem : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |     ii_3_fu_322     |    0    |    22   |
|    add   |   next_mul_fu_328   |    0    |    38   |
|          |   next_urem_fu_397  |    0    |    22   |
|----------|---------------------|---------|---------|
|    mux   |   datareg_V_fu_359  |    0    |    41   |
|----------|---------------------|---------|---------|
|          |      tmp_fu_316     |    0    |    13   |
|   icmp   |     tmp_s_fu_377    |    0    |    13   |
|          |    tmp_31_fu_403    |    0    |    13   |
|----------|---------------------|---------|---------|
|  select  |  datareg_V_3_fu_383 |    0    |    15   |
|          |   idx_urem_fu_408   |    0    |    15   |
|----------|---------------------|---------|---------|
|partselect|    tmp_29_fu_334    |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   newIndex1_fu_344  |    0    |    0    |
|          | arrayNo_cast_fu_356 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |    tmp_30_fu_373    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   192   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|data_0_V_addr_reg_445|   12   |
|data_0_V_load_reg_485|   16   |
|data_1_V_addr_reg_450|   12   |
|data_1_V_load_reg_490|   16   |
|data_2_V_addr_reg_455|   12   |
|data_2_V_load_reg_495|   16   |
|data_3_V_addr_reg_460|   12   |
|data_3_V_load_reg_500|   16   |
|data_4_V_addr_reg_465|   12   |
|data_4_V_load_reg_505|   16   |
|data_5_V_addr_reg_470|   12   |
|data_5_V_load_reg_510|   16   |
|data_6_V_addr_reg_475|   12   |
|data_6_V_load_reg_515|   16   |
|data_7_V_addr_reg_480|   12   |
|data_7_V_load_reg_520|   16   |
|   idx_urem_reg_541  |   15   |
|     ii_3_reg_418    |   15   |
|      ii_reg_282     |   15   |
|  newIndex1_reg_433  |   64   |
|   next_mul_reg_423  |   31   |
|  next_urem_reg_535  |   15   |
|   phi_mul_reg_293   |   31   |
|   phi_urem_reg_304  |   15   |
|    tmp_29_reg_428   |    4   |
|    tmp_30_reg_525   |   15   |
|    tmp_s_reg_530    |    1   |
+---------------------+--------+
|        Total        |   445  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_107 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_120 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_133 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_146 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_159 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  12  |   24   ||    9    |
|  phi_urem_reg_304 |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   222  ||  12.15  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   192  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   81   |
|  Register |    -   |   445  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   445  |   273  |
+-----------+--------+--------+--------+
