#ifndef __DDRMC_REG_ADDR_DEF__
#define __DDRMC_REG_ADDR_DEF__

#define D_DDRMC_PORT0_CFG0_ADDR            0x00100000        + 0x0
#define D_DDRMC_PORT0_CFG1_ADDR            0x00100000        + 0x4
#define D_DDRMC_PORT0_CFG2_ADDR            0x00100000        + 0x8
#define D_DDRMC_PORT1_CFG0_ADDR            0x00100000        + 0x10
#define D_DDRMC_PORT1_CFG1_ADDR            0x00100000        + 0x14
#define D_DDRMC_PORT1_CFG2_ADDR            0x00100000        + 0x18
#define D_DDRMC_PORT2_CFG0_ADDR            0x00100000        + 0x20
#define D_DDRMC_PORT2_CFG1_ADDR            0x00100000        + 0x24
#define D_DDRMC_PORT2_CFG2_ADDR            0x00100000        + 0x28
#define D_DDRMC_PORT3_CFG0_ADDR            0x00100000        + 0x30
#define D_DDRMC_PORT3_CFG1_ADDR            0x00100000        + 0x34
#define D_DDRMC_PORT3_CFG2_ADDR            0x00100000        + 0x38
#define D_DDRMC_PORT4_CFG0_ADDR            0x00100000        + 0x40
#define D_DDRMC_PORT4_CFG1_ADDR            0x00100000        + 0x44
#define D_DDRMC_PORT4_CFG2_ADDR            0x00100000        + 0x48
#define D_DDRMC_PORT5_CFG0_ADDR            0x00100000        + 0x50
#define D_DDRMC_PORT5_CFG1_ADDR            0x00100000        + 0x54
#define D_DDRMC_PORT5_CFG2_ADDR            0x00100000        + 0x58
#define D_DDRMC_PORT6_CFG0_ADDR            0x00100000        + 0x60
#define D_DDRMC_PORT6_CFG1_ADDR            0x00100000        + 0x64
#define D_DDRMC_PORT6_CFG2_ADDR            0x00100000        + 0x68
#define D_DDRMC_PORT7_CFG0_ADDR            0x00100000        + 0x70
#define D_DDRMC_PORT7_CFG1_ADDR            0x00100000        + 0x74
#define D_DDRMC_PORT7_CFG2_ADDR            0x00100000        + 0x78
#define D_DDRMC_CFG0_ADDR                  0x00100000        + 0x80
#define D_DDRMC_CFG1_ADDR                  0x00100000        + 0x84
#define D_DDRMC_CFG2_ADDR                  0x00100000        + 0x88
#define D_DDRMC_CFG3_ADDR                  0x00100000        + 0x8c
#define D_DDRMC_CFG4_ADDR                  0x00100000        + 0x90
#define D_DDRMC_CFG5_ADDR                  0x00100000        + 0x94
#define D_DDRMC_CFG6_ADDR                  0x00100000        + 0x98
#define D_DDRMC_CFG7_ADDR                  0x00100000        + 0x9c
#define D_DDRMC_CFG8_ADDR                  0x00100000        + 0xa0
#define D_DDRMC_CFG9_ADDR                  0x00100000        + 0xa4
#define D_DDRMC_CFG10_ADDR                 0x00100000        + 0xa8
#define D_DDRMC_CFG11_ADDR                 0x00100000        + 0xac
#define D_DDRMC_CFG12_ADDR                 0x00100000        + 0xb0
#define D_DDRMC_CFG13_ADDR                 0x00100000        + 0xb4
#define D_DDRMC_CFG14_ADDR                 0x00100000        + 0xb8
#define D_DDRMC_CFG15_ADDR                 0x00100000        + 0xbc
#define D_DDRMC_CFG16_ADDR                 0x00100000        + 0xc0
#define D_DDRMC_CFG17_ADDR                 0x00100000        + 0xc4
#define D_DDRMC_CFG18_ADDR                 0x00100000        + 0xc8
#define D_DDRMC_CFG19_ADDR                 0x00100000        + 0xcc
#define D_DDRMC_CFG21_ADDR                 0x00100000        + 0xd4
#define D_DDRMC_CFG22_ADDR                 0x00100000        + 0xd8
#define D_DDRMC_CFG23_ADDR                 0x00100000        + 0xdc
#define D_DDRMC_CFG24_ADDR                 0x00100000        + 0xe0
#define D_DDRMC_CFG25_ADDR                 0x00100000        + 0xe4
#define D_DDRMC_CFG26_ADDR                 0x00100000        + 0xe8
#define D_DDRMC_CFG27_ADDR                 0x00100000        + 0xec
#define D_DDRMC_CFG28_ADDR                 0x00100000        + 0xf0
#define D_DDRMC_CFG29_ADDR                 0x00100000        + 0xf4
#define D_DDRMC_CFG30_ADDR                 0x00100000        + 0xf8
#define D_DDRMC_CFG31_ADDR                 0x00100000        + 0xfc
#define D_DDRMC_CFG32_ADDR                 0x00100000        + 0x100
#define D_DDRMC_INTR_STS_ADDR              0x00100000        + 0x110
#define D_DDRMC_INTR_MASK_ADDR             0x00100000        + 0x114
#define D_DDRMC_INTR_SET_ADDR              0x00100000        + 0x118
#define D_DDRMC_INTR_CLR_ADDR              0x00100000        + 0x11c
#define D_DDRMC_INTR_RAW_ADDR              0x00100000        + 0x120
#define D_DDRMC_DBG_SEL_ADDR               0x00100000        + 0x124
#define D_DDRMC_DBG_DATA_ADDR              0x00100000        + 0x128
#define D_DDRMC_TMG0_F0_ADDR               0x00100000        + 0x180
#define D_DDRMC_TMG1_F0_ADDR               0x00100000        + 0x184
#define D_DDRMC_TMG2_F0_ADDR               0x00100000        + 0x188
#define D_DDRMC_TMG3_F0_ADDR               0x00100000        + 0x18c
#define D_DDRMC_TMG4_F0_ADDR               0x00100000        + 0x190
#define D_DDRMC_TMG5_F0_ADDR               0x00100000        + 0x194
#define D_DDRMC_TMG6_F0_ADDR               0x00100000        + 0x198
#define D_DDRMC_TMG7_F0_ADDR               0x00100000        + 0x19c
#define D_DDRMC_TMG8_F0_ADDR               0x00100000        + 0x1a0
#define D_DDRMC_TMG9_F0_ADDR               0x00100000        + 0x1a4
#define D_DDRMC_TMG10_F0_ADDR              0x00100000        + 0x1a8
#define D_DDRMC_TMG11_F0_ADDR              0x00100000        + 0x1ac
#define D_DDRMC_TMG12_F0_ADDR              0x00100000        + 0x1b0
#define D_DDRMC_TMG13_F0_ADDR              0x00100000        + 0x1b4
#define D_DDRMC_TMG14_F0_ADDR              0x00100000        + 0x1b8
#define D_DDRMC_TMG15_F0_ADDR              0x00100000        + 0x1bc
#define D_DDRMC_TMG16_F0_ADDR              0x00100000        + 0x1c0
#define D_DDRMC_TMG17_F0_ADDR              0x00100000        + 0x1c4
#define D_DDRMC_TMG18_F0_ADDR              0x00100000        + 0x1c8
#define D_DDRMC_TMG19_F0_ADDR              0x00100000        + 0x1cc
#define D_DDRMC_TMG20_F0_ADDR              0x00100000        + 0x1d0
#define D_DDRMC_TMG24_F0_ADDR              0x00100000        + 0x1e0
#define D_DDRMC_TMG25_F0_ADDR              0x00100000        + 0x1e4
#define D_DDRMC_TMG26_F0_ADDR              0x00100000        + 0x1e8
#define D_DDRMC_TMG27_F0_ADDR              0x00100000        + 0x1ec
#define D_DDRMC_TMG28_F0_ADDR              0x00100000        + 0x1f0
#define D_DDRMC_TMG29_F0_ADDR              0x00100000        + 0x1f4
#define D_DDRMC_TMG30_F0_ADDR              0x00100000        + 0x1f8
#define D_DDRMC_TMG31_F0_ADDR              0x00100000        + 0x1fc
#define D_DDRMC_TMG0_F1_ADDR               0x00100000        + 0x200
#define D_DDRMC_TMG1_F1_ADDR               0x00100000        + 0x204
#define D_DDRMC_TMG2_F1_ADDR               0x00100000        + 0x208
#define D_DDRMC_TMG3_F1_ADDR               0x00100000        + 0x20c
#define D_DDRMC_TMG4_F1_ADDR               0x00100000        + 0x210
#define D_DDRMC_TMG5_F1_ADDR               0x00100000        + 0x214
#define D_DDRMC_TMG6_F1_ADDR               0x00100000        + 0x218
#define D_DDRMC_TMG7_F1_ADDR               0x00100000        + 0x21c
#define D_DDRMC_TMG8_F1_ADDR               0x00100000        + 0x220
#define D_DDRMC_TMG9_F1_ADDR               0x00100000        + 0x224
#define D_DDRMC_TMG10_F1_ADDR              0x00100000        + 0x228
#define D_DDRMC_TMG11_F1_ADDR              0x00100000        + 0x22c
#define D_DDRMC_TMG12_F1_ADDR              0x00100000        + 0x230
#define D_DDRMC_TMG13_F1_ADDR              0x00100000        + 0x234
#define D_DDRMC_TMG14_F1_ADDR              0x00100000        + 0x238
#define D_DDRMC_TMG15_F1_ADDR              0x00100000        + 0x23c
#define D_DDRMC_TMG16_F1_ADDR              0x00100000        + 0x240
#define D_DDRMC_TMG17_F1_ADDR              0x00100000        + 0x244
#define D_DDRMC_TMG18_F1_ADDR              0x00100000        + 0x248
#define D_DDRMC_TMG19_F1_ADDR              0x00100000        + 0x24c
#define D_DDRMC_TMG20_F1_ADDR              0x00100000        + 0x250
#define D_DDRMC_TMG24_F1_ADDR              0x00100000        + 0x260
#define D_DDRMC_TMG25_F1_ADDR              0x00100000        + 0x264
#define D_DDRMC_TMG26_F1_ADDR              0x00100000        + 0x268
#define D_DDRMC_TMG27_F1_ADDR              0x00100000        + 0x26c
#define D_DDRMC_TMG28_F1_ADDR              0x00100000        + 0x270
#define D_DDRMC_TMG29_F1_ADDR              0x00100000        + 0x274
#define D_DDRMC_TMG30_F1_ADDR              0x00100000        + 0x278
#define D_DDRMC_TMG31_F1_ADDR              0x00100000        + 0x27c
#define D_DDRMC_TMG0_F2_ADDR               0x00100000        + 0x280
#define D_DDRMC_TMG1_F2_ADDR               0x00100000        + 0x284
#define D_DDRMC_TMG2_F2_ADDR               0x00100000        + 0x288
#define D_DDRMC_TMG3_F2_ADDR               0x00100000        + 0x28c
#define D_DDRMC_TMG4_F2_ADDR               0x00100000        + 0x290
#define D_DDRMC_TMG5_F2_ADDR               0x00100000        + 0x294
#define D_DDRMC_TMG6_F2_ADDR               0x00100000        + 0x298
#define D_DDRMC_TMG7_F2_ADDR               0x00100000        + 0x29c
#define D_DDRMC_TMG8_F2_ADDR               0x00100000        + 0x2a0
#define D_DDRMC_TMG9_F2_ADDR               0x00100000        + 0x2a4
#define D_DDRMC_TMG10_F2_ADDR              0x00100000        + 0x2a8
#define D_DDRMC_TMG11_F2_ADDR              0x00100000        + 0x2ac
#define D_DDRMC_TMG12_F2_ADDR              0x00100000        + 0x2b0
#define D_DDRMC_TMG13_F2_ADDR              0x00100000        + 0x2b4
#define D_DDRMC_TMG14_F2_ADDR              0x00100000        + 0x2b8
#define D_DDRMC_TMG15_F2_ADDR              0x00100000        + 0x2bc
#define D_DDRMC_TMG16_F2_ADDR              0x00100000        + 0x2c0
#define D_DDRMC_TMG17_F2_ADDR              0x00100000        + 0x2c4
#define D_DDRMC_TMG18_F2_ADDR              0x00100000        + 0x2c8
#define D_DDRMC_TMG19_F2_ADDR              0x00100000        + 0x2cc
#define D_DDRMC_TMG20_F2_ADDR              0x00100000        + 0x2d0
#define D_DDRMC_TMG24_F2_ADDR              0x00100000        + 0x2e0
#define D_DDRMC_TMG25_F2_ADDR              0x00100000        + 0x2e4
#define D_DDRMC_TMG26_F2_ADDR              0x00100000        + 0x2e8
#define D_DDRMC_TMG27_F2_ADDR              0x00100000        + 0x2ec
#define D_DDRMC_TMG28_F2_ADDR              0x00100000        + 0x2f0
#define D_DDRMC_TMG29_F2_ADDR              0x00100000        + 0x2f4
#define D_DDRMC_TMG30_F2_ADDR              0x00100000        + 0x2f8
#define D_DDRMC_TMG31_F2_ADDR              0x00100000        + 0x2fc
#define D_DDRMC_TMG0_F3_ADDR               0x00100000        + 0x300
#define D_DDRMC_TMG1_F3_ADDR               0x00100000        + 0x304
#define D_DDRMC_TMG2_F3_ADDR               0x00100000        + 0x308
#define D_DDRMC_TMG3_F3_ADDR               0x00100000        + 0x30c
#define D_DDRMC_TMG4_F3_ADDR               0x00100000        + 0x310
#define D_DDRMC_TMG5_F3_ADDR               0x00100000        + 0x314
#define D_DDRMC_TMG6_F3_ADDR               0x00100000        + 0x318
#define D_DDRMC_TMG7_F3_ADDR               0x00100000        + 0x31c
#define D_DDRMC_TMG8_F3_ADDR               0x00100000        + 0x320
#define D_DDRMC_TMG9_F3_ADDR               0x00100000        + 0x324
#define D_DDRMC_TMG10_F3_ADDR              0x00100000        + 0x328
#define D_DDRMC_TMG11_F3_ADDR              0x00100000        + 0x32c
#define D_DDRMC_TMG12_F3_ADDR              0x00100000        + 0x330
#define D_DDRMC_TMG13_F3_ADDR              0x00100000        + 0x334
#define D_DDRMC_TMG14_F3_ADDR              0x00100000        + 0x338
#define D_DDRMC_TMG15_F3_ADDR              0x00100000        + 0x33c
#define D_DDRMC_TMG16_F3_ADDR              0x00100000        + 0x340
#define D_DDRMC_TMG17_F3_ADDR              0x00100000        + 0x344
#define D_DDRMC_TMG18_F3_ADDR              0x00100000        + 0x348
#define D_DDRMC_TMG19_F3_ADDR              0x00100000        + 0x34c
#define D_DDRMC_TMG20_F3_ADDR              0x00100000        + 0x350
#define D_DDRMC_TMG24_F3_ADDR              0x00100000        + 0x360
#define D_DDRMC_TMG25_F3_ADDR              0x00100000        + 0x364
#define D_DDRMC_TMG26_F3_ADDR              0x00100000        + 0x368
#define D_DDRMC_TMG27_F3_ADDR              0x00100000        + 0x36c
#define D_DDRMC_TMG28_F3_ADDR              0x00100000        + 0x370
#define D_DDRMC_TMG29_F3_ADDR              0x00100000        + 0x374
#define D_DDRMC_TMG30_F3_ADDR              0x00100000        + 0x378
#define D_DDRMC_TMG31_F3_ADDR              0x00100000        + 0x37c
#define D_DDRMC_TMG0_F4_ADDR               0x00100000        + 0x380
#define D_DDRMC_TMG1_F4_ADDR               0x00100000        + 0x384
#define D_DDRMC_TMG2_F4_ADDR               0x00100000        + 0x388
#define D_DDRMC_TMG3_F4_ADDR               0x00100000        + 0x38c
#define D_DDRMC_TMG4_F4_ADDR               0x00100000        + 0x390
#define D_DDRMC_TMG5_F4_ADDR               0x00100000        + 0x394
#define D_DDRMC_TMG6_F4_ADDR               0x00100000        + 0x398
#define D_DDRMC_TMG7_F4_ADDR               0x00100000        + 0x39c
#define D_DDRMC_TMG8_F4_ADDR               0x00100000        + 0x3a0
#define D_DDRMC_TMG9_F4_ADDR               0x00100000        + 0x3a4
#define D_DDRMC_TMG10_F4_ADDR              0x00100000        + 0x3a8
#define D_DDRMC_TMG11_F4_ADDR              0x00100000        + 0x3ac
#define D_DDRMC_TMG12_F4_ADDR              0x00100000        + 0x3b0
#define D_DDRMC_TMG13_F4_ADDR              0x00100000        + 0x3b4
#define D_DDRMC_TMG14_F4_ADDR              0x00100000        + 0x3b8
#define D_DDRMC_TMG15_F4_ADDR              0x00100000        + 0x3bc
#define D_DDRMC_TMG16_F4_ADDR              0x00100000        + 0x3c0
#define D_DDRMC_TMG17_F4_ADDR              0x00100000        + 0x3c4
#define D_DDRMC_TMG18_F4_ADDR              0x00100000        + 0x3c8
#define D_DDRMC_TMG19_F4_ADDR              0x00100000        + 0x3cc
#define D_DDRMC_TMG20_F4_ADDR              0x00100000        + 0x3d0
#define D_DDRMC_TMG24_F4_ADDR              0x00100000        + 0x3e0
#define D_DDRMC_TMG25_F4_ADDR              0x00100000        + 0x3e4
#define D_DDRMC_TMG26_F4_ADDR              0x00100000        + 0x3e8
#define D_DDRMC_TMG27_F4_ADDR              0x00100000        + 0x3ec
#define D_DDRMC_TMG28_F4_ADDR              0x00100000        + 0x3f0
#define D_DDRMC_TMG29_F4_ADDR              0x00100000        + 0x3f4
#define D_DDRMC_TMG30_F4_ADDR              0x00100000        + 0x3f8
#define D_DDRMC_TMG31_F4_ADDR              0x00100000        + 0x3fc
#define D_DDRMC_TMG0_F5_ADDR               0x00100000        + 0x400
#define D_DDRMC_TMG1_F5_ADDR               0x00100000        + 0x404
#define D_DDRMC_TMG2_F5_ADDR               0x00100000        + 0x408
#define D_DDRMC_TMG3_F5_ADDR               0x00100000        + 0x40c
#define D_DDRMC_TMG4_F5_ADDR               0x00100000        + 0x410
#define D_DDRMC_TMG5_F5_ADDR               0x00100000        + 0x414
#define D_DDRMC_TMG6_F5_ADDR               0x00100000        + 0x418
#define D_DDRMC_TMG7_F5_ADDR               0x00100000        + 0x41c
#define D_DDRMC_TMG8_F5_ADDR               0x00100000        + 0x420
#define D_DDRMC_TMG9_F5_ADDR               0x00100000        + 0x424
#define D_DDRMC_TMG10_F5_ADDR              0x00100000        + 0x428
#define D_DDRMC_TMG11_F5_ADDR              0x00100000        + 0x42c
#define D_DDRMC_TMG12_F5_ADDR              0x00100000        + 0x430
#define D_DDRMC_TMG13_F5_ADDR              0x00100000        + 0x434
#define D_DDRMC_TMG14_F5_ADDR              0x00100000        + 0x438
#define D_DDRMC_TMG15_F5_ADDR              0x00100000        + 0x43c
#define D_DDRMC_TMG16_F5_ADDR              0x00100000        + 0x440
#define D_DDRMC_TMG17_F5_ADDR              0x00100000        + 0x444
#define D_DDRMC_TMG18_F5_ADDR              0x00100000        + 0x448
#define D_DDRMC_TMG19_F5_ADDR              0x00100000        + 0x44c
#define D_DDRMC_TMG20_F5_ADDR              0x00100000        + 0x450
#define D_DDRMC_TMG24_F5_ADDR              0x00100000        + 0x460
#define D_DDRMC_TMG25_F5_ADDR              0x00100000        + 0x464
#define D_DDRMC_TMG26_F5_ADDR              0x00100000        + 0x468
#define D_DDRMC_TMG27_F5_ADDR              0x00100000        + 0x46c
#define D_DDRMC_TMG28_F5_ADDR              0x00100000        + 0x470
#define D_DDRMC_TMG29_F5_ADDR              0x00100000        + 0x474
#define D_DDRMC_TMG30_F5_ADDR              0x00100000        + 0x478
#define D_DDRMC_TMG31_F5_ADDR              0x00100000        + 0x47c
#define D_DDRMC_TMG0_F6_ADDR               0x00100000        + 0x480
#define D_DDRMC_TMG1_F6_ADDR               0x00100000        + 0x484
#define D_DDRMC_TMG2_F6_ADDR               0x00100000        + 0x488
#define D_DDRMC_TMG3_F6_ADDR               0x00100000        + 0x48c
#define D_DDRMC_TMG4_F6_ADDR               0x00100000        + 0x490
#define D_DDRMC_TMG5_F6_ADDR               0x00100000        + 0x494
#define D_DDRMC_TMG6_F6_ADDR               0x00100000        + 0x498
#define D_DDRMC_TMG7_F6_ADDR               0x00100000        + 0x49c
#define D_DDRMC_TMG8_F6_ADDR               0x00100000        + 0x4a0
#define D_DDRMC_TMG9_F6_ADDR               0x00100000        + 0x4a4
#define D_DDRMC_TMG10_F6_ADDR              0x00100000        + 0x4a8
#define D_DDRMC_TMG11_F6_ADDR              0x00100000        + 0x4ac
#define D_DDRMC_TMG12_F6_ADDR              0x00100000        + 0x4b0
#define D_DDRMC_TMG13_F6_ADDR              0x00100000        + 0x4b4
#define D_DDRMC_TMG14_F6_ADDR              0x00100000        + 0x4b8
#define D_DDRMC_TMG15_F6_ADDR              0x00100000        + 0x4bc
#define D_DDRMC_TMG16_F6_ADDR              0x00100000        + 0x4c0
#define D_DDRMC_TMG17_F6_ADDR              0x00100000        + 0x4c4
#define D_DDRMC_TMG18_F6_ADDR              0x00100000        + 0x4c8
#define D_DDRMC_TMG19_F6_ADDR              0x00100000        + 0x4cc
#define D_DDRMC_TMG20_F6_ADDR              0x00100000        + 0x4d0
#define D_DDRMC_TMG24_F6_ADDR              0x00100000        + 0x4e0
#define D_DDRMC_TMG25_F6_ADDR              0x00100000        + 0x4e4
#define D_DDRMC_TMG26_F6_ADDR              0x00100000        + 0x4e8
#define D_DDRMC_TMG27_F6_ADDR              0x00100000        + 0x4ec
#define D_DDRMC_TMG28_F6_ADDR              0x00100000        + 0x4f0
#define D_DDRMC_TMG29_F6_ADDR              0x00100000        + 0x4f4
#define D_DDRMC_TMG30_F6_ADDR              0x00100000        + 0x4f8
#define D_DDRMC_TMG31_F6_ADDR              0x00100000        + 0x4fc
#define D_DDRMC_TMG0_F7_ADDR               0x00100000        + 0x500
#define D_DDRMC_TMG1_F7_ADDR               0x00100000        + 0x504
#define D_DDRMC_TMG2_F7_ADDR               0x00100000        + 0x508
#define D_DDRMC_TMG3_F7_ADDR               0x00100000        + 0x50c
#define D_DDRMC_TMG4_F7_ADDR               0x00100000        + 0x510
#define D_DDRMC_TMG5_F7_ADDR               0x00100000        + 0x514
#define D_DDRMC_TMG6_F7_ADDR               0x00100000        + 0x518
#define D_DDRMC_TMG7_F7_ADDR               0x00100000        + 0x51c
#define D_DDRMC_TMG8_F7_ADDR               0x00100000        + 0x520
#define D_DDRMC_TMG9_F7_ADDR               0x00100000        + 0x524
#define D_DDRMC_TMG10_F7_ADDR              0x00100000        + 0x528
#define D_DDRMC_TMG11_F7_ADDR              0x00100000        + 0x52c
#define D_DDRMC_TMG12_F7_ADDR              0x00100000        + 0x530
#define D_DDRMC_TMG13_F7_ADDR              0x00100000        + 0x534
#define D_DDRMC_TMG14_F7_ADDR              0x00100000        + 0x538
#define D_DDRMC_TMG15_F7_ADDR              0x00100000        + 0x53c
#define D_DDRMC_TMG16_F7_ADDR              0x00100000        + 0x540
#define D_DDRMC_TMG17_F7_ADDR              0x00100000        + 0x544
#define D_DDRMC_TMG18_F7_ADDR              0x00100000        + 0x548
#define D_DDRMC_TMG19_F7_ADDR              0x00100000        + 0x54c
#define D_DDRMC_TMG20_F7_ADDR              0x00100000        + 0x550
#define D_DDRMC_TMG24_F7_ADDR              0x00100000        + 0x560
#define D_DDRMC_TMG25_F7_ADDR              0x00100000        + 0x564
#define D_DDRMC_TMG26_F7_ADDR              0x00100000        + 0x568
#define D_DDRMC_TMG27_F7_ADDR              0x00100000        + 0x56c
#define D_DDRMC_TMG28_F7_ADDR              0x00100000        + 0x570
#define D_DDRMC_TMG29_F7_ADDR              0x00100000        + 0x574
#define D_DDRMC_TMG30_F7_ADDR              0x00100000        + 0x578
#define D_DDRMC_TMG31_F7_ADDR              0x00100000        + 0x57c
#define D_DDRMC_MPU_CFG0_ADDR              0x00100000        + 0x800
#define D_DDRMC_MPU_CFG1_ADDR              0x00100000        + 0x804
#define D_DDRMC_MPU_CFG2_ADDR              0x00100000        + 0x808
#define D_DDRMC_MPU_CFG3_ADDR              0x00100000        + 0x80c
#define D_DDRMC_MPU_CFG4_ADDR              0x00100000        + 0x810
#define D_DDRMC_MPU_CFG5_ADDR              0x00100000        + 0x814
#define D_DDRMC_MPU_CFG6_ADDR              0x00100000        + 0x818
#define D_DDRMC_MPU_CFG7_ADDR              0x00100000        + 0x81c
#define D_DDRMC_MPU_IDMASK_0_ADDR          0x00100000        + 0x820
#define D_DDRMC_MPU_IDMASK_1_ADDR          0x00100000        + 0x824
#define D_DDRMC_MPU_IDMASK_2_ADDR          0x00100000        + 0x828
#define D_DDRMC_MPU_IDMASK_3_ADDR          0x00100000        + 0x82c
#define D_DDRMC_MPU_IDMASK_4_ADDR          0x00100000        + 0x830
#define D_DDRMC_MPU_IDMASK_5_ADDR          0x00100000        + 0x834
#define D_DDRMC_MPU_IDMASK_6_ADDR          0x00100000        + 0x838
#define D_DDRMC_MPU_IDMASK_7_ADDR          0x00100000        + 0x83c
#define D_DDRMC_MPU_IDMASK_8_ADDR          0x00100000        + 0x840
#define D_DDRMC_MPU_IDMASK_9_ADDR          0x00100000        + 0x844
#define D_DDRMC_MPU_IDMASK_10_ADDR         0x00100000        + 0x848
#define D_DDRMC_MPU_IDMASK_11_ADDR         0x00100000        + 0x84c
#define D_DDRMC_MPU_IDMASK_12_ADDR         0x00100000        + 0x850
#define D_DDRMC_MPU_IDMASK_13_ADDR         0x00100000        + 0x854
#define D_DDRMC_MPU_IDMASK_14_ADDR         0x00100000        + 0x858
#define D_DDRMC_MPU_IDMASK_15_ADDR         0x00100000        + 0x85c
#define D_DDRMC_MPU_LRANGE_0_ADDR          0x00100000        + 0x860
#define D_DDRMC_MPU_LRANGE_1_ADDR          0x00100000        + 0x864
#define D_DDRMC_MPU_LRANGE_2_ADDR          0x00100000        + 0x868
#define D_DDRMC_MPU_LRANGE_3_ADDR          0x00100000        + 0x86c
#define D_DDRMC_MPU_LRANGE_4_ADDR          0x00100000        + 0x870
#define D_DDRMC_MPU_LRANGE_5_ADDR          0x00100000        + 0x874
#define D_DDRMC_MPU_LRANGE_6_ADDR          0x00100000        + 0x878
#define D_DDRMC_MPU_LRANGE_7_ADDR          0x00100000        + 0x87c
#define D_DDRMC_MPU_LRANGE_8_ADDR          0x00100000        + 0x880
#define D_DDRMC_MPU_LRANGE_9_ADDR          0x00100000        + 0x884
#define D_DDRMC_MPU_LRANGE_10_ADDR         0x00100000        + 0x888
#define D_DDRMC_MPU_LRANGE_11_ADDR         0x00100000        + 0x88c
#define D_DDRMC_MPU_LRANGE_12_ADDR         0x00100000        + 0x890
#define D_DDRMC_MPU_LRANGE_13_ADDR         0x00100000        + 0x894
#define D_DDRMC_MPU_LRANGE_14_ADDR         0x00100000        + 0x898
#define D_DDRMC_MPU_LRANGE_15_ADDR         0x00100000        + 0x89c
#define D_DDRMC_MPU_HRANGE_0_ADDR          0x00100000        + 0x8a0
#define D_DDRMC_MPU_HRANGE_1_ADDR          0x00100000        + 0x8a4
#define D_DDRMC_MPU_HRANGE_2_ADDR          0x00100000        + 0x8a8
#define D_DDRMC_MPU_HRANGE_3_ADDR          0x00100000        + 0x8ac
#define D_DDRMC_MPU_HRANGE_4_ADDR          0x00100000        + 0x8b0
#define D_DDRMC_MPU_HRANGE_5_ADDR          0x00100000        + 0x8b4
#define D_DDRMC_MPU_HRANGE_6_ADDR          0x00100000        + 0x8b8
#define D_DDRMC_MPU_HRANGE_7_ADDR          0x00100000        + 0x8bc
#define D_DDRMC_MPU_HRANGE_8_ADDR          0x00100000        + 0x8c0
#define D_DDRMC_MPU_HRANGE_9_ADDR          0x00100000        + 0x8c4
#define D_DDRMC_MPU_HRANGE_10_ADDR         0x00100000        + 0x8c8
#define D_DDRMC_MPU_HRANGE_11_ADDR         0x00100000        + 0x8cc
#define D_DDRMC_MPU_HRANGE_12_ADDR         0x00100000        + 0x8d0
#define D_DDRMC_MPU_HRANGE_13_ADDR         0x00100000        + 0x8d4
#define D_DDRMC_MPU_HRANGE_14_ADDR         0x00100000        + 0x8d8
#define D_DDRMC_MPU_HRANGE_15_ADDR         0x00100000        + 0x8dc
#define D_DDRMC_MPU_DUMP_ADDR_0_ADDR       0x00100000        + 0x8e0
#define D_DDRMC_MPU_DUMP_ADDR_1_ADDR       0x00100000        + 0x8e4
#define D_DDRMC_MPU_DUMP_ADDR_H_ADDR       0x00100000        + 0x8f0
#define D_DDRMC_PORT0_PERF0_ADDR           0x00100000        + 0xa00
#define D_DDRMC_PORT0_PERF1_ADDR           0x00100000        + 0xa04
#define D_DDRMC_PORT0_PERF2_ADDR           0x00100000        + 0xa08
#define D_DDRMC_PORT0_PERF4_ADDR           0x00100000        + 0xa10
#define D_DDRMC_PORT0_PERF5_ADDR           0x00100000        + 0xa14
#define D_DDRMC_PORT0_PERF6_ADDR           0x00100000        + 0xa18
#define D_DDRMC_PORT1_PERF0_ADDR           0x00100000        + 0xa20
#define D_DDRMC_PORT1_PERF1_ADDR           0x00100000        + 0xa24
#define D_DDRMC_PORT1_PERF2_ADDR           0x00100000        + 0xa28
#define D_DDRMC_PORT1_PERF4_ADDR           0x00100000        + 0xa30
#define D_DDRMC_PORT1_PERF5_ADDR           0x00100000        + 0xa34
#define D_DDRMC_PORT1_PERF6_ADDR           0x00100000        + 0xa38
#define D_DDRMC_PORT2_PERF0_ADDR           0x00100000        + 0xa40
#define D_DDRMC_PORT2_PERF1_ADDR           0x00100000        + 0xa44
#define D_DDRMC_PORT2_PERF2_ADDR           0x00100000        + 0xa48
#define D_DDRMC_PORT2_PERF4_ADDR           0x00100000        + 0xa50
#define D_DDRMC_PORT2_PERF5_ADDR           0x00100000        + 0xa54
#define D_DDRMC_PORT2_PERF6_ADDR           0x00100000        + 0xa58
#define D_DDRMC_PORT3_PERF0_ADDR           0x00100000        + 0xa60
#define D_DDRMC_PORT3_PERF1_ADDR           0x00100000        + 0xa64
#define D_DDRMC_PORT3_PERF2_ADDR           0x00100000        + 0xa68
#define D_DDRMC_PORT3_PERF4_ADDR           0x00100000        + 0xa70
#define D_DDRMC_PORT3_PERF5_ADDR           0x00100000        + 0xa74
#define D_DDRMC_PORT3_PERF6_ADDR           0x00100000        + 0xa78
#define D_DDRMC_PORT4_PERF0_ADDR           0x00100000        + 0xa80
#define D_DDRMC_PORT4_PERF1_ADDR           0x00100000        + 0xa84
#define D_DDRMC_PORT4_PERF2_ADDR           0x00100000        + 0xa88
#define D_DDRMC_PORT4_PERF4_ADDR           0x00100000        + 0xa90
#define D_DDRMC_PORT4_PERF5_ADDR           0x00100000        + 0xa94
#define D_DDRMC_PORT4_PERF6_ADDR           0x00100000        + 0xa98
#define D_DDRMC_PORT5_PERF0_ADDR           0x00100000        + 0xaa0
#define D_DDRMC_PORT5_PERF1_ADDR           0x00100000        + 0xaa4
#define D_DDRMC_PORT5_PERF2_ADDR           0x00100000        + 0xaa8
#define D_DDRMC_PORT5_PERF4_ADDR           0x00100000        + 0xab0
#define D_DDRMC_PORT5_PERF5_ADDR           0x00100000        + 0xab4
#define D_DDRMC_PORT5_PERF6_ADDR           0x00100000        + 0xab8
#define D_DDRMC_PORT6_PERF0_ADDR           0x00100000        + 0xac0
#define D_DDRMC_PORT6_PERF1_ADDR           0x00100000        + 0xac4
#define D_DDRMC_PORT6_PERF2_ADDR           0x00100000        + 0xac8
#define D_DDRMC_PORT6_PERF4_ADDR           0x00100000        + 0xad0
#define D_DDRMC_PORT6_PERF5_ADDR           0x00100000        + 0xad4
#define D_DDRMC_PORT6_PERF6_ADDR           0x00100000        + 0xad8
#define D_DDRMC_PORT7_PERF0_ADDR           0x00100000        + 0xae0
#define D_DDRMC_PORT7_PERF1_ADDR           0x00100000        + 0xae4
#define D_DDRMC_PORT7_PERF2_ADDR           0x00100000        + 0xae8
#define D_DDRMC_PORT7_PERF4_ADDR           0x00100000        + 0xaf0
#define D_DDRMC_PORT7_PERF5_ADDR           0x00100000        + 0xaf4
#define D_DDRMC_PORT7_PERF6_ADDR           0x00100000        + 0xaf8
#define D_DDRMC_CORE_PERF0_ADDR            0x00100000        + 0xb00
#define D_DDRMC_CORE_PERF1_ADDR            0x00100000        + 0xb04
#define D_DDRMC_CORE_PERF2_ADDR            0x00100000        + 0xb08
#define D_DDRMC_CORE_PERF3_ADDR            0x00100000        + 0xb0c
#define D_DDRMC_CORE_PERF4_ADDR            0x00100000        + 0xb10
#define D_DDRMC_CORE_PERF5_ADDR            0x00100000        + 0xb14
#define D_DDRMC_CORE_PERF6_ADDR            0x00100000        + 0xb18
#define D_DDRMC_ECC_UE_ADDR_H_ADDR         0x00100000        + 0xb1c
#define D_DDRMC_ECC_UE_ADDR_0_ADDR         0x00100000        + 0xb20
#define D_DDRMC_ECC_UE_ADDR_1_ADDR         0x00100000        + 0xb24
#define D_DDRMC_ECC_UE_ADDR_2_ADDR         0x00100000        + 0xb28
#define D_DDRMC_ECC_UE_ADDR_3_ADDR         0x00100000        + 0xb2c
#define D_DDRMC_ECC_UE_ADDR_4_ADDR         0x00100000        + 0xb30
#define D_DDRMC_ECC_UE_ADDR_5_ADDR         0x00100000        + 0xb34
#define D_DDRMC_ECC_UE_ADDR_6_ADDR         0x00100000        + 0xb38
#define D_DDRMC_ECC_UE_ADDR_7_ADDR         0x00100000        + 0xb3c
#define D_DDRMC_BW_HOLDOFF_STS_ADDR        0x00100000        + 0xb40

#endif