<profile>

<section name = "Vivado HLS Report for 'dramModel'" level="0">
<item name = "Date">Wed Oct 14 13:04:51 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">dramModel_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku040-ffva1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">6.40</item>
<item name = "Clock uncertainty (ns)">0.80</item>
<item name = "Estimated clock period (ns)">3.183</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 4, 1, 1, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="memAccess_U0">memAccess, 2, 2, 1, 1, function</column>
<column name="cmdAggregator_U0">cmdAggregator, 1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">0, -, 7, 37</column>
<column name="Instance">114, -, 1107, 286</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">1200, 1920, 484800, 242400</specialColumn>
<specialColumn name="Utilization (%)">9, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="cmdAggregator_U0">cmdAggregator, 0, 0, 46, 76</column>
<column name="memAccess_U0">memAccess, 114, 0, 1061, 210</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="aggregateMemCmd_V_U">0, 7, 37, 16, 21, 336</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="rdCmdIn_V_TDATA">in, 40, axis, rdCmdIn_V, pointer</column>
<column name="rdCmdIn_V_TVALID">in, 1, axis, rdCmdIn_V, pointer</column>
<column name="rdCmdIn_V_TREADY">out, 1, axis, rdCmdIn_V, pointer</column>
<column name="rdDataOut_V_V_TDATA">out, 512, axis, rdDataOut_V_V, pointer</column>
<column name="rdDataOut_V_V_TVALID">out, 1, axis, rdDataOut_V_V, pointer</column>
<column name="rdDataOut_V_V_TREADY">in, 1, axis, rdDataOut_V_V, pointer</column>
<column name="wrCmdIn_V_TDATA">in, 40, axis, wrCmdIn_V, pointer</column>
<column name="wrCmdIn_V_TVALID">in, 1, axis, wrCmdIn_V, pointer</column>
<column name="wrCmdIn_V_TREADY">out, 1, axis, wrCmdIn_V, pointer</column>
<column name="wrDataIn_V_V_TDATA">in, 512, axis, wrDataIn_V_V, pointer</column>
<column name="wrDataIn_V_V_TVALID">in, 1, axis, wrDataIn_V_V, pointer</column>
<column name="wrDataIn_V_V_TREADY">out, 1, axis, wrDataIn_V_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, dramModel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, dramModel, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.18</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="src/otherModules/dramModel/dramModel.cpp:116">call, 3.18, 3.18, -, -, -, -, -, -, -, -, -, memAccess, -</column>
</table>
</item>
</section>
</profile>
