module client(clk, req, ack);
  input clk, ack;
  output reg req;

  parameter NO_REQ = 0;
  parameter REQ = 1;
  parameter HAVE_TOKEN = 2;

  reg [1:0] state;

  wire rand_choice = 1'b0;

  initial req = 0;
  initial state = NO_REQ;

  always @(posedge clk) begin
    case(state)
      NO_REQ:
        if (rand_choice) begin
          req = 1;
          state = REQ;
        end
      REQ:
        if (ack) state = HAVE_TOKEN;
      HAVE_TOKEN:
        if (rand_choice) begin
          req = 0;
          state = NO_REQ;
        end
    endcase
  end
endmodule
