// Seed: 2012137461
module module_0 (
    output uwire id_0,
    output wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6
    , id_14,
    input wand id_7
    , id_15,
    input wire id_8
    , id_16,
    output wor id_9,
    output uwire id_10,
    output wire id_11,
    output tri1 id_12
);
  initial begin
    if (1 && 1) begin
      $display;
    end
  end
  id_17(
      id_14[1'b0], 1, id_7 !=? 1
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    output tri0  id_3
);
  assign id_3 = 1;
  wire id_5;
  module_0(
      id_3, id_3, id_2, id_0, id_0, id_1, id_0, id_0, id_1, id_3, id_3, id_3, id_3
  );
endmodule
