# vsd_training

# Day1


Workflow --> 
  --> Chip modelling to verify the spec vs complier output
  --> soft copy of hardware using Bluespec 
  --> RTL using verilog 
  --
  
\n
