################################################################################
# IO constraints
################################################################################
# sys_clock:0
set_property LOC X [get_ports {sys_clock}]

# sys_reset:1
set_property LOC X [get_ports {sys_reset}]

# mii_clocks:0.tx
set_property LOC X [get_ports {mii_clocks_tx}]

# mii_clocks:0.rx
set_property LOC X [get_ports {mii_clocks_rx}]

# mii:0.rst_n
set_property LOC X [get_ports {mii_rst_n}]

# mii:0.mdio
set_property LOC X [get_ports {mii_mdio}]

# mii:0.mdc
set_property LOC X [get_ports {mii_mdc}]

# mii:0.rx_dv
set_property LOC X [get_ports {mii_rx_dv}]

# mii:0.rx_er
set_property LOC X [get_ports {mii_rx_er}]

# mii:0.rx_data
set_property LOC X [get_ports {mii_rx_data[0]}]

# mii:0.rx_data
set_property LOC X [get_ports {mii_rx_data[1]}]

# mii:0.rx_data
set_property LOC X [get_ports {mii_rx_data[2]}]

# mii:0.rx_data
set_property LOC X [get_ports {mii_rx_data[3]}]

# mii:0.tx_en
set_property LOC X [get_ports {mii_tx_en}]

# mii:0.tx_data
set_property LOC X [get_ports {mii_tx_data[0]}]

# mii:0.tx_data
set_property LOC X [get_ports {mii_tx_data[1]}]

# mii:0.tx_data
set_property LOC X [get_ports {mii_tx_data[2]}]

# mii:0.tx_data
set_property LOC X [get_ports {mii_tx_data[3]}]

# mii:0.col
set_property LOC X [get_ports {mii_col}]

# mii:0.crs
set_property LOC X [get_ports {mii_crs}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[0]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[1]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[2]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[3]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[4]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[5]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[6]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[7]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[8]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[9]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[10]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[11]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[12]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[13]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[14]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[15]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[16]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[17]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[18]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[19]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[20]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[21]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[22]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[23]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[24]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[25]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[26]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[27]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[28]}]

# wishbone:0.adr
set_property LOC X [get_ports {wishbone_adr[29]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[0]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[1]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[2]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[3]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[4]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[5]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[6]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[7]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[8]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[9]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[10]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[11]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[12]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[13]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[14]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[15]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[16]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[17]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[18]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[19]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[20]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[21]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[22]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[23]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[24]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[25]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[26]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[27]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[28]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[29]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[30]}]

# wishbone:0.dat_w
set_property LOC X [get_ports {wishbone_dat_w[31]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[0]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[1]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[2]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[3]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[4]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[5]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[6]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[7]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[8]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[9]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[10]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[11]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[12]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[13]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[14]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[15]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[16]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[17]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[18]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[19]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[20]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[21]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[22]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[23]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[24]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[25]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[26]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[27]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[28]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[29]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[30]}]

# wishbone:0.dat_r
set_property LOC X [get_ports {wishbone_dat_r[31]}]

# wishbone:0.sel
set_property LOC X [get_ports {wishbone_sel[0]}]

# wishbone:0.sel
set_property LOC X [get_ports {wishbone_sel[1]}]

# wishbone:0.sel
set_property LOC X [get_ports {wishbone_sel[2]}]

# wishbone:0.sel
set_property LOC X [get_ports {wishbone_sel[3]}]

# wishbone:0.cyc
set_property LOC X [get_ports {wishbone_cyc}]

# wishbone:0.stb
set_property LOC X [get_ports {wishbone_stb}]

# wishbone:0.ack
set_property LOC X [get_ports {wishbone_ack}]

# wishbone:0.we
set_property LOC X [get_ports {wishbone_we}]

# wishbone:0.cti
set_property LOC X [get_ports {wishbone_cti[0]}]

# wishbone:0.cti
set_property LOC X [get_ports {wishbone_cti[1]}]

# wishbone:0.cti
set_property LOC X [get_ports {wishbone_cti[2]}]

# wishbone:0.bte
set_property LOC X [get_ports {wishbone_bte[0]}]

# wishbone:0.bte
set_property LOC X [get_ports {wishbone_bte[1]}]

# wishbone:0.err
set_property LOC X [get_ports {wishbone_err}]

# interrupt:0
set_property LOC X [get_ports {interrupt}]

################################################################################
# Design constraints
################################################################################

################################################################################
# Clock constraints
################################################################################


create_clock -name eth_rx_clk -period 40.0 [get_nets eth_rx_clk]

create_clock -name eth_tx_clk -period 40.0 [get_nets eth_tx_clk]

################################################################################
# False path constraints
################################################################################


set_false_path -quiet -through [get_nets -hierarchical -filter {mr_ff == TRUE}]

set_false_path -quiet -to [get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]]

set_max_delay 2 -quiet -from [get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]] -to [get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]]

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_rx_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_tx_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets eth_rx_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_tx_clk]] -asynchronous