Return-Path: <devicetree+bounces-321290-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id fgo0BlzJS2r+aAEAu9opvQ
	(envelope-from <devicetree+bounces-321290-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Mon, 06 Jul 2026 17:27:24 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])
	by mail.lfdr.de (Postfix) with ESMTPS id 8A40C712931
	for <lists+devicetree@lfdr.de>; Mon, 06 Jul 2026 17:27:23 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=gmail.com header.s=20251104 header.b=rgUMNXJb;
	dmarc=pass (policy=none) header.from=gmail.com;
	spf=pass (mail.lfdr.de: domain of "devicetree+bounces-321290-lists+devicetree=lfdr.de@vger.kernel.org" designates 172.105.105.114 as permitted sender) smtp.mailfrom="devicetree+bounces-321290-lists+devicetree=lfdr.de@vger.kernel.org";
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=2")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 19EB63030F75
	for <lists+devicetree@lfdr.de>; Mon,  6 Jul 2026 14:48:01 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 97A993988FF;
	Mon,  6 Jul 2026 14:47:58 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from mail-yx1-f46.google.com (mail-yx1-f46.google.com [74.125.224.46])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0777337E304
	for <devicetree@vger.kernel.org>; Mon,  6 Jul 2026 14:47:56 +0000 (UTC)
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1783349278; cv=pass; b=VmD85VdiL/ny+eW2jYBqy/BgJyRizbgizxrua1uhE0Vvl3QwVM7tWMzIe0a7o6Q2z8p/ZXqEhjyZmriuh+LtfXDz4xNAhISh6T6A2bGSoUzfXicrLJFrHmWSuG27jZpfM8y8bGEdvH0ruzkd+7+sbxs7MF+xoExQdOY/lq2HGgU=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1783349278; c=relaxed/simple;
	bh=z1WMhYROfcnlWkez5XhXfycvYHmg/c2mKR5LYrEvaX0=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=VKgolqJdiELh4KuLsf51NbU0lch3l09ydiDGY3WsfihfylU0QAxX8B6LbUJ+gUBTWmGePPMzKGKLqLlOZo0BrIkcRwZkY+2pIqiXSe3nRTvlW40OMNWfgeAZdnPoWMZTusgwuNucXEuCN6m/wKwlmF006tp9rDz5f37/ACahOw0=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=rgUMNXJb; arc=pass smtp.client-ip=74.125.224.46
Received: by mail-yx1-f46.google.com with SMTP id 956f58d0204a3-664d7863920so2336775d50.0
        for <devicetree@vger.kernel.org>; Mon, 06 Jul 2026 07:47:56 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1783349276; cv=none;
        d=google.com; s=arc-20260327;
        b=eufmDce0PtzNJavVsNusmsFxKdd/g8yNzukf0lPSjj1+wk113Cko/83BFFQKIn2lpW
         OYZYF+YIlk4KKVRdhWvtgYmb8tcAzOJAilmcR5y5uSCSvLmKuoihyH4gdj0Ujf9Ipjc4
         tJOxDunaifl9L+R131CGIx9bWPoBi7epoiMvxR07l/PuEHDvdGyFwvy5CT9+f+/Mrk2t
         ztxwmSdlWpBsnLu4sdoEqgHL3LvOEHqx9gQS7Zm31OfuACOdE/MErFh3tfsXHjdkQLvo
         GIgAW5AktVkHPWbRNMf+Zm/TZ6odbHGAkiJHwJXAmGJropknuNpusFM1oGPpD/aK/N3M
         gacg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20260327;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=p5nnj/UGt/6jwYg2fLgCm/eVqC9qp6a8hp/dGZkv014=;
        fh=geRSz+xUGc6DYAm/XGfhaJG0SwJVRZ9wzrslyeosILM=;
        b=q6mC2bJm5m0/LR7EDgWWGUKuwHlAvugkEYaKdqJ8bxPkr0orQzRIBxEkHSISHmI5bW
         0/jhAtg31p5utPSjtVZzTkztn9/IeUw6MPi5YKMSaq2q9LG6+T6dmAeAiyZ5N1Z/EajN
         A5lmALEY33aPwz6Xs+6QzCDtiCVb3jwP1ezyIhtHhI1Z4b4UY3Q/ZzVFQtjwAdlw4SYF
         Z2lgAUEoXs1tlTebTKF+dQ/QYKIS30Bhr8rT6WmK6uqPRWWc12C4x1M92rDdcgGtqdbD
         wiwy9E+I/Y9l7ZKSzJuq8DUT96gfhsQtvs3UBS+u7eLBEGxYR0cU9Q3ZRWtCG6MJ1h/Y
         K4ag==;
        darn=vger.kernel.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20251104; t=1783349276; x=1783954076; darn=vger.kernel.org;
        h=content-transfer-encoding:content-type:cc:to:subject:message-id
         :date:from:in-reply-to:references:mime-version:from:to:cc:subject
         :date:message-id:reply-to:content-type;
        bh=p5nnj/UGt/6jwYg2fLgCm/eVqC9qp6a8hp/dGZkv014=;
        b=rgUMNXJbtlXwBKBtJTWUmMtPbUQoz0hOEcQ5d2QfKC5PE5X8vL4fxqTJf5tnsIes78
         OXkoJhWgbCWczLJhcAJnEH0AhQ5WEEUEIgZYIIPH8vRWG9/OJEig3rjVDB1lHgnJ2eo3
         jMwQ6kp8AWFu0r/8tYLmFjYb3Hm+L4IL7+0kBok23MoVXgJLqB5wTcQtWV3OsGcDLfQH
         cip1IQTeIBga7ShNWIqeV+rtAKd6q/vL9kFhMt3W3k9FmutB69PLA5O0g2fV9HsauYel
         J8J98JWLdu/24E81mcbVCs/WXPvlGKnolBMmqVTR82+AHaqyNboSgjk+snbabdvGTJap
         hqhQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1783349276; x=1783954076;
        h=content-transfer-encoding:content-type:cc:to:subject:message-id
         :date:from:in-reply-to:references:mime-version:x-gm-gg
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to
         :content-type;
        bh=p5nnj/UGt/6jwYg2fLgCm/eVqC9qp6a8hp/dGZkv014=;
        b=lbL2k/X1Ix2BsPXa+Y9A/qPJtuJOJJm9YWOxN9tqfMnK0XdtpzZhY5zA80EQDnuood
         KdqPKzsPwJuniwZtfz4FFXft2m0/wLKejgQWmS6LjEPbveymO/nqOSwQ7mn9fTumwS+Q
         wPEXoeOZoqfj1Bhacz1d7Mw8fX01tqpxM0g3ctKTYTIyNEFeofjTcUrbTfeW7oTBZ2MR
         ppBAOujmjoyxbmBva4RpxIi42btKeg3aFibJei6fksUnT+hd+W+fY5l8Q0O9CenHR1Hr
         lyGRhuGZmUPe1uy+YDcVjItPZXwa9FJ1fWkyOz0o0xqL3em5YMhk7REurXbl1XUeudKS
         f+rg==
X-Forwarded-Encrypted: i=1; AHgh+RrbMxU3XCofHw3Bc81ehiSToZ4VMnbw3MLc13OjzNGG9z4BMKTuKWkZ3AgpeG3V/I2lEt0QssoIVUHB@vger.kernel.org
X-Gm-Message-State: AOJu0Yxz+sqD2xLEu69/J0Ciu4bZyuz0dwTbKNONiNO9ovsvT/pHNjbG
	77lp+1xAcHK+ldaW+TedQEPF68NFykAZCyLBWC84R1vAS+xkCiBHaGp2KqYzH0ympJBgnmcvI7m
	uPQOeycNQsnde0RZM3T5SZ8QvUEHONmivUA==
X-Gm-Gg: AfdE7cnjqCF3saQjhAyiTdHbavEskg2kibqitVOYdXhtuzIfD2yABYsHlccJ850Q/Of
	DdNawL2a0bGJSE4fgyLUBHsQTmoMH9i14fpAUDdXYbcdAztte0QFcr49H4wEIRY/Jb+IEBGLj6m
	TYwXUpwV7cmUcLlAk0VhYLqmgY9dZkk5EggRH/MPPXvPQ4oSRj8MaF3FtbwfGFMgEluFb/+kfM0
	DmHB7tyfEIcy9XpXr1kOYLlwc9hlkKi6KJgkRAewadCPbMaAp1d/mVeio27TfK6xyF/cTiEFQ==
X-Received: by 2002:a05:690e:14cc:b0:664:d162:6b79 with SMTP id
 956f58d0204a3-6677fd1eed7mr679747d50.77.1783349276001; Mon, 06 Jul 2026
 07:47:56 -0700 (PDT)
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20260705140100.1543486-1-tmaimon77@gmail.com> <20260705140100.1543486-4-tmaimon77@gmail.com>
 <20260705141048.75C5D1F000E9@smtp.kernel.org>
In-Reply-To: <20260705141048.75C5D1F000E9@smtp.kernel.org>
From: Tomer Maimon <tmaimon77@gmail.com>
Date: Mon, 6 Jul 2026 17:47:45 +0300
X-Gm-Features: AVVi8CdXTk1bIQEOW3h9KTSW1KJWWjzHAZ_jfS41xGm8rGDEHzBzwdiWBU9odgY
Message-ID: <CAP6Zq1i_n7OSPJDBxKfcJnDutFC2B1jmGdFJ0M_F+rv7SOGNrw@mail.gmail.com>
Subject: Re: [PATCH v3 3/3] watchdog: npcm: add bootstatus support
To: sashiko-reviews@lists.linux.dev
Cc: conor+dt@kernel.org, devicetree@vger.kernel.org, robh@kernel.org, 
	linux-watchdog@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-2.16 / 15.00];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=2];
	DMARC_POLICY_ALLOW(-0.50)[gmail.com,none];
	R_SPF_ALLOW(-0.20)[+ip4:172.105.105.114:c];
	R_DKIM_ALLOW(-0.20)[gmail.com:s=20251104];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	TAGGED_FROM(0.00)[bounces-321290-lists,devicetree=lfdr.de];
	RCVD_COUNT_THREE(0.00)[4];
	FROM_HAS_DN(0.00)[];
	FORGED_SENDER(0.00)[tmaimon77@gmail.com,devicetree@vger.kernel.org];
	FREEMAIL_FROM(0.00)[gmail.com];
	FORGED_RECIPIENTS(0.00)[m:sashiko-reviews@lists.linux.dev,m:conor+dt@kernel.org,m:devicetree@vger.kernel.org,m:robh@kernel.org,m:linux-watchdog@vger.kernel.org,m:conor@kernel.org,s:lists@lfdr.de];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORWARDED(0.00)[lists@lfdr.de];
	DKIM_TRACE(0.00)[gmail.com:+];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	RCPT_COUNT_FIVE(0.00)[5];
	FORGED_SENDER_FORWARDING(0.00)[];
	TO_DN_NONE(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[tmaimon77@gmail.com,devicetree@vger.kernel.org];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	ALIAS_RESOLVED(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	MISSING_XM_UA(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.105.96.0/20, country:SG];
	DBL_BLOCKED_OPENRESOLVER(0.00)[mail.gmail.com:mid,tor.lore.kernel.org:helo,tor.lore.kernel.org:rdns,sashiko.dev:url,vger.kernel.org:from_smtp]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: 8A40C712931

Hi,

On Sun, 5 Jul 2026 at 17:10, <sashiko-bot@kernel.org> wrote:
>
> Thank you for your contribution! Sashiko AI review found 4 potential issu=
e(s) to consider:
>
> New issues:
> - [High] Non-atomic read-modify-write on shared syscon registers corrupts=
 concurrent updates or incorrectly clears W1C bits.
Not needed, only the WD using this register.
> - [High] The driver hijacks standardized watchdog bootstatus flags to rep=
ort unrelated SoC reset reasons.
Approved by the maintainer.
> - [Low] The driver hardcodes physical MMIO base addresses to identify dri=
ver instances.
>
> Pre-existing issues:
> - [High] The driver leaks a clock enable reference on every timeout chang=
e and fails to clean up on probe errors.
> --
>
> commit 3d82c9ef067a4770a83258e13cbb0ed566d4998b
> Author: Tomer Maimon <tmaimon77@gmail.com>
>
> watchdog: npcm: add bootstatus support
>
> The NPCM750 uses RESSR and the NPCM845 uses INTCR2 to latch reset indicat=
ions.
> Read those bits during probe and map them into watchdog bootstatus flags.=
 For
> NPCM845, cache the sampled INTCR2 state in SCRPAD10 after the reset statu=
s
> bits are cleared.
>
> > diff --git a/drivers/watchdog/npcm_wdt.c b/drivers/watchdog/npcm_wdt.c
> > index e62ea054bc618..82ff3956dcf21 100644
> > --- a/drivers/watchdog/npcm_wdt.c
> > +++ b/drivers/watchdog/npcm_wdt.c
>
> [ ... ]
>
> > +static const struct npcm_wdt_rst_map npcm750_rst_map[] =3D {
> > +     { 0xf000801c, NPCM_WD0RST },
> > +     { 0xf000901c, NPCM_WD1RST },
> > +     { 0xf000a01c, NPCM_WD2RST },
> > +};
>
> [Severity: Low]
> Does this code hardcode physical MMIO base addresses to identify driver
> instances?
It is hardcoded.
>
> Matching the resource start address against hardcoded values in
> npcm_get_reset_status() can be brittle if the memory map changes in futur=
e
> SoC revisions or alternative device tree mappings. Is there a way to use
> device tree aliases or instance IDs to identify the hardware block instea=
d?
>
> > +
> > +static const struct npcm_wdt_status_map npcm750_status_map[] =3D {
> > +     { NPCM_PORST, WDIOF_OVERHEAT },
> > +     { NPCM_CORST, WDIOF_FANFAULT },
> > +     { NPCM_SWR1RST, WDIOF_EXTERN1 },
> > +     { NPCM_SWR2RST, WDIOF_EXTERN2 },
> > +     { NPCM_SWR3RST, WDIOF_POWERUNDER },
> > +     { NPCM_SWR4RST, WDIOF_POWEROVER },
> > +};
>
> [Severity: High]
> Does this mapping hijack standardized watchdog bootstatus flags to report
> unrelated SoC reset reasons?
>
> Translating NPCM SoC-specific reset reasons into standard UAPI flags migh=
t
> cause issues in userspace. For example, WDIOF_OVERHEAT and WDIOF_FANFAULT
> are strictly defined in the UAPI to indicate thermal overheating and fan
> failures.
>
> Could system monitoring tools misinterpret a normal cold boot (NPCM_CORST=
)
> as a severe hardware failure and trigger unintended alerts or shutdowns?
>
> [ ... ]
>
> > +static void npcm_get_reset_status(struct npcm_wdt *wdt, struct device =
*dev,
> > +                               const struct npcm_wdt_data *data,
> > +                               resource_size_t start)
> > +{
>
> [ ... ]
>
> > +     if (of_device_is_compatible(dev->of_node, "nuvoton,npcm845-wdt"))=
 {
> > +             ret =3D regmap_read(gcr_regmap, NPCM_INTCR2_OFFSET, &rstv=
al);
> > +             if (ret) {
> > +                     dev_warn(dev, "Failed to read INTCR2 reset status=
: %d\n",
> > +                              ret);
> > +                     return;
> > +             }
> > +
> > +             if (rstval & NPCM_RST) {
> > +                     ret =3D regmap_write(gcr_regmap, NPCM_INTCR2_OFFS=
ET,
> > +                                        rstval & ~NPCM_RST);
>
> [Severity: High]
> Can this non-atomic read-modify-write sequence on the shared syscon
> register corrupt concurrent updates?
>
> If INTCR2 (and RESSR below) are standard read-write registers, this
> sequence could silently overwrite modifications made by other drivers
> sharing the syscon.
>
> Alternatively, if these are Write-1-to-Clear (W1C) registers, writing
> rstval & ~NPCM_RST will write 1s to all other active status bits,
> inadvertently clearing them, while writing 0 to the watchdog bits,
> failing to clear the intended reset flags.
>
> Would it be safer to use regmap_update_bits() for atomic updates, or if
> W1C, write only the target bits without a read-modify-write?
>
> [ ... ]
>
> > @@ -220,6 +430,8 @@ static int npcm_wdt_probe(struct platform_device *p=
dev)
> >       /* Ensure timeout is able to be represented by the hardware */
> >       npcm_wdt_set_timeout(&wdt->wdd, wdt->wdd.timeout);
> >
> > +     npcm_get_reset_status(wdt, dev, data, start);
> > +
> >       if (npcm_is_running(&wdt->wdd)) {
> >               /* Restart with the default or device-tree specified time=
out */
> >               npcm_wdt_start(&wdt->wdd);
> >               set_bit(WDOG_HW_RUNNING, &wdt->wdd.status);
> >       }
> >
> >       ret =3D devm_request_irq(dev, irq, npcm_wdt_interrupt, 0, "watchd=
og",
> >                              wdt);
> >       if (ret)
> >               return ret;
>
> [Severity: High]
> This is a pre-existing issue, but does this code leak a clock enable
> reference?
>
> In npcm_wdt_probe(), if the hardware is running, npcm_wdt_start() is call=
ed:
>
> npcm_wdt_start()
>     clk_prepare_enable(wdt->clk);
>
> If subsequent probe steps fail (e.g., devm_request_irq() returns an error=
),
> probe returns without unwinding the clock enable.
>
> Additionally, npcm_wdt_set_timeout() calls npcm_wdt_start() when the watc=
hdog
> is active. Since there is no matching disable on timeout change, every
> WDIOC_SETTIMEOUT ioctl increments the clock's refcount. This prevents
> the clock from ever being disabled when the watchdog is stopped, leading
> to a resource leak.
>
> --
> Sashiko AI review =C2=B7 https://sashiko.dev/#/patchset/20260705140100.15=
43486-1-tmaimon77@gmail.com?part=3D3

Thanks,

Tomer

