{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 16:35:56 2019 " "Info: Processing started: Thu Mar 28 16:35:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off final_one_adc -c final_one_adc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off final_one_adc -c final_one_adc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/project/final_one_adc/Block1.bdf" { { 112 -24 144 128 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "final_one_adc:inst\|m\[2\] " "Info: Detected ripple clock \"final_one_adc:inst\|m\[2\]\" as buffer" {  } { { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 16 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "final_one_adc:inst\|m\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register final_one_adc:inst\|store1\[128\]\[0\] register final_one_adc:inst\|TxD_data\[0\] 73.78 MHz 13.554 ns Internal " "Info: Clock \"clk\" has Internal fmax of 73.78 MHz between source register \"final_one_adc:inst\|store1\[128\]\[0\]\" and destination register \"final_one_adc:inst\|TxD_data\[0\]\" (period= 13.554 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.084 ns + Longest register register " "Info: + Longest register to register delay is 11.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final_one_adc:inst\|store1\[128\]\[0\] 1 REG LCFF_X24_Y15_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y15_N21; Fanout = 1; REG Node = 'final_one_adc:inst\|store1\[128\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_one_adc:inst|store1[128][0] } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.178 ns) 1.044 ns final_one_adc:inst\|TxD_data~94 2 COMB LCCOMB_X20_Y15_N8 1 " "Info: 2: + IC(0.866 ns) + CELL(0.178 ns) = 1.044 ns; Loc. = LCCOMB_X20_Y15_N8; Fanout = 1; COMB Node = 'final_one_adc:inst\|TxD_data~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { final_one_adc:inst|store1[128][0] final_one_adc:inst|TxD_data~94 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.178 ns) 1.799 ns final_one_adc:inst\|TxD_data~95 3 COMB LCCOMB_X20_Y15_N18 1 " "Info: 3: + IC(0.577 ns) + CELL(0.178 ns) = 1.799 ns; Loc. = LCCOMB_X20_Y15_N18; Fanout = 1; COMB Node = 'final_one_adc:inst\|TxD_data~95'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { final_one_adc:inst|TxD_data~94 final_one_adc:inst|TxD_data~95 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.178 ns) 2.869 ns final_one_adc:inst\|TxD_data~96 4 COMB LCCOMB_X19_Y12_N20 1 " "Info: 4: + IC(0.892 ns) + CELL(0.178 ns) = 2.869 ns; Loc. = LCCOMB_X19_Y12_N20; Fanout = 1; COMB Node = 'final_one_adc:inst\|TxD_data~96'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { final_one_adc:inst|TxD_data~95 final_one_adc:inst|TxD_data~96 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.178 ns) 3.578 ns final_one_adc:inst\|TxD_data~97 5 COMB LCCOMB_X19_Y12_N30 1 " "Info: 5: + IC(0.531 ns) + CELL(0.178 ns) = 3.578 ns; Loc. = LCCOMB_X19_Y12_N30; Fanout = 1; COMB Node = 'final_one_adc:inst\|TxD_data~97'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { final_one_adc:inst|TxD_data~96 final_one_adc:inst|TxD_data~97 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.178 ns) 4.855 ns final_one_adc:inst\|TxD_data~98 6 COMB LCCOMB_X26_Y12_N28 1 " "Info: 6: + IC(1.099 ns) + CELL(0.178 ns) = 4.855 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 1; COMB Node = 'final_one_adc:inst\|TxD_data~98'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { final_one_adc:inst|TxD_data~97 final_one_adc:inst|TxD_data~98 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 5.329 ns final_one_adc:inst\|TxD_data~101 7 COMB LCCOMB_X26_Y12_N2 1 " "Info: 7: + IC(0.296 ns) + CELL(0.178 ns) = 5.329 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 1; COMB Node = 'final_one_adc:inst\|TxD_data~101'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { final_one_adc:inst|TxD_data~98 final_one_adc:inst|TxD_data~101 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.521 ns) 6.151 ns final_one_adc:inst\|TxD_data~102 8 COMB LCCOMB_X26_Y12_N22 1 " "Info: 8: + IC(0.301 ns) + CELL(0.521 ns) = 6.151 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 1; COMB Node = 'final_one_adc:inst\|TxD_data~102'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { final_one_adc:inst|TxD_data~101 final_one_adc:inst|TxD_data~102 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 6.622 ns final_one_adc:inst\|TxD_data~111 9 COMB LCCOMB_X26_Y12_N24 1 " "Info: 9: + IC(0.293 ns) + CELL(0.178 ns) = 6.622 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 1; COMB Node = 'final_one_adc:inst\|TxD_data~111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { final_one_adc:inst|TxD_data~102 final_one_adc:inst|TxD_data~111 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 7.240 ns final_one_adc:inst\|TxD_data~114 10 COMB LCCOMB_X26_Y12_N18 1 " "Info: 10: + IC(0.296 ns) + CELL(0.322 ns) = 7.240 ns; Loc. = LCCOMB_X26_Y12_N18; Fanout = 1; COMB Node = 'final_one_adc:inst\|TxD_data~114'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { final_one_adc:inst|TxD_data~111 final_one_adc:inst|TxD_data~114 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 7.715 ns final_one_adc:inst\|TxD_data~141 11 COMB LCCOMB_X26_Y12_N0 1 " "Info: 11: + IC(0.297 ns) + CELL(0.178 ns) = 7.715 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 1; COMB Node = 'final_one_adc:inst\|TxD_data~141'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { final_one_adc:inst|TxD_data~114 final_one_adc:inst|TxD_data~141 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.178 ns) 8.735 ns final_one_adc:inst\|TxD_data~142 12 COMB LCCOMB_X25_Y13_N4 1 " "Info: 12: + IC(0.842 ns) + CELL(0.178 ns) = 8.735 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 1; COMB Node = 'final_one_adc:inst\|TxD_data~142'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { final_one_adc:inst|TxD_data~141 final_one_adc:inst|TxD_data~142 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.322 ns) 9.629 ns final_one_adc:inst\|TxD_data~209 13 COMB LCCOMB_X26_Y13_N22 1 " "Info: 13: + IC(0.572 ns) + CELL(0.322 ns) = 9.629 ns; Loc. = LCCOMB_X26_Y13_N22; Fanout = 1; COMB Node = 'final_one_adc:inst\|TxD_data~209'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { final_one_adc:inst|TxD_data~142 final_one_adc:inst|TxD_data~209 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 10.103 ns final_one_adc:inst\|TxD_shift\[0\]~0 14 COMB LCCOMB_X26_Y13_N8 2 " "Info: 14: + IC(0.296 ns) + CELL(0.178 ns) = 10.103 ns; Loc. = LCCOMB_X26_Y13_N8; Fanout = 2; COMB Node = 'final_one_adc:inst\|TxD_shift\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { final_one_adc:inst|TxD_data~209 final_one_adc:inst|TxD_shift[0]~0 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.413 ns) 11.084 ns final_one_adc:inst\|TxD_data\[0\] 15 REG LCFF_X25_Y13_N5 1 " "Info: 15: + IC(0.568 ns) + CELL(0.413 ns) = 11.084 ns; Loc. = LCFF_X25_Y13_N5; Fanout = 1; REG Node = 'final_one_adc:inst\|TxD_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { final_one_adc:inst|TxD_shift[0]~0 final_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.358 ns ( 30.30 % ) " "Info: Total cell delay = 3.358 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.726 ns ( 69.70 % ) " "Info: Total interconnect delay = 7.726 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.084 ns" { final_one_adc:inst|store1[128][0] final_one_adc:inst|TxD_data~94 final_one_adc:inst|TxD_data~95 final_one_adc:inst|TxD_data~96 final_one_adc:inst|TxD_data~97 final_one_adc:inst|TxD_data~98 final_one_adc:inst|TxD_data~101 final_one_adc:inst|TxD_data~102 final_one_adc:inst|TxD_data~111 final_one_adc:inst|TxD_data~114 final_one_adc:inst|TxD_data~141 final_one_adc:inst|TxD_data~142 final_one_adc:inst|TxD_data~209 final_one_adc:inst|TxD_shift[0]~0 final_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.084 ns" { final_one_adc:inst|store1[128][0] {} final_one_adc:inst|TxD_data~94 {} final_one_adc:inst|TxD_data~95 {} final_one_adc:inst|TxD_data~96 {} final_one_adc:inst|TxD_data~97 {} final_one_adc:inst|TxD_data~98 {} final_one_adc:inst|TxD_data~101 {} final_one_adc:inst|TxD_data~102 {} final_one_adc:inst|TxD_data~111 {} final_one_adc:inst|TxD_data~114 {} final_one_adc:inst|TxD_data~141 {} final_one_adc:inst|TxD_data~142 {} final_one_adc:inst|TxD_data~209 {} final_one_adc:inst|TxD_shift[0]~0 {} final_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.866ns 0.577ns 0.892ns 0.531ns 1.099ns 0.296ns 0.301ns 0.293ns 0.296ns 0.297ns 0.842ns 0.572ns 0.296ns 0.568ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.521ns 0.178ns 0.322ns 0.178ns 0.178ns 0.322ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.231 ns - Smallest " "Info: - Smallest clock skew is -2.231 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.837 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/project/final_one_adc/Block1.bdf" { { 112 -24 144 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 124 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 124; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/project/final_one_adc/Block1.bdf" { { 112 -24 144 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.837 ns final_one_adc:inst\|TxD_data\[0\] 3 REG LCFF_X25_Y13_N5 1 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.837 ns; Loc. = LCFF_X25_Y13_N5; Fanout = 1; REG Node = 'final_one_adc:inst\|TxD_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl final_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.68 % ) " "Info: Total cell delay = 1.608 ns ( 56.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.32 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clk clk~clkctrl final_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clk {} clk~combout {} clk~clkctrl {} final_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.068 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/project/final_one_adc/Block1.bdf" { { 112 -24 144 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.621 ns final_one_adc:inst\|m\[2\] 2 REG LCFF_X24_Y26_N5 3 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.621 ns; Loc. = LCFF_X24_Y26_N5; Fanout = 3; REG Node = 'final_one_adc:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk final_one_adc:inst|m[2] } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.479 ns final_one_adc:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G9 2159 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.479 ns; Loc. = CLKCTRL_G9; Fanout = 2159; COMB Node = 'final_one_adc:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 5.068 ns final_one_adc:inst\|store1\[128\]\[0\] 4 REG LCFF_X24_Y15_N21 1 " "Info: 4: + IC(0.987 ns) + CELL(0.602 ns) = 5.068 ns; Loc. = LCFF_X24_Y15_N21; Fanout = 1; REG Node = 'final_one_adc:inst\|store1\[128\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|store1[128][0] } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 49.07 % ) " "Info: Total cell delay = 2.487 ns ( 49.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.581 ns ( 50.93 % ) " "Info: Total interconnect delay = 2.581 ns ( 50.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.068 ns" { clk final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|store1[128][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.068 ns" { clk {} clk~combout {} final_one_adc:inst|m[2] {} final_one_adc:inst|m[2]~clkctrl {} final_one_adc:inst|store1[128][0] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.987ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clk clk~clkctrl final_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clk {} clk~combout {} clk~clkctrl {} final_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.068 ns" { clk final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|store1[128][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.068 ns" { clk {} clk~combout {} final_one_adc:inst|m[2] {} final_one_adc:inst|m[2]~clkctrl {} final_one_adc:inst|store1[128][0] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.987ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 160 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 188 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.084 ns" { final_one_adc:inst|store1[128][0] final_one_adc:inst|TxD_data~94 final_one_adc:inst|TxD_data~95 final_one_adc:inst|TxD_data~96 final_one_adc:inst|TxD_data~97 final_one_adc:inst|TxD_data~98 final_one_adc:inst|TxD_data~101 final_one_adc:inst|TxD_data~102 final_one_adc:inst|TxD_data~111 final_one_adc:inst|TxD_data~114 final_one_adc:inst|TxD_data~141 final_one_adc:inst|TxD_data~142 final_one_adc:inst|TxD_data~209 final_one_adc:inst|TxD_shift[0]~0 final_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.084 ns" { final_one_adc:inst|store1[128][0] {} final_one_adc:inst|TxD_data~94 {} final_one_adc:inst|TxD_data~95 {} final_one_adc:inst|TxD_data~96 {} final_one_adc:inst|TxD_data~97 {} final_one_adc:inst|TxD_data~98 {} final_one_adc:inst|TxD_data~101 {} final_one_adc:inst|TxD_data~102 {} final_one_adc:inst|TxD_data~111 {} final_one_adc:inst|TxD_data~114 {} final_one_adc:inst|TxD_data~141 {} final_one_adc:inst|TxD_data~142 {} final_one_adc:inst|TxD_data~209 {} final_one_adc:inst|TxD_shift[0]~0 {} final_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.866ns 0.577ns 0.892ns 0.531ns 1.099ns 0.296ns 0.301ns 0.293ns 0.296ns 0.297ns 0.842ns 0.572ns 0.296ns 0.568ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.521ns 0.178ns 0.322ns 0.178ns 0.178ns 0.322ns 0.178ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { clk clk~clkctrl final_one_adc:inst|TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { clk {} clk~combout {} clk~clkctrl {} final_one_adc:inst|TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.068 ns" { clk final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|store1[128][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.068 ns" { clk {} clk~combout {} final_one_adc:inst|m[2] {} final_one_adc:inst|m[2]~clkctrl {} final_one_adc:inst|store1[128][0] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.987ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "final_one_adc:inst\|memory1\[8\] MISO clk 2.767 ns register " "Info: tsu for register \"final_one_adc:inst\|memory1\[8\]\" (data pin = \"MISO\", clock pin = \"clk\") is 2.767 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.866 ns + Longest pin register " "Info: + Longest pin to register delay is 7.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 10; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/project/final_one_adc/Block1.bdf" { { 128 0 168 144 "MISO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.729 ns) + CELL(0.178 ns) 7.770 ns final_one_adc:inst\|memory1\[8\]~0 2 COMB LCCOMB_X20_Y17_N24 1 " "Info: 2: + IC(6.729 ns) + CELL(0.178 ns) = 7.770 ns; Loc. = LCCOMB_X20_Y17_N24; Fanout = 1; COMB Node = 'final_one_adc:inst\|memory1\[8\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { MISO final_one_adc:inst|memory1[8]~0 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.866 ns final_one_adc:inst\|memory1\[8\] 3 REG LCFF_X20_Y17_N25 201 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.866 ns; Loc. = LCFF_X20_Y17_N25; Fanout = 201; REG Node = 'final_one_adc:inst\|memory1\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { final_one_adc:inst|memory1[8]~0 final_one_adc:inst|memory1[8] } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 14.45 % ) " "Info: Total cell delay = 1.137 ns ( 14.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.729 ns ( 85.55 % ) " "Info: Total interconnect delay = 6.729 ns ( 85.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.866 ns" { MISO final_one_adc:inst|memory1[8]~0 final_one_adc:inst|memory1[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.866 ns" { MISO {} MISO~combout {} final_one_adc:inst|memory1[8]~0 {} final_one_adc:inst|memory1[8] {} } { 0.000ns 0.000ns 6.729ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 160 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.061 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/project/final_one_adc/Block1.bdf" { { 112 -24 144 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.621 ns final_one_adc:inst\|m\[2\] 2 REG LCFF_X24_Y26_N5 3 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.621 ns; Loc. = LCFF_X24_Y26_N5; Fanout = 3; REG Node = 'final_one_adc:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk final_one_adc:inst|m[2] } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.479 ns final_one_adc:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G9 2159 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.479 ns; Loc. = CLKCTRL_G9; Fanout = 2159; COMB Node = 'final_one_adc:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 5.061 ns final_one_adc:inst\|memory1\[8\] 4 REG LCFF_X20_Y17_N25 201 " "Info: 4: + IC(0.980 ns) + CELL(0.602 ns) = 5.061 ns; Loc. = LCFF_X20_Y17_N25; Fanout = 201; REG Node = 'final_one_adc:inst\|memory1\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|memory1[8] } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 49.14 % ) " "Info: Total cell delay = 2.487 ns ( 49.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.574 ns ( 50.86 % ) " "Info: Total interconnect delay = 2.574 ns ( 50.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.061 ns" { clk final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|memory1[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.061 ns" { clk {} clk~combout {} final_one_adc:inst|m[2] {} final_one_adc:inst|m[2]~clkctrl {} final_one_adc:inst|memory1[8] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.980ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.866 ns" { MISO final_one_adc:inst|memory1[8]~0 final_one_adc:inst|memory1[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.866 ns" { MISO {} MISO~combout {} final_one_adc:inst|memory1[8]~0 {} final_one_adc:inst|memory1[8] {} } { 0.000ns 0.000ns 6.729ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.061 ns" { clk final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|memory1[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.061 ns" { clk {} clk~combout {} final_one_adc:inst|m[2] {} final_one_adc:inst|m[2]~clkctrl {} final_one_adc:inst|memory1[8] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.980ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk MOSI final_one_adc:inst\|MOSI 11.048 ns register " "Info: tco from clock \"clk\" to destination pin \"MOSI\" through register \"final_one_adc:inst\|MOSI\" is 11.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.070 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/project/final_one_adc/Block1.bdf" { { 112 -24 144 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.621 ns final_one_adc:inst\|m\[2\] 2 REG LCFF_X24_Y26_N5 3 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.621 ns; Loc. = LCFF_X24_Y26_N5; Fanout = 3; REG Node = 'final_one_adc:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk final_one_adc:inst|m[2] } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.479 ns final_one_adc:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G9 2159 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.479 ns; Loc. = CLKCTRL_G9; Fanout = 2159; COMB Node = 'final_one_adc:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 5.070 ns final_one_adc:inst\|MOSI 4 REG LCFF_X13_Y14_N1 1 " "Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 5.070 ns; Loc. = LCFF_X13_Y14_N1; Fanout = 1; REG Node = 'final_one_adc:inst\|MOSI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|MOSI } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 49.05 % ) " "Info: Total cell delay = 2.487 ns ( 49.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.583 ns ( 50.95 % ) " "Info: Total interconnect delay = 2.583 ns ( 50.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { clk final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|MOSI } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { clk {} clk~combout {} final_one_adc:inst|m[2] {} final_one_adc:inst|m[2]~clkctrl {} final_one_adc:inst|MOSI {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.989ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.701 ns + Longest register pin " "Info: + Longest register to pin delay is 5.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final_one_adc:inst\|MOSI 1 REG LCFF_X13_Y14_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y14_N1; Fanout = 1; REG Node = 'final_one_adc:inst\|MOSI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_one_adc:inst|MOSI } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.695 ns) + CELL(3.006 ns) 5.701 ns MOSI 2 PIN PIN_B13 0 " "Info: 2: + IC(2.695 ns) + CELL(3.006 ns) = 5.701 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'MOSI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { final_one_adc:inst|MOSI MOSI } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/project/final_one_adc/Block1.bdf" { { 176 296 472 192 "MOSI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 52.73 % ) " "Info: Total cell delay = 3.006 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.695 ns ( 47.27 % ) " "Info: Total interconnect delay = 2.695 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { final_one_adc:inst|MOSI MOSI } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { final_one_adc:inst|MOSI {} MOSI {} } { 0.000ns 2.695ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { clk final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|MOSI } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { clk {} clk~combout {} final_one_adc:inst|m[2] {} final_one_adc:inst|m[2]~clkctrl {} final_one_adc:inst|MOSI {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.989ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { final_one_adc:inst|MOSI MOSI } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { final_one_adc:inst|MOSI {} MOSI {} } { 0.000ns 2.695ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "final_one_adc:inst\|memory1\[2\] MISO clk -1.859 ns register " "Info: th for register \"final_one_adc:inst\|memory1\[2\]\" (data pin = \"MISO\", clock pin = \"clk\") is -1.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.058 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/project/final_one_adc/Block1.bdf" { { 112 -24 144 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.621 ns final_one_adc:inst\|m\[2\] 2 REG LCFF_X24_Y26_N5 3 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.621 ns; Loc. = LCFF_X24_Y26_N5; Fanout = 3; REG Node = 'final_one_adc:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk final_one_adc:inst|m[2] } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.479 ns final_one_adc:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G9 2159 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.479 ns; Loc. = CLKCTRL_G9; Fanout = 2159; COMB Node = 'final_one_adc:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 5.058 ns final_one_adc:inst\|memory1\[2\] 4 REG LCFF_X24_Y18_N23 201 " "Info: 4: + IC(0.977 ns) + CELL(0.602 ns) = 5.058 ns; Loc. = LCFF_X24_Y18_N23; Fanout = 201; REG Node = 'final_one_adc:inst\|memory1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|memory1[2] } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 49.17 % ) " "Info: Total cell delay = 2.487 ns ( 49.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.571 ns ( 50.83 % ) " "Info: Total interconnect delay = 2.571 ns ( 50.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.058 ns" { clk final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|memory1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.058 ns" { clk {} clk~combout {} final_one_adc:inst|m[2] {} final_one_adc:inst|m[2]~clkctrl {} final_one_adc:inst|memory1[2] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.977ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 160 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.203 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 10; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/project/final_one_adc/Block1.bdf" { { 128 0 168 144 "MISO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.066 ns) + CELL(0.178 ns) 7.107 ns final_one_adc:inst\|memory1\[2\]~4 2 COMB LCCOMB_X24_Y18_N22 1 " "Info: 2: + IC(6.066 ns) + CELL(0.178 ns) = 7.107 ns; Loc. = LCCOMB_X24_Y18_N22; Fanout = 1; COMB Node = 'final_one_adc:inst\|memory1\[2\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.244 ns" { MISO final_one_adc:inst|memory1[2]~4 } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.203 ns final_one_adc:inst\|memory1\[2\] 3 REG LCFF_X24_Y18_N23 201 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.203 ns; Loc. = LCFF_X24_Y18_N23; Fanout = 201; REG Node = 'final_one_adc:inst\|memory1\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { final_one_adc:inst|memory1[2]~4 final_one_adc:inst|memory1[2] } "NODE_NAME" } } { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/project/final_one_adc/final_one_adc.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 15.79 % ) " "Info: Total cell delay = 1.137 ns ( 15.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.066 ns ( 84.21 % ) " "Info: Total interconnect delay = 6.066 ns ( 84.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.203 ns" { MISO final_one_adc:inst|memory1[2]~4 final_one_adc:inst|memory1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.203 ns" { MISO {} MISO~combout {} final_one_adc:inst|memory1[2]~4 {} final_one_adc:inst|memory1[2] {} } { 0.000ns 0.000ns 6.066ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.058 ns" { clk final_one_adc:inst|m[2] final_one_adc:inst|m[2]~clkctrl final_one_adc:inst|memory1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.058 ns" { clk {} clk~combout {} final_one_adc:inst|m[2] {} final_one_adc:inst|m[2]~clkctrl {} final_one_adc:inst|memory1[2] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.977ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.203 ns" { MISO final_one_adc:inst|memory1[2]~4 final_one_adc:inst|memory1[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.203 ns" { MISO {} MISO~combout {} final_one_adc:inst|memory1[2]~4 {} final_one_adc:inst|memory1[2] {} } { 0.000ns 0.000ns 6.066ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 16:35:59 2019 " "Info: Processing ended: Thu Mar 28 16:35:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
