module spi_output (
	input mosi;
	input ss;
	input sck;
	
	output [7:0] dout;
	);

	reg [7:0] reg_dout = 8'b0;
	always @(posedge sck) begin
		reg_dout <= {reg_dout[6:0], mosi};
	end
	
	assign dout = reg_dout;

endmodule
