
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-"
"Date:2023-12-01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-"
"Translator:FULL NAME <EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN "
"<LL@li.org>Plural-Forms:nplurals=1; plural=0;MIME-Version:1.0Content-"
"Type:text/plain; charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESS\n"
"POT-Creation-Date: 2023-12-02 00:23+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Generated-By: Babel 2.13.1\n"

#: ../../SpinalHDL/Structuring/parametrization.rst:2
msgid "Parametrization"
msgstr "参数化"

#: ../../SpinalHDL/Structuring/parametrization.rst:4
#, fuzzy
msgid "There are multiple aspects to parametrization :"
msgstr "参数化有多个方面："

#: ../../SpinalHDL/Structuring/parametrization.rst:6
#, fuzzy
msgid ""
"Providing and the management of, elaboration time parameters provided to "
"SpinalHDL during elaboration of the design"
msgstr "为设计提供精化时间参数"

#: ../../SpinalHDL/Structuring/parametrization.rst:8
msgid ""
"Using the parameter data to allow the designer to perform any kind of "
"hardware construction, configuration and interconnection task needed in "
"the design.  Such as optional component generation within the hardware "
"design."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:13
msgid ""
"Parallels exist with the aims of HDL features such as Verilog module "
"parameters and VHDL generics.  SpinalHDL brings a far richer and more "
"powerful set of capabilities into this area with the additional "
"protection of Scala type safety and SpinalHDL built in HDL design rule "
"checking."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:19
msgid ""
"The SpinalHDL mechanisms for parameterization of components is not built "
"on top of any native HDL mechanism and so is not impeded by HDL language "
"level/version support or restrictions about what can be achieved in hand "
"written HDL."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:24
msgid ""
"For readers looking to interoperate with parameterized Verilog or "
"genericized VHDL using SpinalHDL, please see the section on "
":ref:`BlackBox <BlackBox>` IP for those scenarios your project requires."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:31
msgid "Elaboration time parameters"
msgstr "精化时间参数"

#: ../../SpinalHDL/Structuring/parametrization.rst:33
#, fuzzy
msgid "You can use the whole Scala syntax to provide elaboration time parameters."
msgstr "您可以使用整个 scala 语法来提供精化时间参数。"

#: ../../SpinalHDL/Structuring/parametrization.rst:35
msgid ""
"The whole syntax means you have the entire power and feature set of the "
"Scala language at your disposal to solve parameterization requirements "
"for your project at the level of complexity you choose."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:39
msgid ""
"SpinalHDL does not place any opinionated restrictions on how to achieve "
"your parameterization goals.  As such there are many Scala design "
"patterns and a few SpinalHDL helpers that can be used to manage "
"parameters that are suited to different parameter management scenarios."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:44
msgid "Here are some examples and ideas of the possibilities:"
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:46
msgid ""
"Hardwired code and constants (not strictly parameter management at all "
"but serves to hilight the most basic mechanism, a code change, not a "
"parameter data change)"
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:49
msgid ""
"Constant values provided from a companion object that are static "
"constants in Scala."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:51
msgid ""
"Values provided to Scala class constructor, often a ``case class`` that "
"causes Scala to capture those constructor argument values as constants."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:53
msgid ""
"Regular Scala flow-control syntax, not limited to but including "
"conditionals, looping, lambdas/monads, everything."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:55
msgid ""
"Config class pattern (examples exist in library items such as "
"UartCtrlConfig_, SpiMasterCtrlConfig)"
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:57
msgid ""
"Project defined 'Plugin' pattern (examples exist in the VexRiscV_ project"
" to configure the feature set the resulting CPU IP core is built with)"
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:59
msgid ""
"Values and information loaded from a file or network based source, using "
"standard Scala/JVM libraries and APIs."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:61
msgid "`any mechanism you can create`"
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:63
msgid ""
"All of the mechanisms result in a change in resulting elaborated HDL "
"output."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:65
msgid ""
"This could vary from a single constant value change all the way through "
"to describing the entire bus and interconnection architecture of an "
"entire SoC all without leaving the Scala programming paradigm."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:70
msgid "Here is an example of class parameters"
msgstr "这是类参数的示例"

#: ../../SpinalHDL/Structuring/parametrization.rst:84
#, fuzzy
msgid ""
"You can also use global variable defined in Scala objects (companion "
"object pattern)."
msgstr "您还可以使用 scala 对象中定义的全局变量，但请注意，最近添加了 ScopeProperty 功能，该功能改进了该解决方案。"

#: ../../SpinalHDL/Structuring/parametrization.rst:87
msgid "A :ref:`ScopeProperty <scopeproperty>` can also be used for configuration."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:90
msgid "Optional hardware"
msgstr "可选硬件"

#: ../../SpinalHDL/Structuring/parametrization.rst:92
msgid "So here there is more possibilities."
msgstr "所以这里还有更多的可能性。"

#: ../../SpinalHDL/Structuring/parametrization.rst:96
msgid "For optional signal :"
msgstr "对于可选信号："

#: ../../SpinalHDL/Structuring/parametrization.rst:106
msgid ""
"The ``generate`` method is a mechanism to evaluate the expression that "
"follows for an optional value.  If the predicate is true, generate will "
"evaluate the given expression and return the result, otherwise it returns"
" null."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:111
msgid ""
"This may be used in cases to help parameterize the SpinalHDL hardware "
"description using an elaboration-time conditional expression.  Causing "
"HDL constructs to be emitted or not-emitted in the resulting HDL. The "
"generate method can be seen as SpinalHDL syntatic sugar reducing language"
" clutter."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:116
msgid ""
"Project SpinalHDL code referencing ``mySignal`` would need to ensure it "
"handles the possiblity of null gracefully.  This is usually not a problem"
" as those parts of the design can also be omitted dependant on the "
"``flag`` value.  Thus the feature of parameterizing this component is "
"demonstrated."
msgstr ""

#: ../../SpinalHDL/Structuring/parametrization.rst:122
msgid "You can do the same in Bundle."
msgstr "您可以在 Bundle 中执行相同的操作。"

#: ../../SpinalHDL/Structuring/parametrization.rst:124
msgid "Note that you can also use scala Option."
msgstr "请注意，您还可以使用 scala 选项。"

#: ../../SpinalHDL/Structuring/parametrization.rst:126
msgid "If you want to disable the generation of a chunk of hardware :"
msgstr "如果你想禁用硬件块的生成："

#: ../../SpinalHDL/Structuring/parametrization.rst:136
msgid "You can also use scala for loops :"
msgstr "您还可以使用 scala for 循环："

#: ../../SpinalHDL/Structuring/parametrization.rst:146
msgid ""
"So, you can extends those scala usages at elaboration time as much as you"
" want, including using the whole scala collections (List, Set, Map, ...) "
"to build some data model and then converting them into hardware in a "
"procedural way (ex iterating over those list elements)."
msgstr ""
"因此，您可以在精化时根据需要扩展这些 scala 用法，包括使用整个 scala "
"集合（List、Set、Map...）来构建一些数据模型，然后以程序方式将它们转换为硬件（ ex 迭代这些列表元素）。"

#~ msgid "Introduction"
#~ msgstr "介绍"

#~ msgid "Optionaly generate some hardware"
#~ msgstr "可选择生成一些硬件"

