
---------- Begin Simulation Statistics ----------
final_tick                                14731520000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    306                       # Simulator instruction rate (inst/s)
host_mem_usage                                7883420                       # Number of bytes of host memory used
host_op_rate                                      314                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23641.63                       # Real time elapsed on the host
host_tick_rate                                 469148                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7229921                       # Number of instructions simulated
sim_ops                                       7414442                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011091                       # Number of seconds simulated
sim_ticks                                 11091420000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.356761                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  230319                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               241534                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                475                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4287                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            242362                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3739                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4457                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              718                       # Number of indirect misses.
system.cpu.branchPred.lookups                  273376                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11482                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          610                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1652122                       # Number of instructions committed
system.cpu.committedOps                       1687436                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.162194                       # CPI: cycles per instruction
system.cpu.discardedOps                         10705                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             926397                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             82041                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           431156                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1730695                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316236                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      347                       # number of quiesce instructions executed
system.cpu.numCycles                          5224331                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       347                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1153361     68.35%     68.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                    951      0.06%     68.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                  86388      5.12%     73.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                446736     26.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1687436                       # Class of committed instruction
system.cpu.quiesceCycles                     12521941                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3493636                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          645                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        397393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              145024                       # Transaction distribution
system.membus.trans_dist::ReadResp             148570                       # Transaction distribution
system.membus.trans_dist::WriteReq              53833                       # Transaction distribution
system.membus.trans_dist::WriteResp             53833                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          334                       # Transaction distribution
system.membus.trans_dist::WriteClean               74                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3148                       # Transaction distribution
system.membus.trans_dist::ReadExReq               175                       # Transaction distribution
system.membus.trans_dist::ReadExResp              175                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3172                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           375                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       195090                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        195090                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       391836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       399432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 798893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       202944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       202944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        59584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        72297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12760741                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            592839                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001122                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033473                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  592174     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     665      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              592839                       # Request fanout histogram
system.membus.reqLayer6.occupancy           929516411                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7732499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8877843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1494000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7264400                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          848491630                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           16338750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5908711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1477178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7385889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1477178                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5908711                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7385889                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7385889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7385889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14771779                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       304125                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       304125                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       753666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       761858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       833530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8057                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12058628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12189700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13247221                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1421653625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1173291487                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    642813000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5908711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4431534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5908711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16248956                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5908711                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4431534                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10340245                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5908711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10340245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10340245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     26589201                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4431534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10340245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14771779                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4431534                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1523700                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5955234                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4431534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14771779                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1523700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20727012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       144658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       144658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       372738                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       390180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11927556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       228109                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       228109    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       228109                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    477748875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    773711000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1080269974                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23634846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11817423                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1115722243                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29543557                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29577097                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     59120654                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1109813532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     53211942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11817423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1174842897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9175044                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19267588                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4403201                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       286721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2809857                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5908711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1553991464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    259983302                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5908711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1825792189                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    909941558                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    827219959                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1737161518                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5908711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2463933022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1087203262                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5908711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3562953707                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       203008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       204736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       203008                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       203008                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3172                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3199                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18303157                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       155796                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18458953                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18303157                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18303157                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18303157                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       155796                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18458953                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9043972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9291324                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3253760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       141313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              145181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     17759674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    815402536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1523700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3017828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837703739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2354252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23634846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    259983302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5908711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1477178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            293358290                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2354252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41394519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1075385839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5908711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1477178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1523700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3017828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1131062028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    186101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003255810250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           95                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           95                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              262365                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53986                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      145181                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50840                       # Number of write requests accepted
system.mem_ctrls.readBursts                    145181                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    270                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3165                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4673587875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  724555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8477501625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32251.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58501.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        71                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135085                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47195                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                145179                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50840                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  126964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    142                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.429080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.851963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.190842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          409      3.03%      3.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          422      3.13%      6.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          223      1.65%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          188      1.39%      9.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          206      1.53%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          206      1.53%     12.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          221      1.64%     13.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          191      1.42%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11414     84.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13480                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           95                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1525.600000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1906.257018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            51     53.68%     53.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.05%     54.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      4.21%     58.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      1.05%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.05%     61.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      6.32%     67.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     16.84%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      2.11%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            9      9.47%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      4.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            95                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           95                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     535.242105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    199.567011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.521077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             31     32.63%     32.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      3.16%     35.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      6.32%     42.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      2.11%     44.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      1.05%     45.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      2.11%     47.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      1.05%     48.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      1.05%     49.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      1.05%     50.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      1.05%     51.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      1.05%     52.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      1.05%     53.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      2.11%     55.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           42     44.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            95                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9274304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3254272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9291324                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3253760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       836.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       293.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    293.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11091070000                       # Total gap between requests
system.mem_ctrls.avgGap                      56581.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9026820                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27648                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 17759673.693720012903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 813856115.808435797691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1523700.301674627932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3006287.743138390128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2492737.629627225455                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23634845.673502583057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 259983302.408528417349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5908711.418375645764                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1384854.238681792049                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       141313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          408                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    173814985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8263650945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18397470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21638225                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23749887940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28336913250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 149432107875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2263411250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     60466500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56433.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58477.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69424.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41373.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58210509.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6918191.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3316586.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2210362.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    236197.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7892777710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    599970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2601110290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 694                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           347                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     22554338.616715                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    134273559.000394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          347    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1190875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             347                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6905164500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7826355500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       800421                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           800421                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       800421                       # number of overall hits
system.cpu.icache.overall_hits::total          800421                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3172                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3172                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3172                       # number of overall misses
system.cpu.icache.overall_misses::total          3172                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    138390625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    138390625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    138390625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    138390625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       803593                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       803593                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       803593                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       803593                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003947                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003947                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003947                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003947                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43628.822509                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43628.822509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43628.822509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43628.822509                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3172                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3172                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3172                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3172                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133473875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133473875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133473875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133473875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003947                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003947                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003947                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003947                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42078.775221                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42078.775221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42078.775221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42078.775221                       # average overall mshr miss latency
system.cpu.icache.replacements                   2938                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       800421                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          800421                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3172                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3172                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    138390625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    138390625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       803593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       803593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003947                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003947                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43628.822509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43628.822509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3172                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3172                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133473875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133473875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003947                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003947                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42078.775221                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42078.775221                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           458.761225                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1477111                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2938                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            502.760722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   458.761225                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.896018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.896018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1610357                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1610357                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       140485                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           140485                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       140485                       # number of overall hits
system.cpu.dcache.overall_hits::total          140485                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            707                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          707                       # number of overall misses
system.cpu.dcache.overall_misses::total           707                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52796750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52796750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52796750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52796750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       141192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       141192                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       141192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       141192                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005007                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74677.157001                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74677.157001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74677.157001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74677.157001                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          334                       # number of writebacks
system.cpu.dcache.writebacks::total               334                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          157                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          550                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          550                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          550                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39916500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39916500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39916500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39916500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7978000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7978000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003895                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003895                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003895                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003895                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72575.454545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72575.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72575.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72575.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.865676                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.865676                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    544                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        87825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           87825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          406                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29545875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29545875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72773.091133                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72773.091133                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26970000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26970000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7978000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7978000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        71920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        71920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21797.814208                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21797.814208                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23250875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23250875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77245.431894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77245.431894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12946500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12946500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        73980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        73980                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       195090                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       195090                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2031788000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2031788000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10414.618894                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10414.618894                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44344                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44344                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       150746                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       150746                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1968533661                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1968533661                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13058.612905                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13058.612905                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           474.249102                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               11392                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               618                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.433657                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   474.249102                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.926268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.926268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2126038                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2126038                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14731520000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14731796250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    306                       # Simulator instruction rate (inst/s)
host_mem_usage                                7883420                       # Number of bytes of host memory used
host_op_rate                                      314                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23641.73                       # Real time elapsed on the host
host_tick_rate                                 469158                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7229930                       # Number of instructions simulated
sim_ops                                       7414457                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011092                       # Number of seconds simulated
sim_ticks                                 11091696250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.356010                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  230321                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               241538                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                476                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4289                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            242362                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3739                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4457                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              718                       # Number of indirect misses.
system.cpu.branchPred.lookups                  273383                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11485                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          610                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1652131                       # Number of instructions committed
system.cpu.committedOps                       1687451                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.162445                       # CPI: cycles per instruction
system.cpu.discardedOps                         10712                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             926416                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             82041                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           431159                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1731075                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.316211                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      347                       # number of quiesce instructions executed
system.cpu.numCycles                          5224773                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       347                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1153369     68.35%     68.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                    951      0.06%     68.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                  86394      5.12%     73.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite                446736     26.47%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1687451                       # Class of committed instruction
system.cpu.quiesceCycles                     12521941                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3493698                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          646                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        397402                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              145024                       # Transaction distribution
system.membus.trans_dist::ReadResp             148575                       # Transaction distribution
system.membus.trans_dist::WriteReq              53833                       # Transaction distribution
system.membus.trans_dist::WriteResp             53833                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          336                       # Transaction distribution
system.membus.trans_dist::WriteClean               74                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3151                       # Transaction distribution
system.membus.trans_dist::ReadExReq               175                       # Transaction distribution
system.membus.trans_dist::ReadExResp              175                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           377                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       195090                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        195090                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       391842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       399438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 798907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       203136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       203136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        59840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        72553                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12761189                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            592843                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001122                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033473                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  592178     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     665      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              592843                       # Request fanout histogram
system.membus.reqLayer6.occupancy           929530411                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7732499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8885218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1494000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7275900                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          848491630                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           16353750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5908564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1477141                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7385705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1477141                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5908564                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7385705                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7385705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7385705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     14771411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       112640                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       304125                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       304125                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       753666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       761858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       833530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4070                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8057                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12058628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12189700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13247221                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1421653625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1173291487                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    642813000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5908564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4431423                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5908564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16248552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5908564                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4431423                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10339987                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5908564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10339987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10339987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     26588539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4431423                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10339987                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14771411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4431423                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1523662                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5955086                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4431423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14771411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1523662                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20726496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       144658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       144658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        50432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        50432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       372738                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       390180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11927556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       228109                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       228109    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       228109                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    477748875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    773711000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1080243069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23634257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11817129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1115694455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     29542821                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     29576360                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     59119181                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1109785891                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     53210617                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11817129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1174813636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2883584                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9175044                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19267588                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        90112                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4403201                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       286721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2809857                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5908564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1553952760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    259976827                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5908564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1825746716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    909918895                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    827199356                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1737118252                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5908564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2463871655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1087176184                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5908564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3562864968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       203136                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       204864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       203136                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       203136                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3174                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3201                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18314241                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       155792                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18470033                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18314241                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18314241                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18314241                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       155792                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18470033                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9043972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9291452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2883584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3253888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       141313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              145183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          410                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        45056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50842                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     17759231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    815382228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1523662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3029293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837694415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2365734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23634257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    259976827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5908564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1477141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            293362523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2365734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41393488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1075359055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5908564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1477141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1523662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3029293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1131056938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    186101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003255810250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           95                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           95                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              262371                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53986                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      145183                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50842                       # Number of write requests accepted
system.mem_ctrls.readBursts                    145183                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50842                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    270                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3165                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4673587875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  724565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8477554125                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32250.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58500.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        71                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135087                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47195                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                145181                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50842                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  126964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    142                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.429080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.851963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.190842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          409      3.03%      3.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          422      3.13%      6.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          223      1.65%      7.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          188      1.39%      9.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          206      1.53%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          206      1.53%     12.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          221      1.64%     13.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          191      1.42%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11414     84.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13480                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           95                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1525.600000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1906.257018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            51     53.68%     53.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.05%     54.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      4.21%     58.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      1.05%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.05%     61.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      6.32%     67.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     16.84%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      2.11%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            9      9.47%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      4.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            95                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           95                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     535.242105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    199.567011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.521077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             31     32.63%     32.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      3.16%     35.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      6.32%     42.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      2.11%     44.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      1.05%     45.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      2.11%     47.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      1.05%     48.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      1.05%     49.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      1.05%     50.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      1.05%     51.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      1.05%     52.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      1.05%     53.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      2.11%     55.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           42     44.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            95                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9274432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3254272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9291452                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3253888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       836.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       293.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    293.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11091641875                       # Total gap between requests
system.mem_ctrls.avgGap                      56582.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9026820                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27648                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2883584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 17759231.370945628732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 813835845.892372012138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1523662.352365626721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3017753.033040370326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2492675.545455907937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23634257.023581944406                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 259976827.259401381016                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5908564.255895486102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1384819.747475504410                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       141313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          410                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        45056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    173814985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8263650945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18397470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21690725                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23749887940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28336913250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 149432107875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2263411250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     60466500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56433.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58477.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     69424.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41315.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  57926555.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6918191.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3316586.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2210362.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    236197.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7892777710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    599970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2601386540                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 694                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           347                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     22554338.616715                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    134273559.000394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          347    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1190875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             347                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6905440750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7826355500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       800433                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           800433                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       800433                       # number of overall hits
system.cpu.icache.overall_hits::total          800433                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3174                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3174                       # number of overall misses
system.cpu.icache.overall_misses::total          3174                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    138521250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    138521250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    138521250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    138521250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       803607                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       803607                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       803607                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       803607                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003950                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003950                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003950                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003950                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43642.485822                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43642.485822                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43642.485822                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43642.485822                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3174                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3174                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3174                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133599375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133599375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133599375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133599375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003950                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003950                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003950                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003950                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42091.800567                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42091.800567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42091.800567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42091.800567                       # average overall mshr miss latency
system.cpu.icache.replacements                   2941                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       800433                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          800433                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3174                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3174                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    138521250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    138521250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       803607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       803607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003950                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003950                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43642.485822                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43642.485822                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133599375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133599375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003950                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003950                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42091.800567                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42091.800567                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           458.761305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2383609                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3403                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            700.443432                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   458.761305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.896018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.896018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1610388                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1610388                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       140489                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           140489                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       140489                       # number of overall hits
system.cpu.dcache.overall_hits::total          140489                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          709                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            709                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          709                       # number of overall misses
system.cpu.dcache.overall_misses::total           709                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52916750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52916750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52916750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52916750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       141198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       141198                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       141198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       141198                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005021                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005021                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005021                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005021                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74635.754584                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74635.754584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74635.754584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74635.754584                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          336                       # number of writebacks
system.cpu.dcache.writebacks::total               336                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          157                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          552                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          552                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3767                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40033750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40033750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40033750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40033750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7978000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7978000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003909                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003909                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72524.909420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72524.909420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72524.909420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72524.909420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.865676                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.865676                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    546                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        87829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           87829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          408                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           408                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29665875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29665875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        88237                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        88237                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72710.477941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72710.477941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          366                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27087250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27087250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7978000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7978000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004273                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004273                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71849.469496                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71849.469496                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21797.814208                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21797.814208                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23250875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23250875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77245.431894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77245.431894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3401                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12946500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12946500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003304                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        73980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        73980                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       195090                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       195090                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2031788000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2031788000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10414.618894                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10414.618894                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44344                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44344                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       150746                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       150746                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1968533661                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1968533661                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13058.612905                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13058.612905                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           474.248348                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              145456                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1064                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            136.706767                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   474.248348                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.926266                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.926266                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2126064                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2126064                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14731796250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
