git clone --depth 1 --no-tags https://github.com/JakeHamacher/hamacher-csci330-lab13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779018879
git clone --depth 1 --no-tags https://github.com/emilutz137/my-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778902080
git clone --depth 1 --no-tags https://github.com/kmm2ej/tinytapeout06_serv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778892686
git clone --depth 1 --no-tags https://github.com/lamaNase/ENCS4370-Computer-Architecture-Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779272473
git clone --depth 1 --no-tags https://github.com/RohitDahara/32-bit-signed-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779321734
git clone --depth 1 --no-tags https://github.com/harsh3002/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779350234
git clone --depth 1 --no-tags https://github.com/dikshajn/16-Bit-Risc-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779776541
git clone --depth 1 --no-tags https://github.com/dikshajn/16-x-8-Asynchronous-FIFO-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779929485
git clone --depth 1 --no-tags https://github.com/aadarsh-chouragade/FIFO-and-LIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780534835
git clone --depth 1 --no-tags https://github.com/BBO-cmd/Computer_Organization_LABs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780751779
git clone --depth 1 --no-tags https://github.com/2lambda123/-RaspberryPiAtomicNixieClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779786678
git clone --depth 1 --no-tags https://github.com/Anuagra24/Car-Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778653284
git clone --depth 1 --no-tags https://github.com/HaoyangZhang446/tt06_servtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777902389
git clone --depth 1 --no-tags https://github.com/MariaERO/moore-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781127889
git clone --depth 1 --no-tags https://github.com/kelvinjdel/Chromebook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780110803
git clone --depth 1 --no-tags https://github.com/emirhanerguun/UartGPIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781467204
git clone --depth 1 --no-tags https://github.com/FragileN4/Fabry-Perot-Filter-Demodulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780921883
git clone --depth 1 --no-tags https://github.com/shimomura1004/4bitcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781000994
git clone --depth 1 --no-tags https://github.com/anandkvinu/RISCV_pipelined_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782916760
git clone --depth 1 --no-tags https://github.com/BHKGITT/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779225130
git clone --depth 1 --no-tags https://github.com/Chiragumretiya24/Multiplexer_2_1_case.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782829199
git clone --depth 1 --no-tags https://github.com/arnavm2003iitm/EE2003-Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782856454
git clone --depth 1 --no-tags https://github.com/Vmykfmp/IC_Contest_2024_B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783229382
git clone --depth 1 --no-tags https://github.com/sul-s/Single-Cycle-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783508166
git clone --depth 1 --no-tags https://github.com/SANGESH007/Digital-Soc-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779346351
git clone --depth 1 --no-tags https://github.com/zafifi100/phase2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781063413
git clone --depth 1 --no-tags https://github.com/AhmedAbdeen7/Lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777698623
git clone --depth 1 --no-tags https://github.com/EPTansuo/vcs_vscode_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784141061
git clone --depth 1 --no-tags https://github.com/Shoiabmalik7/ram_8_bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784599009
git clone --depth 1 --no-tags https://github.com/YCHM0304/Verilog_MultiplierAndDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784782579
git clone --depth 1 --no-tags https://github.com/Chamodi28/Selection-Sorting-Algorithm-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784791272
git clone --depth 1 --no-tags https://github.com/tarun-prakash/caravel_riscv_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777955267
git clone --depth 1 --no-tags https://github.com/ErhanOnaldi/VSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784940615
git clone --depth 1 --no-tags https://github.com/HarrisonYork/processor-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785000024
git clone --depth 1 --no-tags https://github.com/freexd0m0329/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777729371
git clone --depth 1 --no-tags https://github.com/robtmadsen/altera_max_10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779497281
git clone --depth 1 --no-tags https://github.com/amnqryz/psram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785589657
git clone --depth 1 --no-tags https://github.com/ChuanlaiZang/RISC_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783577464
git clone --depth 1 --no-tags https://github.com/haniyrasul/MyVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785096172
git clone --depth 1 --no-tags https://github.com/ViktorUngur002/MIPSProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785622719
git clone --depth 1 --no-tags https://github.com/Karthickkannansp/Vlsi-lab-experiment-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785581481
git clone --depth 1 --no-tags https://github.com/jeffdi/test_cup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785778362
git clone --depth 1 --no-tags https://github.com/drburke3/neuron_SADdiff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783909966
git clone --depth 1 --no-tags https://github.com/tlmm00/lab_integrado_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780463822
git clone --depth 1 --no-tags https://github.com/ushikawa93/lockin_de1soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785860593
git clone --depth 1 --no-tags https://github.com/massca97/tt06-analog-test-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785908530
git clone --depth 1 --no-tags https://github.com/finntonwentworth/Capstone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784309324
git clone --depth 1 --no-tags https://github.com/jing-xiang/doodle.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/786018526
git clone --depth 1 --no-tags https://github.com/WaysideVulcan/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777032928
git clone --depth 1 --no-tags https://github.com/OlinLai/CPU_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777940481
git clone --depth 1 --no-tags https://github.com/hemanthkumar333/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777608163
git clone --depth 1 --no-tags https://github.com/PhamTuann/Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777524852
git clone --depth 1 --no-tags https://github.com/iitzex/dac82002x4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777531977
git clone --depth 1 --no-tags https://github.com/JWynen/TT_JohnW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778026411
git clone --depth 1 --no-tags https://github.com/AnsamRihan/Digital_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778018901
git clone --depth 1 --no-tags https://github.com/BENZENE1234/MJPEG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778151896
git clone --depth 1 --no-tags https://github.com/callaachen/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778035497
git clone --depth 1 --no-tags https://github.com/gmpotsas/Simple-Perceptron-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778389551
git clone --depth 1 --no-tags https://github.com/FaisalShahkar/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777701299
git clone --depth 1 --no-tags https://github.com/henriqueedu2001/uart-serial-data-transmission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777329864
git clone --depth 1 --no-tags https://github.com/Lovekumar2/Design-and-develop-an-ARM-Cortex-M0-based-SoC-by-interfacing-the-peripherals-Timer-and-GPIO-LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778676819
git clone --depth 1 --no-tags https://github.com/oguzgnc/8-Bit-Alu-Adder-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778804281
git clone --depth 1 --no-tags https://github.com/samatahkiran/axi_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779226075
git clone --depth 1 --no-tags https://github.com/Ember0520/8_bit_counter_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780020330
git clone --depth 1 --no-tags https://github.com/ramondon1/EC413_Prelab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780644598
git clone --depth 1 --no-tags https://github.com/Chiragumretiya24/Half-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780848744
git clone --depth 1 --no-tags https://github.com/fawzyy/Wash-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780904568
git clone --depth 1 --no-tags https://github.com/ann04ka/timing_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781036725
git clone --depth 1 --no-tags https://github.com/eugene-soongsil/digital_logic_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779978878
git clone --depth 1 --no-tags https://github.com/LongVu2003/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780793095
git clone --depth 1 --no-tags https://github.com/tigu001/EE4415_lab2_E2324.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781408453
git clone --depth 1 --no-tags https://github.com/potatogyu99/Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781398407
git clone --depth 1 --no-tags https://github.com/Nevanp/Deliverable_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781786680
git clone --depth 1 --no-tags https://github.com/LoSyTe/LoSyTe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781351145
git clone --depth 1 --no-tags https://github.com/Abhivandhana/vendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782085600
git clone --depth 1 --no-tags https://github.com/ReiErt/Adventures-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782645889
git clone --depth 1 --no-tags https://github.com/panliu0924/EE552_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781663498
git clone --depth 1 --no-tags https://github.com/Kaikaikaifang/ConvCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782825394
git clone --depth 1 --no-tags https://github.com/circuitfever/uart-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782291878
git clone --depth 1 --no-tags https://github.com/ZachChoo/Busyness.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783618386
git clone --depth 1 --no-tags https://github.com/Noamv7/Matrix-Multiplication-Using-Systolic-Arrays-Chip-Design-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783654945
git clone --depth 1 --no-tags https://github.com/vardhan3003/I2C_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783999584
git clone --depth 1 --no-tags https://github.com/gudwn1104/Digital-logic-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781036766
git clone --depth 1 --no-tags https://github.com/binh04032003/PROJECT-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783166372
git clone --depth 1 --no-tags https://github.com/Malc01m/ECE552-P2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782643783
git clone --depth 1 --no-tags https://github.com/imransgitt/d_flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784085320
git clone --depth 1 --no-tags https://github.com/LimHyo-jun/digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781088099
git clone --depth 1 --no-tags https://github.com/Rodrigofb404/HammingCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783863137
git clone --depth 1 --no-tags https://github.com/hazarmichael/ComputerArchitectureProject2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784162086
git clone --depth 1 --no-tags https://github.com/najaeda/naja-regress.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782611901
git clone --depth 1 --no-tags https://github.com/Kevo-03/VerySimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782574846
git clone --depth 1 --no-tags https://github.com/MarizSabry/DSP-Slice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785429617
git clone --depth 1 --no-tags https://github.com/tallboy-kode/FY24_JPDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785338619
git clone --depth 1 --no-tags https://github.com/loco-choco/tt-bf-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782260823
git clone --depth 1 --no-tags https://github.com/TomPiccio/DSL_PRNG_GROUP_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785062689
git clone --depth 1 --no-tags https://github.com/FarhanAli24/ESD-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785070971
git clone --depth 1 --no-tags https://github.com/ZZZZqqq27/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784540426
git clone --depth 1 --no-tags https://github.com/ramyaMacherla1/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785111796
