 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : register_file
Version: D-2010.03-SP5
Date   : Tue Mar 15 03:09:28 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[21] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ra[3] (in)                               0.00       0.00 r
  U2517/ZN (INV_X4)                        0.01       0.01 f
  U1372/ZN (AND2_X2)                       0.05       0.06 f
  U3831/ZN (NAND2_X2)                      0.11       0.17 r
  U3860/ZN (INV_X4)                        0.11       0.29 f
  U1070/ZN (AOI22_X2)                      0.07       0.36 r
  U1069/ZN (OAI221_X2)                     0.04       0.40 f
  U3589/ZN (OAI21_X2)                      0.05       0.46 r
  U1067/ZN (NAND4_X2)                      0.03       0.49 f
  busA[21] (out)                           0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[22] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ra[3] (in)                               0.00       0.00 r
  U2517/ZN (INV_X4)                        0.01       0.01 f
  U1372/ZN (AND2_X2)                       0.05       0.06 f
  U3831/ZN (NAND2_X2)                      0.11       0.17 r
  U3860/ZN (INV_X4)                        0.11       0.29 f
  U1049/ZN (AOI22_X2)                      0.07       0.36 r
  U1048/ZN (OAI221_X2)                     0.04       0.40 f
  U3588/ZN (OAI21_X2)                      0.05       0.46 r
  U1046/ZN (NAND4_X2)                      0.03       0.49 f
  busA[22] (out)                           0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[23] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ra[3] (in)                               0.00       0.00 r
  U2517/ZN (INV_X4)                        0.01       0.01 f
  U1372/ZN (AND2_X2)                       0.05       0.06 f
  U3831/ZN (NAND2_X2)                      0.11       0.17 r
  U3860/ZN (INV_X4)                        0.11       0.29 f
  U1028/ZN (AOI22_X2)                      0.07       0.36 r
  U1027/ZN (OAI221_X2)                     0.04       0.40 f
  U3587/ZN (OAI21_X2)                      0.05       0.46 r
  U1025/ZN (NAND4_X2)                      0.03       0.49 f
  busA[23] (out)                           0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[24] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ra[3] (in)                               0.00       0.00 r
  U2517/ZN (INV_X4)                        0.01       0.01 f
  U1372/ZN (AND2_X2)                       0.05       0.06 f
  U3831/ZN (NAND2_X2)                      0.11       0.17 r
  U3860/ZN (INV_X4)                        0.11       0.29 f
  U1007/ZN (AOI22_X2)                      0.07       0.36 r
  U1006/ZN (OAI221_X2)                     0.04       0.40 f
  U3586/ZN (OAI21_X2)                      0.05       0.46 r
  U1004/ZN (NAND4_X2)                      0.03       0.49 f
  busA[24] (out)                           0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[25] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ra[3] (in)                               0.00       0.00 r
  U2517/ZN (INV_X4)                        0.01       0.01 f
  U1372/ZN (AND2_X2)                       0.05       0.06 f
  U3831/ZN (NAND2_X2)                      0.11       0.17 r
  U3860/ZN (INV_X4)                        0.11       0.29 f
  U986/ZN (AOI22_X2)                       0.07       0.36 r
  U985/ZN (OAI221_X2)                      0.04       0.40 f
  U3585/ZN (OAI21_X2)                      0.05       0.46 r
  U983/ZN (NAND4_X2)                       0.03       0.49 f
  busA[25] (out)                           0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[26] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ra[3] (in)                               0.00       0.00 r
  U2517/ZN (INV_X4)                        0.01       0.01 f
  U1372/ZN (AND2_X2)                       0.05       0.06 f
  U3831/ZN (NAND2_X2)                      0.11       0.17 r
  U3860/ZN (INV_X4)                        0.11       0.29 f
  U965/ZN (AOI22_X2)                       0.07       0.36 r
  U964/ZN (OAI221_X2)                      0.04       0.40 f
  U3584/ZN (OAI21_X2)                      0.05       0.46 r
  U962/ZN (NAND4_X2)                       0.03       0.49 f
  busA[26] (out)                           0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ra[3] (in)                               0.00       0.00 r
  U2517/ZN (INV_X4)                        0.01       0.01 f
  U1372/ZN (AND2_X2)                       0.05       0.06 f
  U3831/ZN (NAND2_X2)                      0.11       0.17 r
  U3860/ZN (INV_X4)                        0.11       0.29 f
  U860/ZN (AOI22_X2)                       0.07       0.36 r
  U859/ZN (OAI221_X2)                      0.04       0.40 f
  U3580/ZN (OAI21_X2)                      0.05       0.46 r
  U857/ZN (NAND4_X2)                       0.03       0.49 f
  busA[30] (out)                           0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[8] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ra[3] (in)                               0.00       0.00 r
  U2517/ZN (INV_X4)                        0.01       0.01 f
  U1372/ZN (AND2_X2)                       0.05       0.06 f
  U3831/ZN (NAND2_X2)                      0.11       0.17 r
  U3860/ZN (INV_X4)                        0.11       0.29 f
  U723/ZN (AOI22_X2)                       0.07       0.36 r
  U722/ZN (OAI221_X2)                      0.04       0.40 f
  U3602/ZN (OAI21_X2)                      0.05       0.46 r
  U710/ZN (NAND4_X2)                       0.03       0.48 f
  busA[8] (out)                            0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ra[3] (in)                               0.00       0.00 r
  U2517/ZN (INV_X4)                        0.01       0.01 f
  U1372/ZN (AND2_X2)                       0.05       0.06 f
  U3831/ZN (NAND2_X2)                      0.11       0.17 r
  U3860/ZN (INV_X4)                        0.11       0.29 f
  U896/ZN (AOI22_X2)                       0.07       0.36 r
  U895/ZN (OAI221_X2)                      0.04       0.40 f
  U3608/ZN (OAI21_X2)                      0.05       0.46 r
  U878/ZN (NAND4_X2)                       0.02       0.48 f
  busA[2] (out)                            0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[9] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ra[3] (in)                               0.00       0.00 r
  U2517/ZN (INV_X4)                        0.01       0.01 f
  U1372/ZN (AND2_X2)                       0.05       0.06 f
  U3831/ZN (NAND2_X2)                      0.11       0.17 r
  U3860/ZN (INV_X4)                        0.11       0.29 f
  U707/ZN (AOI22_X2)                       0.07       0.36 r
  U706/ZN (OAI221_X2)                      0.04       0.40 f
  U3601/ZN (OAI21_X2)                      0.05       0.46 r
  U689/ZN (NAND4_X2)                       0.02       0.48 f
  busA[9] (out)                            0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[27] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ra[3] (in)                               0.00       0.00 r
  U2517/ZN (INV_X4)                        0.01       0.01 f
  U1372/ZN (AND2_X2)                       0.05       0.06 f
  U3831/ZN (NAND2_X2)                      0.11       0.17 r
  U3860/ZN (INV_X4)                        0.11       0.29 f
  U959/ZN (AOI22_X2)                       0.07       0.36 r
  U958/ZN (OAI221_X2)                      0.04       0.40 f
  U3583/ZN (OAI21_X2)                      0.05       0.46 r
  U941/ZN (NAND4_X2)                       0.02       0.48 f
  busA[27] (out)                           0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[14] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U3838/ZN (INV_X4)                        0.09       0.24 f
  U1238/ZN (AOI22_X2)                      0.08       0.32 r
  U1237/ZN (OAI221_X2)                     0.04       0.36 f
  U3596/ZN (OAI21_X2)                      0.05       0.42 r
  U1235/ZN (NAND4_X2)                      0.03       0.45 f
  busA[14] (out)                           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[15] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U3838/ZN (INV_X4)                        0.09       0.24 f
  U1217/ZN (AOI22_X2)                      0.08       0.32 r
  U1216/ZN (OAI221_X2)                     0.04       0.36 f
  U3595/ZN (OAI21_X2)                      0.05       0.42 r
  U1214/ZN (NAND4_X2)                      0.03       0.45 f
  busA[15] (out)                           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[16] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U3838/ZN (INV_X4)                        0.09       0.24 f
  U1196/ZN (AOI22_X2)                      0.08       0.32 r
  U1195/ZN (OAI221_X2)                     0.04       0.36 f
  U3594/ZN (OAI21_X2)                      0.05       0.42 r
  U1193/ZN (NAND4_X2)                      0.03       0.45 f
  busA[16] (out)                           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[5] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U3838/ZN (INV_X4)                        0.09       0.24 f
  U776/ZN (AOI22_X2)                       0.08       0.32 r
  U775/ZN (OAI221_X2)                      0.04       0.36 f
  U3605/ZN (OAI21_X2)                      0.05       0.42 r
  U773/ZN (NAND4_X2)                       0.03       0.45 f
  busA[5] (out)                            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[6] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U3838/ZN (INV_X4)                        0.09       0.24 f
  U755/ZN (AOI22_X2)                       0.08       0.32 r
  U754/ZN (OAI221_X2)                      0.04       0.36 f
  U3604/ZN (OAI21_X2)                      0.05       0.42 r
  U752/ZN (NAND4_X2)                       0.03       0.45 f
  busA[6] (out)                            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[7] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U3838/ZN (INV_X4)                        0.09       0.24 f
  U734/ZN (AOI22_X2)                       0.08       0.32 r
  U733/ZN (OAI221_X2)                      0.04       0.36 f
  U3603/ZN (OAI21_X2)                      0.05       0.42 r
  U731/ZN (NAND4_X2)                       0.03       0.45 f
  busA[7] (out)                            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[22] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3821/ZN (NAND2_X2)                      0.09       0.15 r
  U3871/ZN (INV_X4)                        0.09       0.24 f
  U363/ZN (AOI22_X2)                       0.09       0.33 r
  U362/ZN (OAI221_X2)                      0.04       0.37 f
  U3556/ZN (OAI21_X2)                      0.05       0.42 r
  U358/ZN (NAND4_X2)                       0.03       0.45 f
  busB[22] (out)                           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[21] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3821/ZN (NAND2_X2)                      0.09       0.15 r
  U3871/ZN (INV_X4)                        0.09       0.24 f
  U384/ZN (AOI22_X2)                       0.09       0.33 r
  U383/ZN (OAI221_X2)                      0.04       0.37 f
  U3557/ZN (OAI21_X2)                      0.05       0.42 r
  U379/ZN (NAND4_X2)                       0.03       0.45 f
  busB[21] (out)                           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[23] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3821/ZN (NAND2_X2)                      0.09       0.15 r
  U3871/ZN (INV_X4)                        0.09       0.24 f
  U342/ZN (AOI22_X2)                       0.09       0.33 r
  U341/ZN (OAI221_X2)                      0.04       0.37 f
  U3555/ZN (OAI21_X2)                      0.05       0.42 r
  U337/ZN (NAND4_X2)                       0.03       0.45 f
  busB[23] (out)                           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[14] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4199/ZN (INV_X4)                        0.08       0.23 f
  U550/ZN (AOI22_X2)                       0.08       0.32 r
  U549/ZN (OAI221_X2)                      0.04       0.36 f
  U3564/ZN (OAI21_X2)                      0.05       0.42 r
  U547/ZN (NAND4_X2)                       0.03       0.45 f
  busB[14] (out)                           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[15] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4199/ZN (INV_X4)                        0.08       0.23 f
  U529/ZN (AOI22_X2)                       0.08       0.32 r
  U528/ZN (OAI221_X2)                      0.04       0.36 f
  U3563/ZN (OAI21_X2)                      0.05       0.42 r
  U526/ZN (NAND4_X2)                       0.03       0.45 f
  busB[15] (out)                           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[16] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4199/ZN (INV_X4)                        0.08       0.23 f
  U508/ZN (AOI22_X2)                       0.08       0.32 r
  U507/ZN (OAI221_X2)                      0.04       0.36 f
  U3562/ZN (OAI21_X2)                      0.05       0.42 r
  U505/ZN (NAND4_X2)                       0.03       0.45 f
  busB[16] (out)                           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[17] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3821/ZN (NAND2_X2)                      0.09       0.15 r
  U3871/ZN (INV_X4)                        0.09       0.24 f
  U489/ZN (AOI22_X2)                       0.09       0.33 r
  U488/ZN (OAI221_X2)                      0.04       0.37 f
  U3561/ZN (OAI21_X2)                      0.05       0.42 r
  U484/ZN (NAND4_X2)                       0.03       0.45 f
  busB[17] (out)                           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[18] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3821/ZN (NAND2_X2)                      0.09       0.15 r
  U3871/ZN (INV_X4)                        0.09       0.24 f
  U468/ZN (AOI22_X2)                       0.09       0.33 r
  U467/ZN (OAI221_X2)                      0.04       0.37 f
  U3560/ZN (OAI21_X2)                      0.05       0.42 r
  U463/ZN (NAND4_X2)                       0.03       0.45 f
  busB[18] (out)                           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[19] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3821/ZN (NAND2_X2)                      0.09       0.15 r
  U3871/ZN (INV_X4)                        0.09       0.24 f
  U447/ZN (AOI22_X2)                       0.09       0.33 r
  U446/ZN (OAI221_X2)                      0.04       0.37 f
  U3559/ZN (OAI21_X2)                      0.05       0.42 r
  U442/ZN (NAND4_X2)                       0.03       0.45 f
  busB[19] (out)                           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[11] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U3870/ZN (INV_X4)                        0.08       0.23 f
  U613/ZN (AOI22_X2)                       0.08       0.32 r
  U612/ZN (OAI221_X2)                      0.04       0.36 f
  U3567/ZN (OAI21_X2)                      0.05       0.42 r
  U610/ZN (NAND4_X2)                       0.03       0.44 f
  busB[11] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4199/ZN (INV_X4)                        0.08       0.23 f
  U656/ZN (AOI22_X2)                       0.08       0.32 r
  U655/ZN (OAI221_X2)                      0.04       0.36 f
  U3578/ZN (OAI21_X2)                      0.05       0.41 r
  U652/ZN (NAND4_X2)                       0.03       0.44 f
  busB[0] (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[10] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4199/ZN (INV_X4)                        0.08       0.23 f
  U634/ZN (AOI22_X2)                       0.08       0.32 r
  U633/ZN (OAI221_X2)                      0.04       0.36 f
  U3568/ZN (OAI21_X2)                      0.05       0.41 r
  U631/ZN (NAND4_X2)                       0.03       0.44 f
  busB[10] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3821/ZN (NAND2_X2)                      0.09       0.15 r
  U3871/ZN (INV_X4)                        0.09       0.24 f
  U205/ZN (AOI22_X2)                       0.09       0.33 r
  U204/ZN (OAI221_X2)                      0.04       0.37 f
  U3576/ZN (OAI21_X2)                      0.05       0.42 r
  U190/ZN (NAND4_X2)                       0.03       0.44 f
  busB[2] (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[24] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3821/ZN (NAND2_X2)                      0.09       0.15 r
  U3871/ZN (INV_X4)                        0.09       0.24 f
  U331/ZN (AOI22_X2)                       0.09       0.33 r
  U330/ZN (OAI221_X2)                      0.04       0.37 f
  U3554/ZN (OAI21_X2)                      0.05       0.42 r
  U316/ZN (NAND4_X2)                       0.03       0.44 f
  busB[24] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[5] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4030/ZN (INV_X4)                        0.08       0.23 f
  U88/ZN (AOI22_X2)                        0.08       0.31 r
  U87/ZN (OAI221_X2)                       0.04       0.36 f
  U3573/ZN (OAI21_X2)                      0.05       0.41 r
  U85/ZN (NAND4_X2)                        0.03       0.44 f
  busB[5] (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[7] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4030/ZN (INV_X4)                        0.08       0.23 f
  U46/ZN (AOI22_X2)                        0.08       0.31 r
  U45/ZN (OAI221_X2)                       0.04       0.36 f
  U3571/ZN (OAI21_X2)                      0.05       0.41 r
  U43/ZN (NAND4_X2)                        0.03       0.44 f
  busB[7] (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[6] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4030/ZN (INV_X4)                        0.08       0.23 f
  U67/ZN (AOI22_X2)                        0.08       0.31 r
  U66/ZN (OAI221_X2)                       0.04       0.36 f
  U3572/ZN (OAI21_X2)                      0.05       0.41 r
  U64/ZN (NAND4_X2)                        0.03       0.44 f
  busB[6] (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4029/ZN (INV_X4)                        0.08       0.23 f
  U130/ZN (AOI22_X2)                       0.08       0.31 r
  U129/ZN (OAI221_X2)                      0.04       0.36 f
  U3575/ZN (OAI21_X2)                      0.05       0.41 r
  U127/ZN (NAND4_X2)                       0.03       0.44 f
  busB[3] (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[12] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4029/ZN (INV_X4)                        0.08       0.23 f
  U592/ZN (AOI22_X2)                       0.08       0.31 r
  U591/ZN (OAI221_X2)                      0.04       0.36 f
  U3566/ZN (OAI21_X2)                      0.05       0.41 r
  U589/ZN (NAND4_X2)                       0.03       0.44 f
  busB[12] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[13] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4030/ZN (INV_X4)                        0.08       0.23 f
  U571/ZN (AOI22_X2)                       0.08       0.31 r
  U570/ZN (OAI221_X2)                      0.04       0.36 f
  U3565/ZN (OAI21_X2)                      0.05       0.41 r
  U568/ZN (NAND4_X2)                       0.03       0.44 f
  busB[13] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[4] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4029/ZN (INV_X4)                        0.08       0.23 f
  U109/ZN (AOI22_X2)                       0.08       0.31 r
  U108/ZN (OAI221_X2)                      0.04       0.36 f
  U3574/ZN (OAI21_X2)                      0.05       0.41 r
  U106/ZN (NAND4_X2)                       0.03       0.44 f
  busB[4] (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[25] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U3927/ZN (INV_X4)                        0.08       0.23 f
  U298/ZN (AOI22_X2)                       0.08       0.31 r
  U297/ZN (OAI221_X2)                      0.04       0.36 f
  U3553/ZN (OAI21_X2)                      0.05       0.41 r
  U295/ZN (NAND4_X2)                       0.03       0.44 f
  busB[25] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[26] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U3927/ZN (INV_X4)                        0.08       0.23 f
  U277/ZN (AOI22_X2)                       0.08       0.31 r
  U276/ZN (OAI221_X2)                      0.04       0.36 f
  U3552/ZN (OAI21_X2)                      0.05       0.41 r
  U274/ZN (NAND4_X2)                       0.03       0.44 f
  busB[26] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[27] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U3928/ZN (INV_X4)                        0.08       0.23 f
  U256/ZN (AOI22_X2)                       0.08       0.31 r
  U255/ZN (OAI221_X2)                      0.04       0.36 f
  U3551/ZN (OAI21_X2)                      0.05       0.41 r
  U253/ZN (NAND4_X2)                       0.03       0.44 f
  busB[27] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[28] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U3928/ZN (INV_X4)                        0.08       0.23 f
  U235/ZN (AOI22_X2)                       0.08       0.31 r
  U234/ZN (OAI221_X2)                      0.04       0.36 f
  U3550/ZN (OAI21_X2)                      0.05       0.41 r
  U232/ZN (NAND4_X2)                       0.03       0.44 f
  busB[28] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[29] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U3928/ZN (INV_X4)                        0.08       0.23 f
  U214/ZN (AOI22_X2)                       0.08       0.31 r
  U213/ZN (OAI221_X2)                      0.04       0.36 f
  U3549/ZN (OAI21_X2)                      0.05       0.41 r
  U211/ZN (NAND4_X2)                       0.03       0.44 f
  busB[29] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U3927/ZN (INV_X4)                        0.08       0.23 f
  U172/ZN (AOI22_X2)                       0.08       0.31 r
  U171/ZN (OAI221_X2)                      0.04       0.36 f
  U3548/ZN (OAI21_X2)                      0.05       0.41 r
  U169/ZN (NAND4_X2)                       0.03       0.44 f
  busB[30] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4029/ZN (INV_X4)                        0.08       0.23 f
  U151/ZN (AOI22_X2)                       0.08       0.31 r
  U150/ZN (OAI221_X2)                      0.04       0.36 f
  U3547/ZN (OAI21_X2)                      0.05       0.41 r
  U148/ZN (NAND4_X2)                       0.03       0.44 f
  busB[31] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U3869/ZN (INV_X4)                        0.08       0.23 f
  U424/ZN (AOI22_X2)                       0.08       0.31 r
  U423/ZN (OAI221_X2)                      0.04       0.36 f
  U3577/ZN (OAI21_X2)                      0.05       0.41 r
  U421/ZN (NAND4_X2)                       0.03       0.44 f
  busB[1] (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[20] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U3869/ZN (INV_X4)                        0.08       0.23 f
  U403/ZN (AOI22_X2)                       0.08       0.31 r
  U402/ZN (OAI221_X2)                      0.04       0.36 f
  U3558/ZN (OAI21_X2)                      0.05       0.41 r
  U400/ZN (NAND4_X2)                       0.03       0.44 f
  busB[20] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[8] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4030/ZN (INV_X4)                        0.08       0.23 f
  U25/ZN (AOI22_X2)                        0.08       0.31 r
  U24/ZN (OAI221_X2)                       0.04       0.36 f
  U3570/ZN (OAI21_X2)                      0.05       0.41 r
  U22/ZN (NAND4_X2)                        0.03       0.44 f
  busB[8] (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: rb[3] (input port clocked by clk)
  Endpoint: busB[9] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rb[3] (in)                               0.00       0.00 f
  U682/ZN (AND2_X2)                        0.05       0.05 f
  U3823/ZN (NAND2_X2)                      0.10       0.15 r
  U4029/ZN (INV_X4)                        0.08       0.23 f
  U4/ZN (AOI22_X2)                         0.08       0.31 r
  U3/ZN (OAI221_X2)                        0.04       0.36 f
  U3569/ZN (OAI21_X2)                      0.05       0.41 r
  U1/ZN (NAND4_X2)                         0.03       0.44 f
  busB[9] (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[17] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U3838/ZN (INV_X4)                        0.09       0.24 f
  U1190/ZN (AOI22_X2)                      0.08       0.32 r
  U1189/ZN (OAI221_X2)                     0.04       0.36 f
  U3593/ZN (OAI21_X2)                      0.05       0.42 r
  U1172/ZN (NAND4_X2)                      0.02       0.44 f
  busA[17] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[11] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U4211/ZN (INV_X4)                        0.08       0.23 f
  U1301/ZN (AOI22_X2)                      0.08       0.31 r
  U1300/ZN (OAI221_X2)                     0.04       0.35 f
  U3599/ZN (OAI21_X2)                      0.05       0.41 r
  U1298/ZN (NAND4_X2)                      0.03       0.44 f
  busA[11] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[12] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U4211/ZN (INV_X4)                        0.08       0.23 f
  U1280/ZN (AOI22_X2)                      0.08       0.31 r
  U1279/ZN (OAI221_X2)                     0.04       0.35 f
  U3598/ZN (OAI21_X2)                      0.05       0.41 r
  U1277/ZN (NAND4_X2)                      0.03       0.44 f
  busA[12] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[13] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U4211/ZN (INV_X4)                        0.08       0.23 f
  U1259/ZN (AOI22_X2)                      0.08       0.31 r
  U1258/ZN (OAI221_X2)                     0.04       0.35 f
  U3597/ZN (OAI21_X2)                      0.05       0.41 r
  U1256/ZN (NAND4_X2)                      0.03       0.44 f
  busA[13] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[3] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U4211/ZN (INV_X4)                        0.08       0.23 f
  U818/ZN (AOI22_X2)                       0.08       0.31 r
  U817/ZN (OAI221_X2)                      0.04       0.35 f
  U3607/ZN (OAI21_X2)                      0.05       0.41 r
  U815/ZN (NAND4_X2)                       0.03       0.44 f
  busA[3] (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[4] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U4211/ZN (INV_X4)                        0.08       0.23 f
  U797/ZN (AOI22_X2)                       0.08       0.31 r
  U796/ZN (OAI221_X2)                      0.04       0.35 f
  U3606/ZN (OAI21_X2)                      0.05       0.41 r
  U794/ZN (NAND4_X2)                       0.03       0.44 f
  busA[4] (out)                            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U4211/ZN (INV_X4)                        0.08       0.23 f
  U839/ZN (AOI22_X2)                       0.08       0.31 r
  U838/ZN (OAI221_X2)                      0.04       0.35 f
  U3579/ZN (OAI21_X2)                      0.05       0.41 r
  U836/ZN (NAND4_X2)                       0.03       0.44 f
  busA[31] (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[1] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U3932/ZN (INV_X4)                        0.08       0.23 f
  U1112/ZN (AOI22_X2)                      0.07       0.31 r
  U1111/ZN (OAI221_X2)                     0.04       0.35 f
  U3609/ZN (OAI21_X2)                      0.05       0.40 r
  U1109/ZN (NAND4_X2)                      0.03       0.43 f
  busA[1] (out)                            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[20] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U3932/ZN (INV_X4)                        0.08       0.23 f
  U1091/ZN (AOI22_X2)                      0.07       0.31 r
  U1090/ZN (OAI221_X2)                     0.04       0.35 f
  U3590/ZN (OAI21_X2)                      0.05       0.40 r
  U1088/ZN (NAND4_X2)                      0.03       0.43 f
  busA[20] (out)                           0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[28] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U4006/ZN (INV_X4)                        0.08       0.23 f
  U923/ZN (AOI22_X2)                       0.07       0.31 r
  U922/ZN (OAI221_X2)                      0.04       0.35 f
  U3582/ZN (OAI21_X2)                      0.05       0.40 r
  U920/ZN (NAND4_X2)                       0.03       0.43 f
  busA[28] (out)                           0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[29] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U4006/ZN (INV_X4)                        0.08       0.23 f
  U902/ZN (AOI22_X2)                       0.07       0.31 r
  U901/ZN (OAI221_X2)                      0.04       0.35 f
  U3581/ZN (OAI21_X2)                      0.05       0.40 r
  U899/ZN (NAND4_X2)                       0.03       0.43 f
  busA[29] (out)                           0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ra[3] (in)                               0.00       0.00 r
  U2517/ZN (INV_X4)                        0.01       0.01 f
  U1372/ZN (AND2_X2)                       0.05       0.06 f
  U3831/ZN (NAND2_X2)                      0.11       0.17 r
  U4026/ZN (INV_X4)                        0.07       0.25 f
  U1350/ZN (AOI22_X2)                      0.06       0.31 r
  U1349/ZN (OAI221_X2)                     0.04       0.35 f
  U3610/ZN (OAI21_X2)                      0.05       0.40 r
  U1340/ZN (NAND4_X2)                      0.03       0.43 f
  busA[0] (out)                            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[10] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U4210/ZN (INV_X4)                        0.08       0.23 f
  U1322/ZN (AOI22_X2)                      0.07       0.30 r
  U1321/ZN (OAI221_X2)                     0.04       0.35 f
  U3600/ZN (OAI21_X2)                      0.05       0.40 r
  U1319/ZN (NAND4_X2)                      0.03       0.43 f
  busA[10] (out)                           0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[18] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U3931/ZN (INV_X4)                        0.08       0.23 f
  U1154/ZN (AOI22_X2)                      0.07       0.30 r
  U1153/ZN (OAI221_X2)                     0.04       0.35 f
  U3592/ZN (OAI21_X2)                      0.05       0.40 r
  U1151/ZN (NAND4_X2)                      0.03       0.43 f
  busA[18] (out)                           0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ra[3] (input port clocked by clk)
  Endpoint: busA[19] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ra[3] (in)                               0.00       0.00 f
  U1370/ZN (AND2_X2)                       0.05       0.05 f
  U3819/ZN (NAND2_X2)                      0.10       0.15 r
  U3931/ZN (INV_X4)                        0.08       0.23 f
  U1133/ZN (AOI22_X2)                      0.07       0.30 r
  U1132/ZN (OAI221_X2)                     0.04       0.35 f
  U3591/ZN (OAI21_X2)                      0.05       0.40 r
  U1130/ZN (NAND4_X2)                      0.03       0.43 f
  busA[19] (out)                           0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2366/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2355/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2344/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2341/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2340/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2339/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2338/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2337/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2336/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2335/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2365/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2364/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2363/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2362/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2361/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2360/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2359/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2358/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2357/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2356/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2354/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2353/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2352/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2351/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2350/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2349/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2348/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2347/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2346/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2345/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4118/ZN (INV_X4)                                       0.05       0.47 f
  U2343/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[12].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3842/ZN (NAND2_X4)                                     0.19       0.34 r
  U3852/ZN (AND2_X4)                                      0.08       0.42 r
  U4119/ZN (INV_X4)                                       0.05       0.47 f
  U2342/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[12].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2331/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2320/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2309/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2306/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2305/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2304/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2303/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2302/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2301/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2300/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2330/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2329/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2328/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2327/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2326/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2325/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2324/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2323/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2322/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2321/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2319/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2318/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2317/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2316/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2315/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2314/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2313/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2312/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2311/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2310/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4120/ZN (INV_X4)                                       0.05       0.47 f
  U2308/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[13].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3843/ZN (NAND2_X4)                                     0.19       0.34 r
  U3853/ZN (AND2_X4)                                      0.08       0.42 r
  U4121/ZN (INV_X4)                                       0.05       0.47 f
  U2307/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[13].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2297/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2286/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2275/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2272/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2271/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2270/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2269/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2268/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2267/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2266/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2296/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2295/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2294/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2293/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2292/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2291/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2290/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2289/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2288/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2287/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2285/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2284/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2283/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2282/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2281/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2280/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2279/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2278/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2277/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2276/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4122/ZN (INV_X4)                                       0.05       0.47 f
  U2274/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3844/ZN (NAND2_X4)                                     0.19       0.34 r
  U3854/ZN (AND2_X4)                                      0.08       0.42 r
  U4123/ZN (INV_X4)                                       0.05       0.47 f
  U2273/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[15].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3845/ZN (NAND2_X4)                                     0.19       0.34 r
  U3855/ZN (AND2_X4)                                      0.08       0.42 r
  U4124/ZN (INV_X4)                                       0.05       0.47 f
  U2263/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[15].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[15].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[15].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3845/ZN (NAND2_X4)                                     0.19       0.34 r
  U3855/ZN (AND2_X4)                                      0.08       0.42 r
  U4125/ZN (INV_X4)                                       0.05       0.47 f
  U2252/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[15].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[15].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[15].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3845/ZN (NAND2_X4)                                     0.19       0.34 r
  U3855/ZN (AND2_X4)                                      0.08       0.42 r
  U4125/ZN (INV_X4)                                       0.05       0.47 f
  U2241/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[15].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[15].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: writeEnable
              (input port clocked by clk)
  Endpoint: REGISTER_FILE_32[15].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeEnable (in)                                        0.00       0.00 f
  U2370/ZN (AND2_X2)                                      0.06       0.06 f
  U2369/ZN (AND3_X2)                                      0.10       0.15 f
  U3845/ZN (NAND2_X4)                                     0.19       0.34 r
  U3855/ZN (AND2_X4)                                      0.08       0.42 r
  U4124/ZN (INV_X4)                                       0.05       0.47 f
  U2238/ZN (OAI22_X2)                                     0.07       0.54 r
  REGISTER_FILE_32[15].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[15].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1301/ZN (AOI22_X2)                                     0.07       0.24 r
  U1300/ZN (OAI221_X2)                                    0.04       0.29 f
  U3599/ZN (OAI21_X2)                                     0.05       0.34 r
  U1298/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[11] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1280/ZN (AOI22_X2)                                     0.07       0.24 r
  U1279/ZN (OAI221_X2)                                    0.04       0.29 f
  U3598/ZN (OAI21_X2)                                     0.05       0.34 r
  U1277/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[12] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1259/ZN (AOI22_X2)                                     0.07       0.24 r
  U1258/ZN (OAI221_X2)                                    0.04       0.29 f
  U3597/ZN (OAI21_X2)                                     0.05       0.34 r
  U1256/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[13] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1238/ZN (AOI22_X2)                                     0.07       0.24 r
  U1237/ZN (OAI221_X2)                                    0.04       0.29 f
  U3596/ZN (OAI21_X2)                                     0.05       0.34 r
  U1235/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[14] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1217/ZN (AOI22_X2)                                     0.07       0.24 r
  U1216/ZN (OAI221_X2)                                    0.04       0.29 f
  U3595/ZN (OAI21_X2)                                     0.05       0.34 r
  U1214/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[15] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1196/ZN (AOI22_X2)                                     0.07       0.24 r
  U1195/ZN (OAI221_X2)                                    0.04       0.29 f
  U3594/ZN (OAI21_X2)                                     0.05       0.34 r
  U1193/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[16] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1070/ZN (AOI22_X2)                                     0.07       0.24 r
  U1069/ZN (OAI221_X2)                                    0.04       0.29 f
  U3589/ZN (OAI21_X2)                                     0.05       0.34 r
  U1067/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[21] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1049/ZN (AOI22_X2)                                     0.07       0.24 r
  U1048/ZN (OAI221_X2)                                    0.04       0.29 f
  U3588/ZN (OAI21_X2)                                     0.05       0.34 r
  U1046/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[22] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1028/ZN (AOI22_X2)                                     0.07       0.24 r
  U1027/ZN (OAI221_X2)                                    0.04       0.29 f
  U3587/ZN (OAI21_X2)                                     0.05       0.34 r
  U1025/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[23] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1007/ZN (AOI22_X2)                                     0.07       0.24 r
  U1006/ZN (OAI221_X2)                                    0.04       0.29 f
  U3586/ZN (OAI21_X2)                                     0.05       0.34 r
  U1004/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[24] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U986/ZN (AOI22_X2)                                      0.07       0.24 r
  U985/ZN (OAI221_X2)                                     0.04       0.29 f
  U3585/ZN (OAI21_X2)                                     0.05       0.34 r
  U983/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[25] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U965/ZN (AOI22_X2)                                      0.07       0.24 r
  U964/ZN (OAI221_X2)                                     0.04       0.29 f
  U3584/ZN (OAI21_X2)                                     0.05       0.34 r
  U962/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[26] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U860/ZN (AOI22_X2)                                      0.07       0.24 r
  U859/ZN (OAI221_X2)                                     0.04       0.29 f
  U3580/ZN (OAI21_X2)                                     0.05       0.34 r
  U857/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[30] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1344/ZN (AOI22_X2)                                     0.07       0.24 r
  U1343/ZN (OAI221_X2)                                    0.04       0.29 f
  U3809/ZN (OAI21_X2)                                     0.05       0.34 r
  U1340/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[0] (out)                                           0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1112/ZN (AOI22_X2)                                     0.07       0.24 r
  U1111/ZN (OAI221_X2)                                    0.04       0.29 f
  U3609/ZN (OAI21_X2)                                     0.05       0.34 r
  U1109/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[1] (out)                                           0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U881/ZN (AOI22_X2)                                      0.07       0.24 r
  U880/ZN (OAI221_X2)                                     0.04       0.29 f
  U3803/ZN (OAI21_X2)                                     0.05       0.34 r
  U878/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[2] (out)                                           0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U818/ZN (AOI22_X2)                                      0.07       0.24 r
  U817/ZN (OAI221_X2)                                     0.04       0.29 f
  U3607/ZN (OAI21_X2)                                     0.05       0.34 r
  U815/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[3] (out)                                           0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U797/ZN (AOI22_X2)                                      0.07       0.24 r
  U796/ZN (OAI221_X2)                                     0.04       0.29 f
  U3606/ZN (OAI21_X2)                                     0.05       0.34 r
  U794/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[4] (out)                                           0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U776/ZN (AOI22_X2)                                      0.07       0.24 r
  U775/ZN (OAI221_X2)                                     0.04       0.29 f
  U3605/ZN (OAI21_X2)                                     0.05       0.34 r
  U773/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[5] (out)                                           0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U755/ZN (AOI22_X2)                                      0.07       0.24 r
  U754/ZN (OAI221_X2)                                     0.04       0.29 f
  U3604/ZN (OAI21_X2)                                     0.05       0.34 r
  U752/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[6] (out)                                           0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U734/ZN (AOI22_X2)                                      0.07       0.24 r
  U733/ZN (OAI221_X2)                                     0.04       0.29 f
  U3603/ZN (OAI21_X2)                                     0.05       0.34 r
  U731/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[7] (out)                                           0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U713/ZN (AOI22_X2)                                      0.07       0.24 r
  U712/ZN (OAI221_X2)                                     0.04       0.29 f
  U3784/ZN (OAI21_X2)                                     0.05       0.34 r
  U710/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[8] (out)                                           0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U692/ZN (AOI22_X2)                                      0.07       0.24 r
  U691/ZN (OAI221_X2)                                     0.04       0.29 f
  U3782/ZN (OAI21_X2)                                     0.05       0.34 r
  U689/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[9] (out)                                           0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1322/ZN (AOI22_X2)                                     0.07       0.24 r
  U1321/ZN (OAI221_X2)                                    0.04       0.29 f
  U3600/ZN (OAI21_X2)                                     0.05       0.34 r
  U1319/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[10] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1175/ZN (AOI22_X2)                                     0.07       0.24 r
  U1174/ZN (OAI221_X2)                                    0.04       0.29 f
  U3758/ZN (OAI21_X2)                                     0.05       0.34 r
  U1172/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[17] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1154/ZN (AOI22_X2)                                     0.07       0.24 r
  U1153/ZN (OAI221_X2)                                    0.04       0.29 f
  U3592/ZN (OAI21_X2)                                     0.05       0.34 r
  U1151/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[18] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1133/ZN (AOI22_X2)                                     0.07       0.24 r
  U1132/ZN (OAI221_X2)                                    0.04       0.29 f
  U3591/ZN (OAI21_X2)                                     0.05       0.34 r
  U1130/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[19] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U1091/ZN (AOI22_X2)                                     0.07       0.24 r
  U1090/ZN (OAI221_X2)                                    0.04       0.29 f
  U3590/ZN (OAI21_X2)                                     0.05       0.34 r
  U1088/ZN (NAND4_X2)                                     0.03       0.37 f
  busA[20] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U944/ZN (AOI22_X2)                                      0.07       0.24 r
  U943/ZN (OAI221_X2)                                     0.04       0.29 f
  U3728/ZN (OAI21_X2)                                     0.05       0.34 r
  U941/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[27] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U923/ZN (AOI22_X2)                                      0.07       0.24 r
  U922/ZN (OAI221_X2)                                     0.04       0.29 f
  U3582/ZN (OAI21_X2)                                     0.05       0.34 r
  U920/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[28] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U902/ZN (AOI22_X2)                                      0.07       0.24 r
  U901/ZN (OAI221_X2)                                     0.04       0.29 f
  U3581/ZN (OAI21_X2)                                     0.05       0.34 r
  U899/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[29] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U839/ZN (AOI22_X2)                                      0.07       0.24 r
  U838/ZN (OAI221_X2)                                     0.04       0.29 f
  U3579/ZN (OAI21_X2)                                     0.05       0.34 r
  U836/ZN (NAND4_X2)                                      0.03       0.37 f
  busA[31] (out)                                          0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U88/ZN (AOI22_X2)                                       0.06       0.23 r
  U87/ZN (OAI221_X2)                                      0.04       0.28 f
  U3573/ZN (OAI21_X2)                                     0.05       0.33 r
  U85/ZN (NAND4_X2)                                       0.03       0.36 f
  busB[5] (out)                                           0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U46/ZN (AOI22_X2)                                       0.06       0.23 r
  U45/ZN (OAI221_X2)                                      0.04       0.28 f
  U3571/ZN (OAI21_X2)                                     0.05       0.33 r
  U43/ZN (NAND4_X2)                                       0.03       0.36 f
  busB[7] (out)                                           0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U550/ZN (AOI22_X2)                                      0.06       0.23 r
  U549/ZN (OAI221_X2)                                     0.04       0.28 f
  U3564/ZN (OAI21_X2)                                     0.05       0.33 r
  U547/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[14] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U529/ZN (AOI22_X2)                                      0.06       0.23 r
  U528/ZN (OAI221_X2)                                     0.04       0.28 f
  U3563/ZN (OAI21_X2)                                     0.05       0.33 r
  U526/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[15] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U508/ZN (AOI22_X2)                                      0.06       0.23 r
  U507/ZN (OAI221_X2)                                     0.04       0.28 f
  U3562/ZN (OAI21_X2)                                     0.05       0.33 r
  U505/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[16] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U67/ZN (AOI22_X2)                                       0.06       0.23 r
  U66/ZN (OAI221_X2)                                      0.04       0.28 f
  U3572/ZN (OAI21_X2)                                     0.05       0.33 r
  U64/ZN (NAND4_X2)                                       0.03       0.36 f
  busB[6] (out)                                           0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U130/ZN (AOI22_X2)                                      0.06       0.23 r
  U129/ZN (OAI221_X2)                                     0.04       0.28 f
  U3575/ZN (OAI21_X2)                                     0.05       0.33 r
  U127/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[3] (out)                                           0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U613/ZN (AOI22_X2)                                      0.06       0.23 r
  U612/ZN (OAI221_X2)                                     0.04       0.28 f
  U3567/ZN (OAI21_X2)                                     0.05       0.33 r
  U610/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[11] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U592/ZN (AOI22_X2)                                      0.06       0.23 r
  U591/ZN (OAI221_X2)                                     0.04       0.28 f
  U3566/ZN (OAI21_X2)                                     0.05       0.33 r
  U589/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[12] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U571/ZN (AOI22_X2)                                      0.06       0.23 r
  U570/ZN (OAI221_X2)                                     0.04       0.28 f
  U3565/ZN (OAI21_X2)                                     0.05       0.33 r
  U568/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[13] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U193/ZN (AOI22_X2)                                      0.06       0.23 r
  U192/ZN (OAI221_X2)                                     0.04       0.28 f
  U3707/ZN (OAI21_X2)                                     0.05       0.33 r
  U190/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[2] (out)                                           0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U109/ZN (AOI22_X2)                                      0.06       0.23 r
  U108/ZN (OAI221_X2)                                     0.04       0.28 f
  U3574/ZN (OAI21_X2)                                     0.05       0.33 r
  U106/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[4] (out)                                           0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U319/ZN (AOI22_X2)                                      0.06       0.23 r
  U318/ZN (OAI221_X2)                                     0.04       0.28 f
  U3641/ZN (OAI21_X2)                                     0.05       0.33 r
  U316/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[24] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U298/ZN (AOI22_X2)                                      0.06       0.23 r
  U297/ZN (OAI221_X2)                                     0.04       0.28 f
  U3553/ZN (OAI21_X2)                                     0.05       0.33 r
  U295/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[25] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U277/ZN (AOI22_X2)                                      0.06       0.23 r
  U276/ZN (OAI221_X2)                                     0.04       0.28 f
  U3552/ZN (OAI21_X2)                                     0.05       0.33 r
  U274/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[26] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U256/ZN (AOI22_X2)                                      0.06       0.23 r
  U255/ZN (OAI221_X2)                                     0.04       0.28 f
  U3551/ZN (OAI21_X2)                                     0.05       0.33 r
  U253/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[27] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U235/ZN (AOI22_X2)                                      0.06       0.23 r
  U234/ZN (OAI221_X2)                                     0.04       0.28 f
  U3550/ZN (OAI21_X2)                                     0.05       0.33 r
  U232/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[28] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U214/ZN (AOI22_X2)                                      0.06       0.23 r
  U213/ZN (OAI221_X2)                                     0.04       0.28 f
  U3549/ZN (OAI21_X2)                                     0.05       0.33 r
  U211/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[29] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U172/ZN (AOI22_X2)                                      0.06       0.23 r
  U171/ZN (OAI221_X2)                                     0.04       0.28 f
  U3548/ZN (OAI21_X2)                                     0.05       0.33 r
  U169/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[30] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U151/ZN (AOI22_X2)                                      0.06       0.23 r
  U150/ZN (OAI221_X2)                                     0.04       0.28 f
  U3547/ZN (OAI21_X2)                                     0.05       0.33 r
  U148/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[31] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U424/ZN (AOI22_X2)                                      0.06       0.23 r
  U423/ZN (OAI221_X2)                                     0.04       0.28 f
  U3577/ZN (OAI21_X2)                                     0.05       0.33 r
  U421/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[1] (out)                                           0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U487/ZN (AOI22_X2)                                      0.06       0.23 r
  U486/ZN (OAI221_X2)                                     0.04       0.28 f
  U3561/ZN (OAI21_X2)                                     0.05       0.33 r
  U484/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[17] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U466/ZN (AOI22_X2)                                      0.06       0.23 r
  U465/ZN (OAI221_X2)                                     0.04       0.28 f
  U3560/ZN (OAI21_X2)                                     0.05       0.33 r
  U463/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[18] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U445/ZN (AOI22_X2)                                      0.06       0.23 r
  U444/ZN (OAI221_X2)                                     0.04       0.28 f
  U3559/ZN (OAI21_X2)                                     0.05       0.33 r
  U442/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[19] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U403/ZN (AOI22_X2)                                      0.06       0.23 r
  U402/ZN (OAI221_X2)                                     0.04       0.28 f
  U3558/ZN (OAI21_X2)                                     0.05       0.33 r
  U400/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[20] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U382/ZN (AOI22_X2)                                      0.06       0.23 r
  U381/ZN (OAI221_X2)                                     0.04       0.28 f
  U3557/ZN (OAI21_X2)                                     0.05       0.33 r
  U379/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[21] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U361/ZN (AOI22_X2)                                      0.06       0.23 r
  U360/ZN (OAI221_X2)                                     0.04       0.28 f
  U3556/ZN (OAI21_X2)                                     0.05       0.33 r
  U358/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[22] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U340/ZN (AOI22_X2)                                      0.06       0.23 r
  U339/ZN (OAI221_X2)                                     0.04       0.28 f
  U3555/ZN (OAI21_X2)                                     0.05       0.33 r
  U337/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[23] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U656/ZN (AOI22_X2)                                      0.06       0.23 r
  U655/ZN (OAI221_X2)                                     0.04       0.28 f
  U3578/ZN (OAI21_X2)                                     0.05       0.33 r
  U652/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[0] (out)                                           0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U25/ZN (AOI22_X2)                                       0.06       0.23 r
  U24/ZN (OAI221_X2)                                      0.04       0.28 f
  U3570/ZN (OAI21_X2)                                     0.05       0.33 r
  U22/ZN (NAND4_X2)                                       0.03       0.36 f
  busB[8] (out)                                           0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U4/ZN (AOI22_X2)                                        0.06       0.23 r
  U3/ZN (OAI221_X2)                                       0.04       0.28 f
  U3569/ZN (OAI21_X2)                                     0.05       0.33 r
  U1/ZN (NAND4_X2)                                        0.03       0.36 f
  busB[9] (out)                                           0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[7].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[7].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  U634/ZN (AOI22_X2)                                      0.06       0.23 r
  U633/ZN (OAI221_X2)                                     0.04       0.28 f
  U3568/ZN (OAI21_X2)                                     0.05       0.33 r
  U631/ZN (NAND4_X2)                                      0.03       0.36 f
  busB[10] (out)                                          0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2297/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2286/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2275/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2272/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2271/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2270/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2269/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2268/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2267/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2266/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2296/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2295/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2294/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2293/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2292/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2291/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2290/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2289/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2288/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2287/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2285/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2284/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2283/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2282/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2281/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2280/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2279/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2278/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2277/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2276/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2274/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[14].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2273/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[14].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2160/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2149/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2138/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2135/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2134/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2133/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2132/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2131/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2130/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2129/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2159/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2158/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2157/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2156/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2155/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2154/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2153/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2152/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2151/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2150/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2148/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2147/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2146/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2145/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2144/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2143/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2142/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2141/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2140/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2139/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2137/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[18].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2136/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[18].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2437/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2426/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2415/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2412/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2411/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2410/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2409/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2408/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2407/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2406/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2436/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2435/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2434/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2433/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2432/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2431/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2430/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2429/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2428/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2427/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2425/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2424/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2423/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2422/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2421/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2420/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2419/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2418/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2417/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2416/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2414/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[10].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2413/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[10].REGISTER32/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[0].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[0].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2504/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[0].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[0].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2482/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[0].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[0].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2460/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: REGISTER_FILE_32[0].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGISTER_FILE_32[0].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_file      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/QN (DFF_X1)
                                                          0.16       0.16 r
  U2454/ZN (OAI22_X2)                                     0.04       0.20 f
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  REGISTER_FILE_32[0].REGISTER32/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


1
