/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire [3:0] _02_;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(_00_ | in_data[7]);
  assign celloutsig_0_29z = ~in_data[46];
  assign celloutsig_0_17z = ~((celloutsig_0_7z[10] | celloutsig_0_2z) & (celloutsig_0_13z | celloutsig_0_11z[1]));
  assign celloutsig_1_2z = celloutsig_1_0z | celloutsig_1_1z[5];
  assign celloutsig_1_4z = { celloutsig_1_1z[5:4], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } + { in_data[160:153], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_7z = in_data[129:124] + { celloutsig_1_1z[6:2], celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_4z[13:9] + celloutsig_1_8z[6:2];
  reg [4:0] _10_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 5'h00;
    else _10_ <= { celloutsig_1_4z[17:15], celloutsig_1_0z, celloutsig_1_2z };
  assign _01_[7:3] = _10_;
  reg [3:0] _11_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 4'h0;
    else _11_ <= in_data[84:81];
  assign { _02_[3:1], _00_ } = _11_;
  assign celloutsig_1_18z = celloutsig_1_1z[7:4] & celloutsig_1_9z[4:1];
  assign celloutsig_0_6z = in_data[45:42] === { in_data[83], celloutsig_0_2z, in_data[83], celloutsig_0_2z };
  assign celloutsig_0_19z = celloutsig_0_11z[7:1] === { in_data[5:0], celloutsig_0_17z };
  assign celloutsig_0_33z = { in_data[83:78], celloutsig_0_29z, celloutsig_0_13z, celloutsig_0_12z } <= { celloutsig_0_16z[4:2], celloutsig_0_29z, _02_[3:1], _00_, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[144:128] <= in_data[184:168];
  assign celloutsig_0_13z = { celloutsig_0_4z[3:0], celloutsig_0_9z, celloutsig_0_2z } <= { _02_[3:1], _00_, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_9z = in_data[56:48] || { celloutsig_0_4z[5:1], _02_[3:1], _00_ };
  assign celloutsig_0_10z = { in_data[53], in_data[83], in_data[83], celloutsig_0_9z } || celloutsig_0_4z[5:2];
  assign celloutsig_0_2z = in_data[38] & ~(in_data[83]);
  assign celloutsig_0_7z = { in_data[36:27], _02_[3:1], _00_ } % { 1'h1, in_data[83], celloutsig_0_4z };
  assign celloutsig_0_16z = celloutsig_0_4z[10:2] * { celloutsig_0_11z[7:1], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_32z = ~ { celloutsig_0_7z[8:1], celloutsig_0_31z };
  assign celloutsig_1_19z = ~ { _01_[7:3], celloutsig_1_10z };
  assign celloutsig_0_11z = ~ celloutsig_0_4z[11:1];
  assign celloutsig_0_31z = celloutsig_0_10z & celloutsig_0_4z[11];
  assign celloutsig_1_10z = celloutsig_1_2z & celloutsig_1_4z[8];
  assign celloutsig_1_1z = in_data[190:183] << in_data[177:170];
  assign celloutsig_1_3z = in_data[189:187] << { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z[7], celloutsig_1_7z } <<< { celloutsig_1_4z[5], celloutsig_1_7z };
  assign celloutsig_0_4z = in_data[59:48] ~^ { in_data[92:89], in_data[83], in_data[83], in_data[83], in_data[83], in_data[83], in_data[83], in_data[83], in_data[83] };
  assign { _01_[11:8], _01_[2:0] } = { celloutsig_1_9z[3:0], celloutsig_1_3z };
  assign _02_[0] = _00_;
  assign { out_data[131:128], out_data[101:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
