
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+30 (git sha1 e56dad56c, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1681341442694/work=/usr/local/src/conda/yosys-0.27_33_ge56dad56c -fdebug-prefix-map=/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: OpenRAM_output/sky130_sram_2rw_64x128_64_TT_1p8V_25C.lib
Imported 1 cell types from liberty file.

2. Executing Liberty frontend: OpenRAM_output/sky130_sram_2rw_32x128_32_TT_1p8V_25C.lib
Imported 1 cell types from liberty file.

3. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v' to AST representation.
Generating RTLIL representation for module `\alu_control'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v' to AST representation.
Generating RTLIL representation for module `\branch_unit'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control_unit'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/cpu.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v' to AST representation.
Generating RTLIL representation for module `\immediate_extend_unit'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v' to AST representation.
Generating RTLIL representation for module `\mux_2'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v' to AST representation.
Generating RTLIL representation for module `\pc'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn.v' to AST representation.
Generating RTLIL representation for module `\reg_arstn'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v' to AST representation.
Generating RTLIL representation for module `\reg_arstn_en'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v' to AST representation.
Generating RTLIL representation for module `\register_file'.
Warning: Replacing memory \reg_array with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:59
Warning: Replacing memory \reg_array_nxt with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:49
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v
Parsing SystemVerilog input from `../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v' to AST representation.
Generating RTLIL representation for module `\sram_BW32'.
Warning: Replacing memory \cs_ext_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:82
Warning: Replacing memory \cs_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:81
Generating RTLIL representation for module `\sram_BW64'.
Warning: Replacing memory \cs_ext_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:161
Warning: Replacing memory \cs_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:160
Successfully finished Verilog frontend.

15. Generating Graphviz representation of design.
Writing dot description to `/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/hierarchy.dot'.
Dumping module cpu to page 1.

16. Executing HIERARCHY pass (managing design hierarchy).

16.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     \branch_unit
Used module:     \mux_2
Used module:     \alu
Used module:     \alu_control
Used module:     \register_file
Used module:     \control_unit
Used module:     \sram_BW64
Used module:     \sram_BW32
Used module:     \pc
Used module:         \reg_arstn_en
Used module:     \immediate_extend_unit
Parameter \DATA_W = 64

16.2. Executing AST frontend in derive mode using pre-parsed AST for module `\branch_unit'.
Parameter \DATA_W = 64
Generating RTLIL representation for module `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000'.
Parameter \DATA_W = 64

16.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mux_2'.
Parameter \DATA_W = 64
Generating RTLIL representation for module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Parameter \DATA_W = 64

16.4. Executing AST frontend in derive mode using pre-parsed AST for module `\alu'.
Parameter \DATA_W = 64
Generating RTLIL representation for module `$paramod\alu\DATA_W=s32'00000000000000000000000001000000'.
Parameter \DATA_W = 64
Found cached RTLIL representation for module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Parameter \DATA_W = 64

16.5. Executing AST frontend in derive mode using pre-parsed AST for module `\register_file'.
Parameter \DATA_W = 64
Generating RTLIL representation for module `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000'.
Warning: Replacing memory \reg_array with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:59
Warning: Replacing memory \reg_array_nxt with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:49
Parameter \ADDR_W = 10

16.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sram_BW64'.
Parameter \ADDR_W = 10
Generating RTLIL representation for module `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010'.
Warning: Replacing memory \cs_ext_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:161
Warning: Replacing memory \cs_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:160
Parameter \ADDR_W = 9

16.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sram_BW32'.
Parameter \ADDR_W = 9
Generating RTLIL representation for module `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001'.
Warning: Replacing memory \cs_ext_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:82
Warning: Replacing memory \cs_i with list of registers. See ../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:81
Parameter \DATA_W = 64

16.8. Executing AST frontend in derive mode using pre-parsed AST for module `\pc'.
Parameter \DATA_W = 64
Generating RTLIL representation for module `$paramod\pc\DATA_W=s32'00000000000000000000000001000000'.
Parameter \DATA_W = 16
Parameter \PRESET_VAL = 0

16.9. Executing AST frontend in derive mode using pre-parsed AST for module `\reg_arstn_en'.
Parameter \DATA_W = 16
Parameter \PRESET_VAL = 0
Generating RTLIL representation for module `$paramod$e18ebf2046cabfdf4fa0afa2c04bef0cec4e08f5\reg_arstn_en'.
Parameter \DATA_W = 16

16.10. Executing AST frontend in derive mode using pre-parsed AST for module `\mux_2'.
Parameter \DATA_W = 16
Generating RTLIL representation for module `$paramod\mux_2\DATA_W=s32'00000000000000000000000000010000'.
Parameter \DATA_W = 16
Found cached RTLIL representation for module `$paramod\mux_2\DATA_W=s32'00000000000000000000000000010000'.

16.11. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\alu\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Used module:     \control_unit
Used module:     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     $paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         \reg_arstn_en
Used module:         \mux_2
Used module:     \immediate_extend_unit
Parameter \DATA_W = 64
Parameter \PRESET_VAL = 0

16.12. Executing AST frontend in derive mode using pre-parsed AST for module `\reg_arstn_en'.
Parameter \DATA_W = 64
Parameter \PRESET_VAL = 0
Generating RTLIL representation for module `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en'.
Parameter \DATA_W = 64
Found cached RTLIL representation for module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.
Parameter \DATA_W = 64
Found cached RTLIL representation for module `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000'.

16.13. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\alu\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Used module:     \control_unit
Used module:     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     $paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en
Used module:     \immediate_extend_unit

16.14. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\alu\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Used module:     \control_unit
Used module:     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     $paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en
Used module:     \immediate_extend_unit
Removing unused module `$paramod\mux_2\DATA_W=s32'00000000000000000000000000010000'.
Removing unused module `$paramod$e18ebf2046cabfdf4fa0afa2c04bef0cec4e08f5\reg_arstn_en'.
Removing unused module `\sram_BW64'.
Removing unused module `\sram_BW32'.
Removing unused module `\register_file'.
Removing unused module `\reg_arstn_en'.
Removing unused module `\reg_arstn'.
Removing unused module `\pc'.
Removing unused module `\mux_2'.
Removing unused module `\branch_unit'.
Removing unused module `\alu'.
Removed 11 unused modules.

17. Executing TRIBUF pass.

18. Executing HIERARCHY pass (managing design hierarchy).

18.1. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\alu\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Used module:     \control_unit
Used module:     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     $paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en
Used module:     \immediate_extend_unit

18.2. Analyzing design hierarchy..
Top module:  \cpu
Used module:     $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000
Used module:     $paramod\alu\DATA_W=s32'00000000000000000000000001000000
Used module:     \alu_control
Used module:     $paramod\register_file\DATA_W=s32'00000000000000000000000001000000
Used module:     \control_unit
Used module:     $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010
Used module:     $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001
Used module:     $paramod\pc\DATA_W=s32'00000000000000000000000001000000
Used module:         $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en
Used module:     \immediate_extend_unit
Removed 0 unused modules.

19. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

20. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403 in module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Marked 2 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371 in module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361 in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Marked 32 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264 in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Removed 2 dead cases from process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257 in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Marked 2 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257 in module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:116$253 in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:108$249 in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:98$245 in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:90$243 in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:74$242 in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:52$231 in module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v:11$229 in module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v:23$34 in module immediate_extend_unit.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:32$33 in module control_unit.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:56$26 in module alu_control.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:43$25 in module alu_control.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:24$439 in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Marked 1 switch rules as full_case in process $proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:16$437 in module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.
Removed a total of 2 dead cases.

21. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 32 redundant assignments.
Promoted 106 assignments to connections.

22. Executing PROC_INIT pass (extract init attributes).

23. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \arst_n in `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
Found async reset \arst_n in `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:16$437'.

24. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

25. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$429'.
Creating decoders for process `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:39$427'.
Creating decoders for process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$426'.
Creating decoders for process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:80$417'.
Creating decoders for process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
Creating decoders for process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
     1/2: $1$mem2reg_rd$\data_ext_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:62$402_DATA[31:0]$409
     2/2: $1$mem2reg_rd$\data_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:58$401_DATA[31:0]$408
Creating decoders for process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$394'.
Creating decoders for process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:159$385'.
Creating decoders for process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
Creating decoders for process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
     1/2: $1$mem2reg_rd$\data_ext_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:142$370_DATA[63:0]$377
     2/2: $1$mem2reg_rd$\data_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:138$369_DATA[63:0]$376
Creating decoders for process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
     1/33: $2\idx[31:0]
     2/33: $0\reg_array[31][63:0]
     3/33: $0\reg_array[30][63:0]
     4/33: $0\reg_array[29][63:0]
     5/33: $0\reg_array[28][63:0]
     6/33: $0\reg_array[27][63:0]
     7/33: $0\reg_array[26][63:0]
     8/33: $0\reg_array[25][63:0]
     9/33: $0\reg_array[24][63:0]
    10/33: $0\reg_array[23][63:0]
    11/33: $0\reg_array[22][63:0]
    12/33: $0\reg_array[21][63:0]
    13/33: $0\reg_array[20][63:0]
    14/33: $0\reg_array[19][63:0]
    15/33: $0\reg_array[18][63:0]
    16/33: $0\reg_array[17][63:0]
    17/33: $0\reg_array[16][63:0]
    18/33: $0\reg_array[15][63:0]
    19/33: $0\reg_array[14][63:0]
    20/33: $0\reg_array[13][63:0]
    21/33: $0\reg_array[12][63:0]
    22/33: $0\reg_array[11][63:0]
    23/33: $0\reg_array[10][63:0]
    24/33: $0\reg_array[9][63:0]
    25/33: $0\reg_array[8][63:0]
    26/33: $0\reg_array[7][63:0]
    27/33: $0\reg_array[6][63:0]
    28/33: $0\reg_array[5][63:0]
    29/33: $0\reg_array[4][63:0]
    30/33: $0\reg_array[3][63:0]
    31/33: $0\reg_array[2][63:0]
    32/33: $0\reg_array[1][63:0]
    33/33: $0\reg_array[0][63:0]
Creating decoders for process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
     1/32: $1\reg_array_nxt[31][63:0]
     2/32: $1\reg_array_nxt[30][63:0]
     3/32: $1\reg_array_nxt[29][63:0]
     4/32: $1\reg_array_nxt[28][63:0]
     5/32: $1\reg_array_nxt[27][63:0]
     6/32: $1\reg_array_nxt[26][63:0]
     7/32: $1\reg_array_nxt[25][63:0]
     8/32: $1\reg_array_nxt[24][63:0]
     9/32: $1\reg_array_nxt[23][63:0]
    10/32: $1\reg_array_nxt[22][63:0]
    11/32: $1\reg_array_nxt[21][63:0]
    12/32: $1\reg_array_nxt[20][63:0]
    13/32: $1\reg_array_nxt[19][63:0]
    14/32: $1\reg_array_nxt[18][63:0]
    15/32: $1\reg_array_nxt[17][63:0]
    16/32: $1\reg_array_nxt[16][63:0]
    17/32: $1\reg_array_nxt[15][63:0]
    18/32: $1\reg_array_nxt[14][63:0]
    19/32: $1\reg_array_nxt[13][63:0]
    20/32: $1\reg_array_nxt[12][63:0]
    21/32: $1\reg_array_nxt[11][63:0]
    22/32: $1\reg_array_nxt[10][63:0]
    23/32: $1\reg_array_nxt[9][63:0]
    24/32: $1\reg_array_nxt[8][63:0]
    25/32: $1\reg_array_nxt[7][63:0]
    26/32: $1\reg_array_nxt[6][63:0]
    27/32: $1\reg_array_nxt[5][63:0]
    28/32: $1\reg_array_nxt[4][63:0]
    29/32: $1\reg_array_nxt[3][63:0]
    30/32: $1\reg_array_nxt[2][63:0]
    31/32: $1\reg_array_nxt[1][63:0]
    32/32: $1\reg_array_nxt[0][63:0]
Creating decoders for process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
     1/2: $1$mem2reg_rd$\reg_array$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:41$256_DATA[63:0]$263
     2/2: $1$mem2reg_rd$\reg_array$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:40$255_DATA[63:0]$262
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:116$253'.
     1/1: $1\overflow[0:0]
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:108$249'.
     1/1: $1\overflow_sub[0:0]
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:98$245'.
     1/1: $1\overflow_add[0:0]
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:90$243'.
     1/1: $1\msb_equal_flag[0:0]
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:74$242'.
     1/1: $1\alu_out[63:0]
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
Creating decoders for process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:52$231'.
     1/1: $1\zero_flag[0:0]
Creating decoders for process `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v:11$229'.
     1/1: $1\mux_out[63:0]
Creating decoders for process `\immediate_extend_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v:23$34'.
     1/1: $1\immediate_extended[63:0]
Creating decoders for process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:32$33'.
     1/8: $1\jump[0:0]
     2/8: $1\alu_op[1:0]
     3/8: $1\branch[0:0]
     4/8: $1\mem_write[0:0]
     5/8: $1\mem_read[0:0]
     6/8: $1\reg_write[0:0]
     7/8: $1\mem_2_reg[0:0]
     8/8: $1\alu_src[0:0]
Creating decoders for process `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:23$226'.
Creating decoders for process `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$223'.
Creating decoders for process `\alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:56$26'.
     1/1: $1\alu_control[3:0]
Creating decoders for process `\alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:43$25'.
     1/1: $1\rtype_op[3:0]
Creating decoders for process `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:24$439'.
     1/1: $1\nxt[63:0]
Creating decoders for process `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:16$437'.
     1/1: $0\r[63:0]

26. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.\updated_pc' from process `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$429'.
No latch inferred for signal `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.\pc_src' from process `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:39$427'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\data_i[0]' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$426'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\data_ext_i[0]' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$426'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\cs_i[0]' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:80$417'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\cs_ext_i[0]' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:80$417'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\csb0' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\web0' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\csb1' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\web1' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\addr_i' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\addr_ext_i' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\mem_sel' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\mem_sel_ext' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\rdata_ext' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.\rdata' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$mem2reg_rd$\data_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:58$401_ADDR' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$mem2reg_rd$\data_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:58$401_DATA' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$mem2reg_rd$\data_ext_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:62$402_ADDR' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
No latch inferred for signal `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$mem2reg_rd$\data_ext_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:62$402_DATA' from process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\data_i[0]' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$394'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\data_ext_i[0]' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$394'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\cs_i[0]' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:159$385'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\cs_ext_i[0]' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:159$385'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\csb0' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\web0' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\csb1' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\web1' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\addr_i' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\addr_ext_i' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\mem_sel' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\mem_sel_ext' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\rdata_ext' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.\rdata' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$mem2reg_rd$\data_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:138$369_ADDR' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$mem2reg_rd$\data_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:138$369_DATA' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$mem2reg_rd$\data_ext_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:142$370_ADDR' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
No latch inferred for signal `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$mem2reg_rd$\data_ext_i$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:142$370_DATA' from process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\idx' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[0]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[1]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[2]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[3]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[4]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[5]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[6]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[7]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[8]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[9]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[10]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[11]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[12]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[13]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[14]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[15]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[16]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[17]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[18]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[19]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[20]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[21]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[22]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[23]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[24]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[25]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[26]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[27]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[28]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[29]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[30]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array_nxt[31]' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_1' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\rdata_2' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$mem2reg_rd$\reg_array$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:40$255_ADDR' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$mem2reg_rd$\reg_array$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:40$255_DATA' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$mem2reg_rd$\reg_array$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:41$256_ADDR' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
No latch inferred for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$mem2reg_rd$\reg_array$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:41$256_DATA' from process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\overflow' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:116$253'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\overflow_sub' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:108$249'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\overflow_add' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:98$245'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\msb_equal_flag' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:90$243'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\alu_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:74$242'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\sub_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\add_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\and_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\or_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\slt_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\sll_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\srl_out' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
No latch inferred for signal `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.\zero_flag' from process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:52$231'.
No latch inferred for signal `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.\mux_out' from process `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v:11$229'.
No latch inferred for signal `\immediate_extend_unit.\immediate_extended' from process `\immediate_extend_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v:23$34'.
No latch inferred for signal `\control_unit.\alu_op' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:32$33'.
No latch inferred for signal `\control_unit.\branch' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:32$33'.
No latch inferred for signal `\control_unit.\mem_read' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:32$33'.
No latch inferred for signal `\control_unit.\mem_2_reg' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:32$33'.
No latch inferred for signal `\control_unit.\mem_write' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:32$33'.
No latch inferred for signal `\control_unit.\alu_src' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:32$33'.
No latch inferred for signal `\control_unit.\reg_write' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:32$33'.
No latch inferred for signal `\control_unit.\jump' from process `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:32$33'.
No latch inferred for signal `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\jump_pc' from process `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:23$226'.
No latch inferred for signal `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.\branch_pc' from process `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$223'.
No latch inferred for signal `\alu_control.\alu_control' from process `\alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:56$26'.
No latch inferred for signal `\alu_control.\rtype_op' from process `\alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:43$25'.
No latch inferred for signal `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\nxt' from process `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:24$439'.

27. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\idx' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[0]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$710' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[1]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$711' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[2]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$712' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[3]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$713' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[4]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$714' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[5]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$715' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[6]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$716' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[7]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$717' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[8]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$718' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[9]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$719' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[10]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$720' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[11]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$721' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[12]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$722' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[13]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$723' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[14]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$724' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[15]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$725' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[16]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$726' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[17]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$727' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[18]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$728' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[19]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$729' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[20]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$730' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[21]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$731' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[22]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$732' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[23]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$733' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[24]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$734' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[25]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$735' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[26]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$736' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[27]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$737' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[28]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$738' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[29]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$739' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[30]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$740' with positive edge clock and negative level reset.
Creating register for signal `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.\reg_array[31]' using process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
  created $adff cell `$procdff$741' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.\r' using process `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:16$437'.
  created $adff cell `$procdff$742' with positive edge clock and negative level reset.

28. Executing PROC_MEMWR pass (convert process memory writes to cells).

29. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$429'.
Removing empty process `$paramod\pc\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:39$427'.
Removing empty process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$426'.
Removing empty process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:80$417'.
Removing empty process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:66$410'.
Found and cleaned up 2 empty switches in `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
Removing empty process `$paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:57$403'.
Removing empty process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:0$394'.
Removing empty process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:159$385'.
Removing empty process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:145$378'.
Found and cleaned up 2 empty switches in `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
Removing empty process `$paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:137$371'.
Removing empty process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:56$361'.
Found and cleaned up 32 empty switches in `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
Removing empty process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:46$264'.
Found and cleaned up 2 empty switches in `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
Removing empty process `$paramod\register_file\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:39$257'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:116$253'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:116$253'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:108$249'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:108$249'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:98$245'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:98$245'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:90$243'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:90$243'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:74$242'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:74$242'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:61$233'.
Found and cleaned up 1 empty switch in `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:52$231'.
Removing empty process `$paramod\alu\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:52$231'.
Found and cleaned up 1 empty switch in `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v:11$229'.
Removing empty process `$paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v:11$229'.
Found and cleaned up 1 empty switch in `\immediate_extend_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v:23$34'.
Removing empty process `immediate_extend_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v:23$34'.
Found and cleaned up 1 empty switch in `\control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:32$33'.
Removing empty process `control_unit.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v:32$33'.
Removing empty process `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:23$226'.
Removing empty process `$paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$223'.
Found and cleaned up 1 empty switch in `\alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:56$26'.
Removing empty process `alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:56$26'.
Found and cleaned up 1 empty switch in `\alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:43$25'.
Removing empty process `alu_control.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v:43$25'.
Found and cleaned up 1 empty switch in `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:24$439'.
Removing empty process `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:24$439'.
Removing empty process `$paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.$proc$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v:16$437'.
Cleaned up 50 empty switches.

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Optimizing module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Optimizing module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Optimizing module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Optimizing module immediate_extend_unit.
Optimizing module cpu.
Optimizing module control_unit.
Optimizing module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Optimizing module alu_control.
Optimizing module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.

31. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\pc\DATA_W=s32'00000000000000000000000001000000.
Deleting now unused module $paramod\sram_BW32\ADDR_W=s32'00000000000000000000000000001001.
Deleting now unused module $paramod\sram_BW64\ADDR_W=s32'00000000000000000000000000001010.
Deleting now unused module $paramod\register_file\DATA_W=s32'00000000000000000000000001000000.
Deleting now unused module $paramod\alu\DATA_W=s32'00000000000000000000000001000000.
Deleting now unused module $paramod\mux_2\DATA_W=s32'00000000000000000000000001000000.
Deleting now unused module immediate_extend_unit.
Deleting now unused module control_unit.
Deleting now unused module $paramod\branch_unit\DATA_W=s32'00000000000000000000000001000000.
Deleting now unused module alu_control.
Deleting now unused module $paramod$6136cc844849bfbf02d165df8f5dca9405303543\reg_arstn_en.

32. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 16 unused cells and 427 unused wires.

34. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Found and reported 0 problems.

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 23 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
    New ctrl vector for $pmux cell $flatten\control_unit.$procmux$655: { $auto$opt_reduce.cc:134:opt_pmux$748 $auto$opt_reduce.cc:134:opt_pmux$746 }
    New ctrl vector for $pmux cell $flatten\control_unit.$procmux$676: $auto$opt_reduce.cc:134:opt_pmux$750
    New ctrl vector for $pmux cell $flatten\control_unit.$procmux$682: { $flatten\control_unit.$procmux$657_CMP $auto$opt_reduce.cc:134:opt_pmux$752 }
    New ctrl vector for $pmux cell $flatten\control_unit.$procmux$687: $auto$opt_reduce.cc:134:opt_pmux$754
    New ctrl vector for $pmux cell $flatten\immediate_extend_u.$procmux$643: { $flatten\control_unit.$procmux$659_CMP $flatten\control_unit.$procmux$653_CMP $auto$opt_reduce.cc:134:opt_pmux$756 $flatten\control_unit.$procmux$656_CMP }
  Optimizing cells in module \cpu.
Performed a total of 5 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 1 cells.

35.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\register_file.$procdff$710 ($adff) from module cpu (removing D path).
Setting constant 0-bit at position 0 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 1 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 2 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 3 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 4 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 5 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 6 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 7 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 8 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 9 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 10 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 11 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 12 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 13 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 14 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 15 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 16 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 17 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 18 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 19 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 20 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 21 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 22 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 23 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 24 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 25 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 26 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 27 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 28 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 29 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 30 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 31 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 32 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 33 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 34 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 35 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 36 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 37 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 38 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 39 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 40 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 41 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 42 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 43 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 44 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 45 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 46 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 47 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 48 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 49 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 50 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 51 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 52 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 53 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 54 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 55 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 56 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 57 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 58 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 59 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 60 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 61 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 62 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.
Setting constant 0-bit at position 63 on $flatten\register_file.$procdff$710 ($dlatch) from module cpu.

35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 23 unused wires.

35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

35.9. Rerunning OPT passes. (Maybe there is more to do..)

35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

35.13. Executing OPT_DFF pass (perform DFF optimizations).

35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

35.16. Finished OPT passes. (There is nothing left to do.)

36. Executing FSM pass (extract and optimize FSM).

36.1. Executing FSM_DETECT pass (finding FSMs in design).

36.2. Executing FSM_EXTRACT pass (extracting FSM from design).

36.3. Executing FSM_OPT pass (simple optimizations of FSMs).

36.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

36.5. Executing FSM_OPT pass (simple optimizations of FSMs).

36.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

36.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

36.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

37.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\register_file.$procdff$741 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[31]).
Adding EN signal on $flatten\register_file.$procdff$740 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[30]).
Adding EN signal on $flatten\register_file.$procdff$739 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[29]).
Adding EN signal on $flatten\register_file.$procdff$738 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[28]).
Adding EN signal on $flatten\register_file.$procdff$737 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[27]).
Adding EN signal on $flatten\register_file.$procdff$736 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[26]).
Adding EN signal on $flatten\register_file.$procdff$735 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[25]).
Adding EN signal on $flatten\register_file.$procdff$734 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[24]).
Adding EN signal on $flatten\register_file.$procdff$733 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[23]).
Adding EN signal on $flatten\register_file.$procdff$732 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[22]).
Adding EN signal on $flatten\register_file.$procdff$731 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[21]).
Adding EN signal on $flatten\register_file.$procdff$730 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[20]).
Adding EN signal on $flatten\register_file.$procdff$729 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[19]).
Adding EN signal on $flatten\register_file.$procdff$728 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[18]).
Adding EN signal on $flatten\register_file.$procdff$727 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[17]).
Adding EN signal on $flatten\register_file.$procdff$726 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[16]).
Adding EN signal on $flatten\register_file.$procdff$725 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[15]).
Adding EN signal on $flatten\register_file.$procdff$724 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[14]).
Adding EN signal on $flatten\register_file.$procdff$723 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[13]).
Adding EN signal on $flatten\register_file.$procdff$722 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[12]).
Adding EN signal on $flatten\register_file.$procdff$721 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[11]).
Adding EN signal on $flatten\register_file.$procdff$720 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[10]).
Adding EN signal on $flatten\register_file.$procdff$719 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[9]).
Adding EN signal on $flatten\register_file.$procdff$718 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[8]).
Adding EN signal on $flatten\register_file.$procdff$717 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[7]).
Adding EN signal on $flatten\register_file.$procdff$716 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[6]).
Adding EN signal on $flatten\register_file.$procdff$715 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[5]).
Adding EN signal on $flatten\register_file.$procdff$714 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[4]).
Adding EN signal on $flatten\register_file.$procdff$713 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[3]).
Adding EN signal on $flatten\register_file.$procdff$712 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[2]).
Adding EN signal on $flatten\register_file.$procdff$711 ($adff) from module cpu (D = \register_file.wdata, Q = \register_file.reg_array[1]).
Adding EN signal on $flatten\program_counter.\pc_register.$procdff$742 ($adff) from module cpu (D = \program_counter.pc_register.din, Q = \program_counter.pc_register.r).

37.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 32 unused cells and 32 unused wires.

37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

37.9. Rerunning OPT passes. (Maybe there is more to do..)

37.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

37.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

37.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

37.13. Executing OPT_DFF pass (perform DFF optimizations).

37.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

37.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

37.16. Finished OPT passes. (There is nothing left to do.)

38. Executing WREDUCE pass (reducing word size of cells).
Removed top 61 bits (of 64) from port B of cell cpu.$flatten\program_counter.$add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$430 ($add).
Removed top 1 bits (of 7) from port B of cell cpu.$flatten\control_unit.$procmux$680_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell cpu.$flatten\control_unit.$procmux$660_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell cpu.$flatten\control_unit.$procmux$657_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell cpu.$flatten\control_unit.$procmux$656_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$613_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$612_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$611_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$610_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$609_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$608_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$607_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$606_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$605_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$604_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$603_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$602_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$601_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$600_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$599_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$580_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$579_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$578_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$577_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$576_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$575_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$574_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$573_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$572_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$571_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$570_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$569_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$568_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$567_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$procmux$566_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$311 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$308 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$305 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$302 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$299 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$296 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$293 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$290 ($eq).
Removed top 2 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$287 ($eq).
Removed top 2 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$284 ($eq).
Removed top 2 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$281 ($eq).
Removed top 2 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$278 ($eq).
Removed top 3 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$275 ($eq).
Removed top 3 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$272 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu.$flatten\register_file.$eq$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v:48$269 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu.$flatten\alu_ctrl.$procmux$701_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu.$flatten\alu_ctrl.$procmux$700_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu.$flatten\alu_ctrl.$procmux$699_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell cpu.$flatten\alu_ctrl.$procmux$697 ($pmux).
Removed top 1 bits (of 4) from port B of cell cpu.$flatten\alu_ctrl.$procmux$698_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell cpu.$flatten\alu_ctrl.$procmux$694_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell cpu.$flatten\alu_ctrl.$procmux$692 ($pmux).
Removed top 1 bits (of 4) from port A of cell cpu.$flatten\alu.$procmux$634_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu.$flatten\alu.$procmux$634_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell cpu.$flatten\alu.$procmux$633_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu.$flatten\alu.$procmux$633_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell cpu.$flatten\alu.$procmux$632_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu.$flatten\alu.$procmux$632_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell cpu.$flatten\alu.$procmux$631_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu.$flatten\alu.$procmux$631_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell cpu.$flatten\alu.$procmux$630_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu.$flatten\alu.$procmux$630_CMP0 ($eq).
Removed top 1 bits (of 4) from port A of cell cpu.$flatten\alu.$procmux$629_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu.$flatten\alu.$procmux$629_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell cpu.$flatten\alu.$ternary$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:68$241 ($mux).
Removed top 61 bits (of 64) from port B of cell cpu.$flatten\branch_unit.$sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$225 ($sub).
Removed top 1 bits (of 4) from wire cpu.alu_control.

39. Executing PEEPOPT pass (run peephole optimizers).

40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 1 unused wires.

41. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cpu:
  creating $macc model for $flatten\alu.$add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:62$234 ($add).
  creating $macc model for $flatten\alu.$sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:65$237 ($sub).
  creating $macc model for $flatten\branch_unit.$add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$224 ($add).
  creating $macc model for $flatten\branch_unit.$sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$225 ($sub).
  creating $macc model for $flatten\program_counter.$add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$430 ($add).
  merging $macc model for $flatten\branch_unit.$add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$224 into $flatten\branch_unit.$sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$225.
  creating $alu model for $macc $flatten\program_counter.$add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$430.
  creating $alu model for $macc $flatten\alu.$sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:65$237.
  creating $alu model for $macc $flatten\alu.$add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:62$234.
  creating $macc cell for $flatten\branch_unit.$sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v:22$225: $auto$alumacc.cc:365:replace_macc$790
  creating $alu model for $flatten\alu.$lt$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:68$240 ($lt): new $alu
  creating $alu cell for $flatten\alu.$lt$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:68$240: $auto$alumacc.cc:485:replace_alu$792
  creating $alu cell for $flatten\alu.$add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:62$234: $auto$alumacc.cc:485:replace_alu$805
  creating $alu cell for $flatten\alu.$sub$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:65$237: $auto$alumacc.cc:485:replace_alu$808
  creating $alu cell for $flatten\program_counter.$add$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v:73$430: $auto$alumacc.cc:485:replace_alu$811
  created 4 $alu and 1 $macc cells.

42. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module cpu that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\alu.$shr$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:64$236 ($shr):
    Found 1 activation_patterns using ctrl signal $flatten\alu.$procmux$629_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\alu.$shl$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v:63$235 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\alu.$procmux$630_CMP.
    No candidates found.

43. Executing OPT pass (performing simple optimizations).

43.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

43.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

43.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

43.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

43.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

43.6. Executing OPT_DFF pass (perform DFF optimizations).

43.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 2 unused cells and 3 unused wires.

43.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

43.9. Rerunning OPT passes. (Maybe there is more to do..)

43.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

43.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

43.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

43.13. Executing OPT_DFF pass (perform DFF optimizations).

43.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

43.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

43.16. Finished OPT passes. (There is nothing left to do.)

44. Executing MEMORY pass.

44.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

44.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

44.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

44.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

44.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

44.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

44.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

44.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

44.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

44.10. Executing MEMORY_COLLECT pass (generating $mem cells).

45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

46. Executing OPT pass (performing simple optimizations).

46.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

46.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

46.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$788 ($adffe) from module cpu (D = \program_counter.pc_register.din [1:0], Q = \program_counter.pc_register.r [1:0]).

46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 3 unused cells and 10 unused wires.

46.5. Rerunning OPT passes. (Removed registers in this run.)

46.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

46.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

46.8. Executing OPT_DFF pass (perform DFF optimizations).

46.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

46.10. Finished fast OPT passes.

47. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

48. Executing OPT pass (performing simple optimizations).

48.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

48.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

48.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

48.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
    Consolidated identical input bits for $pmux cell $flatten\immediate_extend_u.$procmux$643:
      Old ports: A={ \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [7] \immediate_extend_u.instruction [30:25] \immediate_extend_u.instruction [11:8] 1'0 }, B={ \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [19:12] \immediate_extend_u.instruction [20] \immediate_extend_u.instruction [30:21] 1'0 \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31:20] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31:25] \immediate_extend_u.instruction [11:7] }, Y=\alu_operand_mux.input_a
      New ports: A={ \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [7] \immediate_extend_u.instruction [11:8] 1'0 }, B={ \immediate_extend_u.instruction [19:12] \immediate_extend_u.instruction [20] \immediate_extend_u.instruction [24:21] 1'0 \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [24:20] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [11:7] }, Y={ \alu_operand_mux.input_a [19:11] \alu_operand_mux.input_a [4:0] }
      New connections: { \alu_operand_mux.input_a [63:20] \alu_operand_mux.input_a [10:5] } = { \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31:25] }
  Optimizing cells in module \cpu.
Performed a total of 1 changes.

48.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

48.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\alu.$procmux$628 in front of them:
        $auto$alumacc.cc:485:replace_alu$808
        $auto$alumacc.cc:485:replace_alu$805

48.7. Executing OPT_DFF pass (perform DFF optimizations).

48.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 6 unused wires.

48.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

48.10. Rerunning OPT passes. (Maybe there is more to do..)

48.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

48.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
    New ctrl vector for $pmux cell $flatten\alu.$procmux$628: { $flatten\alu.$procmux$635_CMP $flatten\alu.$procmux$634_CMP $auto$opt_reduce.cc:134:opt_pmux$828 $flatten\alu.$procmux$631_CMP $flatten\alu.$procmux$630_CMP $flatten\alu.$procmux$629_CMP }
  Optimizing cells in module \cpu.
Performed a total of 1 changes.

48.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

48.14. Executing OPT_SHARE pass.

48.15. Executing OPT_DFF pass (perform DFF optimizations).

48.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

48.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

48.18. Rerunning OPT passes. (Maybe there is more to do..)

48.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

48.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

48.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

48.22. Executing OPT_SHARE pass.

48.23. Executing OPT_DFF pass (perform DFF optimizations).

48.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

48.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

48.26. Finished OPT passes. (There is nothing left to do.)

49. Executing TECHMAP pass (map to technology primitives).

49.1. Executing Verilog-2005 frontend: /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/bin/../share/yosys/techmap.v
Parsing Verilog input from `/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

49.2. Continuing TECHMAP pass.
Using template $paramod$13af41b20a9ff4e701d080c0d60e0efb0173cb4d\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper maccmap for cells of type $macc.
  add { \branch_unit.updated_pc [63:2] \program_counter.pc_register.r [1:0] } (64 bits, unsigned)
  add { \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \immediate_extend_u.instruction [31] \alu_operand_mux.input_a [19:11] \immediate_extend_u.instruction [30:25] \alu_operand_mux.input_a [4:0] } (64 bits, unsigned)
  add 64'1111111111111111111111111111111111111111111111111111111111111100 (64 bits, unsigned)
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=64:Y_WIDTH=64:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $xnor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$712000040727e2606656c8f403adad3a85c347bb\_90_pmux for cells of type $pmux.
Using template $paramod$c902248951c526246774c2c266eae0951dd5fd6e\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:e00aa0a058e67d372193cba695b7d8f6ecbb6790$paramod$2056a088e6fa2597154869b8a979348dae8e9c4e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e00aa0a058e67d372193cba695b7d8f6ecbb6790$paramod$3c60eea9bd1f83191edfb6fa70b2e752514dad2e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$6bb7b1ebe4a4b4c0d6132b90120be59dedc79945\_90_pmux for cells of type $pmux.
Using template $paramod$ff467a932a72bec5a93c27dba04bf3daba067451\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$38ea46ffd892378bfaf8febe0c8ac03b94ee7ee9\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000111110 for cells of type $lcu.
No more expansions possible.

50. Executing OPT pass (performing simple optimizations).

50.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

50.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 731 cells.

50.3. Executing OPT_DFF pass (perform DFF optimizations).

50.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 1256 unused cells and 2426 unused wires.

50.5. Finished fast OPT passes.

51. Executing ABC pass (technology mapping using ABC).

51.1. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 11817 gates and 13914 wires to a netlist network with 2095 inputs and 183 outputs.

51.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

51.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       71
ABC RESULTS:              NAND cells:      106
ABC RESULTS:               NOR cells:      134
ABC RESULTS:            ANDNOT cells:     5554
ABC RESULTS:               MUX cells:      863
ABC RESULTS:               NOT cells:       90
ABC RESULTS:              XNOR cells:      114
ABC RESULTS:             ORNOT cells:      172
ABC RESULTS:               XOR cells:      109
ABC RESULTS:                OR cells:     4315
ABC RESULTS:        internal signals:    11636
ABC RESULTS:           input signals:     2095
ABC RESULTS:          output signals:      183
Removing temp directory.

52. Executing OPT pass (performing simple optimizations).

52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 1 cells.

52.3. Executing OPT_DFF pass (perform DFF optimizations).

52.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 1 unused cells and 3754 unused wires.

52.5. Finished fast OPT passes.

53. Executing HIERARCHY pass (managing design hierarchy).

53.1. Analyzing design hierarchy..
Top module:  \cpu

53.2. Analyzing design hierarchy..
Top module:  \cpu
Removed 0 unused modules.

54. Printing statistics.

=== cpu ===

   Number of wires:              11527
   Number of wire bits:          17059
   Number of public wires:         151
   Number of public wire bits:    5683
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13521
     $_ANDNOT_                    5554
     $_AND_                         71
     $_DFFE_PN0P_                 1993
     $_MUX_                        863
     $_NAND_                       106
     $_NOR_                        134
     $_NOT_                         89
     $_ORNOT_                      171
     $_OR_                        4315
     $_XNOR_                       114
     $_XOR_                        109
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

55. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Found and reported 0 problems.

56. Generating Graphviz representation of design.
Writing dot description to `/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/post_techmap.dot'.
Dumping module cpu to page 1.

57. Executing SHARE pass (SAT-based resource sharing).

58. Executing OPT pass (performing simple optimizations).

58.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

58.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

58.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

58.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu.
Performed a total of 0 changes.

58.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu'.
Removed a total of 0 cells.

58.6. Executing OPT_DFF pass (perform DFF optimizations).

58.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..

58.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu.

58.9. Finished OPT passes. (There is nothing left to do.)

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 93 unused wires.

60. Printing statistics.

=== cpu ===

   Number of wires:              11434
   Number of wire bits:          14173
   Number of public wires:          58
   Number of public wire bits:    2797
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13521
     $_ANDNOT_                    5554
     $_AND_                         71
     $_DFFE_PN0P_                 1993
     $_MUX_                        863
     $_NAND_                       106
     $_NOR_                        134
     $_NOT_                         89
     $_ORNOT_                      171
     $_OR_                        4315
     $_XNOR_                       114
     $_XOR_                        109
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

mapping tbuf

61. Executing TECHMAP pass (map to technology primitives).

61.1. Executing Verilog-2005 frontend: /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/share/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/share/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

61.2. Continuing TECHMAP pass.
No more expansions possible.

62. Executing SIMPLEMAP pass (map simple cells to gate primitives).

63. Executing TECHMAP pass (map to technology primitives).

63.1. Executing Verilog-2005 frontend: /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/share/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/share/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

63.2. Continuing TECHMAP pass.
No more expansions possible.

64. Executing SIMPLEMAP pass (map simple cells to gate primitives).

65. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

65.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\cpu':
  mapped 1993 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.

66. Printing statistics.

=== cpu ===

   Number of wires:              13427
   Number of wire bits:          16166
   Number of public wires:          58
   Number of public wire bits:    2797
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15514
     $_ANDNOT_                    5554
     $_AND_                         71
     $_MUX_                       2856
     $_NAND_                       106
     $_NOR_                        134
     $_NOT_                         89
     $_ORNOT_                      171
     $_OR_                        4315
     $_XNOR_                       114
     $_XOR_                        109
     sky130_fd_sc_hd__dfrtp_2     1993
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

[INFO]: USING STRATEGY DELAY 0

67. Executing ABC pass (technology mapping using ABC).

67.1. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-zxFkSF/input.blif'..
Extracted 13519 gates and 15614 wires to a netlist network with 2095 inputs and 2071 outputs.

67.1.1. Executing ABC.
Running ABC command: "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-zxFkSF/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-zxFkSF/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-zxFkSF/input.blif 
ABC: + read_lib -w /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (6585.42 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  12294 ( 24.5 %)   Cap = 13.2 ff (  5.7 %)   Area =   114043.12 ( 75.7 %)   Delay =  9877.23 ps  (  9.2 %)               
ABC: Path  0 --      44 : 0    1 pi                        A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4174 : 1    9 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 312.9 -121.4 ps  S = 383.8 ps  Cin =  2.1 ff  Cout =  32.4 ff  Cmax = 130.0 ff  G = 1485  
ABC: Path  2 --    4175 : 1   13 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 811.5 -299.7 ps  S = 574.1 ps  Cin =  2.1 ff  Cout =  49.1 ff  Cmax = 130.0 ff  G = 2242  
ABC: Path  3 --    4277 : 1   16 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1439.0 -516.3 ps  S = 742.4 ps  Cin =  2.1 ff  Cout =  63.9 ff  Cmax = 130.0 ff  G = 2947  
ABC: Path  4 --    4356 : 1   20 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2194.3 -768.9 ps  S = 919.1 ps  Cin =  2.1 ff  Cout =  79.3 ff  Cmax = 130.0 ff  G = 3707  
ABC: Path  5 --    4477 : 1   19 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2941.7 -997.7 ps  S = 903.2 ps  Cin =  2.1 ff  Cout =  77.9 ff  Cmax = 130.0 ff  G = 3642  
ABC: Path  6 --    5644 : 1   20 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3741.0-1253.2 ps  S = 979.3 ps  Cin =  2.1 ff  Cout =  84.6 ff  Cmax = 130.0 ff  G = 3953  
ABC: Path  7 --    5868 : 3    1 sky130_fd_sc_hd__or3b_2   A =   8.76  Df =3996.9 -914.0 ps  S =  83.9 ps  Cin =  1.5 ff  Cout =   4.6 ff  Cmax = 269.2 ff  G =  294  
ABC: Path  8 --    5870 : 4    1 sky130_fd_sc_hd__nand4b_2 A =  15.01  Df =4097.1  -13.3 ps  S =  92.3 ps  Cin =  3.7 ff  Cout =   4.7 ff  Cmax = 200.5 ff  G =  119  
ABC: Path  9 --    5871 : 2    1 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =4193.1  -67.8 ps  S =  80.4 ps  Cin =  4.4 ff  Cout =   4.4 ff  Cmax = 141.9 ff  G =   98  
ABC: Path 10 --    5886 : 3    4 sky130_fd_sc_hd__nand3_2  A =  10.01  Df =4472.7  -52.0 ps  S = 274.0 ps  Cin =  4.4 ff  Cout =  45.1 ff  Cmax = 260.0 ff  G = 1006  
ABC: Path 11 --    7069 : 3    1 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =4624.7   -3.2 ps  S = 121.6 ps  Cin =  4.6 ff  Cout =   4.4 ff  Cmax = 128.2 ff  G =   94  
ABC: Path 12 --    7086 : 4    1 sky130_fd_sc_hd__nand4_2  A =  12.51  Df =4719.0   -7.0 ps  S =  75.7 ps  Cin =  4.4 ff  Cout =   4.7 ff  Cmax = 200.5 ff  G =  100  
ABC: Path 13 --    7102 : 3    4 sky130_fd_sc_hd__nor3_2   A =  10.01  Df =4929.0 -153.4 ps  S = 205.2 ps  Cin =  4.4 ff  Cout =   8.8 ff  Cmax =  92.5 ff  G =  192  
ABC: Path 14 --    7103 : 1   29 sky130_fd_sc_hd__buf_1    A =   3.75  Df =5592.5 -458.4 ps  S = 840.5 ps  Cin =  2.1 ff  Cout =  72.4 ff  Cmax = 130.0 ff  G = 3325  
ABC: Path 15 --    7441 : 1   23 sky130_fd_sc_hd__buf_1    A =   3.75  Df =6407.8 -737.1 ps  S =1003.9 ps  Cin =  2.1 ff  Cout =  86.7 ff  Cmax = 130.0 ff  G = 4019  
ABC: Path 16 --    9708 : 4    2 sky130_fd_sc_hd__a31oi_2  A =  12.51  Df =6602.9 -634.6 ps  S = 196.8 ps  Cin =  4.4 ff  Cout =   6.3 ff  Cmax = 118.1 ff  G =  134  
ABC: Path 17 --   12082 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =7244.0 -888.2 ps  S =  95.9 ps  Cin =  1.5 ff  Cout =   2.4 ff  Cmax = 310.4 ff  G =  156  
ABC: Path 18 --   12083 : 4    2 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =7376.3 -833.9 ps  S =  53.3 ps  Cin =  2.3 ff  Cout =   3.8 ff  Cmax = 285.7 ff  G =  153  
ABC: Path 19 --   12084 : 3    2 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =7642.0 -955.1 ps  S =  54.6 ps  Cin =  2.3 ff  Cout =   4.9 ff  Cmax = 297.6 ff  G =  204  
ABC: Path 20 --   12313 : 5    1 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =8108.1-1060.5 ps  S =  67.7 ps  Cin =  2.4 ff  Cout =   4.4 ff  Cmax = 324.1 ff  G =  180  
ABC: Path 21 --   12314 : 4    1 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =8176.0-1059.3 ps  S = 132.6 ps  Cin =  4.4 ff  Cout =   4.5 ff  Cmax = 133.7 ff  G =   99  
ABC: Path 22 --   12316 : 5    1 sky130_fd_sc_hd__a32oi_2  A =  16.27  Df =8279.0 -988.8 ps  S = 157.7 ps  Cin =  4.3 ff  Cout =   2.4 ff  Cmax = 155.7 ff  G =   54  
ABC: Path 23 --   12317 : 4    2 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =8434.3 -947.8 ps  S =  58.5 ps  Cin =  2.4 ff  Cout =   4.2 ff  Cmax = 268.3 ff  G =  170  
ABC: Path 24 --   12331 : 4    1 sky130_fd_sc_hd__o2bb2a_2 A =  11.26  Df =8668.7 -981.2 ps  S =  49.0 ps  Cin =  1.8 ff  Cout =   2.6 ff  Cmax = 294.8 ff  G =  135  
ABC: Path 25 --   12332 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =8754.1 -884.0 ps  S =  50.6 ps  Cin =  2.4 ff  Cout =   4.0 ff  Cmax = 309.5 ff  G =  161  
ABC: Path 26 --   12333 : 1   30 sky130_fd_sc_hd__buf_1    A =   3.75  Df =9280.0-1109.8 ps  S = 688.2 ps  Cin =  2.1 ff  Cout =  58.8 ff  Cmax = 130.0 ff  G = 2670  
ABC: Path 27 --   15968 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =9550.6-1021.2 ps  S =  52.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 28 --   15969 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =9877.2-1128.8 ps  S = 397.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi43 (\immediate_extend_u.instruction [24]).  End-point = po1870 ($auto$rtlil.cc:2607:MuxGate$38182).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2095/ 2071  lat =    0  nd = 12294  edge =  36407  area =44299.82  delay =3812.93  lev = 35
ABC: + write_blif /tmp/yosys-abc-zxFkSF/output.blif 

67.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:      257
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      428
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:      105
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       73
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       50
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       62
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:      205
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:      165
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       93
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       88
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:       73
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2017
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:      139
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      323
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      316
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      262
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2658
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      124
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      110
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      292
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       89
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      222
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      172
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      248
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       97
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      314
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:       60
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      604
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:     1351
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      200
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       93
ABC RESULTS:        internal signals:    11448
ABC RESULTS:           input signals:     2095
ABC RESULTS:          output signals:     2071
Removing temp directory.

68. Executing SETUNDEF pass (replace undef values with defined constants).

69. Executing HILOMAP pass (mapping to constant drivers).

70. Executing SPLITNETS pass (splitting up multi-bit signals).

71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 15845 unused wires.

72. Executing INSBUF pass (insert buffer cells for connected wires).

73. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Warning: Wire cpu.\instruction_memory.web1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:39:hilomap_worker$50944 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50942 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50940 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50938 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50936 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50934 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50932 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50930 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50928 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50926 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50924 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50922 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50920 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50918 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50916 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50914 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50912 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50910 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50908 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50906 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50904 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50902 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50900 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50898 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50896 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50894 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50892 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50890 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50888 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50886 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50884 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50882 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50880 is used but has no driver.
Warning: Wire cpu.\instruction_memory.csb1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$50878 is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[8] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[7] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[6] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[5] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[4] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[3] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[2] is used but has no driver.
Warning: Wire cpu.\data_memory.web1 is used but has no driver.
Warning: Wire cpu.\data_memory.web0 is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[63] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[62] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[61] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[60] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[59] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[58] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[57] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[56] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[55] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[54] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[53] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[52] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[51] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[50] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[49] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[48] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[47] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[46] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[45] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[44] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[43] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[42] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[41] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[40] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[39] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[38] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[37] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[36] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[35] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[34] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[33] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[32] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[31] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[30] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[29] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[28] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[27] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[26] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[25] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[24] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[23] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[22] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[21] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[20] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[19] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[18] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[17] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[16] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[15] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[14] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[13] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[12] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[11] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[10] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[9] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[8] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[7] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[6] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[5] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[4] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[3] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[2] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[1] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[0] is used but has no driver.
Warning: Wire cpu.\data_memory.csb1 is used but has no driver.
Warning: Wire cpu.\data_memory.csb0 is used but has no driver.
Warning: Wire cpu.$abc$23067$flatten\data_memory.$indirect$\clk0$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:164$363 is used but has no driver.
Warning: Wire cpu.\alu.alu_out[9] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[8] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[7] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[6] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[5] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[4] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[3] is used but has no driver.
Found and reported 119 problems.

74. Printing statistics.

=== cpu ===

   Number of wires:              14430
   Number of wire bits:          14744
   Number of public wires:        2179
   Number of public wire bits:    2493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14323
     sky130_fd_sc_hd__a2111o_2      10
     sky130_fd_sc_hd__a2111oi_2     20
     sky130_fd_sc_hd__a211o_2       55
     sky130_fd_sc_hd__a211oi_2      33
     sky130_fd_sc_hd__a21bo_2       11
     sky130_fd_sc_hd__a21boi_2      14
     sky130_fd_sc_hd__a21o_2        89
     sky130_fd_sc_hd__a21oi_2      248
     sky130_fd_sc_hd__a221o_2       50
     sky130_fd_sc_hd__a221oi_2     257
     sky130_fd_sc_hd__a22o_2        27
     sky130_fd_sc_hd__a22oi_2      316
     sky130_fd_sc_hd__a2bb2o_2      35
     sky130_fd_sc_hd__a2bb2oi_2     10
     sky130_fd_sc_hd__a311o_2       17
     sky130_fd_sc_hd__a311oi_2       9
     sky130_fd_sc_hd__a31o_2       222
     sky130_fd_sc_hd__a31oi_2       93
     sky130_fd_sc_hd__a32o_2       428
     sky130_fd_sc_hd__a32oi_2      165
     sky130_fd_sc_hd__a41o_2        22
     sky130_fd_sc_hd__a41oi_2        9
     sky130_fd_sc_hd__and2_2        34
     sky130_fd_sc_hd__and2b_2        9
     sky130_fd_sc_hd__and3_2       172
     sky130_fd_sc_hd__and3b_2       11
     sky130_fd_sc_hd__and4_2       124
     sky130_fd_sc_hd__and4b_2       25
     sky130_fd_sc_hd__and4bb_2       4
     sky130_fd_sc_hd__buf_1       2658
     sky130_fd_sc_hd__buf_2         30
     sky130_fd_sc_hd__conb_1        34
     sky130_fd_sc_hd__dfrtp_2     1993
     sky130_fd_sc_hd__inv_2        323
     sky130_fd_sc_hd__mux2_2      2017
     sky130_fd_sc_hd__nand2_2      604
     sky130_fd_sc_hd__nand2b_2       2
     sky130_fd_sc_hd__nand3_2      262
     sky130_fd_sc_hd__nand3b_2      62
     sky130_fd_sc_hd__nand4_2     1351
     sky130_fd_sc_hd__nand4b_2      73
     sky130_fd_sc_hd__nor2_2       200
     sky130_fd_sc_hd__nor2b_2        2
     sky130_fd_sc_hd__nor3_2       110
     sky130_fd_sc_hd__nor3b_2       13
     sky130_fd_sc_hd__nor4_2        97
     sky130_fd_sc_hd__nor4b_2       14
     sky130_fd_sc_hd__o2111a_2     139
     sky130_fd_sc_hd__o2111ai_2    205
     sky130_fd_sc_hd__o211a_2       93
     sky130_fd_sc_hd__o211ai_2     292
     sky130_fd_sc_hd__o21a_2        46
     sky130_fd_sc_hd__o21ai_2      314
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o21bai_2      25
     sky130_fd_sc_hd__o221a_2       38
     sky130_fd_sc_hd__o221ai_2     105
     sky130_fd_sc_hd__o22a_2        18
     sky130_fd_sc_hd__o22ai_2       39
     sky130_fd_sc_hd__o2bb2a_2      51
     sky130_fd_sc_hd__o2bb2ai_2     60
     sky130_fd_sc_hd__o311a_2       88
     sky130_fd_sc_hd__o311ai_2      19
     sky130_fd_sc_hd__o31a_2        73
     sky130_fd_sc_hd__o31ai_2       32
     sky130_fd_sc_hd__o32a_2        19
     sky130_fd_sc_hd__o32ai_2        7
     sky130_fd_sc_hd__o41a_2         7
     sky130_fd_sc_hd__o41ai_2        2
     sky130_fd_sc_hd__or2_2         39
     sky130_fd_sc_hd__or2b_2         6
     sky130_fd_sc_hd__or3_2         40
     sky130_fd_sc_hd__or3b_2        67
     sky130_fd_sc_hd__or4_2         69
     sky130_fd_sc_hd__or4b_2        28
     sky130_fd_sc_hd__or4bb_2        5
     sky130_fd_sc_hd__xnor2_2       17
     sky130_fd_sc_hd__xor2_2        11
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

   Chip area for module '\cpu': 532987.280800

75. Executing Verilog backend.
Dumping module `\cpu'.
[INFO]: USING STRATEGY DELAY 1

76. Executing ABC pass (technology mapping using ABC).

76.1. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-YqWVDO/input.blif'..
Extracted 13519 gates and 15614 wires to a netlist network with 2095 inputs and 2071 outputs.

76.1.1. Executing ABC.
Running ABC command: "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-YqWVDO/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-YqWVDO/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-YqWVDO/input.blif 
ABC: + read_lib -w /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map 
ABC: + 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (6236.88 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  13203 ( 16.2 %)   Cap = 13.3 ff (  3.7 %)   Area =   124114.04 ( 84.1 %)   Delay =  9869.08 ps  (  6.7 %)               
ABC: Path  0 --      45 : 0    1 pi                        A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4172 : 1   13 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 366.1 -148.8 ps  S = 461.0 ps  Cin =  2.1 ff  Cout =  39.2 ff  Cmax = 130.0 ff  G = 1793  
ABC: Path  2 --    4173 : 1   17 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 991.3 -385.9 ps  S = 750.0 ps  Cin =  2.1 ff  Cout =  64.6 ff  Cmax = 130.0 ff  G = 2928  
ABC: Path  3 --    4336 : 1   21 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1759.7 -657.1 ps  S = 937.9 ps  Cin =  2.1 ff  Cout =  81.0 ff  Cmax = 130.0 ff  G = 3725  
ABC: Path  4 --    4337 : 1   18 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2505.1 -889.6 ps  S = 900.0 ps  Cin =  2.1 ff  Cout =  77.7 ff  Cmax = 130.0 ff  G = 3610  
ABC: Path  5 --    5220 : 1   20 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3238.2-1119.5 ps  S = 883.0 ps  Cin =  2.1 ff  Cout =  76.2 ff  Cmax = 130.0 ff  G = 3531  
ABC: Path  6 --    6367 : 3    1 sky130_fd_sc_hd__and3b_2  A =  10.01  Df =3933.7 -404.2 ps  S =  67.7 ps  Cin =  1.5 ff  Cout =   4.7 ff  Cmax = 309.5 ff  G =  299  
ABC: Path  7 --    6368 : 3    1 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =3997.9 -357.5 ps  S = 107.2 ps  Cin =  4.5 ff  Cout =   4.4 ff  Cmax = 139.2 ff  G =   94  
ABC: Path  8 --    6372 : 4    1 sky130_fd_sc_hd__nand4_2  A =  12.51  Df =4089.2 -368.2 ps  S =  85.8 ps  Cin =  4.4 ff  Cout =   4.7 ff  Cmax = 200.5 ff  G =   99  
ABC: Path  9 --    6373 : 3    1 sky130_fd_sc_hd__nor3_2   A =  10.01  Df =4573.0 -729.1 ps  S = 142.8 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax =  92.5 ff  G =  102  
ABC: Path 10 --    6394 : 3    5 sky130_fd_sc_hd__nand3_2  A =  10.01  Df =4794.4 -683.3 ps  S = 285.8 ps  Cin =  4.4 ff  Cout =  47.3 ff  Cmax = 260.0 ff  G = 1056  
ABC: Path 11 --    7995 : 2    4 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =4906.1 -615.5 ps  S = 162.2 ps  Cin =  4.4 ff  Cout =  11.8 ff  Cmax = 295.7 ff  G =  258  
ABC: Path 12 --    7996 : 3    2 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =5029.4 -651.1 ps  S = 179.9 ps  Cin =  4.5 ff  Cout =   9.4 ff  Cmax = 139.2 ff  G =  194  
ABC: Path 13 --    7997 : 2    1 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =5080.5 -578.4 ps  S =  90.4 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 141.9 ff  G =  101  
ABC: Path 14 --    8012 : 3    1 sky130_fd_sc_hd__nand3_2  A =  10.01  Df =5248.9 -669.2 ps  S =  53.8 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 260.0 ff  G =   99  
ABC: Path 15 --    8018 : 2   13 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =5410.6 -388.5 ps  S = 538.4 ps  Cin =  4.4 ff  Cout =  49.6 ff  Cmax = 141.9 ff  G = 1086  
ABC: Path 16 --    8019 : 1   27 sky130_fd_sc_hd__buf_1    A =   3.75  Df =5829.7  -52.0 ps  S = 932.1 ps  Cin =  2.1 ff  Cout =  80.5 ff  Cmax = 130.0 ff  G = 3684  
ABC: Path 17 --   10024 : 1   20 sky130_fd_sc_hd__buf_1    A =   3.75  Df =6623.2 -243.9 ps  S =1045.5 ps  Cin =  2.1 ff  Cout =  90.4 ff  Cmax = 130.0 ff  G = 4130  
ABC: Path 18 --   10379 : 4    2 sky130_fd_sc_hd__a31oi_2  A =  12.51  Df =6847.6  -99.6 ps  S = 228.4 ps  Cin =  4.4 ff  Cout =   9.2 ff  Cmax = 118.1 ff  G =  197  
ABC: Path 19 --   11862 : 4    3 sky130_fd_sc_hd__o31ai_2  A =  12.51  Df =7227.7 -356.5 ps  S = 333.2 ps  Cin =  4.4 ff  Cout =  12.3 ff  Cmax =  80.6 ff  G =  264  
ABC: Path 20 --   11864 : 3    1 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =7328.3 -270.5 ps  S = 103.2 ps  Cin =  4.6 ff  Cout =   4.6 ff  Cmax = 128.2 ff  G =   97  
ABC: Path 21 --   11865 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =7400.8 -287.6 ps  S =  74.7 ps  Cin =  4.4 ff  Cout =   4.5 ff  Cmax = 295.7 ff  G =   98  
ABC: Path 22 --   11866 : 3    3 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =7472.6 -264.1 ps  S = 179.6 ps  Cin =  4.5 ff  Cout =  11.8 ff  Cmax = 139.2 ff  G =  244  
ABC: Path 23 --   12981 : 4    1 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =7727.9 -220.6 ps  S =  46.5 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 271.9 ff  G =   99  
ABC: Path 24 --   12982 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =8086.9 -451.8 ps  S =  47.8 ps  Cin =  2.3 ff  Cout =   1.4 ff  Cmax = 299.4 ff  G =   59  
ABC: Path 25 --   12983 : 3    1 sky130_fd_sc_hd__o21ba_2  A =  10.01  Df =8300.5 -523.9 ps  S =  41.7 ps  Cin =  2.1 ff  Cout =   1.6 ff  Cmax = 264.6 ff  G =   73  
ABC: Path 26 --   12987 : 4    1 sky130_fd_sc_hd__and4bb_2 A =  12.51  Df =8505.8 -471.9 ps  S =  47.9 ps  Cin =  1.5 ff  Cout =   1.7 ff  Cmax = 270.1 ff  G =  110  
ABC: Path 27 --   12994 : 4    2 sky130_fd_sc_hd__o2bb2a_2 A =  11.26  Df =8745.9 -506.5 ps  S =  50.8 ps  Cin =  1.8 ff  Cout =   4.2 ff  Cmax = 294.8 ff  G =  226  
ABC: Path 28 --   12995 : 1   30 sky130_fd_sc_hd__buf_1    A =   3.75  Df =9273.3 -729.7 ps  S = 690.3 ps  Cin =  2.1 ff  Cout =  59.0 ff  Cmax = 130.0 ff  G = 2678  
ABC: Path 29 --   12996 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =9542.3 -642.5 ps  S =  52.9 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 30 --   12997 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =9869.1 -750.4 ps  S = 397.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi44 (\immediate_extend_u.instruction [20]).  End-point = po141 ($auto$rtlil.cc:2607:MuxGate$34724).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2095/ 2071  lat =    0  nd = 13203  edge =  42065  area =45403.04  delay =4425.12  lev = 37
ABC: + write_blif /tmp/yosys-abc-YqWVDO/output.blif 

76.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      435
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:       57
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:      227
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:      110
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      127
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:      144
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      278
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      183
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       87
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:       82
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       99
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:      118
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      114
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:      774
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:       82
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      949
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      318
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       61
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     1779
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      127
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       98
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       94
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:       86
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      264
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      282
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      643
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:      168
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      347
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:     1434
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      912
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      529
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      298
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      745
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       98
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        8
ABC RESULTS:        internal signals:    11448
ABC RESULTS:           input signals:     2095
ABC RESULTS:          output signals:     2071
Removing temp directory.

77. Executing SETUNDEF pass (replace undef values with defined constants).

78. Executing HILOMAP pass (mapping to constant drivers).

79. Executing SPLITNETS pass (splitting up multi-bit signals).

80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 15845 unused wires.

81. Executing INSBUF pass (insert buffer cells for connected wires).

82. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Warning: Wire cpu.\instruction_memory.web1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:39:hilomap_worker$64216 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64214 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64212 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64210 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64208 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64206 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64204 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64202 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64200 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64198 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64196 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64194 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64192 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64190 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64188 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64186 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64184 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64182 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64180 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64178 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64176 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64174 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64172 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64170 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64168 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64166 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64164 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64162 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64160 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64158 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64156 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64154 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64152 is used but has no driver.
Warning: Wire cpu.\instruction_memory.csb1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$64150 is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[8] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[7] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[6] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[5] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[4] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[3] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[2] is used but has no driver.
Warning: Wire cpu.\data_memory.web1 is used but has no driver.
Warning: Wire cpu.\data_memory.web0 is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[63] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[62] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[61] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[60] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[59] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[58] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[57] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[56] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[55] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[54] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[53] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[52] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[51] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[50] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[49] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[48] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[47] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[46] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[45] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[44] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[43] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[42] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[41] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[40] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[39] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[38] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[37] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[36] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[35] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[34] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[33] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[32] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[31] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[30] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[29] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[28] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[27] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[26] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[25] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[24] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[23] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[22] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[21] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[20] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[19] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[18] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[17] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[16] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[15] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[14] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[13] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[12] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[11] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[10] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[9] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[8] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[7] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[6] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[5] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[4] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[3] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[2] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[1] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[0] is used but has no driver.
Warning: Wire cpu.\data_memory.csb1 is used but has no driver.
Warning: Wire cpu.\data_memory.csb0 is used but has no driver.
Warning: Wire cpu.$abc$23067$flatten\data_memory.$indirect$\clk0$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:164$363 is used but has no driver.
Warning: Wire cpu.\alu.alu_out[9] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[8] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[7] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[6] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[5] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[4] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[3] is used but has no driver.
Found and reported 119 problems.

83. Printing statistics.

=== cpu ===

   Number of wires:              15339
   Number of wire bits:          15653
   Number of public wires:        2179
   Number of public wire bits:    2493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15232
     sky130_fd_sc_hd__a2111o_2      20
     sky130_fd_sc_hd__a2111oi_2     22
     sky130_fd_sc_hd__a211o_2       87
     sky130_fd_sc_hd__a211oi_2      35
     sky130_fd_sc_hd__a21bo_2       29
     sky130_fd_sc_hd__a21boi_2      17
     sky130_fd_sc_hd__a21o_2       912
     sky130_fd_sc_hd__a21oi_2      282
     sky130_fd_sc_hd__a221o_2      127
     sky130_fd_sc_hd__a221oi_2     227
     sky130_fd_sc_hd__a22o_2        49
     sky130_fd_sc_hd__a22oi_2      183
     sky130_fd_sc_hd__a2bb2o_2     168
     sky130_fd_sc_hd__a2bb2oi_2      8
     sky130_fd_sc_hd__a311o_2       47
     sky130_fd_sc_hd__a311oi_2      11
     sky130_fd_sc_hd__a31o_2       347
     sky130_fd_sc_hd__a31oi_2       98
     sky130_fd_sc_hd__a32o_2       435
     sky130_fd_sc_hd__a32oi_2       57
     sky130_fd_sc_hd__a41o_2         8
     sky130_fd_sc_hd__a41oi_2        4
     sky130_fd_sc_hd__and2_2        45
     sky130_fd_sc_hd__and2b_2        8
     sky130_fd_sc_hd__and3_2       264
     sky130_fd_sc_hd__and3b_2       15
     sky130_fd_sc_hd__and4_2       114
     sky130_fd_sc_hd__and4b_2       30
     sky130_fd_sc_hd__and4bb_2      25
     sky130_fd_sc_hd__buf_1       1779
     sky130_fd_sc_hd__buf_2         38
     sky130_fd_sc_hd__conb_1        34
     sky130_fd_sc_hd__dfrtp_2     1993
     sky130_fd_sc_hd__inv_2        318
     sky130_fd_sc_hd__mux2_2       949
     sky130_fd_sc_hd__nand2_2      745
     sky130_fd_sc_hd__nand2b_2       3
     sky130_fd_sc_hd__nand3_2      643
     sky130_fd_sc_hd__nand3b_2     110
     sky130_fd_sc_hd__nand4_2     1434
     sky130_fd_sc_hd__nand4b_2      82
     sky130_fd_sc_hd__nor2_2       298
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2       127
     sky130_fd_sc_hd__nor3b_2       17
     sky130_fd_sc_hd__nor4_2        61
     sky130_fd_sc_hd__nor4b_2        5
     sky130_fd_sc_hd__o2111a_2     144
     sky130_fd_sc_hd__o2111ai_2     86
     sky130_fd_sc_hd__o211a_2       99
     sky130_fd_sc_hd__o211ai_2     278
     sky130_fd_sc_hd__o21a_2        59
     sky130_fd_sc_hd__o21ai_2      529
     sky130_fd_sc_hd__o21ba_2       10
     sky130_fd_sc_hd__o21bai_2      34
     sky130_fd_sc_hd__o221a_2       98
     sky130_fd_sc_hd__o221ai_2      25
     sky130_fd_sc_hd__o22a_2        30
     sky130_fd_sc_hd__o22ai_2       52
     sky130_fd_sc_hd__o2bb2a_2      32
     sky130_fd_sc_hd__o2bb2ai_2     42
     sky130_fd_sc_hd__o311a_2      774
     sky130_fd_sc_hd__o311ai_2       7
     sky130_fd_sc_hd__o31a_2       118
     sky130_fd_sc_hd__o31ai_2       44
     sky130_fd_sc_hd__o32a_2         6
     sky130_fd_sc_hd__o32ai_2        5
     sky130_fd_sc_hd__o41a_2        82
     sky130_fd_sc_hd__or2_2         53
     sky130_fd_sc_hd__or2b_2        14
     sky130_fd_sc_hd__or3_2         53
     sky130_fd_sc_hd__or3b_2        21
     sky130_fd_sc_hd__or4_2         94
     sky130_fd_sc_hd__or4b_2        65
     sky130_fd_sc_hd__or4bb_2        4
     sky130_fd_sc_hd__xnor2_2       30
     sky130_fd_sc_hd__xor2_2        31
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

   Chip area for module '\cpu': 543058.189600

84. Executing Verilog backend.
Dumping module `\cpu'.
[INFO]: USING STRATEGY DELAY 2

85. Executing ABC pass (technology mapping using ABC).

85.1. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-bkhYyb/input.blif'..
Extracted 13519 gates and 15614 wires to a netlist network with 2095 inputs and 2071 outputs.

85.1.1. Executing ABC.
Running ABC command: "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-bkhYyb/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-bkhYyb/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-bkhYyb/input.blif 
ABC: + read_lib -w /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map 
ABC: + 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (6422.47 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  12978 ( 21.6 %)   Cap = 13.0 ff (  5.0 %)   Area =   119696.05 ( 78.5 %)   Delay = 10129.20 ps  (  1.6 %)               
ABC: Path  0 --       7 : 0    1 pi                        A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    7172 : 1   18 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 543.6 -246.4 ps  S = 718.0 ps  Cin =  2.1 ff  Cout =  61.7 ff  Cmax = 130.0 ff  G = 2785  
ABC: Path  2 --    7173 : 1    4 sky130_fd_sc_hd__inv_2    A =   3.75  Df = 663.1 -190.9 ps  S = 135.8 ps  Cin =  4.5 ff  Cout =  12.7 ff  Cmax = 331.4 ff  G =  277  
ABC: Path  3 --    7175 : 4    3 sky130_fd_sc_hd__nand4_2  A =  12.51  Df = 793.1 -203.9 ps  S = 122.6 ps  Cin =  4.4 ff  Cout =  11.6 ff  Cmax = 200.5 ff  G =  251  
ABC: Path  4 --    7176 : 1   23 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1435.9 -469.7 ps  S = 834.9 ps  Cin =  2.1 ff  Cout =  71.7 ff  Cmax = 130.0 ff  G = 3206  
ABC: Path  5 --    7177 : 3    5 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1678.2 -361.6 ps  S = 120.3 ps  Cin =  2.4 ff  Cout =  20.6 ff  Cmax = 309.5 ff  G =  842  
ABC: Path  6 --    7178 : 1   15 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2228.3 -594.8 ps  S = 696.2 ps  Cin =  2.1 ff  Cout =  59.5 ff  Cmax = 130.0 ff  G = 2696  
ABC: Path  7 --    7334 : 1   18 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2988.1 -869.1 ps  S = 926.7 ps  Cin =  2.1 ff  Cout =  80.0 ff  Cmax = 130.0 ff  G = 3669  
ABC: Path  8 --    7363 : 1   17 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3707.3-1105.4 ps  S = 862.2 ps  Cin =  2.1 ff  Cout =  74.3 ff  Cmax = 130.0 ff  G = 3372  
ABC: Path  9 --    7720 : 1   20 sky130_fd_sc_hd__buf_1    A =   3.75  Df =4452.1-1369.4 ps  S = 900.9 ps  Cin =  2.1 ff  Cout =  77.7 ff  Cmax = 130.0 ff  G = 3490  
ABC: Path 10 --    7750 : 1   23 sky130_fd_sc_hd__buf_1    A =   3.75  Df =5228.9-1650.3 ps  S = 946.5 ps  Cin =  2.1 ff  Cout =  81.7 ff  Cmax = 130.0 ff  G = 3659  
ABC: Path 11 --    7751 : 1   18 sky130_fd_sc_hd__buf_1    A =   3.75  Df =5930.8-1884.6 ps  S = 836.6 ps  Cin =  2.1 ff  Cout =  72.1 ff  Cmax = 130.0 ff  G = 3247  
ABC: Path 12 --   10390 : 1   26 sky130_fd_sc_hd__buf_1    A =   3.75  Df =6753.0-2188.7 ps  S =1014.1 ps  Cin =  2.1 ff  Cout =  87.6 ff  Cmax = 130.0 ff  G = 3958  
ABC: Path 13 --   10561 : 3    3 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =6929.1-1997.8 ps  S = 257.3 ps  Cin =  4.5 ff  Cout =  16.5 ff  Cmax = 139.2 ff  G =  349  
ABC: Path 14 --   10562 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =7149.2-1985.3 ps  S = 124.7 ps  Cin =  8.6 ff  Cout =   5.1 ff  Cmax = 130.0 ff  G =   55  
ABC: Path 15 --   10565 : 5    2 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =7567.0 -428.7 ps  S =  72.1 ps  Cin =  2.4 ff  Cout =   6.3 ff  Cmax = 324.1 ff  G =  246  
ABC: Path 16 --   10586 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =8200.5 -942.9 ps  S = 116.1 ps  Cin =  1.5 ff  Cout =   7.1 ff  Cmax = 310.4 ff  G =  444  
ABC: Path 17 --   10760 : 4    1 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =8427.4 -736.1 ps  S =  33.3 ps  Cin =  2.4 ff  Cout =   1.5 ff  Cmax = 271.9 ff  G =   63  
ABC: Path 18 --   10822 : 4    1 sky130_fd_sc_hd__and4_2   A =  10.01  Df =8590.9 -720.0 ps  S =  49.5 ps  Cin =  1.5 ff  Cout =   2.6 ff  Cmax = 300.3 ff  G =  158  
ABC: Path 19 --   10830 : 3    1 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =8768.6 -230.2 ps  S =  30.4 ps  Cin =  2.4 ff  Cout =   1.7 ff  Cmax = 294.8 ff  G =   69  
ABC: Path 20 --   10851 : 4    2 sky130_fd_sc_hd__o2bb2a_2 A =  11.26  Df =9005.8 -268.0 ps  S =  51.1 ps  Cin =  1.8 ff  Cout =   4.2 ff  Cmax = 294.8 ff  G =  226  
ABC: Path 21 --   10852 : 1   30 sky130_fd_sc_hd__buf_1    A =   3.75  Df =9533.4 -491.0 ps  S = 690.4 ps  Cin =  2.1 ff  Cout =  59.0 ff  Cmax = 130.0 ff  G = 2678  
ABC: Path 22 --   10860 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =9802.4 -403.9 ps  S =  52.9 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 23 --   10861 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =10129.2 -511.2 ps  S = 397.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi6 (\immediate_extend_u.instruction [6]).  End-point = po78 ($auto$rtlil.cc:2607:MuxGate$34598).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2095/ 2071  lat =    0  nd = 12978  edge =  39006  area =46042.03  delay =4378.08  lev = 38
ABC: + write_blif /tmp/yosys-abc-bkhYyb/output.blif 

85.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:       94
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       68
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      420
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      190
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:      199
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:      198
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       82
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:       76
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       70
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       82
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      125
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      299
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:      117
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:      220
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      129
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     1700
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:     1446
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      187
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      359
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      365
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       87
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2422
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      130
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       89
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      418
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:      137
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      220
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      238
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      745
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      494
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      297
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      106
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       84
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:       12
ABC RESULTS:        internal signals:    11448
ABC RESULTS:           input signals:     2095
ABC RESULTS:          output signals:     2071
Removing temp directory.

86. Executing SETUNDEF pass (replace undef values with defined constants).

87. Executing HILOMAP pass (mapping to constant drivers).

88. Executing SPLITNETS pass (splitting up multi-bit signals).

89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 15845 unused wires.

90. Executing INSBUF pass (insert buffer cells for connected wires).

91. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Warning: Wire cpu.\instruction_memory.web1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:39:hilomap_worker$77263 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77261 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77259 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77257 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77255 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77253 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77251 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77249 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77247 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77245 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77243 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77241 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77239 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77237 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77235 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77233 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77231 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77229 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77227 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77225 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77223 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77221 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77219 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77217 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77215 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77213 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77211 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77209 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77207 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77205 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77203 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77201 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77199 is used but has no driver.
Warning: Wire cpu.\instruction_memory.csb1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$77197 is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[8] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[7] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[6] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[5] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[4] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[3] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[2] is used but has no driver.
Warning: Wire cpu.\data_memory.web1 is used but has no driver.
Warning: Wire cpu.\data_memory.web0 is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[63] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[62] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[61] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[60] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[59] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[58] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[57] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[56] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[55] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[54] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[53] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[52] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[51] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[50] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[49] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[48] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[47] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[46] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[45] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[44] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[43] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[42] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[41] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[40] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[39] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[38] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[37] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[36] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[35] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[34] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[33] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[32] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[31] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[30] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[29] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[28] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[27] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[26] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[25] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[24] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[23] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[22] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[21] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[20] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[19] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[18] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[17] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[16] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[15] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[14] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[13] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[12] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[11] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[10] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[9] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[8] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[7] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[6] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[5] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[4] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[3] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[2] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[1] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[0] is used but has no driver.
Warning: Wire cpu.\data_memory.csb1 is used but has no driver.
Warning: Wire cpu.\data_memory.csb0 is used but has no driver.
Warning: Wire cpu.$abc$23067$flatten\data_memory.$indirect$\clk0$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:164$363 is used but has no driver.
Warning: Wire cpu.\alu.alu_out[9] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[8] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[7] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[6] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[5] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[4] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[3] is used but has no driver.
Found and reported 119 problems.

92. Printing statistics.

=== cpu ===

   Number of wires:              15114
   Number of wire bits:          15428
   Number of public wires:        2179
   Number of public wire bits:    2493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15007
     sky130_fd_sc_hd__a2111o_2      17
     sky130_fd_sc_hd__a2111oi_2     25
     sky130_fd_sc_hd__a211o_2       66
     sky130_fd_sc_hd__a211oi_2      41
     sky130_fd_sc_hd__a21bo_2       32
     sky130_fd_sc_hd__a21boi_2      14
     sky130_fd_sc_hd__a21o_2       106
     sky130_fd_sc_hd__a21oi_2      220
     sky130_fd_sc_hd__a221o_2      190
     sky130_fd_sc_hd__a221oi_2     199
     sky130_fd_sc_hd__a22o_2       129
     sky130_fd_sc_hd__a22oi_2      187
     sky130_fd_sc_hd__a2bb2o_2      65
     sky130_fd_sc_hd__a2bb2oi_2     12
     sky130_fd_sc_hd__a311o_2       24
     sky130_fd_sc_hd__a311oi_2      11
     sky130_fd_sc_hd__a31o_2       299
     sky130_fd_sc_hd__a31oi_2       84
     sky130_fd_sc_hd__a32o_2       420
     sky130_fd_sc_hd__a32oi_2       94
     sky130_fd_sc_hd__a41o_2        12
     sky130_fd_sc_hd__a41oi_2        8
     sky130_fd_sc_hd__and2_2        55
     sky130_fd_sc_hd__and2b_2       13
     sky130_fd_sc_hd__and3_2       238
     sky130_fd_sc_hd__and3b_2        9
     sky130_fd_sc_hd__and4_2       130
     sky130_fd_sc_hd__and4b_2       29
     sky130_fd_sc_hd__and4bb_2      15
     sky130_fd_sc_hd__buf_1       2422
     sky130_fd_sc_hd__buf_2         25
     sky130_fd_sc_hd__conb_1        34
     sky130_fd_sc_hd__dfrtp_2     1993
     sky130_fd_sc_hd__inv_2        359
     sky130_fd_sc_hd__mux2_2      1700
     sky130_fd_sc_hd__nand2_2      745
     sky130_fd_sc_hd__nand2b_2       5
     sky130_fd_sc_hd__nand3_2      494
     sky130_fd_sc_hd__nand3b_2      82
     sky130_fd_sc_hd__nand4_2     1446
     sky130_fd_sc_hd__nand4b_2      76
     sky130_fd_sc_hd__nor2_2       297
     sky130_fd_sc_hd__nor2b_2        2
     sky130_fd_sc_hd__nor3_2       125
     sky130_fd_sc_hd__nor3b_2       16
     sky130_fd_sc_hd__nor4_2        55
     sky130_fd_sc_hd__nor4b_2        8
     sky130_fd_sc_hd__o2111a_2     198
     sky130_fd_sc_hd__o2111ai_2    137
     sky130_fd_sc_hd__o211a_2       82
     sky130_fd_sc_hd__o211ai_2     365
     sky130_fd_sc_hd__o21a_2        68
     sky130_fd_sc_hd__o21ai_2      418
     sky130_fd_sc_hd__o21ba_2        7
     sky130_fd_sc_hd__o21bai_2      37
     sky130_fd_sc_hd__o221a_2       21
     sky130_fd_sc_hd__o221ai_2      48
     sky130_fd_sc_hd__o22a_2        28
     sky130_fd_sc_hd__o22ai_2       70
     sky130_fd_sc_hd__o2bb2a_2      31
     sky130_fd_sc_hd__o2bb2ai_2     30
     sky130_fd_sc_hd__o311a_2       65
     sky130_fd_sc_hd__o311ai_2       9
     sky130_fd_sc_hd__o31a_2       220
     sky130_fd_sc_hd__o31ai_2       41
     sky130_fd_sc_hd__o32a_2        21
     sky130_fd_sc_hd__o32ai_2        4
     sky130_fd_sc_hd__o41a_2       117
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2         33
     sky130_fd_sc_hd__or2b_2        13
     sky130_fd_sc_hd__or3_2         89
     sky130_fd_sc_hd__or3b_2        14
     sky130_fd_sc_hd__or4_2         87
     sky130_fd_sc_hd__or4b_2        58
     sky130_fd_sc_hd__or4bb_2        8
     sky130_fd_sc_hd__xnor2_2       21
     sky130_fd_sc_hd__xor2_2        36
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

   Chip area for module '\cpu': 538640.202400

93. Executing Verilog backend.
Dumping module `\cpu'.
[INFO]: USING STRATEGY DELAY 3

94. Executing ABC pass (technology mapping using ABC).

94.1. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-Zv8gBX/input.blif'..
Extracted 13519 gates and 15614 wires to a netlist network with 2095 inputs and 2071 outputs.

94.1.1. Executing ABC.
Running ABC command: "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-Zv8gBX/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Zv8gBX/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Zv8gBX/input.blif 
ABC: + read_lib -w /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (6889.59 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  12427 ( 24.4 %)   Cap = 13.1 ff (  5.7 %)   Area =   114901.45 ( 75.8 %)   Delay = 10594.29 ps  ( 10.9 %)               
ABC: Path  0 --      44 : 0    1 pi                        A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4173 : 1   14 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 468.4 -201.0 ps  S = 609.3 ps  Cin =  2.1 ff  Cout =  52.2 ff  Cmax = 130.0 ff  G = 2389  
ABC: Path  2 --    4195 : 1   14 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 994.8 -365.4 ps  S = 591.8 ps  Cin =  2.1 ff  Cout =  50.8 ff  Cmax = 130.0 ff  G = 2322  
ABC: Path  3 --    4340 : 1   17 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1657.5 -596.7 ps  S = 791.8 ps  Cin =  2.1 ff  Cout =  68.2 ff  Cmax = 130.0 ff  G = 3144  
ABC: Path  4 --    4341 : 1   17 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2332.2 -810.3 ps  S = 800.7 ps  Cin =  2.1 ff  Cout =  69.0 ff  Cmax = 130.0 ff  G = 3197  
ABC: Path  5 --    4342 : 1   19 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3078.5-1052.7 ps  S = 904.6 ps  Cin =  2.1 ff  Cout =  78.1 ff  Cmax = 130.0 ff  G = 3643  
ABC: Path  6 --    5482 : 1   23 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3897.7-1321.3 ps  S =1007.9 ps  Cin =  2.1 ff  Cout =  87.1 ff  Cmax = 130.0 ff  G = 4051  
ABC: Path  7 --    6204 : 3    1 sky130_fd_sc_hd__or3b_2   A =   8.76  Df =4154.6 -979.9 ps  S =  83.7 ps  Cin =  1.5 ff  Cout =   4.5 ff  Cmax = 269.2 ff  G =  290  
ABC: Path  8 --    6213 : 4    2 sky130_fd_sc_hd__nand4_2  A =  12.51  Df =4361.7  -94.5 ps  S = 112.2 ps  Cin =  4.4 ff  Cout =   9.7 ff  Cmax = 200.5 ff  G =  211  
ABC: Path  9 --    7200 : 3    9 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =4611.2  -90.1 ps  S = 355.2 ps  Cin =  4.5 ff  Cout =  29.2 ff  Cmax = 139.2 ff  G =  618  
ABC: Path 10 --    7203 : 5    1 sky130_fd_sc_hd__o2111a_2 A =  12.51  Df =4872.8  -42.3 ps  S =  61.6 ps  Cin =  2.4 ff  Cout =   4.7 ff  Cmax = 299.4 ff  G =  185  
ABC: Path 11 --    7204 : 4    9 sky130_fd_sc_hd__nand4_2  A =  12.51  Df =5141.0  -87.4 ps  S = 297.7 ps  Cin =  4.4 ff  Cout =  42.4 ff  Cmax = 200.5 ff  G =  905  
ABC: Path 12 --    7205 : 2   10 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =5542.4 -322.6 ps  S = 381.2 ps  Cin =  4.4 ff  Cout =  33.8 ff  Cmax = 141.9 ff  G =  736  
ABC: Path 13 --    7206 : 1   19 sky130_fd_sc_hd__buf_1    A =   3.75  Df =6265.2 -633.7 ps  S = 898.9 ps  Cin =  2.1 ff  Cout =  77.7 ff  Cmax = 130.0 ff  G = 3561  
ABC: Path 14 --    7407 : 1   20 sky130_fd_sc_hd__buf_1    A =   3.75  Df =7082.2 -914.9 ps  S =1004.8 ps  Cin =  2.1 ff  Cout =  86.8 ff  Cmax = 130.0 ff  G = 3984  
ABC: Path 15 --    7488 : 5    5 sky130_fd_sc_hd__a41oi_2  A =  16.27  Df =7405.3 -775.8 ps  S = 311.5 ps  Cin =  4.3 ff  Cout =  19.2 ff  Cmax = 124.5 ff  G =  411  
ABC: Path 16 --   11563 : 4    2 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =7823.8-1001.8 ps  S =  54.9 ps  Cin =  2.3 ff  Cout =   3.9 ff  Cmax = 285.7 ff  G =  160  
ABC: Path 17 --   11564 : 3    2 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =8096.0-1110.2 ps  S =  69.0 ps  Cin =  2.3 ff  Cout =   6.4 ff  Cmax = 297.6 ff  G =  270  
ABC: Path 18 --   11841 : 3    2 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =8375.9-1136.2 ps  S =  61.7 ps  Cin =  2.3 ff  Cout =   7.1 ff  Cmax = 297.6 ff  G =  297  
ABC: Path 19 --   11842 : 4    1 sky130_fd_sc_hd__a22o_2   A =  10.01  Df =8573.1-1220.2 ps  S =  48.9 ps  Cin =  2.3 ff  Cout =   1.4 ff  Cmax = 301.2 ff  G =   57  
ABC: Path 20 --   11843 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =9115.2-1655.9 ps  S = 107.4 ps  Cin =  1.5 ff  Cout =   4.4 ff  Cmax = 310.4 ff  G =  286  
ABC: Path 21 --   11847 : 4    2 sky130_fd_sc_hd__nand4_2  A =  12.51  Df =9207.6-1682.1 ps  S =  74.5 ps  Cin =  4.4 ff  Cout =   4.9 ff  Cmax = 200.5 ff  G =  105  
ABC: Path 22 --   11848 : 4    2 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =9323.2-1568.5 ps  S =  61.9 ps  Cin =  2.4 ff  Cout =   6.6 ff  Cmax = 271.9 ff  G =  266  
ABC: Path 23 --   11849 : 3    2 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =9468.6-1454.7 ps  S =  58.6 ps  Cin =  2.3 ff  Cout =   4.0 ff  Cmax = 297.6 ff  G =  168  
ABC: Path 24 --   11850 : 1   30 sky130_fd_sc_hd__buf_1    A =   3.75  Df =9997.0-1677.2 ps  S = 688.5 ps  Cin =  2.1 ff  Cout =  58.8 ff  Cmax = 130.0 ff  G = 2670  
ABC: Path 25 --   16048 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =10267.7-1588.5 ps  S =  52.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 26 --   16049 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =10594.3-1695.5 ps  S = 397.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi43 (\immediate_extend_u.instruction [24]).  End-point = po1851 ($auto$rtlil.cc:2607:MuxGate$38144).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2095/ 2071  lat =    0  nd = 12427  edge =  36808  area =44661.63  delay =3866.26  lev = 36
ABC: + write_blif /tmp/yosys-abc-Zv8gBX/output.blif 

94.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:       87
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       72
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      467
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:      182
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:      175
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      213
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:      303
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       79
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:      128
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      124
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       87
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      130
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       78
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2045
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2644
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      244
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:      101
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:     1253
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       68
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      135
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       79
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      364
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      226
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      101
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      275
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      593
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       50
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      427
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      250
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      251
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       55
ABC RESULTS:        internal signals:    11448
ABC RESULTS:           input signals:     2095
ABC RESULTS:          output signals:     2071
Removing temp directory.

95. Executing SETUNDEF pass (replace undef values with defined constants).

96. Executing HILOMAP pass (mapping to constant drivers).

97. Executing SPLITNETS pass (splitting up multi-bit signals).

98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 15845 unused wires.

99. Executing INSBUF pass (insert buffer cells for connected wires).

100. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Warning: Wire cpu.\instruction_memory.web1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:39:hilomap_worker$89759 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89757 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89755 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89753 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89751 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89749 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89747 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89745 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89743 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89741 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89739 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89737 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89735 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89733 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89731 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89729 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89727 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89725 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89723 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89721 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89719 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89717 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89715 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89713 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89711 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89709 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89707 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89705 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89703 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89701 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89699 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89697 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89695 is used but has no driver.
Warning: Wire cpu.\instruction_memory.csb1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$89693 is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[8] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[7] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[6] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[5] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[4] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[3] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[2] is used but has no driver.
Warning: Wire cpu.\data_memory.web1 is used but has no driver.
Warning: Wire cpu.\data_memory.web0 is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[63] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[62] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[61] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[60] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[59] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[58] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[57] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[56] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[55] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[54] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[53] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[52] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[51] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[50] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[49] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[48] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[47] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[46] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[45] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[44] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[43] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[42] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[41] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[40] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[39] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[38] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[37] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[36] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[35] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[34] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[33] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[32] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[31] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[30] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[29] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[28] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[27] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[26] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[25] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[24] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[23] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[22] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[21] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[20] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[19] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[18] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[17] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[16] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[15] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[14] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[13] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[12] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[11] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[10] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[9] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[8] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[7] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[6] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[5] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[4] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[3] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[2] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[1] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[0] is used but has no driver.
Warning: Wire cpu.\data_memory.csb1 is used but has no driver.
Warning: Wire cpu.\data_memory.csb0 is used but has no driver.
Warning: Wire cpu.$abc$23067$flatten\data_memory.$indirect$\clk0$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:164$363 is used but has no driver.
Warning: Wire cpu.\alu.alu_out[9] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[8] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[7] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[6] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[5] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[4] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[3] is used but has no driver.
Found and reported 119 problems.

101. Printing statistics.

=== cpu ===

   Number of wires:              14563
   Number of wire bits:          14877
   Number of public wires:        2179
   Number of public wire bits:    2493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14456
     sky130_fd_sc_hd__a2111o_2       7
     sky130_fd_sc_hd__a2111oi_2     17
     sky130_fd_sc_hd__a211o_2       66
     sky130_fd_sc_hd__a211oi_2      51
     sky130_fd_sc_hd__a21bo_2        6
     sky130_fd_sc_hd__a21boi_2      15
     sky130_fd_sc_hd__a21o_2        67
     sky130_fd_sc_hd__a21oi_2      275
     sky130_fd_sc_hd__a221o_2       72
     sky130_fd_sc_hd__a221oi_2     303
     sky130_fd_sc_hd__a22o_2        39
     sky130_fd_sc_hd__a22oi_2      213
     sky130_fd_sc_hd__a2bb2o_2      32
     sky130_fd_sc_hd__a2bb2oi_2     13
     sky130_fd_sc_hd__a311o_2       37
     sky130_fd_sc_hd__a311oi_2      12
     sky130_fd_sc_hd__a31o_2       135
     sky130_fd_sc_hd__a31oi_2       55
     sky130_fd_sc_hd__a32o_2       467
     sky130_fd_sc_hd__a32oi_2      182
     sky130_fd_sc_hd__a41o_2        30
     sky130_fd_sc_hd__a41oi_2       87
     sky130_fd_sc_hd__and2_2        30
     sky130_fd_sc_hd__and2b_2        9
     sky130_fd_sc_hd__and3_2       226
     sky130_fd_sc_hd__and3b_2        7
     sky130_fd_sc_hd__and4_2       130
     sky130_fd_sc_hd__and4b_2       22
     sky130_fd_sc_hd__and4bb_2      13
     sky130_fd_sc_hd__buf_1       2644
     sky130_fd_sc_hd__buf_2         18
     sky130_fd_sc_hd__conb_1        34
     sky130_fd_sc_hd__dfrtp_2     1993
     sky130_fd_sc_hd__inv_2        364
     sky130_fd_sc_hd__mux2_2      2045
     sky130_fd_sc_hd__nand2_2      593
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2      244
     sky130_fd_sc_hd__nand3b_2      67
     sky130_fd_sc_hd__nand4_2     1253
     sky130_fd_sc_hd__nand4b_2     101
     sky130_fd_sc_hd__nor2_2       251
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2       101
     sky130_fd_sc_hd__nor3b_2       18
     sky130_fd_sc_hd__nor4_2        45
     sky130_fd_sc_hd__nor4b_2        5
     sky130_fd_sc_hd__o2111a_2     175
     sky130_fd_sc_hd__o2111ai_2    128
     sky130_fd_sc_hd__o211a_2      124
     sky130_fd_sc_hd__o211ai_2     250
     sky130_fd_sc_hd__o21a_2        48
     sky130_fd_sc_hd__o21ai_2      427
     sky130_fd_sc_hd__o21ba_2        6
     sky130_fd_sc_hd__o21bai_2      40
     sky130_fd_sc_hd__o221a_2       59
     sky130_fd_sc_hd__o221ai_2      79
     sky130_fd_sc_hd__o22a_2        26
     sky130_fd_sc_hd__o22ai_2       50
     sky130_fd_sc_hd__o2bb2a_2      35
     sky130_fd_sc_hd__o2bb2ai_2     49
     sky130_fd_sc_hd__o311a_2       87
     sky130_fd_sc_hd__o311ai_2      35
     sky130_fd_sc_hd__o31a_2        79
     sky130_fd_sc_hd__o31ai_2       33
     sky130_fd_sc_hd__o32a_2         8
     sky130_fd_sc_hd__o32ai_2        2
     sky130_fd_sc_hd__o41a_2         3
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2         44
     sky130_fd_sc_hd__or2b_2        13
     sky130_fd_sc_hd__or3_2         43
     sky130_fd_sc_hd__or3b_2        34
     sky130_fd_sc_hd__or4_2         68
     sky130_fd_sc_hd__or4b_2        78
     sky130_fd_sc_hd__or4bb_2        4
     sky130_fd_sc_hd__xnor2_2       21
     sky130_fd_sc_hd__xor2_2         9
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

   Chip area for module '\cpu': 533845.604000

102. Executing Verilog backend.
Dumping module `\cpu'.
[INFO]: USING STRATEGY DELAY 4

103. Executing ABC pass (technology mapping using ABC).

103.1. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-ctDrVh/input.blif'..
Extracted 13519 gates and 15614 wires to a netlist network with 2095 inputs and 2071 outputs.

103.1.1. Executing ABC.
Running ABC command: "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-ctDrVh/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ctDrVh/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ctDrVh/input.blif 
ABC: + read_lib -w /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -c -N 30 
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =  11655 ( 23.0 %)   Cap = 11.8 ff ( 15.2 %)   Area =   122387.38 ( 76.3 %)   Delay = 10741.27 ps  (  0.6 %)               
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  11655 ( 23.0 %)   Cap = 10.6 ff (  5.7 %)   Area =    98647.11 ( 77.7 %)   Delay =  9132.41 ps  (  2.7 %)               
ABC: Path  0 --      47 : 0    1 pi                        A =   0.00  Df =  17.4  -10.3 ps  S =  29.7 ps  Cin =  0.0 ff  Cout =   4.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4168 : 1   17 sky130_fd_sc_hd__buf_6    A =  11.26  Df = 145.8  -13.8 ps  S =  90.7 ps  Cin =  4.6 ff  Cout =  40.5 ff  Cmax = 785.5 ff  G =  836  
ABC: Path  2 --    4190 : 3    1 sky130_fd_sc_hd__and3b_2  A =  10.01  Df = 389.4  -29.3 ps  S =  53.7 ps  Cin =  1.5 ff  Cout =   4.9 ff  Cmax = 309.5 ff  G =  312  
ABC: Path  3 --    4191 : 1   19 sky130_fd_sc_hd__buf_6    A =  11.26  Df = 517.9  -24.0 ps  S =  78.7 ps  Cin =  4.6 ff  Cout =  34.2 ff  Cmax = 785.5 ff  G =  708  
ABC: Path  4 --    4303 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df = 658.9  -14.5 ps  S =  37.6 ps  Cin =  2.4 ff  Cout =   4.9 ff  Cmax = 539.3 ff  G =  194  
ABC: Path  5 --    4304 : 1   26 sky130_fd_sc_hd__buf_6    A =  11.26  Df = 824.0  -31.1 ps  S = 136.6 ps  Cin =  4.6 ff  Cout =  65.2 ff  Cmax = 785.5 ff  G = 1334  
ABC: Path  6 --    6142 : 5    1 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =1247.8 -148.0 ps  S =  59.0 ps  Cin =  2.4 ff  Cout =   2.6 ff  Cmax = 324.1 ff  G =  101  
ABC: Path  7 --    6151 : 4    3 sky130_fd_sc_hd__or4_4    A =  11.26  Df =1784.5 -497.7 ps  S = 100.5 ps  Cin =  2.4 ff  Cout =  13.2 ff  Cmax = 534.7 ff  G =  525  
ABC: Path  8 --    7035 : 5    4 sky130_fd_sc_hd__o41a_2   A =  12.51  Df =2301.2 -481.4 ps  S =  77.3 ps  Cin =  2.4 ff  Cout =   8.1 ff  Cmax = 305.8 ff  G =  325  
ABC: Path  9 --    8952 : 4    4 sky130_fd_sc_hd__or4_4    A =  11.26  Df =2827.7 -181.2 ps  S =  90.4 ps  Cin =  2.4 ff  Cout =   8.3 ff  Cmax = 534.7 ff  G =  324  
ABC: Path 10 --    8953 : 3    1 sky130_fd_sc_hd__or3_4    A =  11.26  Df =3163.7 -409.0 ps  S =  65.5 ps  Cin =  2.4 ff  Cout =   4.9 ff  Cmax = 531.9 ff  G =  196  
ABC: Path 11 --    8954 : 1   16 sky130_fd_sc_hd__buf_6    A =  11.26  Df =3325.0 -409.3 ps  S = 128.5 ps  Cin =  4.6 ff  Cout =  60.9 ff  Cmax = 785.5 ff  G = 1247  
ABC: Path 12 --    9790 : 4    8 sky130_fd_sc_hd__nor4_4   A =  21.27  Df =3830.0 -818.8 ps  S = 531.0 ps  Cin =  8.5 ff  Cout =  33.0 ff  Cmax = 112.6 ff  G =  370  
ABC: Path 13 --    9904 : 5    1 sky130_fd_sc_hd__o221a_2  A =  11.26  Df =4354.9 -255.0 ps  S =  44.1 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 281.1 ff  G =  100  
ABC: Path 14 --    9907 : 4    4 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =4699.2 -287.6 ps  S =  89.5 ps  Cin =  2.4 ff  Cout =  16.2 ff  Cmax = 325.0 ff  G =  651  
ABC: Path 15 --    9908 : 4    8 sky130_fd_sc_hd__a22o_4   A =  17.52  Df =4969.4 -126.8 ps  S = 110.7 ps  Cin =  4.6 ff  Cout =  34.6 ff  Cmax = 556.6 ff  G =  720  
ABC: Path 16 --   10542 : 3    5 sky130_fd_sc_hd__or3_4    A =  11.26  Df =5385.8 -387.4 ps  S =  83.1 ps  Cin =  2.4 ff  Cout =  14.4 ff  Cmax = 531.9 ff  G =  592  
ABC: Path 17 --   10641 : 3    1 sky130_fd_sc_hd__and3_4   A =  11.26  Df =5540.4  -97.2 ps  S =  39.0 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 532.8 ff  G =   97  
ABC: Path 18 --   10658 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =5838.3 -113.2 ps  S =  51.6 ps  Cin =  2.4 ff  Cout =   4.3 ff  Cmax = 325.0 ff  G =  172  
ABC: Path 19 --   11704 : 4    1 sky130_fd_sc_hd__or4b_4   A =  13.76  Df =6524.4 -168.2 ps  S =  77.9 ps  Cin =  2.2 ff  Cout =   2.6 ff  Cmax = 533.8 ff  G =  111  
ABC: Path 20 --   11706 : 4    1 sky130_fd_sc_hd__or4_4    A =  11.26  Df =6828.3 -206.3 ps  S =  77.8 ps  Cin =  2.4 ff  Cout =   2.6 ff  Cmax = 534.7 ff  G =  102  
ABC: Path 21 --   11711 : 4    1 sky130_fd_sc_hd__or4_4    A =  11.26  Df =7300.5 -581.2 ps  S =  77.9 ps  Cin =  2.4 ff  Cout =   2.6 ff  Cmax = 534.7 ff  G =  102  
ABC: Path 22 --   11714 : 4    1 sky130_fd_sc_hd__or4_4    A =  11.26  Df =7801.0 -582.1 ps  S =  75.6 ps  Cin =  2.4 ff  Cout =   1.6 ff  Cmax = 534.7 ff  G =   63  
ABC: Path 23 --   11726 : 4    1 sky130_fd_sc_hd__and4b_2  A =  11.26  Df =8070.3 -410.7 ps  S =  50.4 ps  Cin =  1.6 ff  Cout =   2.5 ff  Cmax = 297.6 ff  G =  154  
ABC: Path 24 --   11727 : 1    7 sky130_fd_sc_hd__buf_4    A =   7.51  Df =8206.4 -395.0 ps  S =  74.7 ps  Cin =  2.4 ff  Cout =  22.7 ff  Cmax = 561.2 ff  G =  909  
ABC: Path 25 --   15755 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =8257.8 -336.3 ps  S =  87.4 ps  Cin =  4.6 ff  Cout =   3.4 ff  Cmax = 128.2 ff  G =   71  
ABC: Path 26 --   15756 : 4    1 sky130_fd_sc_hd__and4_2   A =  10.01  Df =8557.8  -81.1 ps  S =  49.7 ps  Cin =  1.5 ff  Cout =   2.6 ff  Cmax = 300.3 ff  G =  161  
ABC: Path 27 --   15760 : 4    1 sky130_fd_sc_hd__or4_4    A =  11.26  Df =8978.5 -303.0 ps  S =  83.7 ps  Cin =  2.4 ff  Cout =   4.9 ff  Cmax = 534.7 ff  G =  193  
ABC: Path 28 --   15761 : 1    1 sky130_fd_sc_hd__buf_6    A =  11.26  Df =9132.4 -336.7 ps  S =  77.4 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 785.5 ff  G =  723  
ABC: Start-point = pi46 (\immediate_extend_u.instruction [23]).  End-point = po2067 ($auto$rtlil.cc:2607:MuxGate$38576).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2095/ 2071  lat =    0  nd = 11655  edge =  32346  area =98644.87  delay =35.00  lev = 35
ABC: + write_blif /tmp/yosys-abc-ctDrVh/output.blif 

103.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o41ai_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31ai_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor4_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      564
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:      161
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__or4b_4 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      231
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      128
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      263
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      144
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:      474
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      172
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2328
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      295
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:     1706
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      122
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2428
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      116
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      134
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      167
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       89
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      107
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       94
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       96
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      280
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      231
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      154
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      110
ABC RESULTS:        internal signals:    11448
ABC RESULTS:           input signals:     2095
ABC RESULTS:          output signals:     2071
Removing temp directory.

104. Executing SETUNDEF pass (replace undef values with defined constants).

105. Executing HILOMAP pass (mapping to constant drivers).

106. Executing SPLITNETS pass (splitting up multi-bit signals).

107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 15845 unused wires.

108. Executing INSBUF pass (insert buffer cells for connected wires).

109. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Warning: Wire cpu.\instruction_memory.web1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:39:hilomap_worker$101483 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101481 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101479 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101477 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101475 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101473 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101471 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101469 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101467 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101465 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101463 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101461 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101459 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101457 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101455 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101453 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101451 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101449 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101447 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101445 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101443 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101441 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101439 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101437 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101435 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101433 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101431 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101429 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101427 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101425 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101423 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101421 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101419 is used but has no driver.
Warning: Wire cpu.\instruction_memory.csb1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$101417 is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[8] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[7] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[6] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[5] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[4] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[3] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[2] is used but has no driver.
Warning: Wire cpu.\data_memory.web1 is used but has no driver.
Warning: Wire cpu.\data_memory.web0 is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[63] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[62] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[61] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[60] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[59] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[58] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[57] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[56] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[55] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[54] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[53] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[52] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[51] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[50] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[49] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[48] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[47] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[46] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[45] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[44] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[43] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[42] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[41] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[40] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[39] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[38] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[37] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[36] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[35] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[34] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[33] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[32] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[31] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[30] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[29] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[28] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[27] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[26] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[25] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[24] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[23] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[22] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[21] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[20] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[19] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[18] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[17] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[16] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[15] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[14] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[13] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[12] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[11] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[10] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[9] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[8] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[7] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[6] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[5] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[4] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[3] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[2] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[1] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[0] is used but has no driver.
Warning: Wire cpu.\data_memory.csb1 is used but has no driver.
Warning: Wire cpu.\data_memory.csb0 is used but has no driver.
Warning: Wire cpu.$abc$23067$flatten\data_memory.$indirect$\clk0$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:164$363 is used but has no driver.
Warning: Wire cpu.\alu.alu_out[9] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[8] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[7] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[6] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[5] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[4] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[3] is used but has no driver.
Found and reported 119 problems.

110. Printing statistics.

=== cpu ===

   Number of wires:              13791
   Number of wire bits:          14105
   Number of public wires:        2179
   Number of public wire bits:    2493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13684
     sky130_fd_sc_hd__a2111o_2     474
     sky130_fd_sc_hd__a2111oi_2     29
     sky130_fd_sc_hd__a211o_2      110
     sky130_fd_sc_hd__a211oi_2      18
     sky130_fd_sc_hd__a211oi_4       1
     sky130_fd_sc_hd__a21bo_2       15
     sky130_fd_sc_hd__a21boi_2       5
     sky130_fd_sc_hd__a21o_2       144
     sky130_fd_sc_hd__a21oi_2      154
     sky130_fd_sc_hd__a221o_2      263
     sky130_fd_sc_hd__a221oi_2      21
     sky130_fd_sc_hd__a22o_2       564
     sky130_fd_sc_hd__a22o_4         1
     sky130_fd_sc_hd__a22oi_2        4
     sky130_fd_sc_hd__a2bb2o_2      22
     sky130_fd_sc_hd__a2bb2o_4       1
     sky130_fd_sc_hd__a2bb2oi_2      1
     sky130_fd_sc_hd__a311o_2       33
     sky130_fd_sc_hd__a311oi_2       8
     sky130_fd_sc_hd__a31o_2       107
     sky130_fd_sc_hd__a31oi_2       15
     sky130_fd_sc_hd__a32o_2       128
     sky130_fd_sc_hd__a32oi_2        2
     sky130_fd_sc_hd__a41o_2        20
     sky130_fd_sc_hd__a41oi_2        1
     sky130_fd_sc_hd__and2_2       172
     sky130_fd_sc_hd__and2_4         1
     sky130_fd_sc_hd__and2b_2       33
     sky130_fd_sc_hd__and3_2      1706
     sky130_fd_sc_hd__and3_4         2
     sky130_fd_sc_hd__and3b_2       89
     sky130_fd_sc_hd__and4_2        41
     sky130_fd_sc_hd__and4b_2       12
     sky130_fd_sc_hd__and4bb_2      21
     sky130_fd_sc_hd__buf_1       2328
     sky130_fd_sc_hd__buf_2        161
     sky130_fd_sc_hd__buf_4         30
     sky130_fd_sc_hd__buf_6         26
     sky130_fd_sc_hd__conb_1        34
     sky130_fd_sc_hd__dfrtp_2     1993
     sky130_fd_sc_hd__inv_2        134
     sky130_fd_sc_hd__mux2_2      2428
     sky130_fd_sc_hd__mux4_2        21
     sky130_fd_sc_hd__nand2_2      280
     sky130_fd_sc_hd__nand3_2       17
     sky130_fd_sc_hd__nand3b_2       6
     sky130_fd_sc_hd__nand4_2       12
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nand4bb_2      1
     sky130_fd_sc_hd__nor2_2       295
     sky130_fd_sc_hd__nor2b_2        4
     sky130_fd_sc_hd__nor3_2        58
     sky130_fd_sc_hd__nor3b_2       21
     sky130_fd_sc_hd__nor4_2        48
     sky130_fd_sc_hd__nor4_4         3
     sky130_fd_sc_hd__nor4b_2        8
     sky130_fd_sc_hd__o2111a_2       8
     sky130_fd_sc_hd__o2111ai_2      7
     sky130_fd_sc_hd__o211a_2       96
     sky130_fd_sc_hd__o211ai_2      22
     sky130_fd_sc_hd__o21a_2       116
     sky130_fd_sc_hd__o21ai_2       94
     sky130_fd_sc_hd__o21ai_4        2
     sky130_fd_sc_hd__o21ba_2       13
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2       56
     sky130_fd_sc_hd__o221ai_2      10
     sky130_fd_sc_hd__o22a_2        40
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2      30
     sky130_fd_sc_hd__o2bb2ai_2      3
     sky130_fd_sc_hd__o311a_2       20
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        53
     sky130_fd_sc_hd__o31ai_2       12
     sky130_fd_sc_hd__o31ai_4        3
     sky130_fd_sc_hd__o32a_2        26
     sky130_fd_sc_hd__o32ai_2        5
     sky130_fd_sc_hd__o41a_2        14
     sky130_fd_sc_hd__o41ai_2        2
     sky130_fd_sc_hd__o41ai_4        2
     sky130_fd_sc_hd__or2_2        167
     sky130_fd_sc_hd__or2b_2        15
     sky130_fd_sc_hd__or3_2        231
     sky130_fd_sc_hd__or3_4          7
     sky130_fd_sc_hd__or3b_2        51
     sky130_fd_sc_hd__or3b_4         1
     sky130_fd_sc_hd__or4_2        231
     sky130_fd_sc_hd__or4_4         21
     sky130_fd_sc_hd__or4b_2        19
     sky130_fd_sc_hd__or4b_4         6
     sky130_fd_sc_hd__or4bb_2       11
     sky130_fd_sc_hd__xnor2_2      122
     sky130_fd_sc_hd__xor2_2        35
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

   Chip area for module '\cpu': 517591.264800

111. Executing Verilog backend.
Dumping module `\cpu'.
[INFO]: USING STRATEGY AREA 0

112. Executing ABC pass (technology mapping using ABC).

112.1. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-eYSrJS/input.blif'..
Extracted 13519 gates and 15614 wires to a netlist network with 2095 inputs and 2071 outputs.

112.1.1. Executing ABC.
Running ABC command: "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-eYSrJS/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-eYSrJS/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-eYSrJS/input.blif 
ABC: + read_lib -w /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (11527.75 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  10076 ( 25.2 %)   Cap = 11.2 ff (  6.3 %)   Area =    84807.59 ( 74.6 %)   Delay = 12484.67 ps  (  3.2 %)               
ABC: Path  0 --      47 : 0    5 pi                        A =   0.00  Df =  37.8  -21.2 ps  S =  58.0 ps  Cin =  0.0 ff  Cout =  11.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4172 : 2    1 sky130_fd_sc_hd__and2b_2  A =   8.76  Df = 240.1  -37.6 ps  S =  33.8 ps  Cin =  1.6 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  132  
ABC: Path  2 --    4173 : 1   14 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 430.0  -29.1 ps  S = 264.2 ps  Cin =  2.1 ff  Cout =  21.9 ff  Cmax = 130.0 ff  G = 1014  
ABC: Path  3 --    4174 : 1   30 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 917.6 -209.9 ps  S = 572.3 ps  Cin =  2.1 ff  Cout =  48.9 ff  Cmax = 130.0 ff  G = 2262  
ABC: Path  4 --    4175 : 2    6 sky130_fd_sc_hd__and2_2   A =   7.51  Df =1218.5 -215.3 ps  S = 100.1 ps  Cin =  1.5 ff  Cout =  14.7 ff  Cmax = 303.0 ff  G =  954  
ABC: Path  5 --    4256 : 1   30 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1885.6 -517.2 ps  S = 873.7 ps  Cin =  2.1 ff  Cout =  75.0 ff  Cmax = 130.0 ff  G = 3374  
ABC: Path  6 --    6103 : 5    1 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =2150.4 -228.7 ps  S =  55.9 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 324.1 ff  G =   71  
ABC: Path  7 --    6106 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =2546.0 -299.1 ps  S =  92.2 ps  Cin =  1.5 ff  Cout =   1.8 ff  Cmax = 310.4 ff  G =  114  
ABC: Path  8 --    6118 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =3184.9 -790.2 ps  S =  94.4 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  140  
ABC: Path  9 --    6119 : 1    3 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3453.9 -683.6 ps  S = 481.4 ps  Cin =  2.1 ff  Cout =  41.0 ff  Cmax = 130.0 ff  G = 1930  
ABC: Path 10 --    6765 : 3    2 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =3674.4 -446.7 ps  S = 152.1 ps  Cin =  4.5 ff  Cout =   6.7 ff  Cmax = 139.2 ff  G =  143  
ABC: Path 11 --    6766 : 1   25 sky130_fd_sc_hd__buf_1    A =   3.75  Df =4399.8 -749.9 ps  S = 942.4 ps  Cin =  2.1 ff  Cout =  81.2 ff  Cmax = 130.0 ff  G = 3707  
ABC: Path 12 --    7987 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =4802.0 -365.3 ps  S = 165.8 ps  Cin =  8.5 ff  Cout =   6.3 ff  Cmax = 121.8 ff  G =   69  
ABC: Path 13 --    7989 : 2    1 sky130_fd_sc_hd__and2_2   A =   7.51  Df =5020.0 -428.8 ps  S =  41.7 ps  Cin =  1.5 ff  Cout =   1.5 ff  Cmax = 303.0 ff  G =   96  
ABC: Path 14 --    7990 : 2    3 sky130_fd_sc_hd__or2_2    A =   6.26  Df =5333.3 -219.8 ps  S =  93.6 ps  Cin =  1.5 ff  Cout =  16.1 ff  Cmax = 299.4 ff  G = 1061  
ABC: Path 15 --    8139 : 5    3 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =5819.1 -502.5 ps  S =  88.0 ps  Cin =  2.4 ff  Cout =  11.7 ff  Cmax = 324.1 ff  G =  463  
ABC: Path 16 --    8225 : 5    5 sky130_fd_sc_hd__o311ai_2 A =  16.27  Df =6309.2 -637.1 ps  S = 516.9 ps  Cin =  4.4 ff  Cout =  22.3 ff  Cmax =  82.4 ff  G =  486  
ABC: Path 17 --    8233 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =6597.8 -743.3 ps  S = 101.7 ps  Cin =  8.5 ff  Cout =   2.5 ff  Cmax = 121.8 ff  G =   27  
ABC: Path 18 --    8236 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =6980.6 -975.5 ps  S =  51.5 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 299.4 ff  G =   99  
ABC: Path 19 --    8237 : 4    1 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =7185.7 -499.5 ps  S =  45.2 ps  Cin =  2.4 ff  Cout =   2.6 ff  Cmax = 271.9 ff  G =  101  
ABC: Path 20 --    8238 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =7833.3 -382.7 ps  S = 189.4 ps  Cin =  2.4 ff  Cout =  36.8 ff  Cmax = 309.5 ff  G = 1559  
ABC: Path 21 --   10177 : 4    1 sky130_fd_sc_hd__and4b_2  A =  11.26  Df =8267.0 -539.0 ps  S =  44.4 ps  Cin =  1.6 ff  Cout =   1.5 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 22 --   10178 : 4    1 sky130_fd_sc_hd__or4b_2   A =  10.01  Df =8448.0 -161.1 ps  S =  91.0 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 265.5 ff  G =  101  
ABC: Path 23 --   10181 : 4    1 sky130_fd_sc_hd__or4b_2   A =  10.01  Df =8989.6 -102.8 ps  S =  92.4 ps  Cin =  1.5 ff  Cout =   1.8 ff  Cmax = 265.5 ff  G =  116  
ABC: Path 24 --   10185 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =9518.0 -437.4 ps  S =  89.9 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 25 --   10186 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =10048.5 -882.3 ps  S =  92.2 ps  Cin =  1.5 ff  Cout =   1.8 ff  Cmax = 310.4 ff  G =  114  
ABC: Path 26 --   10190 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =10683.6-1426.0 ps  S =  92.2 ps  Cin =  1.5 ff  Cout =   1.8 ff  Cmax = 310.4 ff  G =  114  
ABC: Path 27 --   10195 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =11323.8-1948.0 ps  S =  95.1 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 310.4 ff  G =  154  
ABC: Path 28 --   10196 : 4    8 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =11686.4-1857.3 ps  S = 148.0 ps  Cin =  2.3 ff  Cout =  25.1 ff  Cmax = 285.7 ff  G = 1025  
ABC: Path 29 --   14167 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =12014.2-1933.6 ps  S =  44.0 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 297.6 ff  G =   75  
ABC: Path 30 --   14168 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =12265.8-2059.2 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 31 --   14169 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =12484.7-1957.8 ps  S = 396.4 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi46 (\immediate_extend_u.instruction [23]).  End-point = po2064 ($auto$rtlil.cc:2607:MuxGate$38570).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2095/ 2071  lat =    0  nd = 10076  edge =  27780  area =84803.52  delay =35.00  lev = 35
ABC: + write_blif /tmp/yosys-abc-eYSrJS/output.blif 

112.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:      297
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      516
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       78
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      109
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      174
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      843
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      202
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       80
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       99
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      123
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      166
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      133
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      152
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      140
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      128
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      993
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      216
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      132
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      133
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2208
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2434
ABC RESULTS:        internal signals:    11448
ABC RESULTS:           input signals:     2095
ABC RESULTS:          output signals:     2071
Removing temp directory.

113. Executing SETUNDEF pass (replace undef values with defined constants).

114. Executing HILOMAP pass (mapping to constant drivers).

115. Executing SPLITNETS pass (splitting up multi-bit signals).

116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 15845 unused wires.

117. Executing INSBUF pass (insert buffer cells for connected wires).

118. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Warning: Wire cpu.\instruction_memory.web1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:39:hilomap_worker$111628 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111626 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111624 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111622 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111620 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111618 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111616 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111614 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111612 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111610 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111608 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111606 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111604 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111602 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111600 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111598 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111596 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111594 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111592 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111590 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111588 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111586 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111584 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111582 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111580 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111578 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111576 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111574 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111572 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111570 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111568 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111566 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111564 is used but has no driver.
Warning: Wire cpu.\instruction_memory.csb1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$111562 is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[8] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[7] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[6] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[5] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[4] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[3] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[2] is used but has no driver.
Warning: Wire cpu.\data_memory.web1 is used but has no driver.
Warning: Wire cpu.\data_memory.web0 is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[63] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[62] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[61] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[60] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[59] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[58] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[57] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[56] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[55] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[54] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[53] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[52] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[51] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[50] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[49] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[48] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[47] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[46] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[45] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[44] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[43] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[42] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[41] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[40] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[39] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[38] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[37] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[36] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[35] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[34] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[33] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[32] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[31] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[30] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[29] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[28] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[27] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[26] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[25] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[24] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[23] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[22] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[21] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[20] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[19] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[18] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[17] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[16] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[15] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[14] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[13] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[12] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[11] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[10] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[9] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[8] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[7] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[6] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[5] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[4] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[3] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[2] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[1] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[0] is used but has no driver.
Warning: Wire cpu.\data_memory.csb1 is used but has no driver.
Warning: Wire cpu.\data_memory.csb0 is used but has no driver.
Warning: Wire cpu.$abc$101485$abc$23067$flatten\data_memory.$indirect$\clk0$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:164$363 is used but has no driver.
Warning: Wire cpu.\alu.alu_out[9] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[8] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[7] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[6] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[5] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[4] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[3] is used but has no driver.
Found and reported 119 problems.

119. Printing statistics.

=== cpu ===

   Number of wires:              12212
   Number of wire bits:          12526
   Number of public wires:        2179
   Number of public wire bits:    2493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12105
     sky130_fd_sc_hd__a2111o_2     297
     sky130_fd_sc_hd__a2111oi_2     13
     sky130_fd_sc_hd__a211o_2      109
     sky130_fd_sc_hd__a211oi_2       5
     sky130_fd_sc_hd__a21bo_2       11
     sky130_fd_sc_hd__a21boi_2      10
     sky130_fd_sc_hd__a21o_2       174
     sky130_fd_sc_hd__a21oi_2      132
     sky130_fd_sc_hd__a221o_2      516
     sky130_fd_sc_hd__a221oi_2       5
     sky130_fd_sc_hd__a22o_2       843
     sky130_fd_sc_hd__a22oi_2        4
     sky130_fd_sc_hd__a2bb2o_2      11
     sky130_fd_sc_hd__a311o_2       19
     sky130_fd_sc_hd__a311oi_2       3
     sky130_fd_sc_hd__a31o_2        80
     sky130_fd_sc_hd__a31oi_2        9
     sky130_fd_sc_hd__a32o_2        11
     sky130_fd_sc_hd__a32oi_2        2
     sky130_fd_sc_hd__a41o_2        16
     sky130_fd_sc_hd__and2_2       140
     sky130_fd_sc_hd__and2b_2       35
     sky130_fd_sc_hd__and3_2       993
     sky130_fd_sc_hd__and3b_2       17
     sky130_fd_sc_hd__and4_2        22
     sky130_fd_sc_hd__and4b_2       15
     sky130_fd_sc_hd__and4bb_2      11
     sky130_fd_sc_hd__buf_1       2434
     sky130_fd_sc_hd__buf_2          7
     sky130_fd_sc_hd__conb_1        34
     sky130_fd_sc_hd__dfrtp_2     1993
     sky130_fd_sc_hd__inv_2         99
     sky130_fd_sc_hd__mux2_2      2208
     sky130_fd_sc_hd__mux4_2         8
     sky130_fd_sc_hd__nand2_2      166
     sky130_fd_sc_hd__nand2b_2       4
     sky130_fd_sc_hd__nand3_2       21
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nand4_2        7
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2       216
     sky130_fd_sc_hd__nor2b_2       10
     sky130_fd_sc_hd__nor3_2        38
     sky130_fd_sc_hd__nor3b_2        6
     sky130_fd_sc_hd__nor4_2        66
     sky130_fd_sc_hd__nor4b_2        3
     sky130_fd_sc_hd__o2111a_2       5
     sky130_fd_sc_hd__o2111ai_2      2
     sky130_fd_sc_hd__o211a_2       78
     sky130_fd_sc_hd__o211ai_2      21
     sky130_fd_sc_hd__o21a_2       123
     sky130_fd_sc_hd__o21ai_2      133
     sky130_fd_sc_hd__o21ba_2       14
     sky130_fd_sc_hd__o21bai_2      14
     sky130_fd_sc_hd__o221a_2       26
     sky130_fd_sc_hd__o221ai_2       3
     sky130_fd_sc_hd__o22a_2         7
     sky130_fd_sc_hd__o22ai_2        3
     sky130_fd_sc_hd__o2bb2a_2       6
     sky130_fd_sc_hd__o311a_2       21
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        56
     sky130_fd_sc_hd__o31ai_2       15
     sky130_fd_sc_hd__o32a_2        16
     sky130_fd_sc_hd__o32ai_2        1
     sky130_fd_sc_hd__o41a_2         2
     sky130_fd_sc_hd__or2_2        128
     sky130_fd_sc_hd__or2b_2        20
     sky130_fd_sc_hd__or3_2        152
     sky130_fd_sc_hd__or3b_2        36
     sky130_fd_sc_hd__or4_2        202
     sky130_fd_sc_hd__or4b_2        10
     sky130_fd_sc_hd__or4bb_2        4
     sky130_fd_sc_hd__xnor2_2      133
     sky130_fd_sc_hd__xor2_2        46
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

   Chip area for module '\cpu': 503751.741600

120. Executing Verilog backend.
Dumping module `\cpu'.
[INFO]: USING STRATEGY AREA 1

121. Executing ABC pass (technology mapping using ABC).

121.1. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-sREiI7/input.blif'..
Extracted 13519 gates and 15614 wires to a netlist network with 2095 inputs and 2071 outputs.

121.1.1. Executing ABC.
Running ABC command: "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-sREiI7/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-sREiI7/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-sREiI7/input.blif 
ABC: + read_lib -w /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (10638.94 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  10083 ( 25.3 %)   Cap = 11.0 ff (  6.3 %)   Area =    84696.23 ( 74.6 %)   Delay = 11826.60 ps  (  3.3 %)               
ABC: Path  0 --      48 : 0    5 pi                        A =   0.00  Df =  38.4  -21.9 ps  S =  58.8 ps  Cin =  0.0 ff  Cout =  11.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4171 : 2    1 sky130_fd_sc_hd__and2b_2  A =   8.76  Df = 241.0  -38.6 ps  S =  33.8 ps  Cin =  1.6 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  132  
ABC: Path  2 --    4172 : 1   23 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 542.6  -83.3 ps  S = 427.6 ps  Cin =  2.1 ff  Cout =  36.2 ff  Cmax = 130.0 ff  G = 1682  
ABC: Path  3 --    4190 : 2    1 sky130_fd_sc_hd__and2_2   A =   7.51  Df = 761.7  -73.1 ps  S =  43.2 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 303.0 ff  G =  143  
ABC: Path  4 --    4191 : 1   24 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1294.1 -304.5 ps  S = 701.2 ps  Cin =  2.1 ff  Cout =  60.0 ff  Cmax = 130.0 ff  G = 2717  
ABC: Path  5 --    6198 : 5    1 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =1545.4  -22.0 ps  S =  55.9 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 324.1 ff  G =   71  
ABC: Path  6 --    6207 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =2144.6 -505.1 ps  S =  90.5 ps  Cin =  1.5 ff  Cout =   1.5 ff  Cmax = 310.4 ff  G =   95  
ABC: Path  7 --    6216 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =2801.3 -896.4 ps  S =  94.4 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  140  
ABC: Path  8 --    6217 : 1    3 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3070.3 -789.8 ps  S = 481.4 ps  Cin =  2.1 ff  Cout =  41.0 ff  Cmax = 130.0 ff  G = 1930  
ABC: Path  9 --    6615 : 3    1 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =3337.4 -851.5 ps  S =  35.3 ps  Cin =  2.4 ff  Cout =   2.2 ff  Cmax = 294.8 ff  G =   88  
ABC: Path 10 --    6616 : 1   18 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3629.9 -632.9 ps  S = 673.9 ps  Cin =  2.1 ff  Cout =  57.7 ff  Cmax = 130.0 ff  G = 2621  
ABC: Path 11 --    8327 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =4236.8-1011.8 ps  S =  94.5 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  140  
ABC: Path 12 --    8328 : 1    7 sky130_fd_sc_hd__buf_1    A =   3.75  Df =4428.7 -950.8 ps  S = 295.2 ps  Cin =  2.1 ff  Cout =  24.6 ff  Cmax = 130.0 ff  G = 1102  
ABC: Path 13 --    8956 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5097.5-1439.4 ps  S =  94.4 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  140  
ABC: Path 14 --    8957 : 1   14 sky130_fd_sc_hd__buf_1    A =   3.75  Df =5347.4-1320.0 ps  S = 469.8 ps  Cin =  2.1 ff  Cout =  39.9 ff  Cmax = 130.0 ff  G = 1796  
ABC: Path 15 --    9379 : 3    1 sky130_fd_sc_hd__or3b_2   A =   8.76  Df =5849.9-1621.2 ps  S =  72.3 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 269.2 ff  G =  139  
ABC: Path 16 --    9380 : 1    9 sky130_fd_sc_hd__buf_1    A =   3.75  Df =6056.8-1525.7 ps  S = 369.9 ps  Cin =  2.1 ff  Cout =  31.1 ff  Cmax = 130.0 ff  G = 1399  
ABC: Path 17 --    9580 : 4   11 sky130_fd_sc_hd__o31ai_2  A =  12.51  Df =6689.2-1938.2 ps  S = 691.5 ps  Cin =  4.4 ff  Cout =  34.1 ff  Cmax =  80.6 ff  G =  755  
ABC: Path 18 --    9774 : 4    1 sky130_fd_sc_hd__and4_2   A =  10.01  Df =7031.1-2038.9 ps  S =  57.3 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 300.3 ff  G =  138  
ABC: Path 19 --    9775 : 1    9 sky130_fd_sc_hd__buf_1    A =   3.75  Df =7361.8-2162.5 ps  S = 401.4 ps  Cin =  2.1 ff  Cout =  33.8 ff  Cmax = 130.0 ff  G = 1550  
ABC: Path 20 --    9800 : 3    1 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =7487.1-2066.9 ps  S = 186.9 ps  Cin =  4.6 ff  Cout =   8.4 ff  Cmax = 128.2 ff  G =  181  
ABC: Path 21 --    9801 : 2    3 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =7773.7-2132.3 ps  S = 275.2 ps  Cin =  8.5 ff  Cout =  17.9 ff  Cmax = 121.8 ff  G =  200  
ABC: Path 22 --    9802 : 2    3 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =8015.4-2195.7 ps  S = 185.1 ps  Cin =  8.6 ff  Cout =   8.7 ff  Cmax = 130.0 ff  G =   95  
ABC: Path 23 --    9821 : 2    2 sky130_fd_sc_hd__or2b_2   A =   8.76  Df =8340.0 -348.0 ps  S =  61.6 ps  Cin =  1.6 ff  Cout =   6.3 ff  Cmax = 312.2 ff  G =  377  
ABC: Path 24 --    9883 : 2    2 sky130_fd_sc_hd__or2_2    A =   6.26  Df =8642.2 -546.0 ps  S =  61.1 ps  Cin =  1.5 ff  Cout =   5.0 ff  Cmax = 299.4 ff  G =  324  
ABC: Path 25 --    9978 : 5    4 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =9119.7 -523.0 ps  S =  89.1 ps  Cin =  2.4 ff  Cout =  11.9 ff  Cmax = 324.1 ff  G =  473  
ABC: Path 26 --   10073 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =9339.1 -601.4 ps  S =  60.3 ps  Cin =  2.4 ff  Cout =   9.3 ff  Cmax = 309.5 ff  G =  384  
ABC: Path 27 --   10123 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =9630.9 -772.3 ps  S =  51.1 ps  Cin =  2.4 ff  Cout =   4.0 ff  Cmax = 325.0 ff  G =  164  
ABC: Path 28 --   10129 : 4    3 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =9874.9 -855.2 ps  S =  66.2 ps  Cin =  2.4 ff  Cout =   8.2 ff  Cmax = 271.9 ff  G =  333  
ABC: Path 29 --   10149 : 3    1 sky130_fd_sc_hd__and3_2   A =   7.51  Df =10057.9 -879.0 ps  S =  37.8 ps  Cin =  1.5 ff  Cout =   1.7 ff  Cmax = 309.5 ff  G =  109  
ABC: Path 30 --   10151 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df =10514.4 -409.6 ps  S =  89.4 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 310.4 ff  G =  390  
ABC: Path 31 --   10162 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =10574.0 -432.3 ps  S =  37.5 ps  Cin =  4.4 ff  Cout =   1.8 ff  Cmax = 295.7 ff  G =   38  
ABC: Path 32 --   10163 : 3    2 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =10710.5 -309.3 ps  S =  51.8 ps  Cin =  2.3 ff  Cout =   4.0 ff  Cmax = 297.6 ff  G =  168  
ABC: Path 33 --   10164 : 1   30 sky130_fd_sc_hd__buf_1    A =   3.75  Df =11229.9 -525.4 ps  S = 681.3 ps  Cin =  2.1 ff  Cout =  58.2 ff  Cmax = 130.0 ff  G = 2645  
ABC: Path 34 --   10165 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =11500.1 -437.3 ps  S =  52.3 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 35 --   10166 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =11826.6 -544.9 ps  S = 397.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi47 (\immediate_extend_u.instruction [22]).  End-point = po141 ($auto$rtlil.cc:2607:MuxGate$34724).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2095/ 2071  lat =    0  nd = 10083  edge =  27599  area =84692.28  delay =36.00  lev = 36
ABC: + write_blif /tmp/yosys-abc-sREiI7/output.blif 

121.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:      382
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       75
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      672
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      543
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      235
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       95
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       98
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       90
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      138
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       86
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      154
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      171
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       99
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:     1242
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      215
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      163
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      135
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2430
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2449
ABC RESULTS:        internal signals:    11448
ABC RESULTS:           input signals:     2095
ABC RESULTS:          output signals:     2071
Removing temp directory.

122. Executing SETUNDEF pass (replace undef values with defined constants).

123. Executing HILOMAP pass (mapping to constant drivers).

124. Executing SPLITNETS pass (splitting up multi-bit signals).

125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 15845 unused wires.

126. Executing INSBUF pass (insert buffer cells for connected wires).

127. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Warning: Wire cpu.\instruction_memory.web1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:39:hilomap_worker$121780 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121778 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121776 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121774 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121772 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121770 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121768 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121766 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121764 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121762 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121760 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121758 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121756 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121754 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121752 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121750 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121748 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121746 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121744 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121742 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121740 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121738 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121736 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121734 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121732 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121730 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121728 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121726 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121724 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121722 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121720 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121718 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121716 is used but has no driver.
Warning: Wire cpu.\instruction_memory.csb1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$121714 is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[8] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[7] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[6] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[5] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[4] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[3] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[2] is used but has no driver.
Warning: Wire cpu.\data_memory.web1 is used but has no driver.
Warning: Wire cpu.\data_memory.web0 is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[63] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[62] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[61] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[60] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[59] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[58] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[57] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[56] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[55] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[54] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[53] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[52] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[51] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[50] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[49] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[48] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[47] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[46] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[45] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[44] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[43] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[42] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[41] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[40] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[39] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[38] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[37] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[36] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[35] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[34] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[33] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[32] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[31] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[30] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[29] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[28] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[27] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[26] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[25] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[24] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[23] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[22] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[21] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[20] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[19] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[18] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[17] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[16] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[15] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[14] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[13] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[12] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[11] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[10] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[9] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[8] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[7] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[6] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[5] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[4] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[3] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[2] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[1] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[0] is used but has no driver.
Warning: Wire cpu.\data_memory.csb1 is used but has no driver.
Warning: Wire cpu.\data_memory.csb0 is used but has no driver.
Warning: Wire cpu.$abc$111630$abc$23067$flatten\data_memory.$indirect$\clk0$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:164$363 is used but has no driver.
Warning: Wire cpu.\alu.alu_out[9] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[8] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[7] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[6] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[5] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[4] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[3] is used but has no driver.
Found and reported 119 problems.

128. Printing statistics.

=== cpu ===

   Number of wires:              12219
   Number of wire bits:          12533
   Number of public wires:        2179
   Number of public wire bits:    2493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12112
     sky130_fd_sc_hd__a2111o_2     382
     sky130_fd_sc_hd__a2111oi_2     16
     sky130_fd_sc_hd__a211o_2       75
     sky130_fd_sc_hd__a211oi_2       9
     sky130_fd_sc_hd__a21bo_2       21
     sky130_fd_sc_hd__a21boi_2       3
     sky130_fd_sc_hd__a21o_2       163
     sky130_fd_sc_hd__a21oi_2       99
     sky130_fd_sc_hd__a221o_2      543
     sky130_fd_sc_hd__a221oi_2       1
     sky130_fd_sc_hd__a22o_2       672
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a311o_2        7
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        39
     sky130_fd_sc_hd__a31oi_2        4
     sky130_fd_sc_hd__a32o_2         9
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__a41oi_2        1
     sky130_fd_sc_hd__and2_2        86
     sky130_fd_sc_hd__and2b_2       30
     sky130_fd_sc_hd__and3_2      1242
     sky130_fd_sc_hd__and3b_2       21
     sky130_fd_sc_hd__and4_2         9
     sky130_fd_sc_hd__and4b_2       10
     sky130_fd_sc_hd__and4bb_2       6
     sky130_fd_sc_hd__buf_1       2449
     sky130_fd_sc_hd__buf_2          5
     sky130_fd_sc_hd__conb_1        34
     sky130_fd_sc_hd__dfrtp_2     1993
     sky130_fd_sc_hd__inv_2         95
     sky130_fd_sc_hd__mux2_2      2430
     sky130_fd_sc_hd__mux4_2         7
     sky130_fd_sc_hd__nand2_2      171
     sky130_fd_sc_hd__nand2b_2       4
     sky130_fd_sc_hd__nand3_2       18
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nand4_2        3
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2       215
     sky130_fd_sc_hd__nor2b_2        3
     sky130_fd_sc_hd__nor3_2        20
     sky130_fd_sc_hd__nor3b_2        5
     sky130_fd_sc_hd__nor4_2        34
     sky130_fd_sc_hd__o2111a_2       7
     sky130_fd_sc_hd__o2111ai_2      2
     sky130_fd_sc_hd__o211a_2       33
     sky130_fd_sc_hd__o211ai_2      11
     sky130_fd_sc_hd__o21a_2        98
     sky130_fd_sc_hd__o21ai_2       90
     sky130_fd_sc_hd__o21ba_2       12
     sky130_fd_sc_hd__o21bai_2       7
     sky130_fd_sc_hd__o221a_2       15
     sky130_fd_sc_hd__o221ai_2       1
     sky130_fd_sc_hd__o22a_2        17
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       9
     sky130_fd_sc_hd__o311a_2        8
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        40
     sky130_fd_sc_hd__o31ai_2       11
     sky130_fd_sc_hd__o32a_2        25
     sky130_fd_sc_hd__o32ai_2        2
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2        154
     sky130_fd_sc_hd__or2b_2        19
     sky130_fd_sc_hd__or3_2        138
     sky130_fd_sc_hd__or3b_2        29
     sky130_fd_sc_hd__or4_2        235
     sky130_fd_sc_hd__or4b_2        12
     sky130_fd_sc_hd__or4bb_2        6
     sky130_fd_sc_hd__xnor2_2      135
     sky130_fd_sc_hd__xor2_2        47
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

   Chip area for module '\cpu': 503640.384800

129. Executing Verilog backend.
Dumping module `\cpu'.
[INFO]: USING STRATEGY AREA 2

130. Executing ABC pass (technology mapping using ABC).

130.1. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-9XooHg/input.blif'..
Extracted 13519 gates and 15614 wires to a netlist network with 2095 inputs and 2071 outputs.

130.1.1. Executing ABC.
Running ABC command: "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-9XooHg/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-9XooHg/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-9XooHg/input.blif 
ABC: + read_lib -w /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + retime -D -D 100000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: Warning: The choice nodes in the original AIG are removed by strashing.
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 100000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 100000 
ABC: Current delay (11442.80 ps) does not exceed the target delay (100000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 100000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   9913 ( 25.9 %)   Cap = 11.2 ff (  6.3 %)   Area =    83238.59 ( 74.1 %)   Delay = 12780.89 ps  (  1.7 %)               
ABC: Path  0 --      48 : 0    1 pi                        A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4168 : 1   16 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 358.2 -149.1 ps  S = 449.5 ps  Cin =  2.1 ff  Cout =  38.2 ff  Cmax = 130.0 ff  G = 1722  
ABC: Path  2 --    4197 : 4    1 sky130_fd_sc_hd__and4bb_2 A =  12.51  Df = 642.1   -4.8 ps  S =  51.3 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 270.1 ff  G =  139  
ABC: Path  3 --    4198 : 1   23 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 992.6 -132.9 ps  S = 439.7 ps  Cin =  2.1 ff  Cout =  37.1 ff  Cmax = 130.0 ff  G = 1689  
ABC: Path  4 --    4257 : 2    1 sky130_fd_sc_hd__and2_2   A =   7.51  Df =1203.5  -94.2 ps  S =  41.1 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 303.0 ff  G =  143  
ABC: Path  5 --    4258 : 1   14 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1535.5 -222.4 ps  S = 411.3 ps  Cin =  2.1 ff  Cout =  34.7 ff  Cmax = 130.0 ff  G = 1561  
ABC: Path  6 --    4259 : 1   30 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2239.7 -514.0 ps  S = 869.2 ps  Cin =  2.1 ff  Cout =  75.0 ff  Cmax = 130.0 ff  G = 3374  
ABC: Path  7 --    5955 : 5    1 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =2504.2 -225.4 ps  S =  55.9 ps  Cin =  2.4 ff  Cout =   1.8 ff  Cmax = 324.1 ff  G =   71  
ABC: Path  8 --    5964 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =2900.1 -300.8 ps  S =  90.5 ps  Cin =  1.5 ff  Cout =   1.5 ff  Cmax = 310.4 ff  G =   95  
ABC: Path  9 --    5973 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =3556.9 -605.5 ps  S =  94.4 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  140  
ABC: Path 10 --    5974 : 1    3 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3825.8 -498.9 ps  S = 481.4 ps  Cin =  2.1 ff  Cout =  41.0 ff  Cmax = 130.0 ff  G = 1930  
ABC: Path 11 --    7122 : 3    9 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =4162.3 -522.7 ps  S = 162.3 ps  Cin =  2.4 ff  Cout =  29.0 ff  Cmax = 294.8 ff  G = 1165  
ABC: Path 12 --    7913 : 4    7 sky130_fd_sc_hd__or4_2    A =   8.76  Df =4900.5 -611.3 ps  S = 158.8 ps  Cin =  1.5 ff  Cout =  20.8 ff  Cmax = 310.4 ff  G = 1300  
ABC: Path 13 --    8978 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5487.8-1058.3 ps  S = 113.2 ps  Cin =  1.5 ff  Cout =   6.2 ff  Cmax = 310.4 ff  G =  395  
ABC: Path 14 --    8982 : 3    5 sky130_fd_sc_hd__or3_2    A =   7.51  Df =6019.2-1452.2 ps  S = 104.5 ps  Cin =  1.5 ff  Cout =  11.5 ff  Cmax = 310.4 ff  G =  717  
ABC: Path 15 --    9129 : 4    4 sky130_fd_sc_hd__or4_2    A =   8.76  Df =6686.9-1977.8 ps  S = 131.2 ps  Cin =  1.5 ff  Cout =  11.2 ff  Cmax = 310.4 ff  G =  704  
ABC: Path 16 --    9130 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =6934.8-2093.6 ps  S =  56.9 ps  Cin =  2.4 ff  Cout =   6.1 ff  Cmax = 309.5 ff  G =  252  
ABC: Path 17 --    9133 : 3    5 sky130_fd_sc_hd__and3_2   A =   7.51  Df =7158.8   -5.1 ps  S = 104.2 ps  Cin =  1.5 ff  Cout =  15.3 ff  Cmax = 309.5 ff  G =  983  
ABC: Path 18 --    9190 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =7816.9 -463.7 ps  S =  99.9 ps  Cin =  1.5 ff  Cout =   3.3 ff  Cmax = 310.4 ff  G =  207  
ABC: Path 19 --    9196 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =8269.5 -823.9 ps  S =  73.6 ps  Cin =  1.5 ff  Cout =   2.4 ff  Cmax = 310.4 ff  G =  154  
ABC: Path 20 --    9197 : 4    3 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =8427.4 -689.0 ps  S =  79.2 ps  Cin =  2.4 ff  Cout =   9.8 ff  Cmax = 268.3 ff  G =  383  
ABC: Path 21 --    9198 : 3    5 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =8627.9 -792.9 ps  S = 222.1 ps  Cin =  4.6 ff  Cout =  16.2 ff  Cmax = 128.2 ff  G =  339  
ABC: Path 22 --    9199 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =8693.7 -791.7 ps  S =  55.5 ps  Cin =  4.4 ff  Cout =   2.4 ff  Cmax = 295.7 ff  G =   52  
ABC: Path 23 --    9209 : 5    1 sky130_fd_sc_hd__a311o_2  A =  11.26  Df =9039.1 -117.2 ps  S =  47.6 ps  Cin =  2.3 ff  Cout =   1.5 ff  Cmax = 298.5 ff  G =   64  
ABC: Path 24 --    9212 : 3    2 sky130_fd_sc_hd__or3b_2   A =   8.76  Df =9495.6 -470.0 ps  S =  76.7 ps  Cin =  1.5 ff  Cout =   3.3 ff  Cmax = 269.2 ff  G =  204  
ABC: Path 25 --   10012 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =9894.5 -781.9 ps  S =  69.3 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =   99  
ABC: Path 26 --   10021 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =10484.5-1285.0 ps  S =  89.9 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 27 --   10022 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =11010.8-1701.7 ps  S =  89.9 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 28 --   10023 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =11564.3-1859.4 ps  S = 106.1 ps  Cin =  1.5 ff  Cout =   4.6 ff  Cmax = 310.4 ff  G =  287  
ABC: Path 29 --   10027 : 4    1 sky130_fd_sc_hd__nor4_2   A =  12.51  Df =11811.2-1469.9 ps  S = 179.2 ps  Cin =  4.3 ff  Cout =   2.5 ff  Cmax =  64.1 ff  G =   54  
ABC: Path 30 --   10028 : 3    9 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df =12072.8-1461.0 ps  S = 173.4 ps  Cin =  2.0 ff  Cout =  30.8 ff  Cmax = 288.4 ff  G = 1454  
ABC: Path 31 --   14027 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =12334.2-1396.4 ps  S =  44.0 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 297.6 ff  G =   75  
ABC: Path 32 --   14028 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =12460.9-1271.5 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 33 --   14029 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =12780.9-1372.7 ps  S = 396.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi47 (\immediate_extend_u.instruction [22]).  End-point = po2066 ($auto$rtlil.cc:2607:MuxGate$38574).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2095/ 2071  lat =    0  nd =  9913  edge =  27070  area =83234.01  delay =37.00  lev = 37
ABC: + write_blif /tmp/yosys-abc-9XooHg/output.blif 

130.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      922
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:      260
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      100
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      556
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       89
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       50
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      213
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      117
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       61
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      105
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      156
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      147
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      126
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      155
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      160
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      800
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      235
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      188
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      128
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2332
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2441
ABC RESULTS:        internal signals:    11448
ABC RESULTS:           input signals:     2095
ABC RESULTS:          output signals:     2071
Removing temp directory.

131. Executing SETUNDEF pass (replace undef values with defined constants).

132. Executing HILOMAP pass (mapping to constant drivers).

133. Executing SPLITNETS pass (splitting up multi-bit signals).

134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 15845 unused wires.

135. Executing INSBUF pass (insert buffer cells for connected wires).

136. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Warning: Wire cpu.\instruction_memory.web1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:39:hilomap_worker$131762 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131760 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131758 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131756 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131754 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131752 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131750 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131748 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131746 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131744 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131742 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131740 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131738 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131736 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131734 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131732 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131730 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131728 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131726 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131724 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131722 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131720 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131718 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131716 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131714 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131712 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131710 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131708 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131706 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131704 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131702 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131700 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131698 is used but has no driver.
Warning: Wire cpu.\instruction_memory.csb1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$131696 is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[8] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[7] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[6] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[5] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[4] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[3] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[2] is used but has no driver.
Warning: Wire cpu.\data_memory.web1 is used but has no driver.
Warning: Wire cpu.\data_memory.web0 is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[63] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[62] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[61] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[60] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[59] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[58] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[57] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[56] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[55] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[54] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[53] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[52] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[51] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[50] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[49] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[48] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[47] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[46] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[45] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[44] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[43] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[42] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[41] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[40] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[39] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[38] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[37] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[36] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[35] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[34] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[33] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[32] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[31] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[30] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[29] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[28] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[27] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[26] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[25] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[24] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[23] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[22] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[21] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[20] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[19] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[18] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[17] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[16] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[15] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[14] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[13] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[12] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[11] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[10] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[9] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[8] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[7] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[6] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[5] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[4] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[3] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[2] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[1] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[0] is used but has no driver.
Warning: Wire cpu.\data_memory.csb1 is used but has no driver.
Warning: Wire cpu.\data_memory.csb0 is used but has no driver.
Warning: Wire cpu.$abc$121782$abc$23067$flatten\data_memory.$indirect$\clk0$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:164$363 is used but has no driver.
Warning: Wire cpu.\alu.alu_out[9] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[8] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[7] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[6] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[5] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[4] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[3] is used but has no driver.
Found and reported 119 problems.

137. Printing statistics.

=== cpu ===

   Number of wires:              12049
   Number of wire bits:          12363
   Number of public wires:        2179
   Number of public wire bits:    2493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11942
     sky130_fd_sc_hd__a2111o_2     260
     sky130_fd_sc_hd__a2111oi_2      4
     sky130_fd_sc_hd__a211o_2      100
     sky130_fd_sc_hd__a211oi_2       4
     sky130_fd_sc_hd__a21bo_2       15
     sky130_fd_sc_hd__a21boi_2       5
     sky130_fd_sc_hd__a21o_2       126
     sky130_fd_sc_hd__a21oi_2      188
     sky130_fd_sc_hd__a221o_2      556
     sky130_fd_sc_hd__a221oi_2       4
     sky130_fd_sc_hd__a22o_2       922
     sky130_fd_sc_hd__a22oi_2        3
     sky130_fd_sc_hd__a2bb2o_2       6
     sky130_fd_sc_hd__a311o_2       10
     sky130_fd_sc_hd__a311oi_2       2
     sky130_fd_sc_hd__a31o_2        61
     sky130_fd_sc_hd__a31oi_2        6
     sky130_fd_sc_hd__a32o_2         7
     sky130_fd_sc_hd__a41o_2         5
     sky130_fd_sc_hd__and2_2       155
     sky130_fd_sc_hd__and2b_2       33
     sky130_fd_sc_hd__and3_2       800
     sky130_fd_sc_hd__and3b_2       11
     sky130_fd_sc_hd__and4_2        25
     sky130_fd_sc_hd__and4b_2        7
     sky130_fd_sc_hd__and4bb_2       7
     sky130_fd_sc_hd__buf_1       2441
     sky130_fd_sc_hd__buf_2          8
     sky130_fd_sc_hd__conb_1        34
     sky130_fd_sc_hd__dfrtp_2     1993
     sky130_fd_sc_hd__inv_2        117
     sky130_fd_sc_hd__mux2_2      2332
     sky130_fd_sc_hd__mux4_2         4
     sky130_fd_sc_hd__nand2_2      147
     sky130_fd_sc_hd__nand2b_2       4
     sky130_fd_sc_hd__nand3_2       11
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2       10
     sky130_fd_sc_hd__nor2_2       235
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2        35
     sky130_fd_sc_hd__nor3b_2        5
     sky130_fd_sc_hd__nor4_2        50
     sky130_fd_sc_hd__nor4b_2        2
     sky130_fd_sc_hd__o2111a_2       8
     sky130_fd_sc_hd__o2111ai_2      4
     sky130_fd_sc_hd__o211a_2       43
     sky130_fd_sc_hd__o211ai_2       8
     sky130_fd_sc_hd__o21a_2        89
     sky130_fd_sc_hd__o21ai_2      105
     sky130_fd_sc_hd__o21ba_2       29
     sky130_fd_sc_hd__o21bai_2      22
     sky130_fd_sc_hd__o221a_2       23
     sky130_fd_sc_hd__o221ai_2       1
     sky130_fd_sc_hd__o22a_2        19
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2       9
     sky130_fd_sc_hd__o311a_2        5
     sky130_fd_sc_hd__o31a_2        32
     sky130_fd_sc_hd__o31ai_2       10
     sky130_fd_sc_hd__o32a_2        16
     sky130_fd_sc_hd__o41a_2         3
     sky130_fd_sc_hd__or2_2        160
     sky130_fd_sc_hd__or2b_2        14
     sky130_fd_sc_hd__or3_2        156
     sky130_fd_sc_hd__or3b_2        21
     sky130_fd_sc_hd__or4_2        213
     sky130_fd_sc_hd__or4b_2        16
     sky130_fd_sc_hd__or4bb_2        5
     sky130_fd_sc_hd__xnor2_2      128
     sky130_fd_sc_hd__xor2_2        47
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

   Chip area for module '\cpu': 502182.736800

138. Executing Verilog backend.
Dumping module `\cpu'.
[INFO]: USING STRATEGY AREA 3

139. Executing ABC pass (technology mapping using ABC).

139.1. Extracting gate netlist of module `\cpu' to `/tmp/yosys-abc-FLM93D/input.blif'..
Extracted 13519 gates and 15614 wires to a netlist network with 2095 inputs and 2071 outputs.

139.1.1. Executing ABC.
Running ABC command: "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env/bin/yosys-abc" -s -f /tmp/yosys-abc-FLM93D/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-FLM93D/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-FLM93D/input.blif 
ABC: + read_lib -w /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/runs/230426-142045_SOLUTION1_simple_program_and_MULT1-synth_explore/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =  12369 (  9.4 %)   Cap = 13.3 ff (  1.2 %)   Area =    98844.80 ( 90.6 %)   Delay = 26239.13 ps  ( 19.6 %)               
ABC: + buffer -c -N 30 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  14422 ( 22.3 %)   Cap = 11.6 ff (  4.7 %)   Area =   109459.98 ( 80.2 %)   Delay =  4777.42 ps  ( 27.0 %)               
ABC: Path  0 --      46 : 0    4 pi                       A =   0.00  Df = 117.4  -64.4 ps  S = 172.0 ps  Cin =  0.0 ff  Cout =  36.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4167 : 1    2 sky130_fd_sc_hd__inv_2   A =   3.75  Df = 202.9  -48.0 ps  S =  90.2 ps  Cin =  4.5 ff  Cout =  18.1 ff  Cmax = 331.4 ff  G =  389  
ABC: Path  2 --    4168 : 2    4 sky130_fd_sc_hd__nand2_4 A =  11.26  Df = 333.0  -78.3 ps  S = 136.4 ps  Cin =  8.7 ff  Cout =  40.9 ff  Cmax = 530.1 ff  G =  446  
ABC: Path  3 --    4251 : 2    2 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 433.6  -24.7 ps  S = 155.0 ps  Cin =  4.4 ff  Cout =  11.9 ff  Cmax = 141.9 ff  G =  258  
ABC: Path  4 --    4267 : 1   17 sky130_fd_sc_hd__buf_8   A =  15.01  Df = 633.8  -61.7 ps  S = 141.1 ps  Cin =  7.0 ff  Cout =  82.4 ff  Cmax =5000.0 ff  G = 1147  
ABC: Path  5 --    5349 : 2    1 sky130_fd_sc_hd__nand2_4 A =  11.26  Df = 691.1  -55.8 ps  S =  45.5 ps  Cin =  8.7 ff  Cout =   7.3 ff  Cmax = 530.1 ff  G =   80  
ABC: Path  6 --    5350 : 1   17 sky130_fd_sc_hd__buf_8   A =  15.01  Df = 849.9  -40.7 ps  S = 147.3 ps  Cin =  7.0 ff  Cout =  86.8 ff  Cmax =5000.0 ff  G = 1164  
ABC: Path  7 --    8044 : 2    1 sky130_fd_sc_hd__nor2_4  A =  11.26  Df = 949.5  -92.2 ps  S =  90.0 ps  Cin =  8.7 ff  Cout =   9.2 ff  Cmax = 251.8 ff  G =  100  
ABC: Path  8 --    8048 : 2    1 sky130_fd_sc_hd__nor2_4  A =  11.26  Df = 992.8  -44.0 ps  S =  63.8 ps  Cin =  8.7 ff  Cout =   4.6 ff  Cmax = 251.8 ff  G =   50  
ABC: Path  9 --    8049 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1064.5  -51.6 ps  S =  67.2 ps  Cin =  4.4 ff  Cout =   9.2 ff  Cmax = 295.7 ff  G =  197  
ABC: Path 10 --    8065 : 2    2 sky130_fd_sc_hd__nor2_4  A =  11.26  Df =1128.8  -20.4 ps  S =  90.1 ps  Cin =  8.7 ff  Cout =   9.2 ff  Cmax = 251.8 ff  G =  102  
ABC: Path 11 --    8906 : 3    1 sky130_fd_sc_hd__nand3_2 A =  10.01  Df =1224.1  -39.8 ps  S =  78.5 ps  Cin =  4.4 ff  Cout =   8.8 ff  Cmax = 260.0 ff  G =  192  
ABC: Path 12 --    8911 : 2   13 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =1379.4  -86.3 ps  S = 163.2 ps  Cin =  8.7 ff  Cout =  50.7 ff  Cmax = 530.1 ff  G =  557  
ABC: Path 13 --   11197 : 2    1 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =1464.2  -38.6 ps  S =  76.2 ps  Cin =  8.7 ff  Cout =  17.9 ff  Cmax = 530.1 ff  G =  195  
ABC: Path 14 --   11198 : 2    6 sky130_fd_sc_hd__nor2_8  A =  20.02  Df =1629.6  -65.7 ps  S = 148.6 ps  Cin = 16.9 ff  Cout =  31.4 ff  Cmax = 433.1 ff  G =  180  
ABC: Path 15 --   11433 : 2    3 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =1725.2  -68.2 ps  S =  98.4 ps  Cin =  8.7 ff  Cout =  27.0 ff  Cmax = 530.1 ff  G =  295  
ABC: Path 16 --   12616 : 2   12 sky130_fd_sc_hd__nor2_8  A =  20.02  Df =1954.2 -121.2 ps  S = 255.6 ps  Cin = 16.9 ff  Cout =  63.9 ff  Cmax = 433.1 ff  G =  365  
ABC: Path 17 --   13025 : 3    4 sky130_fd_sc_hd__nand3_4 A =  17.52  Df =2086.0 -161.7 ps  S = 110.9 ps  Cin =  8.7 ff  Cout =  18.7 ff  Cmax = 469.7 ff  G =  203  
ABC: Path 18 --   13026 : 2    4 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =2217.3 -198.9 ps  S = 111.6 ps  Cin =  4.4 ff  Cout =  18.2 ff  Cmax = 295.7 ff  G =  399  
ABC: Path 19 --   13027 : 1    1 sky130_fd_sc_hd__inv_2   A =   3.75  Df =2270.3 -176.7 ps  S =  52.9 ps  Cin =  4.5 ff  Cout =   8.8 ff  Cmax = 331.4 ff  G =  191  
ABC: Path 20 --   13028 : 2    2 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =2333.3 -188.2 ps  S =  65.3 ps  Cin =  8.7 ff  Cout =  13.2 ff  Cmax = 530.1 ff  G =  148  
ABC: Path 21 --   13030 : 2    1 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =2381.8   -1.0 ps  S =  50.3 ps  Cin =  8.7 ff  Cout =   8.8 ff  Cmax = 530.1 ff  G =   98  
ABC: Path 22 --   13031 : 2    4 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =2462.3  -16.2 ps  S =  95.8 ps  Cin =  8.7 ff  Cout =  23.1 ff  Cmax = 530.1 ff  G =  256  
ABC: Path 23 --   13033 : 2    3 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =2533.4   -0.2 ps  S =  76.4 ps  Cin =  8.7 ff  Cout =  18.5 ff  Cmax = 530.1 ff  G =  203  
ABC: Path 24 --   13117 : 2    2 sky130_fd_sc_hd__nor2_4  A =  11.26  Df =2651.1  -44.6 ps  S =  89.2 ps  Cin =  8.7 ff  Cout =   9.0 ff  Cmax = 251.8 ff  G =  100  
ABC: Path 25 --   13173 : 3    2 sky130_fd_sc_hd__nand3_2 A =  10.01  Df =2734.9  -61.8 ps  S =  75.7 ps  Cin =  4.4 ff  Cout =   9.4 ff  Cmax = 260.0 ff  G =  199  
ABC: Path 26 --   13174 : 2    2 sky130_fd_sc_hd__nor2_2  A =   6.26  Df =2863.7 -141.2 ps  S = 127.5 ps  Cin =  4.4 ff  Cout =   9.2 ff  Cmax = 141.9 ff  G =  201  
ABC: Path 27 --   13184 : 3    2 sky130_fd_sc_hd__nand3_2 A =  10.01  Df =2988.9 -137.7 ps  S = 104.2 ps  Cin =  4.4 ff  Cout =  13.4 ff  Cmax = 260.0 ff  G =  295  
ABC: Path 28 --   13200 : 3    6 sky130_fd_sc_hd__nand3_4 A =  17.52  Df =3118.3  -36.6 ps  S = 131.7 ps  Cin =  8.7 ff  Cout =  31.6 ff  Cmax = 469.7 ff  G =  353  
ABC: Path 29 --   13793 : 2    2 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =3188.9   -8.2 ps  S =  60.7 ps  Cin =  8.7 ff  Cout =  13.2 ff  Cmax = 530.1 ff  G =  148  
ABC: Path 30 --   13803 : 2    5 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =3278.3  -30.0 ps  S =  87.0 ps  Cin =  8.7 ff  Cout =  22.8 ff  Cmax = 530.1 ff  G =  255  
ABC: Path 31 --   14094 : 2    2 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =3357.1  -13.5 ps  S =  87.0 ps  Cin =  4.4 ff  Cout =  13.2 ff  Cmax = 295.7 ff  G =  291  
ABC: Path 32 --   14101 : 2    3 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =3441.2  -29.1 ps  S =  73.6 ps  Cin =  8.7 ff  Cout =  17.9 ff  Cmax = 530.1 ff  G =  200  
ABC: Path 33 --   14223 : 2    2 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =3498.4  -15.2 ps  S =  62.5 ps  Cin =  8.7 ff  Cout =  13.9 ff  Cmax = 530.1 ff  G =  153  
ABC: Path 34 --   14224 : 2    2 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =3566.9  -31.7 ps  S =  52.9 ps  Cin =  8.7 ff  Cout =   9.1 ff  Cmax = 530.1 ff  G =  102  
ABC: Path 35 --   14281 : 2    2 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =3633.6  -10.7 ps  S =  87.0 ps  Cin =  4.4 ff  Cout =  13.2 ff  Cmax = 295.7 ff  G =  291  
ABC: Path 36 --   14283 : 2    1 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =3697.2  -22.2 ps  S =  49.2 ps  Cin =  8.7 ff  Cout =   8.8 ff  Cmax = 530.1 ff  G =   98  
ABC: Path 37 --   14290 : 2    3 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =3748.1   -9.4 ps  S =  61.6 ps  Cin =  8.7 ff  Cout =  13.5 ff  Cmax = 530.1 ff  G =  152  
ABC: Path 38 --   14310 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =3799.5  -14.3 ps  S =  47.1 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =  100  
ABC: Path 39 --   14315 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =3841.9   -8.3 ps  S =  44.1 ps  Cin =  4.4 ff  Cout =   4.4 ff  Cmax = 295.7 ff  G =   98  
ABC: Path 40 --   14317 : 3    1 sky130_fd_sc_hd__nand3_2 A =  10.01  Df =3891.5   -4.3 ps  S =  59.1 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 260.0 ff  G =   99  
ABC: Path 41 --   14328 : 2    2 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =4117.1 -175.3 ps  S =  56.7 ps  Cin =  4.4 ff  Cout =   7.0 ff  Cmax = 295.7 ff  G =  150  
ABC: Path 42 --   14329 : 3    2 sky130_fd_sc_hd__mux2_4  A =  15.01  Df =4269.4  -51.7 ps  S =  58.8 ps  Cin =  3.2 ff  Cout =   9.3 ff  Cmax = 536.5 ff  G =  274  
ABC: Path 43 --   14330 : 1   30 sky130_fd_sc_hd__buf_8   A =  15.01  Df =4418.1  -46.9 ps  S = 104.7 ps  Cin =  7.0 ff  Cout =  59.0 ff  Cmax =5000.0 ff  G =  803  
ABC: Path 44 --   16590 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =4636.9  -54.4 ps  S =  54.5 ps  Cin =  2.3 ff  Cout =   4.9 ff  Cmax = 297.6 ff  G =  203  
ABC: Path 45 --   16591 : 1    1 sky130_fd_sc_hd__buf_6   A =  11.26  Df =4777.4  -68.8 ps  S =  77.4 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 785.5 ff  G =  723  
ABC: Start-point = pi45 (\immediate_extend_u.instruction [21]).  End-point = po1167 ($auto$rtlil.cc:2607:MuxGate$36776).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2095/ 2071  lat =    0  nd = 14422  edge =  32863  area =109470.27  delay =2755.22  lev = 51
ABC: + write_blif /tmp/yosys-abc-FLM93D/output.blif 

139.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_12 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_6 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_12 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_8 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:      146
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__bufbuf_8 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor2_8 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      247
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       61
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_8 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      160
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       60
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:       96
ABC RESULTS:   sky130_fd_sc_hd__inv_8 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:       93
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      131
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       84
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      971
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     1369
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     1669
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:      460
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:     1129
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand3_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       79
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:     1118
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      125
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:     1692
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     3829
ABC RESULTS:        internal signals:    11448
ABC RESULTS:           input signals:     2095
ABC RESULTS:          output signals:     2071
Removing temp directory.

140. Executing SETUNDEF pass (replace undef values with defined constants).

141. Executing HILOMAP pass (mapping to constant drivers).

142. Executing SPLITNETS pass (splitting up multi-bit signals).

143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu..
Removed 0 unused cells and 15845 unused wires.

144. Executing INSBUF pass (insert buffer cells for connected wires).

145. Executing CHECK pass (checking for obvious problems).
Checking module cpu...
Warning: Wire cpu.\instruction_memory.web1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:39:hilomap_worker$146253 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146251 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146249 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146247 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146245 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146243 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146241 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146239 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146237 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146235 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146233 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146231 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146229 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146227 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146225 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146223 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146221 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146219 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146217 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146215 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146213 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146211 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146209 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146207 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146205 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146203 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146201 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146199 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146197 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146195 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146193 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146191 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146189 is used but has no driver.
Warning: Wire cpu.\instruction_memory.csb1 is used but has no driver.
Warning: Wire cpu.$auto$hilomap.cc:47:hilomap_worker$146187 is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[8] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[7] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[6] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[5] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[4] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[3] is used but has no driver.
Warning: Wire cpu.\instruction_memory.addr[2] is used but has no driver.
Warning: Wire cpu.\data_memory.web1 is used but has no driver.
Warning: Wire cpu.\data_memory.web0 is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[63] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[62] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[61] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[60] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[59] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[58] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[57] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[56] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[55] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[54] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[53] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[52] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[51] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[50] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[49] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[48] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[47] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[46] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[45] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[44] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[43] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[42] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[41] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[40] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[39] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[38] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[37] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[36] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[35] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[34] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[33] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[32] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[31] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[30] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[29] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[28] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[27] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[26] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[25] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[24] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[23] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[22] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[21] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[20] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[19] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[18] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[17] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[16] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[15] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[14] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[13] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[12] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[11] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[10] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[9] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[8] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[7] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[6] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[5] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[4] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[3] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[2] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[1] is used but has no driver.
Warning: Wire cpu.\alu_operand_mux.input_b[0] is used but has no driver.
Warning: Wire cpu.\data_memory.csb1 is used but has no driver.
Warning: Wire cpu.\data_memory.csb0 is used but has no driver.
Warning: Wire cpu.$abc$131764$abc$23067$flatten\data_memory.$indirect$\clk0$../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v:164$363 is used but has no driver.
Warning: Wire cpu.\alu.alu_out[9] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[8] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[7] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[6] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[5] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[4] is used but has no driver.
Warning: Wire cpu.\alu.alu_out[3] is used but has no driver.
Found and reported 119 problems.

146. Printing statistics.

=== cpu ===

   Number of wires:              16558
   Number of wire bits:          16872
   Number of public wires:        2179
   Number of public wire bits:    2493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16451
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a211o_2       29
     sky130_fd_sc_hd__a211oi_2      19
     sky130_fd_sc_hd__a21bo_2        4
     sky130_fd_sc_hd__a21boi_2       6
     sky130_fd_sc_hd__a21o_2        51
     sky130_fd_sc_hd__a21oi_2      160
     sky130_fd_sc_hd__a21oi_4        1
     sky130_fd_sc_hd__a221o_2       38
     sky130_fd_sc_hd__a221oi_2     146
     sky130_fd_sc_hd__a22o_2       247
     sky130_fd_sc_hd__a22oi_2       27
     sky130_fd_sc_hd__a2bb2o_2      61
     sky130_fd_sc_hd__a31o_2        84
     sky130_fd_sc_hd__a31oi_2        8
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        79
     sky130_fd_sc_hd__and2_4         1
     sky130_fd_sc_hd__and2b_2       17
     sky130_fd_sc_hd__and3_2       131
     sky130_fd_sc_hd__and3_4         1
     sky130_fd_sc_hd__and3b_2       12
     sky130_fd_sc_hd__and4_2        30
     sky130_fd_sc_hd__and4b_2        7
     sky130_fd_sc_hd__buf_1       1369
     sky130_fd_sc_hd__buf_12         5
     sky130_fd_sc_hd__buf_2        460
     sky130_fd_sc_hd__buf_4         96
     sky130_fd_sc_hd__buf_6         93
     sky130_fd_sc_hd__buf_8         26
     sky130_fd_sc_hd__bufbuf_8       5
     sky130_fd_sc_hd__conb_1        34
     sky130_fd_sc_hd__dfrtp_2     1993
     sky130_fd_sc_hd__inv_12         1
     sky130_fd_sc_hd__inv_2       1118
     sky130_fd_sc_hd__inv_4         23
     sky130_fd_sc_hd__inv_6          3
     sky130_fd_sc_hd__inv_8         11
     sky130_fd_sc_hd__mux2_2      1669
     sky130_fd_sc_hd__mux2_4         1
     sky130_fd_sc_hd__nand2_2     3829
     sky130_fd_sc_hd__nand2_4       48
     sky130_fd_sc_hd__nand2_8        6
     sky130_fd_sc_hd__nand2b_2       7
     sky130_fd_sc_hd__nand3_2     1692
     sky130_fd_sc_hd__nand3_4        4
     sky130_fd_sc_hd__nand3b_2      60
     sky130_fd_sc_hd__nor2_2      1129
     sky130_fd_sc_hd__nor2_4        22
     sky130_fd_sc_hd__nor2_8        11
     sky130_fd_sc_hd__nor3_2        35
     sky130_fd_sc_hd__nor3b_2        6
     sky130_fd_sc_hd__o2111a_2      47
     sky130_fd_sc_hd__o2111ai_2     21
     sky130_fd_sc_hd__o211a_2       21
     sky130_fd_sc_hd__o211ai_2      40
     sky130_fd_sc_hd__o21a_2        43
     sky130_fd_sc_hd__o21ai_2      971
     sky130_fd_sc_hd__o21ai_4        2
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o21bai_2       6
     sky130_fd_sc_hd__o221a_2       44
     sky130_fd_sc_hd__o221ai_2       8
     sky130_fd_sc_hd__o22a_2        43
     sky130_fd_sc_hd__o22ai_2       71
     sky130_fd_sc_hd__o2bb2a_2      27
     sky130_fd_sc_hd__o2bb2ai_2      4
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__or2_2        125
     sky130_fd_sc_hd__or2_4          5
     sky130_fd_sc_hd__or2b_2        22
     sky130_fd_sc_hd__or3_2         11
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__xnor2_2        3
     sky130_fd_sc_hd__xor2_2        13
     sky130_sram_2rw_32x128_32       1
     sky130_sram_2rw_64x128_64       1

   Chip area for module '\cpu': 528404.135200

147. Executing Verilog backend.
Dumping module `\cpu'.

Warnings: 401 unique messages, 1083 total
End of script. Logfile hash: cfbba91ab5, CPU: user 18.63s system 0.19s, MEM: 106.50 MB peak
Yosys 0.27+30 (git sha1 e56dad56c, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1681341442694/work=/usr/local/src/conda/yosys-0.27_33_ge56dad56c -fdebug-prefix-map=/users/students/r0757781/Documents/COMP-ARCH/CA_Exercise-main/CA_Exercises/Backend/conda-env=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 98% 10x abc (859 sec), 1% 18x write_verilog (10 sec), ...
