// Seed: 1317636114
module module_0 #(
    parameter id_12 = 32'd36,
    parameter id_3  = 32'd55
);
  logic id_1;
  parameter time id_2 = 1;
  logic _id_3 = -1, id_4;
  assign id_4 = ~1 ^ 1;
  wire id_5;
  always @(posedge -1) begin : LABEL_0
    id_1 = -1;
  end
  genvar id_6;
  assign id_1 = id_4;
  wire id_7;
  assign module_1.id_4 = 0;
  parameter id_8 = "";
  wire id_9;
  integer id_10 = "";
  wire [1 : id_3] id_11;
  parameter id_12 = id_2[id_12 : id_3] & id_2 - id_8;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input uwire id_2,
    output supply1 id_3,
    output wand id_4
);
  initial begin : LABEL_0
    $unsigned(72);
    ;
  end
  module_0 modCall_1 ();
endmodule
