// Seed: 2090083891
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri id_3;
  assign id_3 = 1;
  assign id_2 = {~1{id_1}};
  assign id_2 = 0;
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    output uwire id_6,
    input supply1 id_7
    , id_11,
    input tri id_8,
    input supply1 id_9
);
  wire id_12;
  genvar id_13;
  tri0 id_14 = 1;
  module_0(
      id_13, id_11
  );
  wire id_15, id_16;
endmodule
