----------------
; Command Info ;
----------------
Report Timing: Found 20 setup paths (0 violated).  Worst case slack is 1.391 

Tcl Command:
    report_timing -setup -file timing_impl.log -npaths 20 -detail full_path

Options:
    -setup 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 

Delay Model:
    Slow 1100mV 85C Model

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                                                                                                                        ; Latch Clock                                                                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.391 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|txreg[18]                                                                                                                                                                         ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|sd5~TX_INPUT_DFF_2                                                                                                                                                                                    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 6.000        ; -1.984     ; 2.515      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.436 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.396     ; 0.608      ;
; 1.436 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.396     ; 0.608      ;
; 1.436 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.396     ; 0.608      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Setup slack is 1.391 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                              ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                            ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|txreg[18]          ;
; To Node                ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|sd5~TX_INPUT_DFF_2 ;
; Launch Clock           ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                                                           ;
; Latch Clock            ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk                                                                                           ;
; Multicycle - Setup End ; 3                                                                                                                                                                                                                ;
; Data Arrival Time      ; 17.628                                                                                                                                                                                                           ;
; Data Required Time     ; 19.019                                                                                                                                                                                                           ;
; Slack                  ; 1.391                                                                                                                                                                                                            ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 6.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -1.984 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.515  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.790       ; 57         ; 0.000  ; 2.770  ;
;    Cell                ;        ; 5     ; 4.337       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.419       ; 96         ; 2.419  ; 2.419  ;
;    Cell                ;        ; 2     ; 0.096       ; 4          ; 0.000  ; 0.096  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 3.450       ; 44         ; 0.000  ; 1.957  ;
;    Cell                ;        ; 5     ; 4.457       ; 56         ; 0.291  ; 1.407  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                                                 ;
; 15.113   ; 8.113    ;    ;      ;        ;                            ; clock path                                                                                                                                                                                                       ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                                                   ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                                                        ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                                                ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                                                ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                                                          ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                                                            ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                                             ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                                             ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                                                        ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                                                           ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                                                       ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                                                      ;
;   14.450 ;   2.770  ; RR ; IC   ; 1      ; FF_X33_Y80_N52             ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|txreg[18]|clk                                                                                                                ;
;   15.113 ;   0.663  ; RR ; CELL ; 1      ; FF_X33_Y80_N52             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|txreg[18]          ;
; 17.628   ; 2.515    ;    ;      ;        ;                            ; data path                                                                                                                                                                                                        ;
;   15.113 ;   0.000  ;    ; uTco ; 1      ; FF_X33_Y80_N52             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|txreg[18]          ;
;   15.113 ;   0.000  ; FF ; CELL ; 1      ; FF_X33_Y80_N52             ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|txreg[18]|q                                                                                                                  ;
;   17.532 ;   2.419  ; FF ; IC   ; 1      ; IRFIFOUSERDES_X24_Y81_N49  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|sd5|txin[2]                                                                                                                  ;
;   17.628 ;   0.096  ; FF ; CELL ; 0      ; IRFIFOUSERDES_X24_Y81_N49  ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|sd5~TX_INPUT_DFF_2 ;
+----------+----------+----+------+--------+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13.000   ; 13.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                                                  ;
; 19.129   ; 6.129    ;    ;      ;        ;                            ; clock path                                                                                                                                                                                                       ;
;   13.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                                                   ;
;   13.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                                                        ;
;   13.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                                                ;
;   14.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                                                ;
;   15.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                                                          ;
;   15.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                                                            ;
;   15.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                                             ;
;   13.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                                             ;
;   13.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y79_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                                                        ;
;   14.440 ;   1.407  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y79_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_fclk~PLL_OUTPUT_COUNTER|divclk                                                                                           ;
;   14.440 ;   0.000  ; RR ; IC   ; 1      ; PLLLVDSOUTPUT_X0_Y74_N2    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_LVDS_OUTPUT|ccout[0]                                                                                             ;
;   15.822 ;   1.382  ; RR ; CELL ; 22     ; PLLLVDSOUTPUT_X0_Y74_N2    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_ena~PLL_LVDS_OUTPUT|lvdsclk                                                                                              ;
;   17.779 ;   1.957  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X24_Y81_N49  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|sd5|writeclk                                                                                                                 ;
;   18.070 ;   0.291  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X24_Y81_N49  ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|sd5~TX_INPUT_DFF_2 ;
;   19.129 ;   1.059  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                                                          ;
; 19.019   ; -0.110   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                                                ;
; 19.019   ; 0.000    ;    ; uTsu ; 0      ; IRFIFOUSERDES_X24_Y81_N49  ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|sd5~TX_INPUT_DFF_2 ;
+----------+----------+----+------+--------+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y49_N109      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y49_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y50_N52       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y50_N18       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y50_N35       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y43_N52       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y42_N109      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y42_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y43_N18       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y43_N35       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y57_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y57_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y57_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y56_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y56_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y56_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y56_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y56_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y56_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y56_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y64_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y64_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y63_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y63_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y63_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y63_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y63_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y63_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y63_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y64_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Setup slack is 1.436 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.076                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.436                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.396 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y51_N69       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.136   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y51_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.386 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   5.136 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.076   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.076   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Setup slack is 1.436 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.076                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.436                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.396 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y52_N52       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.136   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.386 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   5.136 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.076   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.076   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Setup slack is 1.436 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.076                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.436                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.396 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y52_N18       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.136   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.386 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   5.136 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.076   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.076   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 hold paths (0 violated).  Worst case slack is 0.188 

Tcl Command:
    report_timing -append -hold -file timing_impl.log -npaths 20 -detail full_path

Options:
    -hold 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                                                                                                                        ; Latch Clock                                                                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.690      ; 0.878      ;
; 0.188 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.690      ; 0.878      ;
; 0.188 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.690      ; 0.878      ;
; 0.188 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.690      ; 0.878      ;
; 0.274 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                           ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.141      ; 0.415      ;
; 0.292 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                 ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.124      ; 0.416      ;
; 0.292 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|dac_dds_phase_0[1][14]                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|dac_dds_phase_0[1][14]                                                                                                                                                                                                                                   ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 0.000        ; 0.127      ; 0.419      ;
; 0.293 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                           ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.132      ; 0.425      ;
; 0.294 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                                         ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                    ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.141      ; 0.435      ;
; 0.294 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                               ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                              ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.132      ; 0.426      ;
; 0.296 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                                      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                           ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.128      ; 0.424      ;
; 0.300 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                           ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.126      ; 0.426      ;
; 0.301 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                               ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                    ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.126      ; 0.427      ;
; 0.301 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|ad_dds:i_dds|dac_dds_phase_0[1][10]                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|ad_dds:i_dds|dac_dds_phase_0[1][10]                                                                                                                                                                                                                                   ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 0.000        ; 0.123      ; 0.424      ;
; 0.302 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                                      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                           ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.126      ; 0.428      ;
; 0.304 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                                     ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.126      ; 0.430      ;
; 0.310 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE                                            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE                                 ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.126      ; 0.436      ;
; 0.310 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                           ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.141      ; 0.451      ;
; 0.312 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                                         ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                              ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.124      ; 0.436      ;
; 0.313 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE                                           ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE                                ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.127      ; 0.440      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is 0.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.836                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time ; 2.648                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack              ; 0.188                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.690 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.878 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.958       ; 100        ; 0.000 ; 1.266 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.878       ; 100        ; 0.035 ; 0.843 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.476       ; 100        ; 0.000 ; 1.956 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.958   ; 1.958   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                         ;
;   0.692 ;   0.692 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                     ;
;   0.692 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                          ;
;   0.692 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                              ;
;   1.958 ;   1.266 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.836   ; 0.878   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.958 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.993 ;   0.035 ; FF ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                         ;
;   1.993 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y49_N11          ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                          ;
;   2.836 ;   0.843 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y49_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 2.648   ; 2.648    ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                              ;
;   1.520 ;   0.770  ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                          ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.520 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y49_N11          ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                          ;
;   3.476 ;   1.956  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y49_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.648 ;   -0.828 ;    ;      ;        ;                                 ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.648   ; 0.000    ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                         ;
; 2.648   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y49_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is 0.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.836                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time ; 2.648                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack              ; 0.188                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.690 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.878 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.958       ; 100        ; 0.000 ; 1.266 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.878       ; 100        ; 0.035 ; 0.843 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.476       ; 100        ; 0.000 ; 1.956 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.958   ; 1.958   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                         ;
;   0.692 ;   0.692 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                     ;
;   0.692 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                          ;
;   0.692 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                              ;
;   1.958 ;   1.266 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.836   ; 0.878   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.958 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.993 ;   0.035 ; FF ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                         ;
;   1.993 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y42_N11          ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                          ;
;   2.836 ;   0.843 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y42_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 2.648   ; 2.648    ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                              ;
;   1.520 ;   0.770  ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                          ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.520 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y42_N11          ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                          ;
;   3.476 ;   1.956  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y42_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.648 ;   -0.828 ;    ;      ;        ;                                 ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.648   ; 0.000    ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                         ;
; 2.648   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y42_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is 0.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.836                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time ; 2.648                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack              ; 0.188                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.690 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.878 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.958       ; 100        ; 0.000 ; 1.266 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.878       ; 100        ; 0.035 ; 0.843 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.476       ; 100        ; 0.000 ; 1.956 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.958   ; 1.958   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                          ;
;   0.692 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                              ;
;   1.958 ;   1.266 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.836   ; 0.878   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.958 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.993 ;   0.035 ; FF ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                         ;
;   1.993 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y56_N11        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                          ;
;   2.836 ;   0.843 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y56_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 2.648   ; 2.648    ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                     ;
;   1.520 ;   0.770  ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.520 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y56_N11        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                          ;
;   3.476 ;   1.956  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y56_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.648 ;   -0.828 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.648   ; 0.000    ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                         ;
; 2.648   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y56_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is 0.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.836                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time ; 2.648                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack              ; 0.188                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.690 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.878 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.958       ; 100        ; 0.000 ; 1.266 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.878       ; 100        ; 0.035 ; 0.843 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.476       ; 100        ; 0.000 ; 1.956 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.958   ; 1.958   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                          ;
;   0.692 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                              ;
;   1.958 ;   1.266 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.836   ; 0.878   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.958 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.993 ;   0.035 ; FF ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                         ;
;   1.993 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y63_N11        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                          ;
;   2.836 ;   0.843 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y63_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 2.648   ; 2.648    ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                     ;
;   1.520 ;   0.770  ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.520 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y63_N11        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                          ;
;   3.476 ;   1.956  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y63_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.648 ;   -0.828 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.648   ; 0.000    ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                         ;
; 2.648   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y63_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is 0.274 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time  ; 5.334                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.060                                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.274                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.415 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.619       ; 53         ; 0.000 ; 2.169 ;
;    Cell                ;       ; 3     ; 2.300       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.260       ; 63         ; 0.000 ; 0.260 ;
;    Cell                ;       ; 3     ; 0.155       ; 37         ; 0.000 ; 0.078 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.142       ; 56         ; 0.000 ; 2.639 ;
;    Cell                ;       ; 3     ; 2.438       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 4.919   ; 4.919   ;    ;      ;        ;                      ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14             ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                           ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                           ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   4.343 ;   2.169 ; RR ; IC   ; 1      ; FF_X25_Y38_N44       ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   4.919 ;   0.576 ; RR ; CELL ; 1      ; FF_X25_Y38_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; 5.334   ; 0.415   ;    ;      ;        ;                      ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   4.919 ;   0.000 ;    ; uTco ; 1      ; FF_X25_Y38_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.919 ;   0.000 ; FF ; CELL ; 1      ; FF_X25_Y38_N44       ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|q                                                                                                                                ;
;   5.179 ;   0.260 ; FF ; IC   ; 2      ; MLABCELL_X25_Y38_N42 ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~21|dataf                                                                                                                                                 ;
;   5.257 ;   0.078 ; FF ; CELL ; 2      ; MLABCELL_X25_Y38_N42 ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~21|sumout                                                                                                                                                ;
;   5.257 ;   0.000 ; FF ; IC   ; 1      ; FF_X25_Y38_N43       ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                          ;
;   5.334 ;   0.077 ; FF ; CELL ; 1      ; FF_X25_Y38_N43       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
+---------+---------+----+------+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 5.060   ; 5.060    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                 ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                 ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   4.897 ;   2.639  ; RR ; IC   ; 1      ; FF_X25_Y38_N43   ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.580 ;   0.683  ; RR ; CELL ; 1      ; FF_X25_Y38_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   5.060 ;   -0.520 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 5.060   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                               ;
; 5.060   ; 0.000    ;    ; uTh  ; 1      ; FF_X25_Y38_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Hold slack is 0.292 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time  ; 5.335                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.043                                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.292                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.124 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.416 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.619       ; 53         ; 0.000 ; 2.169 ;
;    Cell                ;       ; 3     ; 2.300       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.260       ; 63         ; 0.000 ; 0.260 ;
;    Cell                ;       ; 3     ; 0.156       ; 38         ; 0.000 ; 0.078 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.142       ; 56         ; 0.000 ; 2.639 ;
;    Cell                ;       ; 3     ; 2.421       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 4.919   ; 4.919   ;    ;      ;        ;                      ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14             ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                           ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                           ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   4.343 ;   2.169 ; RR ; IC   ; 1      ; FF_X25_Y38_N44       ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   4.919 ;   0.576 ; RR ; CELL ; 1      ; FF_X25_Y38_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; 5.335   ; 0.416   ;    ;      ;        ;                      ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   4.919 ;   0.000 ;    ; uTco ; 1      ; FF_X25_Y38_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.919 ;   0.000 ; FF ; CELL ; 1      ; FF_X25_Y38_N44       ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|q                                                                                                                                ;
;   5.179 ;   0.260 ; FF ; IC   ; 2      ; MLABCELL_X25_Y38_N42 ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~21|dataf                                                                                                                                                 ;
;   5.257 ;   0.078 ; FF ; CELL ; 2      ; MLABCELL_X25_Y38_N42 ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~21|sumout                                                                                                                                                ;
;   5.257 ;   0.000 ; FF ; IC   ; 1      ; FF_X25_Y38_N44       ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|d                                                                                                                                ;
;   5.335 ;   0.078 ; FF ; CELL ; 1      ; FF_X25_Y38_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
+---------+---------+----+------+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                           ;
; 5.043   ; 5.043    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                           ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                           ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   4.897 ;   2.639  ; RR ; IC   ; 1      ; FF_X25_Y38_N44   ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   5.563 ;   0.666  ; RR ; CELL ; 1      ; FF_X25_Y38_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   5.043 ;   -0.520 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                   ;
; 5.043   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                         ;
; 5.043   ; 0.000    ;    ; uTh  ; 1      ; FF_X25_Y38_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Hold slack is 0.292 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|dac_dds_phase_0[1][14] ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|dac_dds_phase_0[1][14] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                  ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                  ;
; Data Arrival Time  ; 13.425                                                                                                                                  ;
; Data Required Time ; 13.133                                                                                                                                  ;
; Slack              ; 0.292                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.127 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.419 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.952       ; 56         ; 0.000  ; 2.279  ;
;    Cell                ;       ; 5     ; 3.891       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.258       ; 62         ; 0.000  ; 0.258  ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000  ; 0.082  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.805       ; 57         ; 0.000  ; 2.785  ;
;    Cell                ;       ; 5     ; 4.335       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;       ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+----------+----------+----+------+--------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                        ;
; 13.006   ; 6.006    ;    ;      ;        ;                            ; clock path                                                                                                                              ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                               ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                       ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                       ;
;   9.520  ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                 ;
;   9.870  ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                   ;
;   9.870  ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                    ;
;   7.033  ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                    ;
;   7.033  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]               ;
;   8.652  ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                  ;
;   9.832  ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                              ;
;   10.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                             ;
;   12.436 ;   2.279  ; RR ; IC   ; 1      ; FF_X12_Y51_N44             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_0|i_dds|dac_dds_phase_0[1][14]|clk                                                             ;
;   13.006 ;   0.570  ; RR ; CELL ; 1      ; FF_X12_Y51_N44             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|dac_dds_phase_0[1][14] ;
; 13.425   ; 0.419    ;    ;      ;        ;                            ; data path                                                                                                                               ;
;   13.006 ;   0.000  ;    ; uTco ; 1      ; FF_X12_Y51_N44             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|dac_dds_phase_0[1][14] ;
;   13.006 ;   0.000  ; FF ; CELL ; 2      ; FF_X12_Y51_N44             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_0|i_dds|dac_dds_phase_0[1][14]|q                                                               ;
;   13.264 ;   0.258  ; FF ; IC   ; 2      ; LABCELL_X12_Y51_N42        ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_0|i_dds|Add0~9|dataf                                                                           ;
;   13.343 ;   0.079  ; FR ; CELL ; 1      ; LABCELL_X12_Y51_N42        ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_0|i_dds|Add0~9|sumout                                                                          ;
;   13.343 ;   0.000  ; RR ; IC   ; 1      ; FF_X12_Y51_N44             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_0|i_dds|dac_dds_phase_0[1][14]|d                                                               ;
;   13.425 ;   0.082  ; RR ; CELL ; 1      ; FF_X12_Y51_N44             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|dac_dds_phase_0[1][14] ;
+----------+----------+----+------+--------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; latch edge time                                                                                                                         ;
; 13.133   ; 6.133    ;    ;      ;        ;                            ; clock path                                                                                                                              ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                               ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                       ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                       ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                 ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                   ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                    ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                    ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]               ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                  ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                              ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                             ;
;   14.465 ;   2.785  ; RR ; IC   ; 1      ; FF_X12_Y51_N44             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_0|i_dds|dac_dds_phase_0[1][14]|clk                                                             ;
;   15.126 ;   0.661  ; RR ; CELL ; 1      ; FF_X12_Y51_N44             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|dac_dds_phase_0[1][14] ;
;   13.133 ;   -1.993 ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                 ;
; 13.133   ; 0.000    ;    ;      ;        ;                            ; clock uncertainty                                                                                                                       ;
; 13.133   ; 0.000    ;    ; uTh  ; 1      ; FF_X12_Y51_N44             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_0|ad_dds:i_dds|dac_dds_phase_0[1][14] ;
+----------+----------+----+------+--------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Hold slack is 0.293 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.260                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.967                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.293                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.132 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.425 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.532       ; 52         ; 0.000 ; 2.082 ;
;    Cell                ;       ; 3     ; 2.303       ; 48         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.263       ; 62         ; 0.000 ; 0.263 ;
;    Cell                ;       ; 3     ; 0.162       ; 38         ; 0.000 ; 0.084 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.038       ; 56         ; 0.000 ; 2.535 ;
;    Cell                ;       ; 3     ; 2.432       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.835   ; 4.835   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.256 ;   2.082 ; RR ; IC   ; 1      ; FF_X56_Y22_N32      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   4.835 ;   0.579 ; RR ; CELL ; 1      ; FF_X56_Y22_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; 5.260   ; 0.425   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.835 ;   0.000 ;    ; uTco ; 1      ; FF_X56_Y22_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.835 ;   0.000 ; FF ; CELL ; 1      ; FF_X56_Y22_N32      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|q                                                                                                                                ;
;   5.098 ;   0.263 ; FF ; IC   ; 2      ; LABCELL_X56_Y22_N30 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|dataf                                                                                                                                                 ;
;   5.176 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X56_Y22_N30 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|sumout                                                                                                                                                ;
;   5.176 ;   0.000 ; FF ; IC   ; 1      ; FF_X56_Y22_N31      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|d                                                                                                                                          ;
;   5.260 ;   0.084 ; FF ; CELL ; 1      ; FF_X56_Y22_N31      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.967   ; 4.967    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.793 ;   2.535  ; RR ; IC   ; 1      ; FF_X56_Y22_N31   ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   5.470 ;   0.677  ; RR ; CELL ; 1      ; FF_X56_Y22_N31   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   4.967 ;   -0.503 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.967   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 4.967   ; 0.000    ;    ; uTh  ; 1      ; FF_X56_Y22_N31   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Hold slack is 0.294 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time  ; 5.313                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time ; 5.019                                                                                                                                                                                                                                                                                                                                  ;
; Slack              ; 0.294                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.435 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.584       ; 53         ; 0.000 ; 2.134 ;
;    Cell                ;       ; 3     ; 2.294       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.280       ; 64         ; 0.000 ; 0.280 ;
;    Cell                ;       ; 3     ; 0.155       ; 36         ; 0.000 ; 0.078 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.103       ; 56         ; 0.000 ; 2.600 ;
;    Cell                ;       ; 3     ; 2.431       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ; launch edge time                                                                                                                                                                                                                                                                                                                       ;
; 4.878   ; 4.878   ;    ;      ;        ;                      ; clock path                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ; source latency                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14             ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                        ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                        ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   4.308 ;   2.134 ; RR ; IC   ; 1      ; FF_X47_Y16_N44       ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                                        ;
;   4.878 ;   0.570 ; RR ; CELL ; 1      ; FF_X47_Y16_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
; 5.313   ; 0.435   ;    ;      ;        ;                      ; data path                                                                                                                                                                                                                                                                                                                              ;
;   4.878 ;   0.000 ;    ; uTco ; 1      ; FF_X47_Y16_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
;   4.878 ;   0.000 ; FF ; CELL ; 1      ; FF_X47_Y16_N44       ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|q                                                                                                                                          ;
;   5.158 ;   0.280 ; FF ; IC   ; 2      ; MLABCELL_X47_Y16_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~5|dataf                                                                                                                                                  ;
;   5.236 ;   0.078 ; FF ; CELL ; 2      ; MLABCELL_X47_Y16_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~5|sumout                                                                                                                                                 ;
;   5.236 ;   0.000 ; FF ; IC   ; 1      ; FF_X47_Y16_N43       ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|d                                                                                                                                ;
;   5.313 ;   0.077 ; FF ; CELL ; 1      ; FF_X47_Y16_N43       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
+---------+---------+----+------+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                        ;
; 5.019   ; 5.019    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                        ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                        ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   4.858 ;   2.600  ; RR ; IC   ; 1      ; FF_X47_Y16_N43   ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   5.534 ;   0.676  ; RR ; CELL ; 1      ; FF_X47_Y16_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   5.019 ;   -0.515 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                ;
; 5.019   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                      ;
; 5.019   ; 0.000    ;    ; uTh  ; 1      ; FF_X47_Y16_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Hold slack is 0.294 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time  ; 5.256                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time ; 4.962                                                                                                                                                                                                                                                                                                                                  ;
; Slack              ; 0.294                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.132 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.426 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.527       ; 52         ; 0.000 ; 2.077 ;
;    Cell                ;       ; 3     ; 2.303       ; 48         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.264       ; 62         ; 0.000 ; 0.264 ;
;    Cell                ;       ; 3     ; 0.162       ; 38         ; 0.000 ; 0.084 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.032       ; 55         ; 0.000 ; 2.529 ;
;    Cell                ;       ; 3     ; 2.432       ; 45         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                       ;
; 4.830   ; 4.830   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                        ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                        ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   4.251 ;   2.077 ; RR ; IC   ; 1      ; FF_X67_Y21_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   4.830 ;   0.579 ; RR ; CELL ; 1      ; FF_X67_Y21_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; 5.256   ; 0.426   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                              ;
;   4.830 ;   0.000 ;    ; uTco ; 1      ; FF_X67_Y21_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.830 ;   0.000 ; FF ; CELL ; 1      ; FF_X67_Y21_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|q                                                                                                                                ;
;   5.094 ;   0.264 ; FF ; IC   ; 2      ; LABCELL_X67_Y21_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~49|dataf                                                                                                                                                 ;
;   5.172 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X67_Y21_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~49|sumout                                                                                                                                                ;
;   5.172 ;   0.000 ; FF ; IC   ; 1      ; FF_X67_Y21_N43      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                          ;
;   5.256 ;   0.084 ; FF ; CELL ; 1      ; FF_X67_Y21_N43      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                              ;
; 4.962   ; 4.962    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                              ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                              ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   4.787 ;   2.529  ; RR ; IC   ; 1      ; FF_X67_Y21_N43   ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.464 ;   0.677  ; RR ; CELL ; 1      ; FF_X67_Y21_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.962 ;   -0.502 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                      ;
; 4.962   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                            ;
; 4.962   ; 0.000    ;    ; uTh  ; 1      ; FF_X67_Y21_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Hold slack is 0.296 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time  ; 5.280                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.984                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.296                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.128 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.424 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.553       ; 53         ; 0.000 ; 2.103 ;
;    Cell                ;       ; 3     ; 2.303       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.263       ; 62         ; 0.000 ; 0.263 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.068       ; 56         ; 0.000 ; 2.565 ;
;    Cell                ;       ; 3     ; 2.426       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                ;
; 4.856   ; 4.856   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                 ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                 ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   4.277 ;   2.103 ; RR ; IC   ; 1      ; FF_X35_Y28_N32      ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   4.856 ;   0.579 ; RR ; CELL ; 1      ; FF_X35_Y28_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; 5.280   ; 0.424   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                       ;
;   4.856 ;   0.000 ;    ; uTco ; 1      ; FF_X35_Y28_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   4.856 ;   0.000 ; FF ; CELL ; 2      ; FF_X35_Y28_N32      ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|q                                                                                                                                ;
;   5.119 ;   0.263 ; FF ; IC   ; 2      ; LABCELL_X35_Y28_N30 ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~9|dataf                                                                                                                                        ;
;   5.198 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X35_Y28_N30 ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~9|sumout                                                                                                                                       ;
;   5.198 ;   0.000 ; RR ; IC   ; 1      ; FF_X35_Y28_N32      ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|d                                                                                                                                ;
;   5.280 ;   0.082 ; RR ; CELL ; 1      ; FF_X35_Y28_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+---------+----+------+--------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 4.984   ; 4.984    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                 ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                 ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   4.823 ;   2.565  ; RR ; IC   ; 1      ; FF_X35_Y28_N32   ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   5.494 ;   0.671  ; RR ; CELL ; 1      ; FF_X35_Y28_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   4.984 ;   -0.510 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 4.984   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                               ;
; 4.984   ; 0.000    ;    ; uTh  ; 1      ; FF_X35_Y28_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+----------+----+------+--------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Hold slack is 0.300 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.261                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.961                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.300                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.126 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.426 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.532       ; 52         ; 0.000 ; 2.082 ;
;    Cell                ;       ; 3     ; 2.303       ; 48         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.263       ; 62         ; 0.000 ; 0.263 ;
;    Cell                ;       ; 3     ; 0.163       ; 38         ; 0.000 ; 0.085 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.038       ; 56         ; 0.000 ; 2.535 ;
;    Cell                ;       ; 3     ; 2.426       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.835   ; 4.835   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.256 ;   2.082 ; RR ; IC   ; 1      ; FF_X56_Y22_N32      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   4.835 ;   0.579 ; RR ; CELL ; 1      ; FF_X56_Y22_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; 5.261   ; 0.426   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.835 ;   0.000 ;    ; uTco ; 1      ; FF_X56_Y22_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.835 ;   0.000 ; FF ; CELL ; 1      ; FF_X56_Y22_N32      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|q                                                                                                                                ;
;   5.098 ;   0.263 ; FF ; IC   ; 2      ; LABCELL_X56_Y22_N30 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|dataf                                                                                                                                                 ;
;   5.176 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X56_Y22_N30 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|sumout                                                                                                                                                ;
;   5.176 ;   0.000 ; FF ; IC   ; 1      ; FF_X56_Y22_N32      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|d                                                                                                                                ;
;   5.261 ;   0.085 ; FF ; CELL ; 1      ; FF_X56_Y22_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                            ;
; 4.961   ; 4.961    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.793 ;   2.535  ; RR ; IC   ; 1      ; FF_X56_Y22_N32   ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   5.464 ;   0.671  ; RR ; CELL ; 1      ; FF_X56_Y22_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.961 ;   -0.503 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                    ;
; 4.961   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                          ;
; 4.961   ; 0.000    ;    ; uTh  ; 1      ; FF_X56_Y22_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Hold slack is 0.301 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time  ; 5.257                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time ; 4.956                                                                                                                                                                                                                                                                                                                                  ;
; Slack              ; 0.301                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.126 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.427 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.527       ; 52         ; 0.000 ; 2.077 ;
;    Cell                ;       ; 3     ; 2.303       ; 48         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.264       ; 62         ; 0.000 ; 0.264 ;
;    Cell                ;       ; 3     ; 0.163       ; 38         ; 0.000 ; 0.085 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.032       ; 56         ; 0.000 ; 2.529 ;
;    Cell                ;       ; 3     ; 2.426       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                       ;
; 4.830   ; 4.830   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                        ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                        ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   4.251 ;   2.077 ; RR ; IC   ; 1      ; FF_X67_Y21_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   4.830 ;   0.579 ; RR ; CELL ; 1      ; FF_X67_Y21_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; 5.257   ; 0.427   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                              ;
;   4.830 ;   0.000 ;    ; uTco ; 1      ; FF_X67_Y21_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.830 ;   0.000 ; FF ; CELL ; 1      ; FF_X67_Y21_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|q                                                                                                                                ;
;   5.094 ;   0.264 ; FF ; IC   ; 2      ; LABCELL_X67_Y21_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~49|dataf                                                                                                                                                 ;
;   5.172 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X67_Y21_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~49|sumout                                                                                                                                                ;
;   5.172 ;   0.000 ; FF ; IC   ; 1      ; FF_X67_Y21_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|d                                                                                                                                ;
;   5.257 ;   0.085 ; FF ; CELL ; 1      ; FF_X67_Y21_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                        ;
; 4.956   ; 4.956    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                        ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                        ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   4.787 ;   2.529  ; RR ; IC   ; 1      ; FF_X67_Y21_N44   ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   5.458 ;   0.671  ; RR ; CELL ; 1      ; FF_X67_Y21_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.956 ;   -0.502 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                ;
; 4.956   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                      ;
; 4.956   ; 0.000    ;    ; uTh  ; 1      ; FF_X67_Y21_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Hold slack is 0.301 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                 ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|ad_dds:i_dds|dac_dds_phase_0[1][10] ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|ad_dds:i_dds|dac_dds_phase_0[1][10] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                  ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                  ;
; Data Arrival Time  ; 13.357                                                                                                                                  ;
; Data Required Time ; 13.056                                                                                                                                  ;
; Slack              ; 0.301                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.123 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.424 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.885       ; 56         ; 0.000  ; 2.212  ;
;    Cell                ;       ; 5     ; 3.885       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.263       ; 62         ; 0.000  ; 0.263  ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000  ; 0.082  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.735       ; 57         ; 0.000  ; 2.715  ;
;    Cell                ;       ; 5     ; 4.328       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;       ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                               ;
+----------+----------+----+------+--------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                        ;
; 12.933   ; 5.933    ;    ;      ;        ;                            ; clock path                                                                                                                              ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                               ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                       ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                       ;
;   9.520  ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                 ;
;   9.870  ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                   ;
;   9.870  ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                    ;
;   7.033  ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                    ;
;   7.033  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]               ;
;   8.652  ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                  ;
;   9.832  ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                              ;
;   10.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                             ;
;   12.369 ;   2.212  ; RR ; IC   ; 1      ; FF_X16_Y47_N32             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_dds|dac_dds_phase_0[1][10]|clk                                                             ;
;   12.933 ;   0.564  ; RR ; CELL ; 1      ; FF_X16_Y47_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|ad_dds:i_dds|dac_dds_phase_0[1][10] ;
; 13.357   ; 0.424    ;    ;      ;        ;                            ; data path                                                                                                                               ;
;   12.933 ;   0.000  ;    ; uTco ; 1      ; FF_X16_Y47_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|ad_dds:i_dds|dac_dds_phase_0[1][10] ;
;   12.933 ;   0.000  ; FF ; CELL ; 2      ; FF_X16_Y47_N32             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_dds|dac_dds_phase_0[1][10]|q                                                               ;
;   13.196 ;   0.263  ; FF ; IC   ; 2      ; LABCELL_X16_Y47_N30        ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_dds|Add0~21|dataf                                                                          ;
;   13.275 ;   0.079  ; FR ; CELL ; 1      ; LABCELL_X16_Y47_N30        ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_dds|Add0~21|sumout                                                                         ;
;   13.275 ;   0.000  ; RR ; IC   ; 1      ; FF_X16_Y47_N32             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_dds|dac_dds_phase_0[1][10]|d                                                               ;
;   13.357 ;   0.082  ; RR ; CELL ; 1      ; FF_X16_Y47_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|ad_dds:i_dds|dac_dds_phase_0[1][10] ;
+----------+----------+----+------+--------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                 ;
+----------+----------+----+------+--------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; latch edge time                                                                                                                         ;
; 13.056   ; 6.056    ;    ;      ;        ;                            ; clock path                                                                                                                              ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                               ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                       ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                       ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                 ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                   ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                    ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                    ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]               ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                  ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                              ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                             ;
;   14.395 ;   2.715  ; RR ; IC   ; 1      ; FF_X16_Y47_N32             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_dds|dac_dds_phase_0[1][10]|clk                                                             ;
;   15.049 ;   0.654  ; RR ; CELL ; 1      ; FF_X16_Y47_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|ad_dds:i_dds|dac_dds_phase_0[1][10] ;
;   13.056 ;   -1.993 ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                 ;
; 13.056   ; 0.000    ;    ;      ;        ;                            ; clock uncertainty                                                                                                                       ;
; 13.056   ; 0.000    ;    ; uTh  ; 1      ; FF_X16_Y47_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|ad_dds:i_dds|dac_dds_phase_0[1][10] ;
+----------+----------+----+------+--------+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Hold slack is 0.302 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time  ; 5.251                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.949                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.302                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.126 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.428 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.525       ; 52         ; 0.000 ; 2.075 ;
;    Cell                ;       ; 3     ; 2.298       ; 48         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.267       ; 62         ; 0.000 ; 0.267 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.031       ; 56         ; 0.000 ; 2.528 ;
;    Cell                ;       ; 3     ; 2.420       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                ;
; 4.823   ; 4.823   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                 ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                 ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   4.249 ;   2.075 ; RR ; IC   ; 1      ; FF_X67_Y24_N32      ; i_system_bd|mm_interconnect_1|video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   4.823 ;   0.574 ; RR ; CELL ; 1      ; FF_X67_Y24_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; 5.251   ; 0.428   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                       ;
;   4.823 ;   0.000 ;    ; uTco ; 1      ; FF_X67_Y24_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   4.823 ;   0.000 ; FF ; CELL ; 2      ; FF_X67_Y24_N32      ; i_system_bd|mm_interconnect_1|video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|q                                                                                                                                ;
;   5.090 ;   0.267 ; FF ; IC   ; 1      ; LABCELL_X67_Y24_N30 ; i_system_bd|mm_interconnect_1|video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~17|dataf                                                                                                                                       ;
;   5.169 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X67_Y24_N30 ; i_system_bd|mm_interconnect_1|video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~17|sumout                                                                                                                                      ;
;   5.169 ;   0.000 ; RR ; IC   ; 1      ; FF_X67_Y24_N32      ; i_system_bd|mm_interconnect_1|video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|d                                                                                                                                ;
;   5.251 ;   0.082 ; RR ; CELL ; 1      ; FF_X67_Y24_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+---------+----+------+--------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 4.949   ; 4.949    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                 ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                 ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   4.786 ;   2.528  ; RR ; IC   ; 1      ; FF_X67_Y24_N32   ; i_system_bd|mm_interconnect_1|video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   5.451 ;   0.665  ; RR ; CELL ; 1      ; FF_X67_Y24_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   4.949 ;   -0.502 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 4.949   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                               ;
; 4.949   ; 0.000    ;    ; uTh  ; 1      ; FF_X67_Y24_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:video_dmac_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+----------+----+------+--------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Hold slack is 0.304 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.282                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 4.978                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; 0.304                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.126 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.430 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.549       ; 53         ; 0.000 ; 2.099 ;
;    Cell                ;       ; 3     ; 2.303       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.269       ; 63         ; 0.000 ; 0.269 ;
;    Cell                ;       ; 3     ; 0.161       ; 37         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.063       ; 56         ; 0.000 ; 2.560 ;
;    Cell                ;       ; 3     ; 2.426       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 4.852   ; 4.852   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.273 ;   2.099 ; RR ; IC   ; 1      ; FF_X30_Y23_N32      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   4.852 ;   0.579 ; RR ; CELL ; 1      ; FF_X30_Y23_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; 5.282   ; 0.430   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                        ;
;   4.852 ;   0.000 ;    ; uTco ; 1      ; FF_X30_Y23_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   4.852 ;   0.000 ; FF ; CELL ; 2      ; FF_X30_Y23_N32      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|q                                                                                                                                ;
;   5.121 ;   0.269 ; FF ; IC   ; 2      ; LABCELL_X30_Y23_N30 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~9|dataf                                                                                                                                        ;
;   5.200 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X30_Y23_N30 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~9|sumout                                                                                                                                       ;
;   5.200 ;   0.000 ; RR ; IC   ; 1      ; FF_X30_Y23_N32      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|d                                                                                                                                ;
;   5.282 ;   0.082 ; RR ; CELL ; 1      ; FF_X30_Y23_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.978   ; 4.978    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.818 ;   2.560  ; RR ; IC   ; 1      ; FF_X30_Y23_N32   ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   5.489 ;   0.671  ; RR ; CELL ; 1      ; FF_X30_Y23_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   4.978 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.978   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 4.978   ; 0.000    ;    ; uTh  ; 1      ; FF_X30_Y23_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Hold slack is 0.310 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time  ; 5.372                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.062                                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.310                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.126 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.436 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.619       ; 53         ; 0.000 ; 2.169 ;
;    Cell                ;       ; 3     ; 2.317       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.281       ; 64         ; 0.000 ; 0.281 ;
;    Cell                ;       ; 3     ; 0.155       ; 36         ; 0.000 ; 0.078 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.142       ; 56         ; 0.000 ; 2.639 ;
;    Cell                ;       ; 3     ; 2.440       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 4.936   ; 4.936   ;    ;      ;        ;                      ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14             ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                           ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                           ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   4.343 ;   2.169 ; RR ; IC   ; 1      ; FF_X25_Y38_N35       ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE|clk                                                                                                                              ;
;   4.936 ;   0.593 ; RR ; CELL ; 1      ; FF_X25_Y38_N35       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
; 5.372   ; 0.436   ;    ;      ;        ;                      ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   4.936 ;   0.000 ;    ; uTco ; 1      ; FF_X25_Y38_N35       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
;   4.936 ;   0.000 ; FF ; CELL ; 1      ; FF_X25_Y38_N35       ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE|q                                                                                                                                ;
;   5.217 ;   0.281 ; FF ; IC   ; 2      ; MLABCELL_X25_Y38_N33 ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~1|dataf                                                                                                                                                  ;
;   5.294 ;   0.077 ; FF ; CELL ; 2      ; MLABCELL_X25_Y38_N33 ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~1|sumout                                                                                                                                                 ;
;   5.294 ;   0.000 ; FF ; IC   ; 1      ; FF_X25_Y38_N35       ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE|d                                                                                                                                ;
;   5.372 ;   0.078 ; FF ; CELL ; 1      ; FF_X25_Y38_N35       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
+---------+---------+----+------+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                           ;
; 5.062   ; 5.062    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                           ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                           ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   4.897 ;   2.639  ; RR ; IC   ; 1      ; FF_X25_Y38_N35   ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE|clk                                                                                                                              ;
;   5.582 ;   0.685  ; RR ; CELL ; 1      ; FF_X25_Y38_N35   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
;   5.062 ;   -0.520 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                   ;
; 5.062   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                         ;
; 5.062   ; 0.000    ;    ; uTh  ; 1      ; FF_X25_Y38_N35   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Hold slack is 0.310 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time  ; 5.370                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time ; 5.060                                                                                                                                                                                                                                                                                                                                     ;
; Slack              ; 0.310                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.451 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.619       ; 53         ; 0.000 ; 2.169 ;
;    Cell                ;       ; 3     ; 2.300       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.296       ; 66         ; 0.000 ; 0.296 ;
;    Cell                ;       ; 3     ; 0.155       ; 34         ; 0.000 ; 0.078 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.142       ; 56         ; 0.000 ; 2.639 ;
;    Cell                ;       ; 3     ; 2.438       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 4.919   ; 4.919   ;    ;      ;        ;                      ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14             ; sys_clk                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                           ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                           ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   4.343 ;   2.169 ; RR ; IC   ; 1      ; FF_X25_Y38_N32       ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   4.919 ;   0.576 ; RR ; CELL ; 1      ; FF_X25_Y38_N32       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; 5.370   ; 0.451   ;    ;      ;        ;                      ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   4.919 ;   0.000 ;    ; uTco ; 1      ; FF_X25_Y38_N32       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.919 ;   0.000 ; FF ; CELL ; 1      ; FF_X25_Y38_N32       ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|q                                                                                                                                ;
;   5.215 ;   0.296 ; FF ; IC   ; 2      ; MLABCELL_X25_Y38_N30 ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~9|dataf                                                                                                                                                  ;
;   5.293 ;   0.078 ; FF ; CELL ; 2      ; MLABCELL_X25_Y38_N30 ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~9|sumout                                                                                                                                                 ;
;   5.293 ;   0.000 ; FF ; IC   ; 1      ; FF_X25_Y38_N31       ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|d                                                                                                                                          ;
;   5.370 ;   0.077 ; FF ; CELL ; 1      ; FF_X25_Y38_N31       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
+---------+---------+----+------+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 5.060   ; 5.060    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                 ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                 ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   4.897 ;   2.639  ; RR ; IC   ; 1      ; FF_X25_Y38_N31   ; i_system_bd|mm_interconnect_1|axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   5.580 ;   0.683  ; RR ; CELL ; 1      ; FF_X25_Y38_N31   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   5.060 ;   -0.520 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 5.060   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                               ;
; 5.060   ; 0.000    ;    ; uTh  ; 1      ; FF_X25_Y38_N31   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9361_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+----------+----+------+--------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Hold slack is 0.312 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.314                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 5.002                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; 0.312                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.124 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.436 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.584       ; 53         ; 0.000 ; 2.134 ;
;    Cell                ;       ; 3     ; 2.294       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.280       ; 64         ; 0.000 ; 0.280 ;
;    Cell                ;       ; 3     ; 0.156       ; 36         ; 0.000 ; 0.078 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.103       ; 56         ; 0.000 ; 2.600 ;
;    Cell                ;       ; 3     ; 2.414       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ; launch edge time                                                                                                                                                                                                                                                                                                             ;
; 4.878   ; 4.878   ;    ;      ;        ;                      ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14             ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|i                                                                                                                                                                                                                                                                                                              ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|o                                                                                                                                                                                                                                                                                                              ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   4.308 ;   2.134 ; RR ; IC   ; 1      ; FF_X47_Y16_N44       ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   4.878 ;   0.570 ; RR ; CELL ; 1      ; FF_X47_Y16_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; 5.314   ; 0.436   ;    ;      ;        ;                      ; data path                                                                                                                                                                                                                                                                                                                    ;
;   4.878 ;   0.000 ;    ; uTco ; 1      ; FF_X47_Y16_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.878 ;   0.000 ; FF ; CELL ; 1      ; FF_X47_Y16_N44       ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|q                                                                                                                                ;
;   5.158 ;   0.280 ; FF ; IC   ; 2      ; MLABCELL_X47_Y16_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~5|dataf                                                                                                                                        ;
;   5.236 ;   0.078 ; FF ; CELL ; 2      ; MLABCELL_X47_Y16_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~5|sumout                                                                                                                                       ;
;   5.236 ;   0.000 ; FF ; IC   ; 1      ; FF_X47_Y16_N44       ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                ;
;   5.314 ;   0.078 ; FF ; CELL ; 1      ; FF_X47_Y16_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+---------+----+------+--------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                              ;
; 5.002   ; 5.002    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                              ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                              ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   4.858 ;   2.600  ; RR ; IC   ; 1      ; FF_X47_Y16_N44   ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.517 ;   0.659  ; RR ; CELL ; 1      ; FF_X47_Y16_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   5.002 ;   -0.515 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                      ;
; 5.002   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                            ;
; 5.002   ; 0.000    ;    ; uTh  ; 1      ; FF_X47_Y16_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Hold slack is 0.313 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.299                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.986                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.313                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.127 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.440 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.549       ; 52         ; 0.000 ; 2.099 ;
;    Cell                ;       ; 3     ; 2.310       ; 48         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.279       ; 63         ; 0.000 ; 0.279 ;
;    Cell                ;       ; 3     ; 0.161       ; 37         ; 0.000 ; 0.085 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.063       ; 56         ; 0.000 ; 2.560 ;
;    Cell                ;       ; 3     ; 2.434       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.859   ; 4.859   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 19188  ; CLKCTRL_G7          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.273 ;   2.099 ; RR ; IC   ; 1      ; FF_X30_Y23_N35      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE|clk                                                                                                                              ;
;   4.859 ;   0.586 ; RR ; CELL ; 1      ; FF_X30_Y23_N35      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
; 5.299   ; 0.440   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.859 ;   0.000 ;    ; uTco ; 1      ; FF_X30_Y23_N35      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
;   4.859 ;   0.000 ; FF ; CELL ; 1      ; FF_X30_Y23_N35      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE|q                                                                                                                                ;
;   5.138 ;   0.279 ; FF ; IC   ; 2      ; LABCELL_X30_Y23_N33 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~13|dataf                                                                                                                                                 ;
;   5.214 ;   0.076 ; FF ; CELL ; 2      ; LABCELL_X30_Y23_N33 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~13|sumout                                                                                                                                                ;
;   5.214 ;   0.000 ; FF ; IC   ; 1      ; FF_X30_Y23_N35      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE|d                                                                                                                                ;
;   5.299 ;   0.085 ; FF ; CELL ; 1      ; FF_X30_Y23_N35      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                            ;
; 4.986   ; 4.986    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.258 ;   0.363  ; RR ; CELL ; 19188  ; CLKCTRL_G7       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.818 ;   2.560  ; RR ; IC   ; 1      ; FF_X30_Y23_N35   ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE|clk                                                                                                                              ;
;   5.497 ;   0.679  ; RR ; CELL ; 1      ; FF_X30_Y23_N35   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
;   4.986 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                    ;
; 4.986   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                          ;
; 4.986   ; 0.000    ;    ; uTh  ; 1      ; FF_X30_Y23_N35   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 recovery paths (0 violated).  Worst case slack is 2.788 

Tcl Command:
    report_timing -append -recovery -file timing_impl.log -npaths 20 -detail full_path

Options:
    -recovery 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                                                                                                                        ; Latch Clock                                                                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.788 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[34]                                                                                                                                                                                                                     ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.636     ; 4.506      ;
; 2.788 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state                                                                                                                                                                                                                       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.636     ; 4.506      ;
; 2.789 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[33]~DUPLICATE                                                                                                                                                                                                           ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.635     ; 4.506      ;
; 2.789 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1                                                                                                                                                                                                                    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.635     ; 4.506      ;
; 2.795 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[33]                                                                                                                                                                                                                     ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.629     ; 4.506      ;
; 2.795 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_toggle                                                                                                                                                                                                                      ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.629     ; 4.506      ;
; 2.796 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2                                                                                                                                                                                                                    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.628     ; 4.506      ;
; 2.797 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                               ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[18]                                                                                                                                                                                                                                                        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.559     ; 4.574      ;
; 2.829 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[83]                                                                                                                                                                                                                 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.537     ; 4.564      ;
; 2.829 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[84]                                                                                                                                                                                                                 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.537     ; 4.564      ;
; 2.830 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[80]                                                                                                                                                                                                                 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.536     ; 4.564      ;
; 2.834 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[126]                                                                                                                                                                                                                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.532     ; 4.564      ;
; 2.834 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[79]                                                                                                                                                                                                                 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.532     ; 4.564      ;
; 2.834 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[82]                                                                                                                                                                                                                 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.532     ; 4.564      ;
; 2.834 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[90]                                                                                                                                                                                                                 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.532     ; 4.564      ;
; 2.836 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[125]                                                                                                                                                                                                                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.530     ; 4.564      ;
; 2.836 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[128]                                                                                                                                                                                                                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.530     ; 4.564      ;
; 2.836 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[87]                                                                                                                                                                                                                 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 8.000        ; -0.530     ; 4.564      ;
; 2.839 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.311     ; 0.790      ;
; 2.839 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.311     ; 0.790      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Recovery slack is 2.788 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[34] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                          ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                          ;
; Data Arrival Time  ; 19.678                                                                                                                                                                          ;
; Data Required Time ; 22.466                                                                                                                                                                          ;
; Slack              ; 2.788                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.636 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.506  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.833       ; 57         ; 0.000  ; 2.813  ;
;    Cell                ;        ; 5     ; 4.353       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.781       ; 84         ; 3.781  ; 3.781  ;
;    Cell                ;        ; 2     ; 0.725       ; 16         ; 0.000  ; 0.725  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.935       ; 56         ; 0.000  ; 2.262  ;
;    Cell                ;        ; 5     ; 3.915       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                         ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                ;
; 15.172   ; 8.172    ;    ;      ;        ;                            ; clock path                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                  ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                       ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                               ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                               ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                         ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                           ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                            ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                            ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                       ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                          ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                      ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                     ;
;   14.493 ;   2.813  ; RR ; IC   ; 1      ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                ;
;   15.172 ;   0.679  ; RR ; CELL ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                     ;
; 19.678   ; 4.506    ;    ;      ;        ;                            ; data path                                                                                                                                                                       ;
;   15.172 ;   0.000  ;    ; uTco ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                     ;
;   15.172 ;   0.000  ; FF ; CELL ; 395    ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                  ;
;   18.953 ;   3.781  ; FF ; IC   ; 1      ; FF_X27_Y71_N46             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_acc_data[34]|clrn                                                                                   ;
;   19.678 ;   0.725  ; FF ; CELL ; 1      ; FF_X27_Y71_N46             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[34] ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                      ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                         ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                 ;
; 22.536   ; 7.536    ;    ;      ;        ;                            ; clock path                                                                                                                                                                      ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                  ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                       ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                               ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                               ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                         ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                           ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                            ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                            ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                       ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                          ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                      ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                     ;
;   20.419 ;   2.262  ; RR ; IC   ; 1      ; FF_X27_Y71_N46             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_acc_data[34]|clk                                                                                    ;
;   21.013 ;   0.594  ; RR ; CELL ; 1      ; FF_X27_Y71_N46             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[34] ;
;   22.536 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                         ;
; 22.466   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                               ;
; 22.466   ; 0.000    ;    ; uTsu ; 1      ; FF_X27_Y71_N46             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[34] ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Recovery slack is 2.788 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                         ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                        ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                        ;
; Data Arrival Time  ; 19.678                                                                                                                                                                        ;
; Data Required Time ; 22.466                                                                                                                                                                        ;
; Slack              ; 2.788                                                                                                                                                                         ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.636 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.506  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.833       ; 57         ; 0.000  ; 2.813  ;
;    Cell                ;        ; 5     ; 4.353       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.781       ; 84         ; 3.781  ; 3.781  ;
;    Cell                ;        ; 2     ; 0.725       ; 16         ; 0.000  ; 0.725  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.935       ; 56         ; 0.000  ; 2.262  ;
;    Cell                ;        ; 5     ; 3.915       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                              ;
; 15.172   ; 8.172    ;    ;      ;        ;                            ; clock path                                                                                                                                                                    ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                     ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                             ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                             ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                       ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                         ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                          ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                          ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                     ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                        ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                    ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                   ;
;   14.493 ;   2.813  ; RR ; IC   ; 1      ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                              ;
;   15.172 ;   0.679  ; RR ; CELL ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                   ;
; 19.678   ; 4.506    ;    ;      ;        ;                            ; data path                                                                                                                                                                     ;
;   15.172 ;   0.000  ;    ; uTco ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                   ;
;   15.172 ;   0.000  ; FF ; CELL ; 395    ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                ;
;   18.953 ;   3.781  ; FF ; IC   ; 1      ; FF_X27_Y71_N52             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_xfer_state|clrn                                                                                   ;
;   19.678 ;   0.725  ; FF ; CELL ; 1      ; FF_X27_Y71_N52             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                    ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                               ;
; 22.536   ; 7.536    ;    ;      ;        ;                            ; clock path                                                                                                                                                                    ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                     ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                             ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                             ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                       ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                         ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                          ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                          ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                     ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                        ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                    ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                   ;
;   20.419 ;   2.262  ; RR ; IC   ; 1      ; FF_X27_Y71_N52             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_xfer_state|clk                                                                                    ;
;   21.013 ;   0.594  ; RR ; CELL ; 1      ; FF_X27_Y71_N52             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state ;
;   22.536 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                       ;
; 22.466   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                             ;
; 22.466   ; 0.000    ;    ; uTsu ; 1      ; FF_X27_Y71_N52             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Recovery slack is 2.789 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                               ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[33]~DUPLICATE ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                                    ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                                    ;
; Data Arrival Time  ; 19.678                                                                                                                                                                                    ;
; Data Required Time ; 22.467                                                                                                                                                                                    ;
; Slack              ; 2.789                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.635 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.506  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.833       ; 57         ; 0.000  ; 2.813  ;
;    Cell                ;        ; 5     ; 4.353       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.781       ; 84         ; 3.781  ; 3.781  ;
;    Cell                ;        ; 2     ; 0.725       ; 16         ; 0.000  ; 0.725  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.935       ; 56         ; 0.000  ; 2.262  ;
;    Cell                ;        ; 5     ; 3.916       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                 ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                                   ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                          ;
; 15.172   ; 8.172    ;    ;      ;        ;                            ; clock path                                                                                                                                                                                ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                            ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                                 ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                         ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                         ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                                   ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                                     ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                      ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                      ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                                 ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                                    ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                                ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                               ;
;   14.493 ;   2.813  ; RR ; IC   ; 1      ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                          ;
;   15.172 ;   0.679  ; RR ; CELL ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                               ;
; 19.678   ; 4.506    ;    ;      ;        ;                            ; data path                                                                                                                                                                                 ;
;   15.172 ;   0.000  ;    ; uTco ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                               ;
;   15.172 ;   0.000  ; FF ; CELL ; 395    ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                            ;
;   18.953 ;   3.781  ; FF ; IC   ; 1      ; FF_X27_Y71_N56             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_acc_data[33]~DUPLICATE|clrn                                                                                   ;
;   19.678 ;   0.725  ; FF ; CELL ; 1      ; FF_X27_Y71_N56             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[33]~DUPLICATE ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                                   ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                           ;
; 22.537   ; 7.537    ;    ;      ;        ;                            ; clock path                                                                                                                                                                                ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                            ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                                 ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                         ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                         ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                                   ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                                     ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                      ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                      ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                                 ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                                    ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                                ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                               ;
;   20.419 ;   2.262  ; RR ; IC   ; 1      ; FF_X27_Y71_N56             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_acc_data[33]~DUPLICATE|clk                                                                                    ;
;   21.014 ;   0.595  ; RR ; CELL ; 1      ; FF_X27_Y71_N56             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[33]~DUPLICATE ;
;   22.537 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                                   ;
; 22.467   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                         ;
; 22.467   ; 0.000    ;    ; uTsu ; 1      ; FF_X27_Y71_N56             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[33]~DUPLICATE ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Recovery slack is 2.789 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                           ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                           ;
; Data Arrival Time  ; 19.678                                                                                                                                                                           ;
; Data Required Time ; 22.467                                                                                                                                                                           ;
; Slack              ; 2.789                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.635 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.506  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.833       ; 57         ; 0.000  ; 2.813  ;
;    Cell                ;        ; 5     ; 4.353       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.781       ; 84         ; 3.781  ; 3.781  ;
;    Cell                ;        ; 2     ; 0.725       ; 16         ; 0.000  ; 0.725  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.935       ; 56         ; 0.000  ; 2.262  ;
;    Cell                ;        ; 5     ; 3.916       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                 ;
; 15.172   ; 8.172    ;    ;      ;        ;                            ; clock path                                                                                                                                                                       ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                   ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                        ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                          ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                            ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                             ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                             ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                        ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                           ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                       ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                      ;
;   14.493 ;   2.813  ; RR ; IC   ; 1      ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                 ;
;   15.172 ;   0.679  ; RR ; CELL ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                      ;
; 19.678   ; 4.506    ;    ;      ;        ;                            ; data path                                                                                                                                                                        ;
;   15.172 ;   0.000  ;    ; uTco ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                      ;
;   15.172 ;   0.000  ; FF ; CELL ; 395    ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                   ;
;   18.953 ;   3.781  ; FF ; IC   ; 1      ; FF_X27_Y71_N44             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_xfer_state_m1|clrn                                                                                   ;
;   19.678 ;   0.725  ; FF ; CELL ; 1      ; FF_X27_Y71_N44             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                  ;
; 22.537   ; 7.537    ;    ;      ;        ;                            ; clock path                                                                                                                                                                       ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                   ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                        ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                          ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                            ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                             ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                             ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                        ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                           ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                       ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                      ;
;   20.419 ;   2.262  ; RR ; IC   ; 1      ; FF_X27_Y71_N44             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_xfer_state_m1|clk                                                                                    ;
;   21.014 ;   0.595  ; RR ; CELL ; 1      ; FF_X27_Y71_N44             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ;
;   22.537 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                          ;
; 22.467   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                ;
; 22.467   ; 0.000    ;    ; uTsu ; 1      ; FF_X27_Y71_N44             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m1 ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Recovery slack is 2.795 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[33] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                          ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                          ;
; Data Arrival Time  ; 19.678                                                                                                                                                                          ;
; Data Required Time ; 22.473                                                                                                                                                                          ;
; Slack              ; 2.795                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.629 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.506  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.833       ; 57         ; 0.000  ; 2.813  ;
;    Cell                ;        ; 5     ; 4.353       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.781       ; 84         ; 3.781  ; 3.781  ;
;    Cell                ;        ; 2     ; 0.725       ; 16         ; 0.000  ; 0.725  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.935       ; 56         ; 0.000  ; 2.262  ;
;    Cell                ;        ; 5     ; 3.922       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                         ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                ;
; 15.172   ; 8.172    ;    ;      ;        ;                            ; clock path                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                  ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                       ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                               ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                               ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                         ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                           ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                            ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                            ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                       ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                          ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                      ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                     ;
;   14.493 ;   2.813  ; RR ; IC   ; 1      ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                ;
;   15.172 ;   0.679  ; RR ; CELL ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                     ;
; 19.678   ; 4.506    ;    ;      ;        ;                            ; data path                                                                                                                                                                       ;
;   15.172 ;   0.000  ;    ; uTco ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                     ;
;   15.172 ;   0.000  ; FF ; CELL ; 395    ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                  ;
;   18.953 ;   3.781  ; FF ; IC   ; 1      ; FF_X27_Y71_N55             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_acc_data[33]|clrn                                                                                   ;
;   19.678 ;   0.725  ; FF ; CELL ; 1      ; FF_X27_Y71_N55             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[33] ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                      ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                         ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                 ;
; 22.543   ; 7.543    ;    ;      ;        ;                            ; clock path                                                                                                                                                                      ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                  ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                       ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                               ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                               ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                         ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                           ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                            ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                            ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                       ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                          ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                      ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                     ;
;   20.419 ;   2.262  ; RR ; IC   ; 1      ; FF_X27_Y71_N55             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_acc_data[33]|clk                                                                                    ;
;   21.020 ;   0.601  ; RR ; CELL ; 1      ; FF_X27_Y71_N55             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[33] ;
;   22.543 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                         ;
; 22.473   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                               ;
; 22.473   ; 0.000    ;    ; uTsu ; 1      ; FF_X27_Y71_N55             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_acc_data[33] ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Recovery slack is 2.795 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                    ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_toggle ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                         ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                         ;
; Data Arrival Time  ; 19.678                                                                                                                                                                         ;
; Data Required Time ; 22.473                                                                                                                                                                         ;
; Slack              ; 2.795                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.629 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.506  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.833       ; 57         ; 0.000  ; 2.813  ;
;    Cell                ;        ; 5     ; 4.353       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.781       ; 84         ; 3.781  ; 3.781  ;
;    Cell                ;        ; 2     ; 0.725       ; 16         ; 0.000  ; 0.725  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.935       ; 56         ; 0.000  ; 2.262  ;
;    Cell                ;        ; 5     ; 3.922       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                      ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                               ;
; 15.172   ; 8.172    ;    ;      ;        ;                            ; clock path                                                                                                                                                                     ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                 ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                      ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                              ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                              ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                        ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                          ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                           ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                           ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                      ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                         ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                     ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                    ;
;   14.493 ;   2.813  ; RR ; IC   ; 1      ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                               ;
;   15.172 ;   0.679  ; RR ; CELL ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                    ;
; 19.678   ; 4.506    ;    ;      ;        ;                            ; data path                                                                                                                                                                      ;
;   15.172 ;   0.000  ;    ; uTco ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                    ;
;   15.172 ;   0.000  ; FF ; CELL ; 395    ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                 ;
;   18.953 ;   3.781  ; FF ; IC   ; 1      ; FF_X27_Y71_N43             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_xfer_toggle|clrn                                                                                   ;
;   19.678 ;   0.725  ; FF ; CELL ; 1      ; FF_X27_Y71_N43             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_toggle ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                     ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                ;
; 22.543   ; 7.543    ;    ;      ;        ;                            ; clock path                                                                                                                                                                     ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                 ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                      ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                              ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                              ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                        ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                          ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                           ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                           ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                      ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                         ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                     ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                    ;
;   20.419 ;   2.262  ; RR ; IC   ; 1      ; FF_X27_Y71_N43             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_xfer_toggle|clk                                                                                    ;
;   21.020 ;   0.601  ; RR ; CELL ; 1      ; FF_X27_Y71_N43             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_toggle ;
;   22.543 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                        ;
; 22.473   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                              ;
; 22.473   ; 0.000    ;    ; uTsu ; 1      ; FF_X27_Y71_N43             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_toggle ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Recovery slack is 2.796 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2 ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                           ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                           ;
; Data Arrival Time  ; 19.678                                                                                                                                                                           ;
; Data Required Time ; 22.474                                                                                                                                                                           ;
; Slack              ; 2.796                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.628 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.506  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.833       ; 57         ; 0.000  ; 2.813  ;
;    Cell                ;        ; 5     ; 4.353       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.781       ; 84         ; 3.781  ; 3.781  ;
;    Cell                ;        ; 2     ; 0.725       ; 16         ; 0.000  ; 0.725  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.935       ; 56         ; 0.000  ; 2.262  ;
;    Cell                ;        ; 5     ; 3.923       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                 ;
; 15.172   ; 8.172    ;    ;      ;        ;                            ; clock path                                                                                                                                                                       ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                   ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                        ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                          ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                            ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                             ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                             ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                        ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                           ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                       ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                      ;
;   14.493 ;   2.813  ; RR ; IC   ; 1      ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                 ;
;   15.172 ;   0.679  ; RR ; CELL ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                      ;
; 19.678   ; 4.506    ;    ;      ;        ;                            ; data path                                                                                                                                                                        ;
;   15.172 ;   0.000  ;    ; uTco ; 1      ; FF_X39_Y56_N11             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                      ;
;   15.172 ;   0.000  ; FF ; CELL ; 395    ; FF_X39_Y56_N11             ; i_system_bd|axi_ad9361|i_rx|i_up_adc_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                   ;
;   18.953 ;   3.781  ; FF ; IC   ; 1      ; FF_X27_Y71_N53             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_xfer_state_m2|clrn                                                                                   ;
;   19.678 ;   0.725  ; FF ; CELL ; 1      ; FF_X27_Y71_N53             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2 ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                  ;
; 22.544   ; 7.544    ;    ;      ;        ;                            ; clock path                                                                                                                                                                       ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                   ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                        ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                          ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                            ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                             ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                             ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                        ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                           ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                       ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                      ;
;   20.419 ;   2.262  ; RR ; IC   ; 1      ; FF_X27_Y71_N53             ; i_system_bd|axi_ad9361|i_rx|i_rx_channel_1|i_up_adc_channel|i_xfer_status|d_xfer_state_m2|clk                                                                                    ;
;   21.021 ;   0.602  ; RR ; CELL ; 1      ; FF_X27_Y71_N53             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2 ;
;   22.544 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                          ;
; 22.474   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                ;
; 22.474   ; 0.000    ;    ; uTsu ; 1      ; FF_X27_Y71_N53             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_rx:i_rx|axi_ad9361_rx_channel:i_rx_channel_1|up_adc_channel:i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_state_m2 ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Recovery slack is 2.797 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                      ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                       ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[18] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                       ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                       ;
; Data Arrival Time  ; 19.639                                                                                                                                       ;
; Data Required Time ; 22.436                                                                                                                                       ;
; Slack              ; 2.797                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.559 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.574  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.740       ; 57         ; 0.000  ; 2.720  ;
;    Cell                ;        ; 5     ; 4.339       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.889       ; 85         ; 3.889  ; 3.889  ;
;    Cell                ;        ; 2     ; 0.685       ; 15         ; 0.000  ; 0.685  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.928       ; 56         ; 0.000  ; 2.255  ;
;    Cell                ;        ; 5     ; 3.892       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                    ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                      ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                             ;
; 15.065   ; 8.065    ;    ;      ;        ;                            ; clock path                                                                                                                                   ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                               ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                    ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                            ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                            ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                      ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                        ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                         ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                         ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                    ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                       ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                   ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                  ;
;   14.400 ;   2.720  ; RR ; IC   ; 1      ; FF_X17_Y42_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_core_rst_reg|rst|clk                                                                           ;
;   15.065 ;   0.665  ; RR ; CELL ; 1      ; FF_X17_Y42_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                       ;
; 19.639   ; 4.574    ;    ;      ;        ;                            ; data path                                                                                                                                    ;
;   15.065 ;   0.000  ;    ; uTco ; 1      ; FF_X17_Y42_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                       ;
;   15.065 ;   0.000  ; FF ; CELL ; 44     ; FF_X17_Y42_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_core_rst_reg|rst|q                                                                             ;
;   18.954 ;   3.889  ; FF ; IC   ; 1      ; FF_X19_Y64_N41             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[18]|clrn                                                           ;
;   19.639 ;   0.685  ; FR ; CELL ; 1      ; FF_X19_Y64_N41             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[18] ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                      ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                              ;
; 22.506   ; 7.506    ;    ;      ;        ;                            ; clock path                                                                                                                                   ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                               ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                    ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                            ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                            ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                      ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                        ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                         ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                         ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                    ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                       ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                   ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                  ;
;   20.412 ;   2.255  ; RR ; IC   ; 1      ; FF_X19_Y64_N41             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[18]|clk                                                            ;
;   20.983 ;   0.571  ; RR ; CELL ; 1      ; FF_X19_Y64_N41             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[18] ;
;   22.506 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                      ;
; 22.436   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                            ;
; 22.436   ; 0.000    ;    ; uTsu ; 1      ; FF_X19_Y64_N41             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[18] ;
+----------+----------+----+------+--------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Recovery slack is 2.829 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[83] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Data Arrival Time  ; 19.608                                                                                                                                                                              ;
; Data Required Time ; 22.437                                                                                                                                                                              ;
; Slack              ; 2.829                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.537 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.564  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.745       ; 57         ; 0.000  ; 2.725  ;
;    Cell                ;        ; 5     ; 4.313       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.846       ; 84         ; 3.846  ; 3.846  ;
;    Cell                ;        ; 2     ; 0.718       ; 16         ; 0.000  ; 0.718  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.931       ; 56         ; 0.000  ; 2.258  ;
;    Cell                ;        ; 5     ; 3.890       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                    ;
; 15.044   ; 8.044    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   14.405 ;   2.725  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                    ;
;   15.044 ;   0.639  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; 19.608   ; 4.564    ;    ;      ;        ;                            ; data path                                                                                                                                                                           ;
;   15.044 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
;   15.044 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                      ;
;   18.890 ;   3.846  ; FF ; IC   ; 1      ; FF_X23_Y65_N16             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[83]|clrn                                                                                  ;
;   19.608 ;   0.718  ; FF ; CELL ; 1      ; FF_X23_Y65_N16             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[83] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                     ;
; 22.507   ; 7.507    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   20.415 ;   2.258  ; RR ; IC   ; 1      ; FF_X23_Y65_N16             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[83]|clk                                                                                   ;
;   20.984 ;   0.569  ; RR ; CELL ; 1      ; FF_X23_Y65_N16             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[83] ;
;   22.507 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                             ;
; 22.437   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                   ;
; 22.437   ; 0.000    ;    ; uTsu ; 1      ; FF_X23_Y65_N16             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[83] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Recovery slack is 2.829 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[84] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Data Arrival Time  ; 19.608                                                                                                                                                                              ;
; Data Required Time ; 22.437                                                                                                                                                                              ;
; Slack              ; 2.829                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.537 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.564  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.745       ; 57         ; 0.000  ; 2.725  ;
;    Cell                ;        ; 5     ; 4.313       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.846       ; 84         ; 3.846  ; 3.846  ;
;    Cell                ;        ; 2     ; 0.718       ; 16         ; 0.000  ; 0.718  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.931       ; 56         ; 0.000  ; 2.258  ;
;    Cell                ;        ; 5     ; 3.890       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                    ;
; 15.044   ; 8.044    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   14.405 ;   2.725  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                    ;
;   15.044 ;   0.639  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; 19.608   ; 4.564    ;    ;      ;        ;                            ; data path                                                                                                                                                                           ;
;   15.044 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
;   15.044 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                      ;
;   18.890 ;   3.846  ; FF ; IC   ; 1      ; FF_X23_Y65_N4              ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[84]|clrn                                                                                  ;
;   19.608 ;   0.718  ; FF ; CELL ; 1      ; FF_X23_Y65_N4              ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[84] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                     ;
; 22.507   ; 7.507    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   20.415 ;   2.258  ; RR ; IC   ; 1      ; FF_X23_Y65_N4              ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[84]|clk                                                                                   ;
;   20.984 ;   0.569  ; RR ; CELL ; 1      ; FF_X23_Y65_N4              ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[84] ;
;   22.507 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                             ;
; 22.437   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                   ;
; 22.437   ; 0.000    ;    ; uTsu ; 1      ; FF_X23_Y65_N4              ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[84] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Recovery slack is 2.830 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[80] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Data Arrival Time  ; 19.608                                                                                                                                                                              ;
; Data Required Time ; 22.438                                                                                                                                                                              ;
; Slack              ; 2.830                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.536 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.564  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.745       ; 57         ; 0.000  ; 2.725  ;
;    Cell                ;        ; 5     ; 4.313       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.846       ; 84         ; 3.846  ; 3.846  ;
;    Cell                ;        ; 2     ; 0.718       ; 16         ; 0.000  ; 0.718  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.931       ; 56         ; 0.000  ; 2.258  ;
;    Cell                ;        ; 5     ; 3.891       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                    ;
; 15.044   ; 8.044    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   14.405 ;   2.725  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                    ;
;   15.044 ;   0.639  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; 19.608   ; 4.564    ;    ;      ;        ;                            ; data path                                                                                                                                                                           ;
;   15.044 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
;   15.044 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                      ;
;   18.890 ;   3.846  ; FF ; IC   ; 1      ; FF_X23_Y65_N44             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[80]|clrn                                                                                  ;
;   19.608 ;   0.718  ; FF ; CELL ; 1      ; FF_X23_Y65_N44             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[80] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                     ;
; 22.508   ; 7.508    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   20.415 ;   2.258  ; RR ; IC   ; 1      ; FF_X23_Y65_N44             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[80]|clk                                                                                   ;
;   20.985 ;   0.570  ; RR ; CELL ; 1      ; FF_X23_Y65_N44             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[80] ;
;   22.508 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                             ;
; 22.438   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                   ;
; 22.438   ; 0.000    ;    ; uTsu ; 1      ; FF_X23_Y65_N44             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[80] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Recovery slack is 2.834 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                          ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[126] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                               ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                               ;
; Data Arrival Time  ; 19.608                                                                                                                                                                               ;
; Data Required Time ; 22.442                                                                                                                                                                               ;
; Slack              ; 2.834                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.532 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.564  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.745       ; 57         ; 0.000  ; 2.725  ;
;    Cell                ;        ; 5     ; 4.313       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.846       ; 84         ; 3.846  ; 3.846  ;
;    Cell                ;        ; 2     ; 0.718       ; 16         ; 0.000  ; 0.718  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.931       ; 56         ; 0.000  ; 2.258  ;
;    Cell                ;        ; 5     ; 3.895       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                     ;
; 15.044   ; 8.044    ;    ;      ;        ;                            ; clock path                                                                                                                                                                           ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                       ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                            ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                    ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                    ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                              ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                                ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                 ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                 ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                            ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                               ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                           ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                          ;
;   14.405 ;   2.725  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                     ;
;   15.044 ;   0.639  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                          ;
; 19.608   ; 4.564    ;    ;      ;        ;                            ; data path                                                                                                                                                                            ;
;   15.044 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                          ;
;   15.044 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                       ;
;   18.890 ;   3.846  ; FF ; IC   ; 1      ; FF_X23_Y65_N43             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[126]|clrn                                                                                  ;
;   19.608 ;   0.718  ; FF ; CELL ; 1      ; FF_X23_Y65_N43             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[126] ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                      ;
; 22.512   ; 7.512    ;    ;      ;        ;                            ; clock path                                                                                                                                                                           ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                       ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                            ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                    ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                    ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                              ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                                ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                 ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                 ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                            ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                               ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                           ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                          ;
;   20.415 ;   2.258  ; RR ; IC   ; 1      ; FF_X23_Y65_N43             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[126]|clk                                                                                   ;
;   20.989 ;   0.574  ; RR ; CELL ; 1      ; FF_X23_Y65_N43             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[126] ;
;   22.512 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                              ;
; 22.442   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                    ;
; 22.442   ; 0.000    ;    ; uTsu ; 1      ; FF_X23_Y65_N43             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[126] ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Recovery slack is 2.834 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[79] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Data Arrival Time  ; 19.608                                                                                                                                                                              ;
; Data Required Time ; 22.442                                                                                                                                                                              ;
; Slack              ; 2.834                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.532 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.564  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.745       ; 57         ; 0.000  ; 2.725  ;
;    Cell                ;        ; 5     ; 4.313       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.846       ; 84         ; 3.846  ; 3.846  ;
;    Cell                ;        ; 2     ; 0.718       ; 16         ; 0.000  ; 0.718  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.931       ; 56         ; 0.000  ; 2.258  ;
;    Cell                ;        ; 5     ; 3.895       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                    ;
; 15.044   ; 8.044    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   14.405 ;   2.725  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                    ;
;   15.044 ;   0.639  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; 19.608   ; 4.564    ;    ;      ;        ;                            ; data path                                                                                                                                                                           ;
;   15.044 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
;   15.044 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                      ;
;   18.890 ;   3.846  ; FF ; IC   ; 1      ; FF_X23_Y65_N1              ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[79]|clrn                                                                                  ;
;   19.608 ;   0.718  ; FF ; CELL ; 1      ; FF_X23_Y65_N1              ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[79] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                     ;
; 22.512   ; 7.512    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   20.415 ;   2.258  ; RR ; IC   ; 1      ; FF_X23_Y65_N1              ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[79]|clk                                                                                   ;
;   20.989 ;   0.574  ; RR ; CELL ; 1      ; FF_X23_Y65_N1              ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[79] ;
;   22.512 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                             ;
; 22.442   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                   ;
; 22.442   ; 0.000    ;    ; uTsu ; 1      ; FF_X23_Y65_N1              ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[79] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Recovery slack is 2.834 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[82] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Data Arrival Time  ; 19.608                                                                                                                                                                              ;
; Data Required Time ; 22.442                                                                                                                                                                              ;
; Slack              ; 2.834                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.532 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.564  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.745       ; 57         ; 0.000  ; 2.725  ;
;    Cell                ;        ; 5     ; 4.313       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.846       ; 84         ; 3.846  ; 3.846  ;
;    Cell                ;        ; 2     ; 0.718       ; 16         ; 0.000  ; 0.718  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.931       ; 56         ; 0.000  ; 2.258  ;
;    Cell                ;        ; 5     ; 3.895       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                    ;
; 15.044   ; 8.044    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   14.405 ;   2.725  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                    ;
;   15.044 ;   0.639  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; 19.608   ; 4.564    ;    ;      ;        ;                            ; data path                                                                                                                                                                           ;
;   15.044 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
;   15.044 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                      ;
;   18.890 ;   3.846  ; FF ; IC   ; 1      ; FF_X23_Y65_N13             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[82]|clrn                                                                                  ;
;   19.608 ;   0.718  ; FF ; CELL ; 1      ; FF_X23_Y65_N13             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[82] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                     ;
; 22.512   ; 7.512    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   20.415 ;   2.258  ; RR ; IC   ; 1      ; FF_X23_Y65_N13             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[82]|clk                                                                                   ;
;   20.989 ;   0.574  ; RR ; CELL ; 1      ; FF_X23_Y65_N13             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[82] ;
;   22.512 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                             ;
; 22.442   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                   ;
; 22.442   ; 0.000    ;    ; uTsu ; 1      ; FF_X23_Y65_N13             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[82] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Recovery slack is 2.834 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[90] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Data Arrival Time  ; 19.608                                                                                                                                                                              ;
; Data Required Time ; 22.442                                                                                                                                                                              ;
; Slack              ; 2.834                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.532 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.564  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.745       ; 57         ; 0.000  ; 2.725  ;
;    Cell                ;        ; 5     ; 4.313       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.846       ; 84         ; 3.846  ; 3.846  ;
;    Cell                ;        ; 2     ; 0.718       ; 16         ; 0.000  ; 0.718  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.931       ; 56         ; 0.000  ; 2.258  ;
;    Cell                ;        ; 5     ; 3.895       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                    ;
; 15.044   ; 8.044    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   14.405 ;   2.725  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                    ;
;   15.044 ;   0.639  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; 19.608   ; 4.564    ;    ;      ;        ;                            ; data path                                                                                                                                                                           ;
;   15.044 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
;   15.044 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                      ;
;   18.890 ;   3.846  ; FF ; IC   ; 1      ; FF_X23_Y65_N31             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[90]|clrn                                                                                  ;
;   19.608 ;   0.718  ; FF ; CELL ; 1      ; FF_X23_Y65_N31             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[90] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                     ;
; 22.512   ; 7.512    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   20.415 ;   2.258  ; RR ; IC   ; 1      ; FF_X23_Y65_N31             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[90]|clk                                                                                   ;
;   20.989 ;   0.574  ; RR ; CELL ; 1      ; FF_X23_Y65_N31             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[90] ;
;   22.512 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                             ;
; 22.442   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                   ;
; 22.442   ; 0.000    ;    ; uTsu ; 1      ; FF_X23_Y65_N31             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[90] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Recovery slack is 2.836 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                          ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[125] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                               ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                               ;
; Data Arrival Time  ; 19.608                                                                                                                                                                               ;
; Data Required Time ; 22.444                                                                                                                                                                               ;
; Slack              ; 2.836                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.530 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.564  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.745       ; 57         ; 0.000  ; 2.725  ;
;    Cell                ;        ; 5     ; 4.313       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.846       ; 84         ; 3.846  ; 3.846  ;
;    Cell                ;        ; 2     ; 0.718       ; 16         ; 0.000  ; 0.718  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.931       ; 56         ; 0.000  ; 2.258  ;
;    Cell                ;        ; 5     ; 3.897       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                     ;
; 15.044   ; 8.044    ;    ;      ;        ;                            ; clock path                                                                                                                                                                           ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                       ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                            ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                    ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                    ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                              ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                                ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                 ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                 ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                            ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                               ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                           ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                          ;
;   14.405 ;   2.725  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                     ;
;   15.044 ;   0.639  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                          ;
; 19.608   ; 4.564    ;    ;      ;        ;                            ; data path                                                                                                                                                                            ;
;   15.044 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                          ;
;   15.044 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                       ;
;   18.890 ;   3.846  ; FF ; IC   ; 1      ; FF_X23_Y65_N35             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[125]|clrn                                                                                  ;
;   19.608 ;   0.718  ; FF ; CELL ; 1      ; FF_X23_Y65_N35             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[125] ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                      ;
; 22.514   ; 7.514    ;    ;      ;        ;                            ; clock path                                                                                                                                                                           ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                       ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                            ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                    ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                    ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                              ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                                ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                 ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                 ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                            ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                               ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                           ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                          ;
;   20.415 ;   2.258  ; RR ; IC   ; 1      ; FF_X23_Y65_N35             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[125]|clk                                                                                   ;
;   20.991 ;   0.576  ; RR ; CELL ; 1      ; FF_X23_Y65_N35             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[125] ;
;   22.514 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                              ;
; 22.444   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                    ;
; 22.444   ; 0.000    ;    ; uTsu ; 1      ; FF_X23_Y65_N35             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[125] ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Recovery slack is 2.836 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                          ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[128] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                               ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                               ;
; Data Arrival Time  ; 19.608                                                                                                                                                                               ;
; Data Required Time ; 22.444                                                                                                                                                                               ;
; Slack              ; 2.836                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.530 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.564  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.745       ; 57         ; 0.000  ; 2.725  ;
;    Cell                ;        ; 5     ; 4.313       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.846       ; 84         ; 3.846  ; 3.846  ;
;    Cell                ;        ; 2     ; 0.718       ; 16         ; 0.000  ; 0.718  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.931       ; 56         ; 0.000  ; 2.258  ;
;    Cell                ;        ; 5     ; 3.897       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                     ;
; 15.044   ; 8.044    ;    ;      ;        ;                            ; clock path                                                                                                                                                                           ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                       ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                            ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                    ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                    ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                              ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                                ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                 ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                 ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                            ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                               ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                           ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                          ;
;   14.405 ;   2.725  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                     ;
;   15.044 ;   0.639  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                          ;
; 19.608   ; 4.564    ;    ;      ;        ;                            ; data path                                                                                                                                                                            ;
;   15.044 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                          ;
;   15.044 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                       ;
;   18.890 ;   3.846  ; FF ; IC   ; 1      ; FF_X23_Y65_N17             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[128]|clrn                                                                                  ;
;   19.608 ;   0.718  ; FF ; CELL ; 1      ; FF_X23_Y65_N17             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[128] ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                      ;
; 22.514   ; 7.514    ;    ;      ;        ;                            ; clock path                                                                                                                                                                           ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                       ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                            ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                    ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                    ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                              ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                                ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                 ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                 ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                            ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                               ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                           ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                          ;
;   20.415 ;   2.258  ; RR ; IC   ; 1      ; FF_X23_Y65_N17             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[128]|clk                                                                                   ;
;   20.991 ;   0.576  ; RR ; CELL ; 1      ; FF_X23_Y65_N17             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[128] ;
;   22.514 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                              ;
; 22.444   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                    ;
; 22.444   ; 0.000    ;    ; uTsu ; 1      ; FF_X23_Y65_N17             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[128] ;
+----------+----------+----+------+--------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Recovery slack is 2.836 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[87] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Data Arrival Time  ; 19.608                                                                                                                                                                              ;
; Data Required Time ; 22.444                                                                                                                                                                              ;
; Slack              ; 2.836                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 8.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.530 ;       ;             ;            ;        ;        ;
; Data Delay             ; 4.564  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 5.745       ; 57         ; 0.000  ; 2.725  ;
;    Cell                ;        ; 5     ; 4.313       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;        ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.846       ; 84         ; 3.846  ; 3.846  ;
;    Cell                ;        ; 2     ; 0.718       ; 16         ; 0.000  ; 0.718  ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 6     ; 4.931       ; 56         ; 0.000  ; 2.258  ;
;    Cell                ;        ; 5     ; 3.897       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;        ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                    ;
; 15.044   ; 8.044    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   14.405 ;   2.725  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                    ;
;   15.044 ;   0.639  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; 19.608   ; 4.564    ;    ;      ;        ;                            ; data path                                                                                                                                                                           ;
;   15.044 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
;   15.044 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                      ;
;   18.890 ;   3.846  ; FF ; IC   ; 1      ; FF_X23_Y65_N47             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[87]|clrn                                                                                  ;
;   19.608 ;   0.718  ; FF ; CELL ; 1      ; FF_X23_Y65_N47             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[87] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.000   ; 15.000   ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                     ;
; 22.514   ; 7.514    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   15.000 ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   15.000 ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   15.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   16.027 ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   17.520 ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   17.870 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   17.870 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   15.033 ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   15.033 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   16.652 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   17.832 ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   18.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   20.415 ;   2.258  ; RR ; IC   ; 1      ; FF_X23_Y65_N47             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_3|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[87]|clk                                                                                   ;
;   20.991 ;   0.576  ; RR ; CELL ; 1      ; FF_X23_Y65_N47             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[87] ;
;   22.514 ;   1.523  ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                             ;
; 22.444   ; -0.070   ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                   ;
; 22.444   ; 0.000    ;    ; uTsu ; 1      ; FF_X23_Y65_N47             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_3|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[87] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Recovery slack is 2.839 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.839                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.311 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y64_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Recovery slack is 2.839 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.839                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.311 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y64_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 removal paths (0 violated).  Worst case slack is 0.593 

Tcl Command:
    report_timing -append -removal -file timing_impl.log -npaths 20 -detail full_path

Options:
    -removal 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                                                                                                                        ; Latch Clock                                                                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.593 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.139      ; 0.732      ;
; 0.593 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.139      ; 0.732      ;
; 0.593 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.139      ; 0.732      ;
; 0.593 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.139      ; 0.732      ;
; 0.595 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.137      ; 0.732      ;
; 0.595 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.137      ; 0.732      ;
; 0.595 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.137      ; 0.732      ;
; 0.595 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.137      ; 0.732      ;
; 0.599 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.013      ; 0.612      ;
; 0.599 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.013      ; 0.612      ;
; 0.599 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.013      ; 0.612      ;
; 0.599 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.013      ; 0.612      ;
; 0.601 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.011      ; 0.612      ;
; 0.601 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.011      ; 0.612      ;
; 0.601 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.011      ; 0.612      ;
; 0.601 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.011      ; 0.612      ;
; 0.722 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle                                                                                                                                                                                                                        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 0.000        ; 0.627      ; 1.349      ;
; 0.722 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m2                                                                                                                                                                                                                     ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 0.000        ; 0.627      ; 1.349      ;
; 0.726 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[21]                                                                                                                                                                                                                 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 0.000        ; 0.623      ; 1.349      ;
; 0.728 ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[23]                                                                                                                                                                                                                 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ; 0.000        ; 0.621      ; 1.349      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Removal slack is 0.593 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.593                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y45_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Removal slack is 0.593 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.593                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y45_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Removal slack is 0.593 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.593                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y45_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Removal slack is 0.593 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.593                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y44_N69     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y44_N69     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y44_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y44_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y44_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y44_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y44_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Removal slack is 0.595 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.595                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.137 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y43_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Removal slack is 0.595 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.595                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.137 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y42_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y42_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Removal slack is 0.595 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.595                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.137 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y43_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Removal slack is 0.595 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.595                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.137 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y43_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Removal slack is 0.599 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.599                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y51_N69     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y51_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Removal slack is 0.599 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.599                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y52_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Removal slack is 0.599 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.599                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y52_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Removal slack is 0.599 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.599                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y52_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Removal slack is 0.601 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.601                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y49_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y49_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Removal slack is 0.601 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.601                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Removal slack is 0.601 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.601                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Removal slack is 0.601 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.601                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Removal slack is 0.722 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                  ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                       ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                       ;
; Data Arrival Time  ; 14.276                                                                                                                                                                       ;
; Data Required Time ; 13.554                                                                                                                                                                       ;
; Slack              ; 0.722                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.627 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.349 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.893       ; 56         ; 0.000  ; 2.220  ;
;    Cell                ;       ; 5     ; 3.871       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.693       ; 51         ; 0.693  ; 0.693  ;
;    Cell                ;       ; 2     ; 0.656       ; 49         ; 0.000  ; 0.656  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.746       ; 57         ; 0.000  ; 2.726  ;
;    Cell                ;       ; 5     ; 4.345       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;       ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+----------+----------+----+------+--------+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                      ;
+----------+----------+----+------+--------+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                             ;
; 12.927   ; 5.927    ;    ;      ;        ;                            ; clock path                                                                                                                                                                   ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                               ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                    ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                            ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                            ;
;   9.520  ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                      ;
;   9.870  ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                        ;
;   9.870  ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                         ;
;   7.033  ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                         ;
;   7.033  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                    ;
;   8.652  ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                       ;
;   9.832  ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                   ;
;   10.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                  ;
;   12.377 ;   2.220  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                             ;
;   12.927 ;   0.550  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                  ;
; 14.276   ; 1.349    ;    ;      ;        ;                            ; data path                                                                                                                                                                    ;
;   12.927 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                  ;
;   12.927 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                               ;
;   13.620 ;   0.693  ; FF ; IC   ; 1      ; FF_X24_Y51_N53             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_up_dac_channel|i_xfer_cntrl|d_xfer_toggle|clrn                                                                                  ;
;   14.276 ;   0.656  ; FF ; CELL ; 1      ; FF_X24_Y51_N53             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle ;
+----------+----------+----+------+--------+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                      ;
+----------+----------+----+------+--------+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; latch edge time                                                                                                                                                              ;
; 13.554   ; 6.554    ;    ;      ;        ;                            ; clock path                                                                                                                                                                   ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                               ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                    ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                            ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                            ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                      ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                        ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                         ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                         ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                    ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                       ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                   ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                  ;
;   14.406 ;   2.726  ; RR ; IC   ; 1      ; FF_X24_Y51_N53             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_up_dac_channel|i_xfer_cntrl|d_xfer_toggle|clk                                                                                   ;
;   15.077 ;   0.671  ; RR ; CELL ; 1      ; FF_X24_Y51_N53             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle ;
;   13.554 ;   -1.523 ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                      ;
; 13.554   ; 0.000    ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                            ;
; 13.554   ; 0.000    ;    ; uTh  ; 1      ; FF_X24_Y51_N53             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle ;
+----------+----------+----+------+--------+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Removal slack is 0.722 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m2 ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                          ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                          ;
; Data Arrival Time  ; 14.276                                                                                                                                                                          ;
; Data Required Time ; 13.554                                                                                                                                                                          ;
; Slack              ; 0.722                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.627 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.349 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.893       ; 56         ; 0.000  ; 2.220  ;
;    Cell                ;       ; 5     ; 3.871       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.693       ; 51         ; 0.693  ; 0.693  ;
;    Cell                ;       ; 2     ; 0.656       ; 49         ; 0.000  ; 0.656  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.746       ; 57         ; 0.000  ; 2.726  ;
;    Cell                ;       ; 5     ; 4.345       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;       ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                         ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                ;
; 12.927   ; 5.927    ;    ;      ;        ;                            ; clock path                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                  ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                       ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                               ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                               ;
;   9.520  ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                         ;
;   9.870  ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                           ;
;   9.870  ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                            ;
;   7.033  ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                            ;
;   7.033  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                       ;
;   8.652  ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                          ;
;   9.832  ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                      ;
;   10.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                     ;
;   12.377 ;   2.220  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                ;
;   12.927 ;   0.550  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                     ;
; 14.276   ; 1.349    ;    ;      ;        ;                            ; data path                                                                                                                                                                       ;
;   12.927 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                     ;
;   12.927 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                  ;
;   13.620 ;   0.693  ; FF ; IC   ; 1      ; FF_X24_Y51_N47             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_up_dac_channel|i_xfer_cntrl|d_xfer_toggle_m2|clrn                                                                                  ;
;   14.276 ;   0.656  ; FF ; CELL ; 1      ; FF_X24_Y51_N47             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m2 ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                      ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                         ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                 ;
; 13.554   ; 6.554    ;    ;      ;        ;                            ; clock path                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                  ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                       ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                               ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                               ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                         ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                           ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                            ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                            ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                       ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                          ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                      ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                     ;
;   14.406 ;   2.726  ; RR ; IC   ; 1      ; FF_X24_Y51_N47             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_up_dac_channel|i_xfer_cntrl|d_xfer_toggle_m2|clk                                                                                   ;
;   15.077 ;   0.671  ; RR ; CELL ; 1      ; FF_X24_Y51_N47             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m2 ;
;   13.554 ;   -1.523 ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                         ;
; 13.554   ; 0.000    ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                               ;
; 13.554   ; 0.000    ;    ; uTh  ; 1      ; FF_X24_Y51_N47             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_xfer_toggle_m2 ;
+----------+----------+----+------+--------+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Removal slack is 0.726 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[21] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Data Arrival Time  ; 14.276                                                                                                                                                                              ;
; Data Required Time ; 13.550                                                                                                                                                                              ;
; Slack              ; 0.726                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.623 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.349 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.893       ; 56         ; 0.000  ; 2.220  ;
;    Cell                ;       ; 5     ; 3.871       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.693       ; 51         ; 0.693  ; 0.693  ;
;    Cell                ;       ; 2     ; 0.656       ; 49         ; 0.000  ; 0.656  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.746       ; 57         ; 0.000  ; 2.726  ;
;    Cell                ;       ; 5     ; 4.341       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;       ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                    ;
; 12.927   ; 5.927    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   9.520  ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   9.870  ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   9.870  ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   7.033  ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   7.033  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   8.652  ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   9.832  ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   10.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   12.377 ;   2.220  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                    ;
;   12.927 ;   0.550  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; 14.276   ; 1.349    ;    ;      ;        ;                            ; data path                                                                                                                                                                           ;
;   12.927 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
;   12.927 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                      ;
;   13.620 ;   0.693  ; FF ; IC   ; 1      ; FF_X24_Y51_N35             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[21]|clrn                                                                                  ;
;   14.276 ;   0.656  ; FF ; CELL ; 1      ; FF_X24_Y51_N35             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[21] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                     ;
; 13.550   ; 6.550    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   14.406 ;   2.726  ; RR ; IC   ; 1      ; FF_X24_Y51_N35             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[21]|clk                                                                                   ;
;   15.073 ;   0.667  ; RR ; CELL ; 1      ; FF_X24_Y51_N35             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[21] ;
;   13.550 ;   -1.523 ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                             ;
; 13.550   ; 0.000    ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                   ;
; 13.550   ; 0.000    ;    ; uTh  ; 1      ; FF_X24_Y51_N35             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[21] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Removal slack is 0.728 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                             ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; To Node            ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[23] ;
; Launch Clock       ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Latch Clock        ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
; Data Arrival Time  ; 14.276                                                                                                                                                                              ;
; Data Required Time ; 13.548                                                                                                                                                                              ;
; Slack              ; 0.728                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.621 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.349 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.893       ; 56         ; 0.000  ; 2.220  ;
;    Cell                ;       ; 5     ; 3.871       ; 44         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -2.837      ; 0          ; -2.837 ; -2.837 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.693       ; 51         ; 0.693  ; 0.693  ;
;    Cell                ;       ; 2     ; 0.656       ; 49         ; 0.000  ; 0.656  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.746       ; 57         ; 0.000  ; 2.726  ;
;    Cell                ;       ; 5     ; 4.339       ; 43         ; 0.355  ; 1.915  ;
;    PLL Compensation    ;       ; 1     ; -2.014      ; 0          ; -2.014 ; -2.014 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; launch edge time                                                                                                                                                                    ;
; 12.927   ; 5.927    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   9.520  ;   1.493  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   9.870  ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   9.870  ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   7.033  ;   -2.837 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   7.033  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   8.652  ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   9.832  ;   1.180  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   10.157 ;   0.325  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   12.377 ;   2.220  ; RR ; IC   ; 1      ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                    ;
;   12.927 ;   0.550  ; RR ; CELL ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
; 14.276   ; 1.349    ;    ;      ;        ;                            ; data path                                                                                                                                                                           ;
;   12.927 ;   0.000  ;    ; uTco ; 1      ; FF_X27_Y51_N32             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                         ;
;   12.927 ;   0.000  ; FF ; CELL ; 660    ; FF_X27_Y51_N32             ; i_system_bd|axi_ad9361|i_tx|i_up_dac_common|i_xfer_cntrl|d_data_cntrl_int[0]|q                                                                                                      ;
;   13.620 ;   0.693  ; FF ; IC   ; 1      ; FF_X24_Y51_N31             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[23]|clrn                                                                                  ;
;   14.276 ;   0.656  ; FF ; CELL ; 1      ; FF_X24_Y51_N31             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[23] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.000    ; 7.000    ;    ;      ;        ;                            ; latch edge time                                                                                                                                                                     ;
; 13.548   ; 6.548    ;    ;      ;        ;                            ; clock path                                                                                                                                                                          ;
;   7.000  ;   0.000  ;    ;      ;        ;                            ; source latency                                                                                                                                                                      ;
;   7.000  ;   0.000  ;    ;      ; 1      ; PIN_H15                    ; rx_clk_in                                                                                                                                                                           ;
;   7.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|i                                                                                                                                                                   ;
;   8.027  ;   1.027  ; RR ; CELL ; 1      ; IOIBUF_X40_Y81_N1          ; rx_clk_in~input|o                                                                                                                                                                   ;
;   9.729  ;   1.702  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkin[1]                                                             ;
;   10.106 ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y80_N0  ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_REFCLK_SELECT|clkout                                                               ;
;   10.106 ;   0.000  ; RR ; IC   ; 11     ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|refclkin                                                                ;
;   8.092  ;   -2.014 ; RR ; COMP ; 3      ; FRACTIONALPLL_X0_Y74_N0    ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~FRACTIONAL_PLL|vcoph[0]                                                                ;
;   8.092  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|vco0ph[0]                                                           ;
;   10.007 ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y73_N1 ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_rx|auto_generated|pll_sclk~PLL_OUTPUT_COUNTER|divclk                                                              ;
;   11.325 ;   1.318  ; RR ; IC   ; 1      ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|inclk                                                                          ;
;   11.680 ;   0.355  ; RR ; CELL ; 8966   ; CLKCTRL_G14                ; i_system_bd|axi_ad9361|i_dev_if|i_axi_ad9361_lvds_if_c5|i_altlvds_tx|auto_generated|coreclk_buf|sd10|outclk                                                                         ;
;   14.406 ;   2.726  ; RR ; IC   ; 1      ; FF_X24_Y51_N31             ; i_system_bd|axi_ad9361|i_tx|i_tx_channel_2|i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[23]|clk                                                                                   ;
;   15.071 ;   0.665  ; RR ; CELL ; 1      ; FF_X24_Y51_N31             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[23] ;
;   13.548 ;   -1.523 ;    ;      ;        ;                            ; clock pessimism removed                                                                                                                                                             ;
; 13.548   ; 0.000    ;    ;      ;        ;                            ; clock uncertainty                                                                                                                                                                   ;
; 13.548   ; 0.000    ;    ; uTh  ; 1      ; FF_X24_Y51_N31             ; system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_tx:i_tx|axi_ad9361_tx_channel:i_tx_channel_2|up_dac_channel:i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[23] ;
+----------+----------+----+------+--------+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


