// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "12/07/2024 14:16:59"

// 
// Device: Altera 5CSEMA6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fractal_generator_top (
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_CLK);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	VGA_CLK;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VA|controller|Add1~37_sumout ;
wire \KEY[3]~input_o ;
wire \VA|controller|Add0~37_sumout ;
wire \VA|controller|Add0~38 ;
wire \VA|controller|Add0~25_sumout ;
wire \VA|controller|Add0~26 ;
wire \VA|controller|Add0~6 ;
wire \VA|controller|Add0~1_sumout ;
wire \VA|controller|Add0~2 ;
wire \VA|controller|Add0~21_sumout ;
wire \VA|controller|Add0~22 ;
wire \VA|controller|Add0~33_sumout ;
wire \VA|controller|xCounter[5]~DUPLICATE_q ;
wire \VA|controller|Add0~34 ;
wire \VA|controller|Add0~29_sumout ;
wire \VA|controller|xCounter[6]~DUPLICATE_q ;
wire \VA|controller|Equal0~1_combout ;
wire \VA|controller|Add0~30 ;
wire \VA|controller|Add0~17_sumout ;
wire \VA|controller|Add0~18 ;
wire \VA|controller|Add0~9_sumout ;
wire \VA|controller|Add0~10 ;
wire \VA|controller|Add0~13_sumout ;
wire \VA|controller|xCounter[9]~DUPLICATE_q ;
wire \VA|controller|Equal0~0_combout ;
wire \VA|controller|Equal0~2_combout ;
wire \VA|controller|Add0~5_sumout ;
wire \VA|controller|xCounter[2]~DUPLICATE_q ;
wire \VA|controller|always1~1_combout ;
wire \VA|controller|Add1~6 ;
wire \VA|controller|Add1~1_sumout ;
wire \VA|controller|always1~0_combout ;
wire \VA|controller|always1~2_combout ;
wire \VA|controller|Add1~38 ;
wire \VA|controller|Add1~33_sumout ;
wire \VA|controller|Add1~34 ;
wire \VA|controller|Add1~29_sumout ;
wire \VA|controller|Add1~30 ;
wire \VA|controller|Add1~25_sumout ;
wire \VA|controller|Add1~26 ;
wire \VA|controller|Add1~21_sumout ;
wire \VA|controller|Add1~22 ;
wire \VA|controller|Add1~17_sumout ;
wire \VA|controller|Add1~18 ;
wire \VA|controller|Add1~13_sumout ;
wire \VA|controller|Add1~14 ;
wire \VA|controller|Add1~9_sumout ;
wire \VA|controller|Add1~10 ;
wire \VA|controller|Add1~5_sumout ;
wire \VA|controller|yCounter[7]~DUPLICATE_q ;
wire \VA|controller|yCounter[6]~DUPLICATE_q ;
wire \VA|controller|yCounter[5]~DUPLICATE_q ;
wire \VA|controller|yCounter[2]~DUPLICATE_q ;
wire \VA|controller|xCounter[7]~DUPLICATE_q ;
wire \VA|controller|controller_translator|Add1~18 ;
wire \VA|controller|controller_translator|Add1~19 ;
wire \VA|controller|controller_translator|Add1~22 ;
wire \VA|controller|controller_translator|Add1~23 ;
wire \VA|controller|controller_translator|Add1~26 ;
wire \VA|controller|controller_translator|Add1~27 ;
wire \VA|controller|controller_translator|Add1~30 ;
wire \VA|controller|controller_translator|Add1~31 ;
wire \VA|controller|controller_translator|Add1~34 ;
wire \VA|controller|controller_translator|Add1~35 ;
wire \VA|controller|controller_translator|Add1~38 ;
wire \VA|controller|controller_translator|Add1~39 ;
wire \VA|controller|controller_translator|Add1~42 ;
wire \VA|controller|controller_translator|Add1~43 ;
wire \VA|controller|controller_translator|Add1~10 ;
wire \VA|controller|controller_translator|Add1~11 ;
wire \VA|controller|controller_translator|Add1~2 ;
wire \VA|controller|controller_translator|Add1~3 ;
wire \VA|controller|controller_translator|Add1~5_sumout ;
wire \VA|controller|controller_translator|Add1~6 ;
wire \VA|controller|controller_translator|Add1~7 ;
wire \VA|controller|controller_translator|Add1~13_sumout ;
wire \VA|controller|controller_translator|Add1~9_sumout ;
wire \VA|controller|controller_translator|Add1~1_sumout ;
wire \~GND~combout ;
wire \VA|controller|xCounter[1]~DUPLICATE_q ;
wire \VA|controller|xCounter[4]~DUPLICATE_q ;
wire \VA|controller|controller_translator|Add1~17_sumout ;
wire \VA|controller|controller_translator|Add1~21_sumout ;
wire \VA|controller|controller_translator|Add1~25_sumout ;
wire \VA|controller|controller_translator|Add1~29_sumout ;
wire \VA|controller|controller_translator|Add1~33_sumout ;
wire \VA|controller|controller_translator|Add1~37_sumout ;
wire \VA|controller|controller_translator|Add1~41_sumout ;
wire \VA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a29 ;
wire \VA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \VA|controller|VGA_R[0]~0_combout ;
wire \VA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \VA|controller|on_screen~0_combout ;
wire \VA|controller|on_screen~1_combout ;
wire \VA|controller|LessThan7~0_combout ;
wire \VA|controller|on_screen~2_combout ;
wire \VA|controller|VGA_R[0]~1_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \VA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VA|controller|VGA_G[0]~0_combout ;
wire \VA|controller|VGA_G[0]~1_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \VA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VA|controller|VGA_B[0]~0_combout ;
wire \VA|controller|VGA_B[0]~1_combout ;
wire \VA|controller|VGA_HS1~0_combout ;
wire \VA|controller|VGA_HS1~1_combout ;
wire \VA|controller|VGA_HS1~q ;
wire \VA|controller|VGA_HS~q ;
wire \VA|controller|VGA_VS1~0_combout ;
wire \VA|controller|VGA_VS1~1_combout ;
wire \VA|controller|VGA_VS1~q ;
wire \VA|controller|VGA_VS~q ;
wire \VA|controller|VGA_BLANK1~0_combout ;
wire \VA|controller|VGA_BLANK1~q ;
wire \VA|controller|VGA_BLANK~q ;
wire [3:0] \VA|VideoMemory|auto_generated|address_reg_b ;
wire [9:0] \VA|controller|yCounter ;
wire [9:0] \VA|controller|xCounter ;
wire [3:0] \VA|VideoMemory|auto_generated|out_address_reg_b ;
wire [5:0] \VA|mypll|altpll_component|auto_generated|clk ;
wire [3:0] \VA|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [3:0] \VA|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [3:0] \VA|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;

wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \VA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [1:0] \VA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [7:0] \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \VA|VideoMemory|auto_generated|ram_block1a29  = \VA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \VA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5  = \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VA|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VA|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VA|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VA|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VA|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VA|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VA|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VA|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VA|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VA|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VA|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VA|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VA|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VA|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VA|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VA|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VA|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VA|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VA|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N93
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VA|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VA|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VA|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VA|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VA|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VA|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VA|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VA|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VA|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VA|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VA|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \VGA_BLANK~output (
	.i(\VA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
defparam \VGA_BLANK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N36
cyclonev_io_obuf \VGA_SYNC~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
defparam \VGA_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N0
cyclonev_lcell_comb \VA|controller|Add1~37 (
// Equation(s):
// \VA|controller|Add1~37_sumout  = SUM(( \VA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VA|controller|Add1~38  = CARRY(( \VA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add1~37_sumout ),
	.cout(\VA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add1~37 .extended_lut = "off";
defparam \VA|controller|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \VA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N0
cyclonev_lcell_comb \VA|controller|Add0~37 (
// Equation(s):
// \VA|controller|Add0~37_sumout  = SUM(( \VA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VA|controller|Add0~38  = CARRY(( \VA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add0~37_sumout ),
	.cout(\VA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add0~37 .extended_lut = "off";
defparam \VA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N2
dffeas \VA|controller|xCounter[0] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N3
cyclonev_lcell_comb \VA|controller|Add0~25 (
// Equation(s):
// \VA|controller|Add0~25_sumout  = SUM(( \VA|controller|xCounter [1] ) + ( GND ) + ( \VA|controller|Add0~38  ))
// \VA|controller|Add0~26  = CARRY(( \VA|controller|xCounter [1] ) + ( GND ) + ( \VA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add0~25_sumout ),
	.cout(\VA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add0~25 .extended_lut = "off";
defparam \VA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N5
dffeas \VA|controller|xCounter[1] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N17
dffeas \VA|controller|xCounter[5] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N6
cyclonev_lcell_comb \VA|controller|Add0~5 (
// Equation(s):
// \VA|controller|Add0~5_sumout  = SUM(( \VA|controller|xCounter [2] ) + ( GND ) + ( \VA|controller|Add0~26  ))
// \VA|controller|Add0~6  = CARRY(( \VA|controller|xCounter [2] ) + ( GND ) + ( \VA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add0~5_sumout ),
	.cout(\VA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add0~5 .extended_lut = "off";
defparam \VA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N9
cyclonev_lcell_comb \VA|controller|Add0~1 (
// Equation(s):
// \VA|controller|Add0~1_sumout  = SUM(( \VA|controller|xCounter [3] ) + ( GND ) + ( \VA|controller|Add0~6  ))
// \VA|controller|Add0~2  = CARRY(( \VA|controller|xCounter [3] ) + ( GND ) + ( \VA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add0~1_sumout ),
	.cout(\VA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add0~1 .extended_lut = "off";
defparam \VA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N10
dffeas \VA|controller|xCounter[3] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N12
cyclonev_lcell_comb \VA|controller|Add0~21 (
// Equation(s):
// \VA|controller|Add0~21_sumout  = SUM(( \VA|controller|xCounter [4] ) + ( GND ) + ( \VA|controller|Add0~2  ))
// \VA|controller|Add0~22  = CARRY(( \VA|controller|xCounter [4] ) + ( GND ) + ( \VA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add0~21_sumout ),
	.cout(\VA|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add0~21 .extended_lut = "off";
defparam \VA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N14
dffeas \VA|controller|xCounter[4] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N15
cyclonev_lcell_comb \VA|controller|Add0~33 (
// Equation(s):
// \VA|controller|Add0~33_sumout  = SUM(( \VA|controller|xCounter [5] ) + ( GND ) + ( \VA|controller|Add0~22  ))
// \VA|controller|Add0~34  = CARRY(( \VA|controller|xCounter [5] ) + ( GND ) + ( \VA|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add0~33_sumout ),
	.cout(\VA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add0~33 .extended_lut = "off";
defparam \VA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N16
dffeas \VA|controller|xCounter[5]~DUPLICATE (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VA|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N20
dffeas \VA|controller|xCounter[6] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N18
cyclonev_lcell_comb \VA|controller|Add0~29 (
// Equation(s):
// \VA|controller|Add0~29_sumout  = SUM(( \VA|controller|xCounter [6] ) + ( GND ) + ( \VA|controller|Add0~34  ))
// \VA|controller|Add0~30  = CARRY(( \VA|controller|xCounter [6] ) + ( GND ) + ( \VA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add0~29_sumout ),
	.cout(\VA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add0~29 .extended_lut = "off";
defparam \VA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N19
dffeas \VA|controller|xCounter[6]~DUPLICATE (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VA|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N54
cyclonev_lcell_comb \VA|controller|Equal0~1 (
// Equation(s):
// \VA|controller|Equal0~1_combout  = ( !\VA|controller|xCounter[6]~DUPLICATE_q  & ( (\VA|controller|xCounter [1] & (!\VA|controller|xCounter[5]~DUPLICATE_q  & \VA|controller|xCounter [0])) ) )

	.dataa(!\VA|controller|xCounter [1]),
	.datab(!\VA|controller|xCounter[5]~DUPLICATE_q ),
	.datac(!\VA|controller|xCounter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VA|controller|xCounter[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Equal0~1 .extended_lut = "off";
defparam \VA|controller|Equal0~1 .lut_mask = 64'h0404040400000000;
defparam \VA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N29
dffeas \VA|controller|xCounter[9] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N21
cyclonev_lcell_comb \VA|controller|Add0~17 (
// Equation(s):
// \VA|controller|Add0~17_sumout  = SUM(( \VA|controller|xCounter [7] ) + ( GND ) + ( \VA|controller|Add0~30  ))
// \VA|controller|Add0~18  = CARRY(( \VA|controller|xCounter [7] ) + ( GND ) + ( \VA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add0~17_sumout ),
	.cout(\VA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add0~17 .extended_lut = "off";
defparam \VA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N23
dffeas \VA|controller|xCounter[7] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N24
cyclonev_lcell_comb \VA|controller|Add0~9 (
// Equation(s):
// \VA|controller|Add0~9_sumout  = SUM(( \VA|controller|xCounter [8] ) + ( GND ) + ( \VA|controller|Add0~18  ))
// \VA|controller|Add0~10  = CARRY(( \VA|controller|xCounter [8] ) + ( GND ) + ( \VA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add0~9_sumout ),
	.cout(\VA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add0~9 .extended_lut = "off";
defparam \VA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N25
dffeas \VA|controller|xCounter[8] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N27
cyclonev_lcell_comb \VA|controller|Add0~13 (
// Equation(s):
// \VA|controller|Add0~13_sumout  = SUM(( \VA|controller|xCounter [9] ) + ( GND ) + ( \VA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add0~13 .extended_lut = "off";
defparam \VA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N28
dffeas \VA|controller|xCounter[9]~DUPLICATE (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VA|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N51
cyclonev_lcell_comb \VA|controller|Equal0~0 (
// Equation(s):
// \VA|controller|Equal0~0_combout  = ( \VA|controller|xCounter [8] & ( (\VA|controller|xCounter [3] & (\VA|controller|xCounter [4] & (\VA|controller|xCounter[9]~DUPLICATE_q  & !\VA|controller|xCounter [7]))) ) )

	.dataa(!\VA|controller|xCounter [3]),
	.datab(!\VA|controller|xCounter [4]),
	.datac(!\VA|controller|xCounter[9]~DUPLICATE_q ),
	.datad(!\VA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(!\VA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Equal0~0 .extended_lut = "off";
defparam \VA|controller|Equal0~0 .lut_mask = 64'h0000000001000100;
defparam \VA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N45
cyclonev_lcell_comb \VA|controller|Equal0~2 (
// Equation(s):
// \VA|controller|Equal0~2_combout  = ( \VA|controller|Equal0~0_combout  & ( (\VA|controller|xCounter[2]~DUPLICATE_q  & \VA|controller|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VA|controller|xCounter[2]~DUPLICATE_q ),
	.datad(!\VA|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\VA|controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Equal0~2 .extended_lut = "off";
defparam \VA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N8
dffeas \VA|controller|xCounter[2] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N7
dffeas \VA|controller|xCounter[2]~DUPLICATE (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VA|controller|xCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N42
cyclonev_lcell_comb \VA|controller|always1~1 (
// Equation(s):
// \VA|controller|always1~1_combout  = ( !\VA|controller|yCounter [4] & ( (!\VA|controller|yCounter [0] & (\VA|controller|yCounter [3] & (\VA|controller|yCounter [2] & !\VA|controller|yCounter [1]))) ) )

	.dataa(!\VA|controller|yCounter [0]),
	.datab(!\VA|controller|yCounter [3]),
	.datac(!\VA|controller|yCounter [2]),
	.datad(!\VA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(!\VA|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|always1~1 .extended_lut = "off";
defparam \VA|controller|always1~1 .lut_mask = 64'h0200020000000000;
defparam \VA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N24
cyclonev_lcell_comb \VA|controller|Add1~5 (
// Equation(s):
// \VA|controller|Add1~5_sumout  = SUM(( \VA|controller|yCounter [8] ) + ( GND ) + ( \VA|controller|Add1~10  ))
// \VA|controller|Add1~6  = CARRY(( \VA|controller|yCounter [8] ) + ( GND ) + ( \VA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add1~5_sumout ),
	.cout(\VA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add1~5 .extended_lut = "off";
defparam \VA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N27
cyclonev_lcell_comb \VA|controller|Add1~1 (
// Equation(s):
// \VA|controller|Add1~1_sumout  = SUM(( \VA|controller|yCounter [9] ) + ( GND ) + ( \VA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add1~1 .extended_lut = "off";
defparam \VA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N29
dffeas \VA|controller|yCounter[9] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N30
cyclonev_lcell_comb \VA|controller|always1~0 (
// Equation(s):
// \VA|controller|always1~0_combout  = ( !\VA|controller|yCounter [5] & ( (!\VA|controller|yCounter [8] & (!\VA|controller|yCounter [6] & (!\VA|controller|yCounter [7] & \VA|controller|yCounter [9]))) ) )

	.dataa(!\VA|controller|yCounter [8]),
	.datab(!\VA|controller|yCounter [6]),
	.datac(!\VA|controller|yCounter [7]),
	.datad(!\VA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(!\VA|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|always1~0 .extended_lut = "off";
defparam \VA|controller|always1~0 .lut_mask = 64'h0080008000000000;
defparam \VA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N48
cyclonev_lcell_comb \VA|controller|always1~2 (
// Equation(s):
// \VA|controller|always1~2_combout  = ( \VA|controller|Equal0~1_combout  & ( \VA|controller|always1~0_combout  & ( (\VA|controller|xCounter[2]~DUPLICATE_q  & (\VA|controller|Equal0~0_combout  & \VA|controller|always1~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\VA|controller|xCounter[2]~DUPLICATE_q ),
	.datac(!\VA|controller|Equal0~0_combout ),
	.datad(!\VA|controller|always1~1_combout ),
	.datae(!\VA|controller|Equal0~1_combout ),
	.dataf(!\VA|controller|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|always1~2 .extended_lut = "off";
defparam \VA|controller|always1~2 .lut_mask = 64'h0000000000000003;
defparam \VA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N2
dffeas \VA|controller|yCounter[0] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N3
cyclonev_lcell_comb \VA|controller|Add1~33 (
// Equation(s):
// \VA|controller|Add1~33_sumout  = SUM(( \VA|controller|yCounter [1] ) + ( GND ) + ( \VA|controller|Add1~38  ))
// \VA|controller|Add1~34  = CARRY(( \VA|controller|yCounter [1] ) + ( GND ) + ( \VA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add1~33_sumout ),
	.cout(\VA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add1~33 .extended_lut = "off";
defparam \VA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N5
dffeas \VA|controller|yCounter[1] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N6
cyclonev_lcell_comb \VA|controller|Add1~29 (
// Equation(s):
// \VA|controller|Add1~29_sumout  = SUM(( \VA|controller|yCounter [2] ) + ( GND ) + ( \VA|controller|Add1~34  ))
// \VA|controller|Add1~30  = CARRY(( \VA|controller|yCounter [2] ) + ( GND ) + ( \VA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add1~29_sumout ),
	.cout(\VA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add1~29 .extended_lut = "off";
defparam \VA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N7
dffeas \VA|controller|yCounter[2] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N9
cyclonev_lcell_comb \VA|controller|Add1~25 (
// Equation(s):
// \VA|controller|Add1~25_sumout  = SUM(( \VA|controller|yCounter [3] ) + ( GND ) + ( \VA|controller|Add1~30  ))
// \VA|controller|Add1~26  = CARRY(( \VA|controller|yCounter [3] ) + ( GND ) + ( \VA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add1~25_sumout ),
	.cout(\VA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add1~25 .extended_lut = "off";
defparam \VA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N11
dffeas \VA|controller|yCounter[3] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N12
cyclonev_lcell_comb \VA|controller|Add1~21 (
// Equation(s):
// \VA|controller|Add1~21_sumout  = SUM(( \VA|controller|yCounter [4] ) + ( GND ) + ( \VA|controller|Add1~26  ))
// \VA|controller|Add1~22  = CARRY(( \VA|controller|yCounter [4] ) + ( GND ) + ( \VA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add1~21_sumout ),
	.cout(\VA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add1~21 .extended_lut = "off";
defparam \VA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N14
dffeas \VA|controller|yCounter[4] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N15
cyclonev_lcell_comb \VA|controller|Add1~17 (
// Equation(s):
// \VA|controller|Add1~17_sumout  = SUM(( \VA|controller|yCounter [5] ) + ( GND ) + ( \VA|controller|Add1~22  ))
// \VA|controller|Add1~18  = CARRY(( \VA|controller|yCounter [5] ) + ( GND ) + ( \VA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add1~17_sumout ),
	.cout(\VA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add1~17 .extended_lut = "off";
defparam \VA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N16
dffeas \VA|controller|yCounter[5] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N18
cyclonev_lcell_comb \VA|controller|Add1~13 (
// Equation(s):
// \VA|controller|Add1~13_sumout  = SUM(( \VA|controller|yCounter [6] ) + ( GND ) + ( \VA|controller|Add1~18  ))
// \VA|controller|Add1~14  = CARRY(( \VA|controller|yCounter [6] ) + ( GND ) + ( \VA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add1~13_sumout ),
	.cout(\VA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add1~13 .extended_lut = "off";
defparam \VA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N19
dffeas \VA|controller|yCounter[6] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N21
cyclonev_lcell_comb \VA|controller|Add1~9 (
// Equation(s):
// \VA|controller|Add1~9_sumout  = SUM(( \VA|controller|yCounter [7] ) + ( GND ) + ( \VA|controller|Add1~14  ))
// \VA|controller|Add1~10  = CARRY(( \VA|controller|yCounter [7] ) + ( GND ) + ( \VA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|Add1~9_sumout ),
	.cout(\VA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VA|controller|Add1~9 .extended_lut = "off";
defparam \VA|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N22
dffeas \VA|controller|yCounter[7] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y77_N26
dffeas \VA|controller|yCounter[8] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y77_N23
dffeas \VA|controller|yCounter[7]~DUPLICATE (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VA|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y77_N20
dffeas \VA|controller|yCounter[6]~DUPLICATE (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VA|controller|yCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y77_N17
dffeas \VA|controller|yCounter[5]~DUPLICATE (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VA|controller|yCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y77_N8
dffeas \VA|controller|yCounter[2]~DUPLICATE (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|yCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|yCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VA|controller|yCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N22
dffeas \VA|controller|xCounter[7]~DUPLICATE (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VA|controller|xCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N0
cyclonev_lcell_comb \VA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VA|controller|yCounter [1] $ (!\VA|controller|xCounter[7]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VA|controller|controller_translator|Add1~18  = CARRY(( !\VA|controller|yCounter [1] $ (!\VA|controller|xCounter[7]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VA|controller|controller_translator|Add1~19  = SHARE((\VA|controller|yCounter [1] & \VA|controller|xCounter[7]~DUPLICATE_q ))

	.dataa(!\VA|controller|yCounter [1]),
	.datab(gnd),
	.datac(!\VA|controller|xCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VA|controller|controller_translator|Add1~18 ),
	.shareout(\VA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000050500005A5A;
defparam \VA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N3
cyclonev_lcell_comb \VA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VA|controller|xCounter [8] $ (!\VA|controller|yCounter[2]~DUPLICATE_q ) ) + ( \VA|controller|controller_translator|Add1~19  ) + ( \VA|controller|controller_translator|Add1~18  ))
// \VA|controller|controller_translator|Add1~22  = CARRY(( !\VA|controller|xCounter [8] $ (!\VA|controller|yCounter[2]~DUPLICATE_q ) ) + ( \VA|controller|controller_translator|Add1~19  ) + ( \VA|controller|controller_translator|Add1~18  ))
// \VA|controller|controller_translator|Add1~23  = SHARE((\VA|controller|xCounter [8] & \VA|controller|yCounter[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VA|controller|xCounter [8]),
	.datad(!\VA|controller|yCounter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|controller_translator|Add1~18 ),
	.sharein(\VA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VA|controller|controller_translator|Add1~22 ),
	.shareout(\VA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N6
cyclonev_lcell_comb \VA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VA|controller|yCounter [1] $ (!\VA|controller|xCounter[9]~DUPLICATE_q  $ (\VA|controller|yCounter [3])) ) + ( \VA|controller|controller_translator|Add1~23  ) + ( 
// \VA|controller|controller_translator|Add1~22  ))
// \VA|controller|controller_translator|Add1~26  = CARRY(( !\VA|controller|yCounter [1] $ (!\VA|controller|xCounter[9]~DUPLICATE_q  $ (\VA|controller|yCounter [3])) ) + ( \VA|controller|controller_translator|Add1~23  ) + ( 
// \VA|controller|controller_translator|Add1~22  ))
// \VA|controller|controller_translator|Add1~27  = SHARE((!\VA|controller|yCounter [1] & (\VA|controller|xCounter[9]~DUPLICATE_q  & \VA|controller|yCounter [3])) # (\VA|controller|yCounter [1] & ((\VA|controller|yCounter [3]) # 
// (\VA|controller|xCounter[9]~DUPLICATE_q ))))

	.dataa(!\VA|controller|yCounter [1]),
	.datab(gnd),
	.datac(!\VA|controller|xCounter[9]~DUPLICATE_q ),
	.datad(!\VA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|controller_translator|Add1~22 ),
	.sharein(\VA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VA|controller|controller_translator|Add1~26 ),
	.shareout(\VA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000055F00005AA5;
defparam \VA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N9
cyclonev_lcell_comb \VA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VA|controller|yCounter [4] $ (!\VA|controller|yCounter[2]~DUPLICATE_q ) ) + ( \VA|controller|controller_translator|Add1~27  ) + ( \VA|controller|controller_translator|Add1~26  ))
// \VA|controller|controller_translator|Add1~30  = CARRY(( !\VA|controller|yCounter [4] $ (!\VA|controller|yCounter[2]~DUPLICATE_q ) ) + ( \VA|controller|controller_translator|Add1~27  ) + ( \VA|controller|controller_translator|Add1~26  ))
// \VA|controller|controller_translator|Add1~31  = SHARE((\VA|controller|yCounter [4] & \VA|controller|yCounter[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VA|controller|yCounter [4]),
	.datad(!\VA|controller|yCounter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|controller_translator|Add1~26 ),
	.sharein(\VA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VA|controller|controller_translator|Add1~30 ),
	.shareout(\VA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \VA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N12
cyclonev_lcell_comb \VA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VA|controller|yCounter [3] $ (!\VA|controller|yCounter[5]~DUPLICATE_q ) ) + ( \VA|controller|controller_translator|Add1~31  ) + ( \VA|controller|controller_translator|Add1~30  ))
// \VA|controller|controller_translator|Add1~34  = CARRY(( !\VA|controller|yCounter [3] $ (!\VA|controller|yCounter[5]~DUPLICATE_q ) ) + ( \VA|controller|controller_translator|Add1~31  ) + ( \VA|controller|controller_translator|Add1~30  ))
// \VA|controller|controller_translator|Add1~35  = SHARE((\VA|controller|yCounter [3] & \VA|controller|yCounter[5]~DUPLICATE_q ))

	.dataa(!\VA|controller|yCounter [3]),
	.datab(gnd),
	.datac(!\VA|controller|yCounter[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|controller_translator|Add1~30 ),
	.sharein(\VA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VA|controller|controller_translator|Add1~34 ),
	.shareout(\VA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000050500005A5A;
defparam \VA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N15
cyclonev_lcell_comb \VA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VA|controller|controller_translator|Add1~37_sumout  = SUM(( !\VA|controller|yCounter[6]~DUPLICATE_q  $ (!\VA|controller|yCounter [4]) ) + ( \VA|controller|controller_translator|Add1~35  ) + ( \VA|controller|controller_translator|Add1~34  ))
// \VA|controller|controller_translator|Add1~38  = CARRY(( !\VA|controller|yCounter[6]~DUPLICATE_q  $ (!\VA|controller|yCounter [4]) ) + ( \VA|controller|controller_translator|Add1~35  ) + ( \VA|controller|controller_translator|Add1~34  ))
// \VA|controller|controller_translator|Add1~39  = SHARE((\VA|controller|yCounter[6]~DUPLICATE_q  & \VA|controller|yCounter [4]))

	.dataa(gnd),
	.datab(!\VA|controller|yCounter[6]~DUPLICATE_q ),
	.datac(!\VA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|controller_translator|Add1~34 ),
	.sharein(\VA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VA|controller|controller_translator|Add1~38 ),
	.shareout(\VA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000030300003C3C;
defparam \VA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N18
cyclonev_lcell_comb \VA|controller|controller_translator|Add1~41 (
// Equation(s):
// \VA|controller|controller_translator|Add1~41_sumout  = SUM(( !\VA|controller|yCounter[7]~DUPLICATE_q  $ (!\VA|controller|yCounter[5]~DUPLICATE_q ) ) + ( \VA|controller|controller_translator|Add1~39  ) + ( \VA|controller|controller_translator|Add1~38  ))
// \VA|controller|controller_translator|Add1~42  = CARRY(( !\VA|controller|yCounter[7]~DUPLICATE_q  $ (!\VA|controller|yCounter[5]~DUPLICATE_q ) ) + ( \VA|controller|controller_translator|Add1~39  ) + ( \VA|controller|controller_translator|Add1~38  ))
// \VA|controller|controller_translator|Add1~43  = SHARE((\VA|controller|yCounter[7]~DUPLICATE_q  & \VA|controller|yCounter[5]~DUPLICATE_q ))

	.dataa(!\VA|controller|yCounter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VA|controller|yCounter[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|controller_translator|Add1~38 ),
	.sharein(\VA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VA|controller|controller_translator|Add1~41_sumout ),
	.cout(\VA|controller|controller_translator|Add1~42 ),
	.shareout(\VA|controller|controller_translator|Add1~43 ));
// synopsys translate_off
defparam \VA|controller|controller_translator|Add1~41 .extended_lut = "off";
defparam \VA|controller|controller_translator|Add1~41 .lut_mask = 64'h0000050500005A5A;
defparam \VA|controller|controller_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N21
cyclonev_lcell_comb \VA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VA|controller|controller_translator|Add1~9_sumout  = SUM(( !\VA|controller|yCounter[6]~DUPLICATE_q  $ (!\VA|controller|yCounter [8]) ) + ( \VA|controller|controller_translator|Add1~43  ) + ( \VA|controller|controller_translator|Add1~42  ))
// \VA|controller|controller_translator|Add1~10  = CARRY(( !\VA|controller|yCounter[6]~DUPLICATE_q  $ (!\VA|controller|yCounter [8]) ) + ( \VA|controller|controller_translator|Add1~43  ) + ( \VA|controller|controller_translator|Add1~42  ))
// \VA|controller|controller_translator|Add1~11  = SHARE((\VA|controller|yCounter[6]~DUPLICATE_q  & \VA|controller|yCounter [8]))

	.dataa(gnd),
	.datab(!\VA|controller|yCounter[6]~DUPLICATE_q ),
	.datac(!\VA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|controller_translator|Add1~42 ),
	.sharein(\VA|controller|controller_translator|Add1~43 ),
	.combout(),
	.sumout(\VA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VA|controller|controller_translator|Add1~10 ),
	.shareout(\VA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000030300003C3C;
defparam \VA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N24
cyclonev_lcell_comb \VA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VA|controller|controller_translator|Add1~1_sumout  = SUM(( \VA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VA|controller|controller_translator|Add1~11  ) + ( \VA|controller|controller_translator|Add1~10  ))
// \VA|controller|controller_translator|Add1~2  = CARRY(( \VA|controller|yCounter[7]~DUPLICATE_q  ) + ( \VA|controller|controller_translator|Add1~11  ) + ( \VA|controller|controller_translator|Add1~10  ))
// \VA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VA|controller|yCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|controller_translator|Add1~10 ),
	.sharein(\VA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VA|controller|controller_translator|Add1~2 ),
	.shareout(\VA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N27
cyclonev_lcell_comb \VA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VA|controller|controller_translator|Add1~5_sumout  = SUM(( \VA|controller|yCounter [8] ) + ( \VA|controller|controller_translator|Add1~3  ) + ( \VA|controller|controller_translator|Add1~2  ))
// \VA|controller|controller_translator|Add1~6  = CARRY(( \VA|controller|yCounter [8] ) + ( \VA|controller|controller_translator|Add1~3  ) + ( \VA|controller|controller_translator|Add1~2  ))
// \VA|controller|controller_translator|Add1~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|controller_translator|Add1~2 ),
	.sharein(\VA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VA|controller|controller_translator|Add1~5_sumout ),
	.cout(\VA|controller|controller_translator|Add1~6 ),
	.shareout(\VA|controller|controller_translator|Add1~7 ));
// synopsys translate_off
defparam \VA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \VA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N30
cyclonev_lcell_comb \VA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VA|controller|controller_translator|Add1~13_sumout  = SUM(( GND ) + ( \VA|controller|controller_translator|Add1~7  ) + ( \VA|controller|controller_translator|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VA|controller|controller_translator|Add1~6 ),
	.sharein(\VA|controller|controller_translator|Add1~7 ),
	.combout(),
	.sumout(\VA|controller|controller_translator|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000000000000;
defparam \VA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N45
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \VA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = ( !\VA|controller|controller_translator|Add1~1_sumout  & ( (!\VA|controller|controller_translator|Add1~5_sumout  & (!\VA|controller|controller_translator|Add1~13_sumout  & 
// !\VA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(!\VA|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VA|controller|controller_translator|Add1~13_sumout ),
	.datac(gnd),
	.datad(!\VA|controller|controller_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\VA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 64'h8800880000000000;
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N4
dffeas \VA|controller|xCounter[1]~DUPLICATE (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VA|controller|xCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N13
dffeas \VA|controller|xCounter[4]~DUPLICATE (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|xCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|xCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VA|controller|xCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N48
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \VA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = ( !\VA|controller|controller_translator|Add1~1_sumout  & ( (!\VA|controller|controller_translator|Add1~5_sumout  & (!\VA|controller|controller_translator|Add1~13_sumout  & 
// \VA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(!\VA|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VA|controller|controller_translator|Add1~13_sumout ),
	.datac(!\VA|controller|controller_translator|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 64'h0808080800000000;
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X36_Y77_N34
dffeas \VA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VA|controller|controller_translator|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N1
dffeas \VA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y77_N25
dffeas \VA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|controller_translator|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N11
dffeas \VA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N51
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \VA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = ( \VA|controller|controller_translator|Add1~1_sumout  & ( (!\VA|controller|controller_translator|Add1~5_sumout  & (!\VA|controller|controller_translator|Add1~13_sumout  & 
// !\VA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(!\VA|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VA|controller|controller_translator|Add1~13_sumout ),
	.datac(gnd),
	.datad(!\VA|controller|controller_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\VA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 64'h0000000088008800;
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N54
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \VA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = ( \VA|controller|controller_translator|Add1~1_sumout  & ( (!\VA|controller|controller_translator|Add1~13_sumout  & (!\VA|controller|controller_translator|Add1~5_sumout  & 
// \VA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\VA|controller|controller_translator|Add1~13_sumout ),
	.datac(!\VA|controller|controller_translator|Add1~5_sumout ),
	.datad(!\VA|controller|controller_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\VA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 64'h0000000000C000C0;
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y76_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N54
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \VA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( \VA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & ( ((!\VA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VA|VideoMemory|auto_generated|ram_block1a2~portbdataout )) # (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VA|VideoMemory|auto_generated|ram_block1a5~portbdataout )))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\VA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( \VA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & 
// ((!\VA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VA|VideoMemory|auto_generated|ram_block1a5~portbdataout )))) ) ) ) # ( 
// \VA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( !\VA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VA|VideoMemory|auto_generated|out_address_reg_b [1])) # 
// (\VA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & !\VA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// !\VA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( !\VA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VA|VideoMemory|auto_generated|ram_block1a2~portbdataout )) # (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))))) ) ) )

	.dataa(!\VA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\VA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\VA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\VA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h530053F0530F53FF;
defparam \VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y77_N28
dffeas \VA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|controller_translator|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N47
dffeas \VA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VA|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y77_N31
dffeas \VA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|controller_translator|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N50
dffeas \VA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VA|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N57
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \VA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = ( !\VA|controller|controller_translator|Add1~1_sumout  & ( (!\VA|controller|controller_translator|Add1~5_sumout  & (\VA|controller|controller_translator|Add1~13_sumout  & 
// \VA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(!\VA|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VA|controller|controller_translator|Add1~13_sumout ),
	.datac(gnd),
	.datad(!\VA|controller|controller_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\VA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 64'h0022002200000000;
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,\VA|controller|controller_translator|Add1~25_sumout ,
\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],
\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N42
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \VA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = ( !\VA|controller|controller_translator|Add1~1_sumout  & ( (!\VA|controller|controller_translator|Add1~5_sumout  & (\VA|controller|controller_translator|Add1~13_sumout  & 
// !\VA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(!\VA|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VA|controller|controller_translator|Add1~13_sumout ),
	.datac(!\VA|controller|controller_translator|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 64'h2020202000000000;
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N51
cyclonev_lcell_comb \VA|controller|VGA_R[0]~0 (
// Equation(s):
// \VA|controller|VGA_R[0]~0_combout  = ( \VA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( !\VA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((!\VA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VA|VideoMemory|auto_generated|ram_block1a29 ))) ) ) ) # ( !\VA|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( !\VA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (\VA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VA|VideoMemory|auto_generated|ram_block1a29  & \VA|VideoMemory|auto_generated|out_address_reg_b [0])) ) ) )

	.dataa(!\VA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datab(gnd),
	.datac(!\VA|VideoMemory|auto_generated|ram_block1a29 ),
	.datad(!\VA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.dataf(!\VA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|VGA_R[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|VGA_R[0]~0 .extended_lut = "off";
defparam \VA|controller|VGA_R[0]~0 .lut_mask = 64'h0005550500000000;
defparam \VA|controller|VGA_R[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N9
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \VA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = ( !\VA|controller|controller_translator|Add1~13_sumout  & ( \VA|controller|controller_translator|Add1~1_sumout  & ( (\VA|controller|controller_translator|Add1~9_sumout  & 
// \VA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(!\VA|controller|controller_translator|Add1~9_sumout ),
	.datab(gnd),
	.datac(!\VA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VA|controller|controller_translator|Add1~13_sumout ),
	.dataf(!\VA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 64'h0000000005050000;
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter [4],\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N36
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \VA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = ( !\VA|controller|controller_translator|Add1~1_sumout  & ( (\VA|controller|controller_translator|Add1~5_sumout  & (!\VA|controller|controller_translator|Add1~13_sumout  & 
// \VA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(!\VA|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VA|controller|controller_translator|Add1~13_sumout ),
	.datac(!\VA|controller|controller_translator|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 64'h0404040400000000;
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y76_N30
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \VA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = ( !\VA|controller|controller_translator|Add1~13_sumout  & ( \VA|controller|controller_translator|Add1~1_sumout  & ( (\VA|controller|controller_translator|Add1~5_sumout  & 
// !\VA|controller|controller_translator|Add1~9_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\VA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VA|controller|controller_translator|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\VA|controller|controller_translator|Add1~13_sumout ),
	.dataf(!\VA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 64'h0000000030300000;
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N39
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \VA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = ( !\VA|controller|controller_translator|Add1~1_sumout  & ( (\VA|controller|controller_translator|Add1~5_sumout  & (!\VA|controller|controller_translator|Add1~13_sumout  & 
// !\VA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(!\VA|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VA|controller|controller_translator|Add1~13_sumout ),
	.datac(gnd),
	.datad(!\VA|controller|controller_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\VA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 64'h4400440000000000;
defparam \VA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y77_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N42
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \VA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( \VA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// ((!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VA|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VA|VideoMemory|auto_generated|ram_block1a23~portbdataout ))) ) ) ) # ( 
// !\VA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( \VA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [0] & (!\VA|VideoMemory|auto_generated|out_address_reg_b [1])) # 
// (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VA|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VA|VideoMemory|auto_generated|ram_block1a23~portbdataout )))) ) ) ) # ( \VA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( !\VA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & (\VA|VideoMemory|auto_generated|out_address_reg_b [1])) # (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VA|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # 
// (\VA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VA|VideoMemory|auto_generated|ram_block1a23~portbdataout )))) ) ) ) # ( !\VA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( !\VA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & 
// ( (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VA|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VA|VideoMemory|auto_generated|ram_block1a23~portbdataout )))) ) ) )

	.dataa(!\VA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datad(!\VA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datae(!\VA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.dataf(!\VA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h0145236789CDABEF;
defparam \VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N30
cyclonev_lcell_comb \VA|controller|on_screen~0 (
// Equation(s):
// \VA|controller|on_screen~0_combout  = (\VA|controller|xCounter [9] & ((\VA|controller|xCounter [7]) # (\VA|controller|xCounter [8])))

	.dataa(gnd),
	.datab(!\VA|controller|xCounter [8]),
	.datac(!\VA|controller|xCounter [9]),
	.datad(!\VA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|on_screen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|on_screen~0 .extended_lut = "off";
defparam \VA|controller|on_screen~0 .lut_mask = 64'h030F030F030F030F;
defparam \VA|controller|on_screen~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N33
cyclonev_lcell_comb \VA|controller|on_screen~1 (
// Equation(s):
// \VA|controller|on_screen~1_combout  = ( !\VA|controller|xCounter [4] & ( (!\VA|controller|xCounter[6]~DUPLICATE_q  & (!\VA|controller|xCounter [8] & (!\VA|controller|xCounter[5]~DUPLICATE_q  & !\VA|controller|xCounter [1]))) ) )

	.dataa(!\VA|controller|xCounter[6]~DUPLICATE_q ),
	.datab(!\VA|controller|xCounter [8]),
	.datac(!\VA|controller|xCounter[5]~DUPLICATE_q ),
	.datad(!\VA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(!\VA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|on_screen~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|on_screen~1 .extended_lut = "off";
defparam \VA|controller|on_screen~1 .lut_mask = 64'h8000800000000000;
defparam \VA|controller|on_screen~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N33
cyclonev_lcell_comb \VA|controller|LessThan7~0 (
// Equation(s):
// \VA|controller|LessThan7~0_combout  = ( \VA|controller|yCounter [7] & ( (!\VA|controller|yCounter [9] & ((!\VA|controller|yCounter [8]) # ((!\VA|controller|yCounter [6]) # (!\VA|controller|yCounter [5])))) ) ) # ( !\VA|controller|yCounter [7] & ( 
// !\VA|controller|yCounter [9] ) )

	.dataa(!\VA|controller|yCounter [8]),
	.datab(!\VA|controller|yCounter [6]),
	.datac(!\VA|controller|yCounter [5]),
	.datad(!\VA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(!\VA|controller|yCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|LessThan7~0 .extended_lut = "off";
defparam \VA|controller|LessThan7~0 .lut_mask = 64'hFF00FF00FE00FE00;
defparam \VA|controller|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N36
cyclonev_lcell_comb \VA|controller|on_screen~2 (
// Equation(s):
// \VA|controller|on_screen~2_combout  = ( \VA|controller|xCounter [3] & ( (!\VA|controller|on_screen~0_combout  & \VA|controller|LessThan7~0_combout ) ) ) # ( !\VA|controller|xCounter [3] & ( (\VA|controller|LessThan7~0_combout  & 
// ((!\VA|controller|on_screen~0_combout ) # ((!\VA|controller|xCounter [2] & \VA|controller|on_screen~1_combout )))) ) )

	.dataa(!\VA|controller|on_screen~0_combout ),
	.datab(!\VA|controller|xCounter [2]),
	.datac(!\VA|controller|on_screen~1_combout ),
	.datad(!\VA|controller|LessThan7~0_combout ),
	.datae(!\VA|controller|xCounter [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|on_screen~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|on_screen~2 .extended_lut = "off";
defparam \VA|controller|on_screen~2 .lut_mask = 64'h00AE00AA00AE00AA;
defparam \VA|controller|on_screen~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N30
cyclonev_lcell_comb \VA|controller|VGA_R[0]~1 (
// Equation(s):
// \VA|controller|VGA_R[0]~1_combout  = ( \VA|controller|on_screen~2_combout  & ( \VA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [2] & \VA|controller|VGA_R[0]~0_combout ) ) ) ) # ( 
// \VA|controller|on_screen~2_combout  & ( !\VA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [2] & (((\VA|controller|VGA_R[0]~0_combout )) # 
// (\VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [2] & (((\VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datab(!\VA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VA|controller|VGA_R[0]~0_combout ),
	.datad(!\VA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datae(!\VA|controller|on_screen~2_combout ),
	.dataf(!\VA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|VGA_R[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|VGA_R[0]~1 .extended_lut = "off";
defparam \VA|controller|VGA_R[0]~1 .lut_mask = 64'h00004C7F00000C0C;
defparam \VA|controller|VGA_R[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y80_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter [4],\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y80_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter [4],\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X39_Y77_N10
dffeas \VA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N3
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \VA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( \VA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\VA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VA|VideoMemory|auto_generated|ram_block1a16~portbdataout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\VA|VideoMemory|auto_generated|ram_block1a22~portbdataout )) ) ) ) # ( !\VA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( \VA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\VA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\VA|VideoMemory|auto_generated|ram_block1a16~portbdataout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\VA|VideoMemory|auto_generated|ram_block1a22~portbdataout )) ) ) ) # ( \VA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( !\VA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\VA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\VA|VideoMemory|auto_generated|ram_block1a19~portbdataout ) ) ) ) # ( !\VA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( !\VA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & ( (\VA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & \VA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\VA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datab(!\VA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\VA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datad(!\VA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\VA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.dataf(!\VA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h000FFF0F33553355;
defparam \VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y79_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N36
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \VA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( \VA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((!\VA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VA|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) ) ) ) # ( !\VA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( \VA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((!\VA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VA|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & 
// (!\VA|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \VA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( !\VA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\VA|VideoMemory|auto_generated|out_address_reg_b [0] & \VA|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) ) ) ) # ( !\VA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( !\VA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\VA|VideoMemory|auto_generated|out_address_reg_b [0] & \VA|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & 
// (!\VA|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) )

	.dataa(!\VA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datab(!\VA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\VA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\VA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N12
cyclonev_lcell_comb \VA|controller|VGA_G[0]~0 (
// Equation(s):
// \VA|controller|VGA_G[0]~0_combout  = ( \VA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VA|VideoMemory|auto_generated|ram_block1a25~portbdataout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VA|VideoMemory|auto_generated|ram_block1a28~portbdataout )))) ) )

	.dataa(!\VA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\VA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datae(gnd),
	.dataf(!\VA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|VGA_G[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|VGA_G[0]~0 .extended_lut = "off";
defparam \VA|controller|VGA_G[0]~0 .lut_mask = 64'h00000000048C048C;
defparam \VA|controller|VGA_G[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N18
cyclonev_lcell_comb \VA|controller|VGA_G[0]~1 (
// Equation(s):
// \VA|controller|VGA_G[0]~1_combout  = ( !\VA|VideoMemory|auto_generated|out_address_reg_b [2] & ( \VA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (\VA|controller|on_screen~2_combout  & \VA|controller|VGA_G[0]~0_combout ) ) ) ) # ( 
// \VA|VideoMemory|auto_generated|out_address_reg_b [2] & ( !\VA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (\VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & \VA|controller|on_screen~2_combout ) ) ) ) # ( 
// !\VA|VideoMemory|auto_generated|out_address_reg_b [2] & ( !\VA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (\VA|controller|on_screen~2_combout  & ((\VA|controller|VGA_G[0]~0_combout ) # 
// (\VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datab(!\VA|controller|on_screen~2_combout ),
	.datac(!\VA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datad(!\VA|controller|VGA_G[0]~0_combout ),
	.datae(!\VA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.dataf(!\VA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|VGA_G[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|VGA_G[0]~1 .extended_lut = "off";
defparam \VA|controller|VGA_G[0]~1 .lut_mask = 64'h0333111100330000;
defparam \VA|controller|VGA_G[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter [4],\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y80_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter [4],\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N24
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \VA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VA|VideoMemory|auto_generated|ram_block1a15~portbdataout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VA|VideoMemory|auto_generated|ram_block1a21~portbdataout )) ) ) ) # ( !\VA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (\VA|VideoMemory|auto_generated|ram_block1a12~portbdataout ) # (\VA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VA|VideoMemory|auto_generated|ram_block1a15~portbdataout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VA|VideoMemory|auto_generated|ram_block1a21~portbdataout )) ) ) ) # ( !\VA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VA|VideoMemory|auto_generated|ram_block1a12~portbdataout ) ) ) )

	.dataa(!\VA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\VA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\VA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datae(!\VA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y75_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N3
cyclonev_lcell_comb \VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \VA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( \VA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & ( ((!\VA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\VA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( \VA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VA|VideoMemory|auto_generated|out_address_reg_b [1])) # (\VA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( 
// \VA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( !\VA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VA|VideoMemory|auto_generated|ram_block1a0~portbdataout ) # 
// (\VA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & (!\VA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( 
// !\VA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( !\VA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VA|VideoMemory|auto_generated|ram_block1a3~portbdataout )))) ) ) )

	.dataa(!\VA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.dataf(!\VA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y78_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VA|controller|controller_translator|Add1~41_sumout ,\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,
\VA|controller|controller_translator|Add1~25_sumout ,\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,
\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \VA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\VA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VA|controller|controller_translator|Add1~37_sumout ,\VA|controller|controller_translator|Add1~33_sumout ,\VA|controller|controller_translator|Add1~29_sumout ,\VA|controller|controller_translator|Add1~25_sumout ,
\VA|controller|controller_translator|Add1~21_sumout ,\VA|controller|controller_translator|Add1~17_sumout ,\VA|controller|xCounter[6]~DUPLICATE_q ,\VA|controller|xCounter[5]~DUPLICATE_q ,\VA|controller|xCounter[4]~DUPLICATE_q ,\VA|controller|xCounter [3],
\VA|controller|xCounter[2]~DUPLICATE_q ,\VA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N15
cyclonev_lcell_comb \VA|controller|VGA_B[0]~0 (
// Equation(s):
// \VA|controller|VGA_B[0]~0_combout  = ( \VA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VA|VideoMemory|auto_generated|ram_block1a24~portbdataout )) # (\VA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VA|VideoMemory|auto_generated|ram_block1a27~portbdataout ))))) ) )

	.dataa(!\VA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datad(!\VA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datae(gnd),
	.dataf(!\VA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|VGA_B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|VGA_B[0]~0 .extended_lut = "off";
defparam \VA|controller|VGA_B[0]~0 .lut_mask = 64'h00000000084C084C;
defparam \VA|controller|VGA_B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N6
cyclonev_lcell_comb \VA|controller|VGA_B[0]~1 (
// Equation(s):
// \VA|controller|VGA_B[0]~1_combout  = ( \VA|controller|on_screen~2_combout  & ( \VA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [2] & \VA|controller|VGA_B[0]~0_combout ) ) ) ) # ( 
// \VA|controller|on_screen~2_combout  & ( !\VA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VA|VideoMemory|auto_generated|out_address_reg_b [2] & (((\VA|controller|VGA_B[0]~0_combout ) # 
// (\VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout )))) # (\VA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datab(!\VA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datad(!\VA|controller|VGA_B[0]~0_combout ),
	.datae(!\VA|controller|on_screen~2_combout ),
	.dataf(!\VA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|VGA_B[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|VGA_B[0]~1 .extended_lut = "off";
defparam \VA|controller|VGA_B[0]~1 .lut_mask = 64'h00001DDD000000CC;
defparam \VA|controller|VGA_B[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N48
cyclonev_lcell_comb \VA|controller|VGA_HS1~0 (
// Equation(s):
// \VA|controller|VGA_HS1~0_combout  = ( \VA|controller|xCounter [2] & ( \VA|controller|xCounter [4] ) ) # ( !\VA|controller|xCounter [2] & ( (\VA|controller|xCounter [4] & (((\VA|controller|xCounter [0] & \VA|controller|xCounter [1])) # 
// (\VA|controller|xCounter [3]))) ) )

	.dataa(!\VA|controller|xCounter [3]),
	.datab(!\VA|controller|xCounter [4]),
	.datac(!\VA|controller|xCounter [0]),
	.datad(!\VA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(!\VA|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VA|controller|VGA_HS1~0 .lut_mask = 64'h1113111333333333;
defparam \VA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N42
cyclonev_lcell_comb \VA|controller|VGA_HS1~1 (
// Equation(s):
// \VA|controller|VGA_HS1~1_combout  = ( \VA|controller|xCounter [9] & ( \VA|controller|xCounter [8] ) ) # ( !\VA|controller|xCounter [9] & ( \VA|controller|xCounter [8] ) ) # ( \VA|controller|xCounter [9] & ( !\VA|controller|xCounter [8] & ( 
// (!\VA|controller|xCounter [7]) # ((!\VA|controller|VGA_HS1~0_combout  & (!\VA|controller|xCounter [6] & !\VA|controller|xCounter [5])) # (\VA|controller|VGA_HS1~0_combout  & (\VA|controller|xCounter [6] & \VA|controller|xCounter [5]))) ) ) ) # ( 
// !\VA|controller|xCounter [9] & ( !\VA|controller|xCounter [8] ) )

	.dataa(!\VA|controller|xCounter [7]),
	.datab(!\VA|controller|VGA_HS1~0_combout ),
	.datac(!\VA|controller|xCounter [6]),
	.datad(!\VA|controller|xCounter [5]),
	.datae(!\VA|controller|xCounter [9]),
	.dataf(!\VA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFEAABFFFFFFFF;
defparam \VA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N43
dffeas \VA|controller|VGA_HS1 (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N47
dffeas \VA|controller|VGA_HS (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N36
cyclonev_lcell_comb \VA|controller|VGA_VS1~0 (
// Equation(s):
// \VA|controller|VGA_VS1~0_combout  = ( \VA|controller|yCounter [1] & ( !\VA|controller|yCounter [4] & ( (!\VA|controller|yCounter [9] & (\VA|controller|yCounter[2]~DUPLICATE_q  & (!\VA|controller|yCounter [0] & \VA|controller|yCounter [3]))) ) ) ) # ( 
// !\VA|controller|yCounter [1] & ( !\VA|controller|yCounter [4] & ( (!\VA|controller|yCounter [9] & (\VA|controller|yCounter[2]~DUPLICATE_q  & (\VA|controller|yCounter [0] & \VA|controller|yCounter [3]))) ) ) )

	.dataa(!\VA|controller|yCounter [9]),
	.datab(!\VA|controller|yCounter[2]~DUPLICATE_q ),
	.datac(!\VA|controller|yCounter [0]),
	.datad(!\VA|controller|yCounter [3]),
	.datae(!\VA|controller|yCounter [1]),
	.dataf(!\VA|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VA|controller|VGA_VS1~0 .lut_mask = 64'h0002002000000000;
defparam \VA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N54
cyclonev_lcell_comb \VA|controller|VGA_VS1~1 (
// Equation(s):
// \VA|controller|VGA_VS1~1_combout  = ( \VA|controller|VGA_VS1~0_combout  & ( \VA|controller|yCounter [6] & ( (!\VA|controller|yCounter[7]~DUPLICATE_q ) # ((!\VA|controller|yCounter [8]) # (!\VA|controller|yCounter[5]~DUPLICATE_q )) ) ) ) # ( 
// !\VA|controller|VGA_VS1~0_combout  & ( \VA|controller|yCounter [6] ) ) # ( \VA|controller|VGA_VS1~0_combout  & ( !\VA|controller|yCounter [6] ) ) # ( !\VA|controller|VGA_VS1~0_combout  & ( !\VA|controller|yCounter [6] ) )

	.dataa(!\VA|controller|yCounter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VA|controller|yCounter [8]),
	.datad(!\VA|controller|yCounter[5]~DUPLICATE_q ),
	.datae(!\VA|controller|VGA_VS1~0_combout ),
	.dataf(!\VA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VA|controller|VGA_VS1~1 .lut_mask = 64'hFFFFFFFFFFFFFFFA;
defparam \VA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N56
dffeas \VA|controller|VGA_VS1 (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y77_N40
dffeas \VA|controller|VGA_VS (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N57
cyclonev_lcell_comb \VA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VA|controller|VGA_BLANK1~0_combout  = ( !\VA|controller|on_screen~0_combout  & ( \VA|controller|LessThan7~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VA|controller|LessThan7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VA|controller|on_screen~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VA|controller|VGA_BLANK1~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \VA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y77_N59
dffeas \VA|controller|VGA_BLANK1 (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N41
dffeas \VA|controller|VGA_BLANK (
	.clk(\VA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
