// Seed: 1781304773
module module_0;
  assign id_1 = -1;
  uwire id_2, id_3 = -1;
  assign id_2 = id_2;
  assign module_1.id_2 = 0;
  wire id_4;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1,
    output wor   id_2
);
  reg id_4, id_5, id_6;
  wire id_7 = id_7;
  assign id_2 = 1'd0;
  always id_1 <= id_5;
  wire id_8;
  id_9(
      id_4
  );
  assign id_5 = -1'b0;
  assign id_6 = 1;
  module_0 modCall_1 ();
  tri1 id_10 = id_10 == -1 && 1;
endmodule
