Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:53:11 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.790     -345.517                    110                  745        0.169        0.000                      0                  745        3.000        0.000                       0                   417  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -6.790     -345.517                    110                  745        0.169        0.000                      0                  745        3.000        0.000                       0                   417  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          110  Failing Endpoints,  Worst Slack       -6.790ns,  Total Violation     -345.517ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.790ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.815ns  (logic 8.790ns (63.625%)  route 5.025ns (36.375%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X61Y62         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm6/out_reg[0]/Q
                         net (fo=16, routed)          1.576     3.005    fsm6/fsm6_out[0]
    SLICE_X42Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.129 f  fsm6/out[31]_i_7__2/O
                         net (fo=5, routed)           0.184     3.314    fsm5/out_reg[0]_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.124     3.438 f  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.450     3.888    fsm3/out_reg[31]_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.012 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=145, routed)         0.841     4.853    fsm2/x2_addr0_3_sn_1
    SLICE_X38Y69         LUT6 (Prop_lut6_I3_O)        0.124     4.977 r  fsm2/out__0_i_1/O
                         net (fo=1, routed)           0.411     5.389    mult1/mult1_left[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.425 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.427    mult1/out__0_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.945 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.958    11.902    mult1/out__1_n_105
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.124    12.026 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.026    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.576 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.576    mult1/out_carry_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.910 r  mult1/out_carry__0/O[1]
                         net (fo=1, routed)           0.602    13.512    x2_t0/out__3[5]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.815 r  x2_t0/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.815    add3/out_reg[23][1]
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.348 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.348    add3/out_carry__4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.465    add3/out_carry__5_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.788 r  add3/out_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.788    x2Write00/add3_out[29]
    SLICE_X34Y73         FDRE                                         r  x2Write00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    x2Write00/clk
    SLICE_X34Y73         FDRE                                         r  x2Write00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.109     7.998    x2Write00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.788    
  -------------------------------------------------------------------
                         slack                                 -6.790    

Slack (VIOLATED) :        -6.782ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.807ns  (logic 8.782ns (63.604%)  route 5.025ns (36.396%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X61Y62         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm6/out_reg[0]/Q
                         net (fo=16, routed)          1.576     3.005    fsm6/fsm6_out[0]
    SLICE_X42Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.129 f  fsm6/out[31]_i_7__2/O
                         net (fo=5, routed)           0.184     3.314    fsm5/out_reg[0]_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.124     3.438 f  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.450     3.888    fsm3/out_reg[31]_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.012 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=145, routed)         0.841     4.853    fsm2/x2_addr0_3_sn_1
    SLICE_X38Y69         LUT6 (Prop_lut6_I3_O)        0.124     4.977 r  fsm2/out__0_i_1/O
                         net (fo=1, routed)           0.411     5.389    mult1/mult1_left[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.425 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.427    mult1/out__0_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.945 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.958    11.902    mult1/out__1_n_105
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.124    12.026 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.026    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.576 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.576    mult1/out_carry_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.910 r  mult1/out_carry__0/O[1]
                         net (fo=1, routed)           0.602    13.512    x2_t0/out__3[5]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.815 r  x2_t0/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.815    add3/out_reg[23][1]
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.348 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.348    add3/out_carry__4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.465    add3/out_carry__5_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.780 r  add3/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    14.780    x2Write00/add3_out[31]
    SLICE_X34Y73         FDRE                                         r  x2Write00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    x2Write00/clk
    SLICE_X34Y73         FDRE                                         r  x2Write00/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.109     7.998    x2Write00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                 -6.782    

Slack (VIOLATED) :        -6.758ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.783ns  (logic 8.623ns (62.562%)  route 5.160ns (37.438%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X55Y61         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          1.388     2.817    fsm6/fsm6_out[2]
    SLICE_X87Y58         LUT5 (Prop_lut5_I3_O)        0.124     2.941 f  fsm6/out[31]_i_7__1/O
                         net (fo=4, routed)           0.166     3.107    fsm4/out_reg[0]_2
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     3.231 f  fsm4/y1_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.727     3.958    fsm1/out_reg[31]_0
    SLICE_X90Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.082 r  fsm1/y1_addr0[3]_INST_0_i_2/O
                         net (fo=145, routed)         0.919     5.001    fsm0/out_reg[31]_1
    SLICE_X92Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.125 r  fsm0/out__0_i_5__0/O
                         net (fo=1, routed)           0.518     5.643    mult0/mult0_left[12]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.679 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.681    mult0/out__0_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.199 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.838    12.037    mult0/out__1_n_105
    SLICE_X93Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.544 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.544    mult0/out_carry_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.878 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.602    13.480    x1_t0/out__3[5]
    SLICE_X92Y51         LUT3 (Prop_lut3_I2_O)        0.303    13.783 r  x1_t0/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    13.783    add0/out_reg[23][1]
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.316 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.316    add0/out_carry__4_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.433 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.433    add0/out_carry__5_n_0
    SLICE_X92Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.756 r  add0/out_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.756    x1Write00/add0_out[29]
    SLICE_X92Y53         FDRE                                         r  x1Write00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    x1Write00/clk
    SLICE_X92Y53         FDRE                                         r  x1Write00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X92Y53         FDRE (Setup_fdre_C_D)        0.109     7.998    x1Write00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.756    
  -------------------------------------------------------------------
                         slack                                 -6.758    

Slack (VIOLATED) :        -6.750ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.775ns  (logic 8.615ns (62.540%)  route 5.160ns (37.460%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X55Y61         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          1.388     2.817    fsm6/fsm6_out[2]
    SLICE_X87Y58         LUT5 (Prop_lut5_I3_O)        0.124     2.941 f  fsm6/out[31]_i_7__1/O
                         net (fo=4, routed)           0.166     3.107    fsm4/out_reg[0]_2
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     3.231 f  fsm4/y1_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.727     3.958    fsm1/out_reg[31]_0
    SLICE_X90Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.082 r  fsm1/y1_addr0[3]_INST_0_i_2/O
                         net (fo=145, routed)         0.919     5.001    fsm0/out_reg[31]_1
    SLICE_X92Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.125 r  fsm0/out__0_i_5__0/O
                         net (fo=1, routed)           0.518     5.643    mult0/mult0_left[12]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.679 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.681    mult0/out__0_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.199 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.838    12.037    mult0/out__1_n_105
    SLICE_X93Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.544 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.544    mult0/out_carry_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.878 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.602    13.480    x1_t0/out__3[5]
    SLICE_X92Y51         LUT3 (Prop_lut3_I2_O)        0.303    13.783 r  x1_t0/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    13.783    add0/out_reg[23][1]
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.316 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.316    add0/out_carry__4_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.433 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.433    add0/out_carry__5_n_0
    SLICE_X92Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.748 r  add0/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    14.748    x1Write00/add0_out[31]
    SLICE_X92Y53         FDRE                                         r  x1Write00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    x1Write00/clk
    SLICE_X92Y53         FDRE                                         r  x1Write00/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X92Y53         FDRE (Setup_fdre_C_D)        0.109     7.998    x1Write00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.748    
  -------------------------------------------------------------------
                         slack                                 -6.750    

Slack (VIOLATED) :        -6.706ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.731ns  (logic 8.706ns (63.403%)  route 5.025ns (36.597%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X61Y62         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm6/out_reg[0]/Q
                         net (fo=16, routed)          1.576     3.005    fsm6/fsm6_out[0]
    SLICE_X42Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.129 f  fsm6/out[31]_i_7__2/O
                         net (fo=5, routed)           0.184     3.314    fsm5/out_reg[0]_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.124     3.438 f  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.450     3.888    fsm3/out_reg[31]_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.012 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=145, routed)         0.841     4.853    fsm2/x2_addr0_3_sn_1
    SLICE_X38Y69         LUT6 (Prop_lut6_I3_O)        0.124     4.977 r  fsm2/out__0_i_1/O
                         net (fo=1, routed)           0.411     5.389    mult1/mult1_left[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.425 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.427    mult1/out__0_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.945 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.958    11.902    mult1/out__1_n_105
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.124    12.026 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.026    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.576 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.576    mult1/out_carry_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.910 r  mult1/out_carry__0/O[1]
                         net (fo=1, routed)           0.602    13.512    x2_t0/out__3[5]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.815 r  x2_t0/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.815    add3/out_reg[23][1]
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.348 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.348    add3/out_carry__4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.465    add3/out_carry__5_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.704 r  add3/out_carry__6/O[2]
                         net (fo=1, routed)           0.000    14.704    x2Write00/add3_out[30]
    SLICE_X34Y73         FDRE                                         r  x2Write00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    x2Write00/clk
    SLICE_X34Y73         FDRE                                         r  x2Write00/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.109     7.998    x2Write00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.704    
  -------------------------------------------------------------------
                         slack                                 -6.706    

Slack (VIOLATED) :        -6.686ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.711ns  (logic 8.686ns (63.349%)  route 5.025ns (36.651%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X61Y62         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm6/out_reg[0]/Q
                         net (fo=16, routed)          1.576     3.005    fsm6/fsm6_out[0]
    SLICE_X42Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.129 f  fsm6/out[31]_i_7__2/O
                         net (fo=5, routed)           0.184     3.314    fsm5/out_reg[0]_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.124     3.438 f  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.450     3.888    fsm3/out_reg[31]_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.012 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=145, routed)         0.841     4.853    fsm2/x2_addr0_3_sn_1
    SLICE_X38Y69         LUT6 (Prop_lut6_I3_O)        0.124     4.977 r  fsm2/out__0_i_1/O
                         net (fo=1, routed)           0.411     5.389    mult1/mult1_left[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.425 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.427    mult1/out__0_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.945 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.958    11.902    mult1/out__1_n_105
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.124    12.026 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.026    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.576 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.576    mult1/out_carry_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.910 r  mult1/out_carry__0/O[1]
                         net (fo=1, routed)           0.602    13.512    x2_t0/out__3[5]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.815 r  x2_t0/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.815    add3/out_reg[23][1]
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.348 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.348    add3/out_carry__4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.465 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.465    add3/out_carry__5_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.684 r  add3/out_carry__6/O[0]
                         net (fo=1, routed)           0.000    14.684    x2Write00/add3_out[28]
    SLICE_X34Y73         FDRE                                         r  x2Write00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    x2Write00/clk
    SLICE_X34Y73         FDRE                                         r  x2Write00/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.109     7.998    x2Write00/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.684    
  -------------------------------------------------------------------
                         slack                                 -6.686    

Slack (VIOLATED) :        -6.674ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.699ns  (logic 8.539ns (62.333%)  route 5.160ns (37.667%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X55Y61         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          1.388     2.817    fsm6/fsm6_out[2]
    SLICE_X87Y58         LUT5 (Prop_lut5_I3_O)        0.124     2.941 f  fsm6/out[31]_i_7__1/O
                         net (fo=4, routed)           0.166     3.107    fsm4/out_reg[0]_2
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     3.231 f  fsm4/y1_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.727     3.958    fsm1/out_reg[31]_0
    SLICE_X90Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.082 r  fsm1/y1_addr0[3]_INST_0_i_2/O
                         net (fo=145, routed)         0.919     5.001    fsm0/out_reg[31]_1
    SLICE_X92Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.125 r  fsm0/out__0_i_5__0/O
                         net (fo=1, routed)           0.518     5.643    mult0/mult0_left[12]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.679 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.681    mult0/out__0_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.199 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.838    12.037    mult0/out__1_n_105
    SLICE_X93Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.544 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.544    mult0/out_carry_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.878 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.602    13.480    x1_t0/out__3[5]
    SLICE_X92Y51         LUT3 (Prop_lut3_I2_O)        0.303    13.783 r  x1_t0/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    13.783    add0/out_reg[23][1]
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.316 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.316    add0/out_carry__4_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.433 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.433    add0/out_carry__5_n_0
    SLICE_X92Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.672 r  add0/out_carry__6/O[2]
                         net (fo=1, routed)           0.000    14.672    x1Write00/add0_out[30]
    SLICE_X92Y53         FDRE                                         r  x1Write00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    x1Write00/clk
    SLICE_X92Y53         FDRE                                         r  x1Write00/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X92Y53         FDRE (Setup_fdre_C_D)        0.109     7.998    x1Write00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                 -6.674    

Slack (VIOLATED) :        -6.673ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.698ns  (logic 8.673ns (63.315%)  route 5.025ns (36.685%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X61Y62         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm6/out_reg[0]/Q
                         net (fo=16, routed)          1.576     3.005    fsm6/fsm6_out[0]
    SLICE_X42Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.129 f  fsm6/out[31]_i_7__2/O
                         net (fo=5, routed)           0.184     3.314    fsm5/out_reg[0]_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.124     3.438 f  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.450     3.888    fsm3/out_reg[31]_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.012 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=145, routed)         0.841     4.853    fsm2/x2_addr0_3_sn_1
    SLICE_X38Y69         LUT6 (Prop_lut6_I3_O)        0.124     4.977 r  fsm2/out__0_i_1/O
                         net (fo=1, routed)           0.411     5.389    mult1/mult1_left[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.425 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.427    mult1/out__0_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.945 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.958    11.902    mult1/out__1_n_105
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.124    12.026 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.026    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.576 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.576    mult1/out_carry_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.910 r  mult1/out_carry__0/O[1]
                         net (fo=1, routed)           0.602    13.512    x2_t0/out__3[5]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.815 r  x2_t0/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.815    add3/out_reg[23][1]
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.348 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.348    add3/out_carry__4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.671 r  add3/out_carry__5/O[1]
                         net (fo=1, routed)           0.000    14.671    x2Write00/add3_out[25]
    SLICE_X34Y72         FDRE                                         r  x2Write00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    x2Write00/clk
    SLICE_X34Y72         FDRE                                         r  x2Write00/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)        0.109     7.998    x2Write00/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                 -6.673    

Slack (VIOLATED) :        -6.665ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.690ns  (logic 8.665ns (63.293%)  route 5.025ns (36.707%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X61Y62         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm6/out_reg[0]/Q
                         net (fo=16, routed)          1.576     3.005    fsm6/fsm6_out[0]
    SLICE_X42Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.129 f  fsm6/out[31]_i_7__2/O
                         net (fo=5, routed)           0.184     3.314    fsm5/out_reg[0]_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.124     3.438 f  fsm5/y2_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.450     3.888    fsm3/out_reg[31]_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.012 r  fsm3/y2_addr0[3]_INST_0_i_2/O
                         net (fo=145, routed)         0.841     4.853    fsm2/x2_addr0_3_sn_1
    SLICE_X38Y69         LUT6 (Prop_lut6_I3_O)        0.124     4.977 r  fsm2/out__0_i_1/O
                         net (fo=1, routed)           0.411     5.389    mult1/mult1_left[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.425 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.427    mult1/out__0_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.945 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.958    11.902    mult1/out__1_n_105
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.124    12.026 r  mult1/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.026    mult1/out_carry_i_3__1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.576 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.576    mult1/out_carry_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.910 r  mult1/out_carry__0/O[1]
                         net (fo=1, routed)           0.602    13.512    x2_t0/out__3[5]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.815 r  x2_t0/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.815    add3/out_reg[23][1]
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.348 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.348    add3/out_carry__4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.663 r  add3/out_carry__5/O[3]
                         net (fo=1, routed)           0.000    14.663    x2Write00/add3_out[27]
    SLICE_X34Y72         FDRE                                         r  x2Write00/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    x2Write00/clk
    SLICE_X34Y72         FDRE                                         r  x2Write00/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)        0.109     7.998    x2Write00/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                 -6.665    

Slack (VIOLATED) :        -6.654ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.679ns  (logic 8.519ns (62.277%)  route 5.160ns (37.723%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X55Y61         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm6/out_reg[2]/Q
                         net (fo=10, routed)          1.388     2.817    fsm6/fsm6_out[2]
    SLICE_X87Y58         LUT5 (Prop_lut5_I3_O)        0.124     2.941 f  fsm6/out[31]_i_7__1/O
                         net (fo=4, routed)           0.166     3.107    fsm4/out_reg[0]_2
    SLICE_X87Y58         LUT5 (Prop_lut5_I2_O)        0.124     3.231 f  fsm4/y1_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.727     3.958    fsm1/out_reg[31]_0
    SLICE_X90Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.082 r  fsm1/y1_addr0[3]_INST_0_i_2/O
                         net (fo=145, routed)         0.919     5.001    fsm0/out_reg[31]_1
    SLICE_X92Y56         LUT6 (Prop_lut6_I3_O)        0.124     5.125 r  fsm0/out__0_i_5__0/O
                         net (fo=1, routed)           0.518     5.643    mult0/mult0_left[12]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     9.679 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.681    mult0/out__0_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.199 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.838    12.037    mult0/out__1_n_105
    SLICE_X93Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.544 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.544    mult0/out_carry_n_0
    SLICE_X93Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.878 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.602    13.480    x1_t0/out__3[5]
    SLICE_X92Y51         LUT3 (Prop_lut3_I2_O)        0.303    13.783 r  x1_t0/out_carry__4_i_7__0/O
                         net (fo=1, routed)           0.000    13.783    add0/out_reg[23][1]
    SLICE_X92Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.316 r  add0/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.316    add0/out_carry__4_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.433 r  add0/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.433    add0/out_carry__5_n_0
    SLICE_X92Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.652 r  add0/out_carry__6/O[0]
                         net (fo=1, routed)           0.000    14.652    x1Write00/add0_out[28]
    SLICE_X92Y53         FDRE                                         r  x1Write00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    x1Write00/clk
    SLICE_X92Y53         FDRE                                         r  x1Write00/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X92Y53         FDRE (Setup_fdre_C_D)        0.109     7.998    x1Write00/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.652    
  -------------------------------------------------------------------
                         slack                                 -6.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    fsm5/clk
    SLICE_X51Y63         FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm5/out_reg[0]/Q
                         net (fo=8, routed)           0.125     0.676    fsm5/fsm5_out[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I3_O)        0.045     0.721 r  fsm5/out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.721    cond_computed1/out_reg[0]_0
    SLICE_X50Y63         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    cond_computed1/clk
    SLICE_X50Y63         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.120     0.552    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 x1_t0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    x1_t0/clk
    SLICE_X93Y46         FDRE                                         r  x1_t0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x1_t0/out_reg[3]/Q
                         net (fo=2, routed)           0.080     0.631    x1_t0/out_reg_n_0_[3]
    SLICE_X92Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.676 r  x1_t0/out_carry_i_5__0/O
                         net (fo=1, routed)           0.000     0.676    add0/S[3]
    SLICE_X92Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add0/out_carry/O[3]
                         net (fo=1, routed)           0.000     0.740    x1Write00/add0_out[3]
    SLICE_X92Y46         FDRE                                         r  x1Write00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    x1Write00/clk
    SLICE_X92Y46         FDRE                                         r  x1Write00/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X92Y46         FDRE (Hold_fdre_C_D)         0.134     0.566    x1Write00/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 x1_t0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    x1_t0/clk
    SLICE_X93Y47         FDRE                                         r  x1_t0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x1_t0/out_reg[7]/Q
                         net (fo=2, routed)           0.080     0.631    x1_t0/out_reg_n_0_[7]
    SLICE_X92Y47         LUT3 (Prop_lut3_I0_O)        0.045     0.676 r  x1_t0/out_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     0.676    add0/out_reg[7][3]
    SLICE_X92Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add0/out_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.740    x1Write00/add0_out[7]
    SLICE_X92Y47         FDRE                                         r  x1Write00/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    x1Write00/clk
    SLICE_X92Y47         FDRE                                         r  x1Write00/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X92Y47         FDRE (Hold_fdre_C_D)         0.134     0.566    x1Write00/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 x2_t0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    x2_t0/clk
    SLICE_X35Y69         FDRE                                         r  x2_t0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x2_t0/out_reg[15]/Q
                         net (fo=2, routed)           0.080     0.631    x2_t0/out_reg_n_0_[15]
    SLICE_X34Y69         LUT3 (Prop_lut3_I0_O)        0.045     0.676 r  x2_t0/out_carry__2_i_5/O
                         net (fo=1, routed)           0.000     0.676    add3/out_reg[15][3]
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add3/out_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.740    x2Write00/add3_out[15]
    SLICE_X34Y69         FDRE                                         r  x2Write00/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    x2Write00/clk
    SLICE_X34Y69         FDRE                                         r  x2Write00/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.134     0.566    x2Write00/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 x2_t0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    x2_t0/clk
    SLICE_X35Y66         FDRE                                         r  x2_t0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x2_t0/out_reg[3]/Q
                         net (fo=2, routed)           0.080     0.631    x2_t0/out_reg_n_0_[3]
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.045     0.676 r  x2_t0/out_carry_i_5/O
                         net (fo=1, routed)           0.000     0.676    add3/S[3]
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add3/out_carry/O[3]
                         net (fo=1, routed)           0.000     0.740    x2Write00/add3_out[3]
    SLICE_X34Y66         FDRE                                         r  x2Write00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    x2Write00/clk
    SLICE_X34Y66         FDRE                                         r  x2Write00/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.134     0.566    x2Write00/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 x2_t0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    x2_t0/clk
    SLICE_X35Y67         FDRE                                         r  x2_t0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x2_t0/out_reg[7]/Q
                         net (fo=2, routed)           0.080     0.631    x2_t0/out_reg_n_0_[7]
    SLICE_X34Y67         LUT3 (Prop_lut3_I0_O)        0.045     0.676 r  x2_t0/out_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.676    add3/out_reg[7][3]
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add3/out_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.740    x2Write00/add3_out[7]
    SLICE_X34Y67         FDRE                                         r  x2Write00/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    x2Write00/clk
    SLICE_X34Y67         FDRE                                         r  x2Write00/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.134     0.566    x2Write00/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 x1_t0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    x1_t0/clk
    SLICE_X93Y46         FDRE                                         r  x1_t0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x1_t0/out_reg[0]/Q
                         net (fo=2, routed)           0.087     0.638    x1_t0/out_reg_n_0_[0]
    SLICE_X92Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  x1_t0/out_carry_i_8__0/O
                         net (fo=1, routed)           0.000     0.683    add0/S[0]
    SLICE_X92Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add0/out_carry/O[0]
                         net (fo=1, routed)           0.000     0.753    x1Write00/add0_out[0]
    SLICE_X92Y46         FDRE                                         r  x1Write00/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    x1Write00/clk
    SLICE_X92Y46         FDRE                                         r  x1Write00/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X92Y46         FDRE (Hold_fdre_C_D)         0.134     0.566    x1Write00/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 x1_t0/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    x1_t0/clk
    SLICE_X93Y49         FDRE                                         r  x1_t0/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x1_t0/out_reg[12]/Q
                         net (fo=2, routed)           0.087     0.638    x1_t0/out_reg_n_0_[12]
    SLICE_X92Y49         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  x1_t0/out_carry__2_i_8__0/O
                         net (fo=1, routed)           0.000     0.683    add0/out_reg[15][0]
    SLICE_X92Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add0/out_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.753    x1Write00/add0_out[12]
    SLICE_X92Y49         FDRE                                         r  x1Write00/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    x1Write00/clk
    SLICE_X92Y49         FDRE                                         r  x1Write00/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X92Y49         FDRE (Hold_fdre_C_D)         0.134     0.566    x1Write00/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 x1_t0/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    x1_t0/clk
    SLICE_X93Y50         FDRE                                         r  x1_t0/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x1_t0/out_reg[16]/Q
                         net (fo=2, routed)           0.087     0.638    x1_t0/out_reg_n_0_[16]
    SLICE_X92Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  x1_t0/out_carry__3_i_8__0/O
                         net (fo=1, routed)           0.000     0.683    add0/out_reg[19][0]
    SLICE_X92Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add0/out_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.753    x1Write00/add0_out[16]
    SLICE_X92Y50         FDRE                                         r  x1Write00/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    x1Write00/clk
    SLICE_X92Y50         FDRE                                         r  x1Write00/out_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.134     0.566    x1Write00/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 x1_t0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    x1_t0/clk
    SLICE_X93Y47         FDRE                                         r  x1_t0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x1_t0/out_reg[4]/Q
                         net (fo=2, routed)           0.087     0.638    x1_t0/out_reg_n_0_[4]
    SLICE_X92Y47         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  x1_t0/out_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.683    add0/out_reg[7][0]
    SLICE_X92Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add0/out_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.753    x1Write00/add0_out[4]
    SLICE_X92Y47         FDRE                                         r  x1Write00/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    x1Write00/clk
    SLICE_X92Y47         FDRE                                         r  x1Write00/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X92Y47         FDRE (Hold_fdre_C_D)         0.134     0.566    x1Write00/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X90Y51  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X93Y55  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X90Y51  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X92Y58  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X92Y54  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X93Y55  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X93Y55  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X90Y56  ARead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X94Y55  ARead00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X95Y56  ARead00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y51  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X93Y55  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y51  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X92Y58  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X92Y54  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X93Y55  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X93Y55  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y56  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X94Y55  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X95Y56  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y51  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X93Y55  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y51  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X92Y58  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X92Y54  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X93Y55  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X93Y55  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y56  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X94Y55  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X95Y56  ARead00/out_reg[18]/C



