

================================================================
== Vivado HLS Report for 'Erode_16_16_1080_1920_s'
================================================================
* Date:           Fri Dec  4 16:20:21 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.48|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: call_ret_i [2/2] 0.00ns
entry:8  %call_ret_i = call fastcc %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" @"getStructuringElement<unsigned char,int,int,3,3>"() ; <%"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret"> [#uses=9]


 <State 2>: 0.00ns
ST_2: p_src_cols_V_read_2 [1/1] 0.00ns
entry:6  %p_src_cols_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_cols_V_read) ; <i12> [#uses=1]

ST_2: p_src_rows_V_read_2 [1/1] 0.00ns
entry:7  %p_src_rows_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_rows_V_read) ; <i12> [#uses=1]

ST_2: call_ret_i [1/2] 0.00ns
entry:8  %call_ret_i = call fastcc %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" @"getStructuringElement<unsigned char,int,int,3,3>"() ; <%"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret"> [#uses=9]

ST_2: temp_kernel_val_0_0 [1/1] 0.00ns
entry:9  %temp_kernel_val_0_0 = extractvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %call_ret_i, 0 ; <i8> [#uses=1]

ST_2: temp_kernel_val_0_1 [1/1] 0.00ns
entry:10  %temp_kernel_val_0_1 = extractvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %call_ret_i, 1 ; <i8> [#uses=1]

ST_2: temp_kernel_val_0_2 [1/1] 0.00ns
entry:11  %temp_kernel_val_0_2 = extractvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %call_ret_i, 2 ; <i8> [#uses=1]

ST_2: temp_kernel_val_1_0 [1/1] 0.00ns
entry:12  %temp_kernel_val_1_0 = extractvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %call_ret_i, 3 ; <i8> [#uses=1]

ST_2: temp_kernel_val_1_1 [1/1] 0.00ns
entry:13  %temp_kernel_val_1_1 = extractvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %call_ret_i, 4 ; <i8> [#uses=1]

ST_2: temp_kernel_val_1_2 [1/1] 0.00ns
entry:14  %temp_kernel_val_1_2 = extractvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %call_ret_i, 5 ; <i8> [#uses=1]

ST_2: temp_kernel_val_2_0 [1/1] 0.00ns
entry:15  %temp_kernel_val_2_0 = extractvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %call_ret_i, 6 ; <i8> [#uses=1]

ST_2: temp_kernel_val_2_1 [1/1] 0.00ns
entry:16  %temp_kernel_val_2_1 = extractvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %call_ret_i, 7 ; <i8> [#uses=1]

ST_2: temp_kernel_val_2_2 [1/1] 0.00ns
entry:17  %temp_kernel_val_2_2 = extractvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %call_ret_i, 8 ; <i8> [#uses=1]

ST_2: stg_17 [2/2] 0.00ns
entry:18  call fastcc void @"filter_opr<erode_kernel,16,16,unsigned char,int,1080,1920,3,3>"(i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V, i8 %temp_kernel_val_0_0, i8 %temp_kernel_val_0_1, i8 %temp_kernel_val_0_2, i8 %temp_kernel_val_1_0, i8 %temp_kernel_val_1_1, i8 %temp_kernel_val_1_2, i8 %temp_kernel_val_2_0, i8 %temp_kernel_val_2_1, i8 %temp_kernel_val_2_2, i12 %p_src_rows_V_read_2, i12 %p_src_cols_V_read_2)


 <State 3>: 0.00ns
ST_3: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str227, i32 0, i32 0, i32 0, [8 x i8]* @str227) ; <i32> [#uses=0]

ST_3: empty_164 [1/1] 0.00ns
entry:1  %empty_164 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str224, i32 0, i32 0, i32 0, [8 x i8]* @str224) ; <i32> [#uses=0]

ST_3: empty_165 [1/1] 0.00ns
entry:2  %empty_165 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str221, i32 0, i32 0, i32 0, [8 x i8]* @str221) ; <i32> [#uses=0]

ST_3: empty_166 [1/1] 0.00ns
entry:3  %empty_166 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str218, i32 0, i32 0, i32 0, [8 x i8]* @str218) ; <i32> [#uses=0]

ST_3: empty_167 [1/1] 0.00ns
entry:4  %empty_167 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str215, i32 0, i32 0, i32 0, [8 x i8]* @str215) ; <i32> [#uses=0]

ST_3: empty_168 [1/1] 0.00ns
entry:5  %empty_168 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str212, i32 0, i32 0, i32 0, [8 x i8]* @str212) ; <i32> [#uses=0]

ST_3: stg_24 [1/2] 0.00ns
entry:18  call fastcc void @"filter_opr<erode_kernel,16,16,unsigned char,int,1080,1920,3,3>"(i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V, i8 %temp_kernel_val_0_0, i8 %temp_kernel_val_0_1, i8 %temp_kernel_val_0_2, i8 %temp_kernel_val_1_0, i8 %temp_kernel_val_1_1, i8 %temp_kernel_val_1_2, i8 %temp_kernel_val_2_0, i8 %temp_kernel_val_2_1, i8 %temp_kernel_val_2_2, i12 %p_src_rows_V_read_2, i12 %p_src_cols_V_read_2)

ST_3: stg_25 [1/1] 0.00ns
entry:19  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb708640; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb7086a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x8d907a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x8d90800; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x8d90860; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x8d908c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x8d90920; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0xaaa1920; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_src_cols_V_read_2 (wireread    ) [ 0001]
p_src_rows_V_read_2 (wireread    ) [ 0001]
call_ret_i          (call        ) [ 0000]
temp_kernel_val_0_0 (extractvalue) [ 0001]
temp_kernel_val_0_1 (extractvalue) [ 0001]
temp_kernel_val_0_2 (extractvalue) [ 0001]
temp_kernel_val_1_0 (extractvalue) [ 0001]
temp_kernel_val_1_1 (extractvalue) [ 0001]
temp_kernel_val_1_2 (extractvalue) [ 0001]
temp_kernel_val_2_0 (extractvalue) [ 0001]
temp_kernel_val_2_1 (extractvalue) [ 0001]
temp_kernel_val_2_2 (extractvalue) [ 0001]
empty               (specfifo    ) [ 0000]
empty_164           (specfifo    ) [ 0000]
empty_165           (specfifo    ) [ 0000]
empty_166           (specfifo    ) [ 0000]
empty_167           (specfifo    ) [ 0000]
empty_168           (specfifo    ) [ 0000]
stg_24              (call        ) [ 0000]
stg_25              (ret         ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getStructuringElement<unsigned char,int,int,3,3>"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_opr<erode_kernel,16,16,unsigned char,int,1080,1920,3,3>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str227"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str224"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str221"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str218"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str215"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str212"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="p_src_cols_V_read_2_wireread_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="12" slack="0"/>
<pin id="40" dir="0" index="1" bw="12" slack="0"/>
<pin id="41" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="p_src_cols_V_read_2/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_src_rows_V_read_2_wireread_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="12" slack="0"/>
<pin id="46" dir="0" index="1" bw="12" slack="0"/>
<pin id="47" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="p_src_rows_V_read_2/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="0" slack="0"/>
<pin id="53" dir="0" index="1" bw="8" slack="0"/>
<pin id="54" dir="0" index="2" bw="8" slack="0"/>
<pin id="55" dir="0" index="3" bw="8" slack="0"/>
<pin id="56" dir="0" index="4" bw="8" slack="0"/>
<pin id="57" dir="0" index="5" bw="8" slack="0"/>
<pin id="58" dir="0" index="6" bw="8" slack="0"/>
<pin id="59" dir="0" index="7" bw="8" slack="0"/>
<pin id="60" dir="0" index="8" bw="8" slack="0"/>
<pin id="61" dir="0" index="9" bw="8" slack="0"/>
<pin id="62" dir="0" index="10" bw="8" slack="0"/>
<pin id="63" dir="0" index="11" bw="8" slack="0"/>
<pin id="64" dir="0" index="12" bw="8" slack="0"/>
<pin id="65" dir="0" index="13" bw="8" slack="0"/>
<pin id="66" dir="0" index="14" bw="8" slack="0"/>
<pin id="67" dir="0" index="15" bw="8" slack="0"/>
<pin id="68" dir="0" index="16" bw="12" slack="0"/>
<pin id="69" dir="0" index="17" bw="12" slack="0"/>
<pin id="70" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_17/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_getStructuringElement_unsigned_char_int_int_3_3_s_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="72" slack="0"/>
<pin id="82" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="temp_kernel_val_0_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="72" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="temp_kernel_val_0_0/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="temp_kernel_val_0_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="72" slack="0"/>
<pin id="91" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="temp_kernel_val_0_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="temp_kernel_val_0_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="72" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="temp_kernel_val_0_2/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="temp_kernel_val_1_0_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="72" slack="0"/>
<pin id="101" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="temp_kernel_val_1_0/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="temp_kernel_val_1_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="72" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="temp_kernel_val_1_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="temp_kernel_val_1_2_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="72" slack="0"/>
<pin id="111" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="temp_kernel_val_1_2/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="temp_kernel_val_2_0_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="72" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="temp_kernel_val_2_0/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="temp_kernel_val_2_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="72" slack="0"/>
<pin id="121" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="temp_kernel_val_2_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="temp_kernel_val_2_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="72" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="temp_kernel_val_2_2/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="p_src_cols_V_read_2_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="1"/>
<pin id="131" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="p_src_rows_V_read_2_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="1"/>
<pin id="136" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="temp_kernel_val_0_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_0_0 "/>
</bind>
</comp>

<comp id="144" class="1005" name="temp_kernel_val_0_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="1"/>
<pin id="146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_0_1 "/>
</bind>
</comp>

<comp id="149" class="1005" name="temp_kernel_val_0_2_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_0_2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="temp_kernel_val_1_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_1_0 "/>
</bind>
</comp>

<comp id="159" class="1005" name="temp_kernel_val_1_1_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="1"/>
<pin id="161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_1_1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="temp_kernel_val_1_2_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_1_2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="temp_kernel_val_2_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_2_0 "/>
</bind>
</comp>

<comp id="174" class="1005" name="temp_kernel_val_2_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="1"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_2_1 "/>
</bind>
</comp>

<comp id="179" class="1005" name="temp_kernel_val_2_2_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="1"/>
<pin id="181" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_kernel_val_2_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="51" pin=2"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="51" pin=3"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="51" pin=4"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="51" pin=5"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="51" pin=6"/></net>

<net id="78"><net_src comp="44" pin="2"/><net_sink comp="51" pin=16"/></net>

<net id="79"><net_src comp="38" pin="2"/><net_sink comp="51" pin=17"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="51" pin=7"/></net>

<net id="92"><net_src comp="80" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="51" pin=8"/></net>

<net id="97"><net_src comp="80" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="51" pin=9"/></net>

<net id="102"><net_src comp="80" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="51" pin=10"/></net>

<net id="107"><net_src comp="80" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="51" pin=11"/></net>

<net id="112"><net_src comp="80" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="51" pin=12"/></net>

<net id="117"><net_src comp="80" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="51" pin=13"/></net>

<net id="122"><net_src comp="80" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="51" pin=14"/></net>

<net id="127"><net_src comp="80" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="51" pin=15"/></net>

<net id="132"><net_src comp="38" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="51" pin=17"/></net>

<net id="137"><net_src comp="44" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="51" pin=16"/></net>

<net id="142"><net_src comp="84" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="51" pin=7"/></net>

<net id="147"><net_src comp="89" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="51" pin=8"/></net>

<net id="152"><net_src comp="94" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="51" pin=9"/></net>

<net id="157"><net_src comp="99" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="51" pin=10"/></net>

<net id="162"><net_src comp="104" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="51" pin=11"/></net>

<net id="167"><net_src comp="109" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="51" pin=12"/></net>

<net id="172"><net_src comp="114" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="51" pin=13"/></net>

<net id="177"><net_src comp="119" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="51" pin=14"/></net>

<net id="182"><net_src comp="124" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="51" pin=15"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {2 3 }
	Port: p_dst_data_stream_1_V | {2 3 }
	Port: p_dst_data_stream_2_V | {2 3 }
  - Chain level:
	State 1
	State 2
		temp_kernel_val_0_0 : 1
		temp_kernel_val_0_1 : 1
		temp_kernel_val_0_2 : 1
		temp_kernel_val_1_0 : 1
		temp_kernel_val_1_1 : 1
		temp_kernel_val_1_2 : 1
		temp_kernel_val_2_0 : 1
		temp_kernel_val_2_1 : 1
		temp_kernel_val_2_2 : 1
		stg_17 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                              |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51 |    9    | 28.9204 |   1538  |   1651  |
|          |        grp_getStructuringElement_unsigned_char_int_int_3_3_s_fu_80        |    0    |  13.843 |   448   |   576   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| wireread |                     p_src_cols_V_read_2_wireread_fu_38                    |    0    |    0    |    0    |    0    |
|          |                     p_src_rows_V_read_2_wireread_fu_44                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         temp_kernel_val_0_0_fu_84                         |    0    |    0    |    0    |    0    |
|          |                         temp_kernel_val_0_1_fu_89                         |    0    |    0    |    0    |    0    |
|          |                         temp_kernel_val_0_2_fu_94                         |    0    |    0    |    0    |    0    |
|          |                         temp_kernel_val_1_0_fu_99                         |    0    |    0    |    0    |    0    |
|extractvalue|                         temp_kernel_val_1_1_fu_104                        |    0    |    0    |    0    |    0    |
|          |                         temp_kernel_val_1_2_fu_109                        |    0    |    0    |    0    |    0    |
|          |                         temp_kernel_val_2_0_fu_114                        |    0    |    0    |    0    |    0    |
|          |                         temp_kernel_val_2_1_fu_119                        |    0    |    0    |    0    |    0    |
|          |                         temp_kernel_val_2_2_fu_124                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                           |    9    | 42.7634 |   1986  |   2227  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|p_src_cols_V_read_2_reg_129|   12   |
|p_src_rows_V_read_2_reg_134|   12   |
|temp_kernel_val_0_0_reg_139|    8   |
|temp_kernel_val_0_1_reg_144|    8   |
|temp_kernel_val_0_2_reg_149|    8   |
|temp_kernel_val_1_0_reg_154|    8   |
|temp_kernel_val_1_1_reg_159|    8   |
|temp_kernel_val_1_2_reg_164|    8   |
|temp_kernel_val_2_0_reg_169|    8   |
|temp_kernel_val_2_1_reg_174|    8   |
|temp_kernel_val_2_2_reg_179|    8   |
+---------------------------+--------+
|           Total           |   96   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51 |  p7  |   2  |   8  |   16   ||    8    |
| grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51 |  p8  |   2  |   8  |   16   ||    8    |
| grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51 |  p9  |   2  |   8  |   16   ||    8    |
| grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51 |  p10 |   2  |   8  |   16   ||    8    |
| grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51 |  p11 |   2  |   8  |   16   ||    8    |
| grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51 |  p12 |   2  |   8  |   16   ||    8    |
| grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51 |  p13 |   2  |   8  |   16   ||    8    |
| grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51 |  p14 |   2  |   8  |   16   ||    8    |
| grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51 |  p15 |   2  |   8  |   16   ||    8    |
| grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51 |  p16 |   2  |  12  |   24   ||    12   |
| grp_filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51 |  p17 |   2  |  12  |   24   ||    12   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Total                                   |      |      |      |   192  ||  15.33  ||    96   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |   42   |  1986  |  2227  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   96   |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   58   |  2082  |  2323  |
+-----------+--------+--------+--------+--------+
