<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 7.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"logicdyno.top","root":"/","scheme":"Muse","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="M1DDR1_SUBSYS约束方案项目名称：GKCSHV100 项目工艺：SMIC12NSFE 起草日期：2025-07-07 完成日期： 设计人员：林冬一  一、整体描述1. 主要模块   一级模块一级模块 主要模块 模块描述    U_DDR_SOC_SUBSYS DDRC_DMCPHY_TOP 2个DDRC子harden    DDRC_AXI_TOP_INST AXI相关    DDR_S">
<meta property="og:type" content="article">
<meta property="og:title" content="test0">
<meta property="og:url" content="http://logicdyno.top/2025/07/26/test0/index.html">
<meta property="og:site_name" content="Logic Dyno Studio">
<meta property="og:description" content="M1DDR1_SUBSYS约束方案项目名称：GKCSHV100 项目工艺：SMIC12NSFE 起草日期：2025-07-07 完成日期： 设计人员：林冬一  一、整体描述1. 主要模块   一级模块一级模块 主要模块 模块描述    U_DDR_SOC_SUBSYS DDRC_DMCPHY_TOP 2个DDRC子harden    DDRC_AXI_TOP_INST AXI相关    DDR_S">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="e:/GKCSHV100%E9%A1%B9%E7%9B%AE%E6%96%87%E4%BB%B6/M1DDR1_SUBSYS%E7%BA%A6%E6%9D%9F%E6%96%B9%E6%A1%88.assets/image-20250715212927559.png">
<meta property="og:image" content="e:/GKCSHV100%E9%A1%B9%E7%9B%AE%E6%96%87%E4%BB%B6/M1DDR1_SUBSYS%E7%BA%A6%E6%9D%9F%E6%96%B9%E6%A1%88.assets/image-20250716133530540.png">
<meta property="og:image" content="e:/GKCSHV100%E9%A1%B9%E7%9B%AE%E6%96%87%E4%BB%B6/M1DDR1_SUBSYS%E7%BA%A6%E6%9D%9F%E6%96%B9%E6%A1%88.assets/image-20250718113804871.png">
<meta property="og:image" content="e:/GKCSHV100%E9%A1%B9%E7%9B%AE%E6%96%87%E4%BB%B6/M1DDR1_SUBSYS%E7%BA%A6%E6%9D%9F%E6%96%B9%E6%A1%88.assets/image-20250717135714618.png">
<meta property="article:published_time" content="2025-07-26T01:36:35.000Z">
<meta property="article:modified_time" content="2025-07-26T01:38:32.283Z">
<meta property="article:author" content="Donnie Lin">
<meta property="article:tag" content="STA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="e:/GKCSHV100%E9%A1%B9%E7%9B%AE%E6%96%87%E4%BB%B6/M1DDR1_SUBSYS%E7%BA%A6%E6%9D%9F%E6%96%B9%E6%A1%88.assets/image-20250715212927559.png">

<link rel="canonical" href="http://logicdyno.top/2025/07/26/test0/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'en'
  };
</script>

  <title>test0 | Logic Dyno Studio</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">Logic Dyno Studio</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>Archives</a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="en">
    <link itemprop="mainEntityOfPage" href="http://logicdyno.top/2025/07/26/test0/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Donnie Lin">
      <meta itemprop="description" content="ABES Engineer's sharing">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Logic Dyno Studio">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          test0
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>
              

              <time title="Created: 2025-07-26 09:36:35 / Modified: 09:38:32" itemprop="dateCreated datePublished" datetime="2025-07-26T09:36:35+08:00">2025-07-26</time>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h1 id="M1DDR1-SUBSYS约束方案"><a href="#M1DDR1-SUBSYS约束方案" class="headerlink" title="M1DDR1_SUBSYS约束方案"></a>M1DDR1_SUBSYS约束方案</h1><p>项目名称：GKCSHV100</p>
<p>项目工艺：SMIC12NSFE</p>
<p>起草日期：2025-07-07</p>
<p>完成日期：</p>
<p>设计人员：林冬一</p>
<hr>
<h1 id="一、整体描述"><a href="#一、整体描述" class="headerlink" title="一、整体描述"></a>一、整体描述</h1><h2 id="1-主要模块"><a href="#1-主要模块" class="headerlink" title="1. 主要模块"></a>1. 主要模块</h2><table>
<thead>
<tr>
<th>一级模块一级模块</th>
<th>主要模块</th>
<th>模块描述</th>
</tr>
</thead>
<tbody><tr>
<td>U_DDR_SOC_SUBSYS</td>
<td>DDRC_DMCPHY_TOP</td>
<td>2个DDRC子harden</td>
</tr>
<tr>
<td></td>
<td>DDRC_AXI_TOP_INST</td>
<td>AXI相关</td>
</tr>
<tr>
<td></td>
<td>DDR_SOC_SUBSYS_BUS</td>
<td>DDR相关总线</td>
</tr>
<tr>
<td>U_FD_PMC&#x2F;U_FD_RTC</td>
<td>\</td>
<td>穿线模块</td>
</tr>
<tr>
<td>U_IO_CONFIG_M1DDR1</td>
<td>MUX&#x2F;IOCTRL</td>
<td>IOPAD选择和控制模块</td>
</tr>
<tr>
<td>U_M1DDR1_APB_DEC</td>
<td>\</td>
<td>APB配置通路的地址译码</td>
</tr>
<tr>
<td>U_M1DDR1_SUBSYS_CRG</td>
<td>U_AIAO_CLKGT_CRG</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_AUDIO_CODEC_CRG</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_CBB_DDRTEST_CRG</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_CBB_MDA_CRG_AIPP</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_CBB_MDA_CRG_JPGD</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_CBB_MDA_CRG_JPGE</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_CBB_MDA_CRG_RST_GZIP</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_CBB_MDA_CRG_VPSS</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_CBB_USRSLV</td>
<td>GKISP配套模块的时钟生成模块</td>
</tr>
<tr>
<td></td>
<td>U_CLK_GZIP_AIPP_SMUX</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_DDR1_CRG</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_SYSCTRL_WITHOUT_WDG_RST</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_VOU_CRG</td>
<td></td>
</tr>
<tr>
<td>U_MEDIA1_SUBSYS</td>
<td>U_AIAO_WRAP</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_AIPP</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_AUDIO_MUX</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_DAC</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_DDRT</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_DMIC</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_GK_SLAVE</td>
<td>GKISP配套模块</td>
</tr>
<tr>
<td></td>
<td>U_GZIP</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_JPGD</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_JPGE</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_MEDIA1_SUBSYS_BUS</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_SYSCTRL</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_VOUT</td>
<td></td>
</tr>
<tr>
<td></td>
<td>U_VPSS</td>
<td></td>
</tr>
<tr>
<td>U_PAD_WRAP_M1DDR1</td>
<td>\</td>
<td>M1中所有PAD</td>
</tr>
<tr>
<td>U_UPS2DDR1_RS_TOP</td>
<td>\</td>
<td>UPS到DDR的打拍模块</td>
</tr>
<tr>
<td>U_UPS_DDR1_X2X_ASYNC</td>
<td>\</td>
<td>异步fifo</td>
</tr>
</tbody></table>
<h2 id="2-IP-IO"><a href="#2-IP-IO" class="headerlink" title="2. IP&#x2F;IO"></a>2. IP&#x2F;IO</h2><table>
<thead>
<tr>
<th>一级模块</th>
<th>IP&#x2F;IO</th>
<th>模块描述</th>
</tr>
</thead>
<tbody><tr>
<td>U_DDR_SOC_SUBSYS</td>
<td>AKS_DDRPHY</td>
<td>DDRC_DMCPHY_TOP中的DDRPHY，包括硬核和软核</td>
</tr>
<tr>
<td>U_PAD_WRAP_M1DDR1</td>
<td>DET_DVDD3318_VOUT</td>
<td>VOUT和AUDIO的IO</td>
</tr>
<tr>
<td>U_PAD_WRAP_M1DDR1</td>
<td>SP12NSFEPRGMII18OD33_1P8V</td>
<td>IO</td>
</tr>
</tbody></table>
<p>GKCSHV100中M1DDR1_SUBSYS模块共包括43个可复用的IO PAD（不包括DDR），主要复用应用场景有GPIO、I2S、DAC_PWM、LCD、PDM、SPI、PWM、I2C、UART、VOU1120(BT1120)、VOUT_TEST、CLK_TEST_DDR1、M1_IOMMU_DBG_OUT、NPU_IOMMU_DBG_OUT、RTC_CLK_OUT。</p>
<p>其中I2S、DAC_PWM、LCD、VOU1120协议相关接口需要额外约束时钟或max_delay。</p>
<h1 id="二、时钟定义"><a href="#二、时钟定义" class="headerlink" title="二、时钟定义"></a>二、时钟定义</h1><h2 id="1-端口时钟"><a href="#1-端口时钟" class="headerlink" title="1. 端口时钟"></a>1. 端口时钟</h2><table>
<thead>
<tr>
<th>Clock Name</th>
<th>Frequency(MHz)</th>
<th>Description</th>
</tr>
</thead>
<tbody><tr>
<td>clk_aiao_pll</td>
<td>1000</td>
<td>AIAO源时钟，不经过M1的CRG，直接接到AIAO_TOP中的CRG中；需要分频后给I2S等协议使用</td>
</tr>
<tr>
<td>clk_syscfg_occ</td>
<td>100</td>
<td>APB总线时钟</td>
</tr>
<tr>
<td>clk_sysaxi_occ</td>
<td>300</td>
<td>AXI总线时钟</td>
</tr>
<tr>
<td>clk_mda1axi_occ</td>
<td>800</td>
<td>高频AXI总线时钟</td>
</tr>
<tr>
<td>clk_cpuaxi_occ</td>
<td>800</td>
<td>高频AXI总线时钟</td>
</tr>
<tr>
<td>clk_npuaxi_occ</td>
<td>800</td>
<td>高频AXI总线时钟</td>
</tr>
<tr>
<td>clk_upsaxi_occ</td>
<td>800</td>
<td>高频AXI总线时钟</td>
</tr>
<tr>
<td>clk_jpgd_occ</td>
<td>500</td>
<td>jpgd功能时钟</td>
</tr>
<tr>
<td>clk_jpge_occ</td>
<td>700</td>
<td>jpge功能时钟</td>
</tr>
<tr>
<td>clk_aiao_com_occ</td>
<td>100</td>
<td>AIAO TX功能使用，时钟来源是系统CRG而不是AIAO_PLL</td>
</tr>
<tr>
<td>clk_vou_hd0_occ</td>
<td>148.5</td>
<td>VOUT中LCD和BT协议时钟，需要通过PAD输出</td>
</tr>
<tr>
<td>clk_vou_ppc_occ</td>
<td>200</td>
<td>VOUT工作时钟</td>
</tr>
<tr>
<td>clk_vpss_occ</td>
<td>600</td>
<td>vpss功能时钟</td>
</tr>
<tr>
<td>clk_12m</td>
<td>12</td>
<td>DMIC备用12MHz时钟</td>
</tr>
<tr>
<td>clk_24m</td>
<td>24</td>
<td>DAC备用24MHz时钟</td>
</tr>
<tr>
<td>clk_usrslv_occ</td>
<td>500</td>
<td>USRSLV功能时钟</td>
</tr>
<tr>
<td>clk_aipp_ini^a^</td>
<td>600</td>
<td>未经过OCC的AIPP功能时钟</td>
</tr>
<tr>
<td>clk_gzip_ini^a^</td>
<td>297</td>
<td>未经过OCC的GZIP功能时钟</td>
</tr>
<tr>
<td>clk_ddr1_core_occ</td>
<td>800</td>
<td>DDRC harden中软核及其他相关逻辑时钟</td>
</tr>
<tr>
<td>clk_ddr1_phy_occ</td>
<td>800</td>
<td>DDRC harden中硬核PHY时钟</td>
</tr>
<tr>
<td>clk_ddr1_dfi_mc_occ</td>
<td>800</td>
<td>DDR软核中memory控制器时钟</td>
</tr>
<tr>
<td>clk_ddr1phy_bypasspll</td>
<td>800</td>
<td>DDR软核中PLL Bypass工作模式时钟</td>
</tr>
<tr>
<td>bist_clk_vic_dac</td>
<td>24</td>
<td>DAC的bist时钟</td>
</tr>
<tr>
<td>bist_clk_vic_mdic</td>
<td>24</td>
<td>DMIC的bist时钟</td>
</tr>
</tbody></table>
<blockquote>
<p>a：车规或超大规模项目中，DFT可能需要拆分模块去测试，这种就需要把当前模块的主时钟的OCC下放，保证mbist 和trans 有高频时钟。除此之位OCC是默认放到顶层的，对于M1DDR1_SUBSYS中的aipp和gzip时钟，因为有memory共享，所以有时序检查要求，为了让aipp和gzip的时钟更容易做成等长，所以gzip_ini的时钟分叉点要下放到M1中，对应的把OCC也放到时钟分叉点及mux之后。</p>
</blockquote>
<h2 id="2-内部时钟"><a href="#2-内部时钟" class="headerlink" title="2. 内部时钟"></a>2. 内部时钟</h2><h3 id="2-1-AIAO-I2S-CRG00-08时钟定义"><a href="#2-1-AIAO-I2S-CRG00-08时钟定义" class="headerlink" title="2.1. AIAO_I2S_CRG00&#x2F;08时钟定义"></a>2.1. AIAO_I2S_CRG00&#x2F;08时钟定义</h3><figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">#=====================================================================================================================================================#</span></span><br><span class="line"><span class="comment"># Module: AIAO_I2S_CRG00 ------ Designer: Lindongyi ------ Modify_Date: 20250715 ------ Confirmed_with: ------ Confirmed_date:</span></span><br><span class="line"><span class="comment"># Info: Define MCLK for codec, define bclk for aiao_top &amp; aiao_core</span></span><br><span class="line"><span class="comment">#=====================================================================================================================================================#</span></span><br><span class="line"><span class="keyword">set</span> I2S_CRG_00_PATH         U_MEDIA1_SUBSYS/U_AIAO_WRAP/U_AIAO_TOP/U_AIAO_CRG_TOP/U_CLK_GEN_TOP/U_I2S_CRG_00</span><br><span class="line"><span class="keyword">set</span> pin_aiao_mclk_00        [get_pins <span class="variable">$&#123;I2S_CRG_00_PATH&#125;</span>/CRG_CLK_ON_U_CLKDIV_27B/clk_sum3_reg_8/Q]</span><br><span class="line"><span class="keyword">set</span> pin_aiao_bclk_00_i0     [get_pins <span class="variable">$&#123;I2S_CRG_00_PATH&#125;</span>/CRG_CLK_ON_U_BCLK_DIV/U_CRG_CKMUX3_WRAP/U_CRG_CKMUX3/I0]</span><br><span class="line"><span class="keyword">set</span> pin_aiao_bclk_00_i1     [get_pins <span class="variable">$&#123;I2S_CRG_00_PATH&#125;</span>/CRG_CLK_ON_U_BCLK_DIV/U_CRG_CKMUX3_WRAP/U_CRG_CKMUX3/I1]</span><br><span class="line"><span class="keyword">set</span> pin_aiao_bclk_00_i2     [get_pins <span class="variable">$&#123;I2S_CRG_00_PATH&#125;</span>/CRG_CLK_ON_U_BCLK_DIV/U_CRG_CKMUX3_WRAP/U_CRG_CKMUX3/I2]</span><br><span class="line">create_generated_clock -name GCLK_AIAO_MCLK_00          -edges &#123;<span class="number">1</span> <span class="number">41</span> <span class="number">81</span>&#125;    -<span class="keyword">source</span> [get_ports clk_aiao_pll    ]    -master [get_clocks CLK_clk_aiao_pll ] -add [get_pins <span class="variable">$pin_aiao_mclk_00</span>]       </span><br><span class="line">create_generated_clock -name GCLK_AIAO_BCLK_00_I0       -divide_by <span class="number">2</span>        -<span class="keyword">source</span> [get_pins <span class="variable">$pin_aiao_mclk_00</span>]    -master [get_clocks GCLK_AIAO_MCLK_00] -add [get_pins <span class="variable">$pin_aiao_bclk_00_i0</span>]    </span><br><span class="line">create_generated_clock -name GCLK_AIAO_BCLK_00_I1       -divide_by <span class="number">3</span>        -<span class="keyword">source</span> [get_pins <span class="variable">$pin_aiao_mclk_00</span>]    -master [get_clocks GCLK_AIAO_MCLK_00] -add [get_pins <span class="variable">$pin_aiao_bclk_00_i1</span>]    </span><br><span class="line">create_generated_clock -name GCLK_AIAO_BCLK_00_I2       -divide_by <span class="number">1</span>        -<span class="keyword">source</span> [get_pins <span class="variable">$pin_aiao_mclk_00</span>]    -master [get_clocks GCLK_AIAO_MCLK_00] -add [get_pins <span class="variable">$pin_aiao_bclk_00_i2</span>]    </span><br><span class="line">set_sense -clocks [get_clocks CLK_clk_aiao_pll]  <span class="variable">$&#123;I2S_CRG_00_PATH&#125;</span>/CRG_CLK_ON_U_MCLK_BPS_MUX/U_CRG_CKMUX2/I1 -stop_propagation  <span class="comment">;# It is forbidden to pass the aiao_pll clock, do not use this clocks in func</span></span><br><span class="line">                                                                                                                                                                                                              </span><br><span class="line"><span class="comment">#=====================================================================================================================================================#</span></span><br><span class="line"><span class="comment"># Module: AIAO_I2S_CRG08 ------ Designer: Lindongyi ------ Modify_Date: 20250715 ------ Confirmed_with: ------ Confirmed_date:</span></span><br><span class="line"><span class="comment"># Info: Define MCLK for codec, define bclk for aiao_top &amp; aiao_core</span></span><br><span class="line"><span class="comment">#=====================================================================================================================================================#</span></span><br><span class="line"><span class="keyword">set</span> I2S_CRG_08_PATH U_MEDIA1_SUBSYS/U_AIAO_WRAP/U_AIAO_TOP/U_AIAO_CRG_TOP/U_CLK_GEN_TOP/U_I2S_CRG_08</span><br><span class="line"><span class="keyword">set</span> pin_aiao_mclk_08        [get_pins <span class="variable">$&#123;I2S_CRG_08_PATH&#125;</span>/CRG_CLK_ON_U_CLKDIV_27B/clk_sum3_reg_8/Q]</span><br><span class="line"><span class="keyword">set</span> pin_aiao_bclk_08_i0     [get_pins <span class="variable">$&#123;I2S_CRG_08_PATH&#125;</span>/CRG_CLK_ON_U_BCLK_DIV/U_CRG_CKMUX3_WRAP/U_CRG_CKMUX3/I0]</span><br><span class="line"><span class="keyword">set</span> pin_aiao_bclk_08_i1     [get_pins <span class="variable">$&#123;I2S_CRG_08_PATH&#125;</span>/CRG_CLK_ON_U_BCLK_DIV/U_CRG_CKMUX3_WRAP/U_CRG_CKMUX3/I1]</span><br><span class="line"><span class="keyword">set</span> pin_aiao_bclk_08_i2     [get_pins <span class="variable">$&#123;I2S_CRG_08_PATH&#125;</span>/CRG_CLK_ON_U_BCLK_DIV/U_CRG_CKMUX3_WRAP/U_CRG_CKMUX3/I2]</span><br><span class="line">create_generated_clock -name GCLK_AIAO_MCLK_08          -edges &#123;<span class="number">1</span> <span class="number">41</span> <span class="number">81</span>&#125;    -<span class="keyword">source</span> [get_ports clk_aiao_pll    ]    -master [get_clocks CLK_clk_aiao_pll ] -add [get_pins <span class="variable">$pin_aiao_mclk_08</span>]       </span><br><span class="line">create_generated_clock -name GCLK_AIAO_BCLK_08_I0       -divide_by <span class="number">2</span>        -<span class="keyword">source</span> [get_pins <span class="variable">$pin_aiao_mclk_08</span>]    -master [get_clocks GCLK_AIAO_MCLK_08] -add [get_pins <span class="variable">$pin_aiao_bclk_08_i0</span>]    </span><br><span class="line">create_generated_clock -name GCLK_AIAO_BCLK_08_I1       -divide_by <span class="number">3</span>        -<span class="keyword">source</span> [get_pins <span class="variable">$pin_aiao_mclk_08</span>]    -master [get_clocks GCLK_AIAO_MCLK_08] -add [get_pins <span class="variable">$pin_aiao_bclk_08_i1</span>]    </span><br><span class="line">create_generated_clock -name GCLK_AIAO_BCLK_08_I2       -divide_by <span class="number">1</span>        -<span class="keyword">source</span> [get_pins <span class="variable">$pin_aiao_mclk_08</span>]    -master [get_clocks GCLK_AIAO_MCLK_08] -add [get_pins <span class="variable">$pin_aiao_bclk_08_i2</span>]    </span><br><span class="line">set_sense -clocks [get_clocks CLK_clk_aiao_pll]  <span class="variable">$&#123;I2S_CRG_08_PATH&#125;</span>/CRG_CLK_ON_U_MCLK_BPS_MUX/U_CRG_CKMUX2/I1 -stop_propagation  <span class="comment">;# It is forbidden to pass the aiao_pll clock, do not use this clocks in func</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>CSH项目中只使用到了00和08两组I2S接口，其中00组和08组均可以用作在I2S的RX或TX时钟，且两组时钟定义方式一致，下文以00为例。</p>
<blockquote>
<p>注意AIAO相关的CRG电路并不在U_M1DDR1_SUBSYS_CRG模块中，而是存在于<code>U_MEDIA1_SUBSYS/U_AIAO_WRAP/U_AIAO_TOP/U_AIAO_CRG_TOP/U_CLK_GEN_TOP/U_I2S_CRG_00</code>层次中。</p>
</blockquote>
<p>有逻辑架构图如下图：</p>
<p><img src="E:/GKCSHV100%E9%A1%B9%E7%9B%AE%E6%96%87%E4%BB%B6/M1DDR1_SUBSYS%E7%BA%A6%E6%9D%9F%E6%96%B9%E6%A1%88.assets/image-20250715212927559.png" alt="image-20250715212927559"></p>
<p>AIAO_I2S_CRG中关键问题在于：</p>
<ol>
<li>存在大量分频电路；</li>
<li>存在时钟当数据使用的情况；</li>
<li>存在数据信号起名为时钟信号的情况。</li>
</ol>
<p>遂针对该CRG电路分析电路结构和功能应用，有如下图所示的CRG结构框图，该框图比前端提供的CRG图更加详细。</p>
<p><img src="E:/GKCSHV100%E9%A1%B9%E7%9B%AE%E6%96%87%E4%BB%B6/M1DDR1_SUBSYS%E7%BA%A6%E6%9D%9F%E6%96%B9%E6%A1%88.assets/image-20250716133530540.png" alt="image-20250716133530540"></p>
<p>&#x3D;&#x3D;针对该CRG结构做如下说明：&#x3D;&#x3D;</p>
<ol>
<li>主要输入接口信号：<ul>
<li>clk_aiao_pll（1000MHz的AIAO PLL时钟）</li>
<li>其他分频系数输入信号</li>
</ul>
</li>
<li>主要输出接口信号：<ul>
<li>mclk_itf（输出给codec模块使用的工作时钟）</li>
<li>bclk_itf（AIAO_TOP模块即I2S接口协议使用的工作时钟）</li>
<li>bclk_chn（AIAO_CORE模块使用的工作时钟）</li>
<li>ws_itf（i2s协议接口数据信号）</li>
<li>ws_chn（AIAO_CORE模块数据信号）</li>
</ul>
</li>
</ol>
<p>所以该VIVO_I2S_CRG模块接收1000MHz的时钟输入后，通过内部的多级分频电路，输出3路时钟信号和2路ws数据信号。</p>
<blockquote>
<p>值得注意的是，该CRG结构中除了输出时钟信号外，也通过内部分频电路输出I2S协议相关的数据信号，该部分信号前端没有提供有效文档或CRG描述说明，当前约束方案是BES反向识别到部分信号并没有连接到其他寄存器的CK端而是D端得出的。此类信号与前端李政确认为数据信号。</p>
</blockquote>
<p>&#x3D;&#x3D;针对该CRG结构做如下分析：&#x3D;&#x3D;</p>
<ol>
<li><p>停掉clk_aiao_pll时钟，避免向后传递：</p>
<p> 在该CRG结构框图中，CLKDIV_27B模块为clk_aiao_pll时钟的40分频模块，分频前后的两个时钟分别连接到同一mux的I1和I0端，I2S协议本身不需要使用1000M的clk_aiao_pll时钟工作，选择1000MHz输入是为了让27bit分频模块更精准，且该时钟也没有驱动除了分频器以外的其他逻辑，所以<strong>将该mux的I1路通过set_sense停掉，只允许40分频后的时钟向后传递</strong>。</p>
</li>
<li><p>创建mclk即clk_aiao_pll 40分频后的时钟：</p>
<p> 40分频后的时钟向后传递有2路分支，一路分支为MCLK_DIV_1，该分支中同时存在两路分频电路odd和even，且这两个时钟经过选择后输出到下一级mux的I0端，另一路分支不分频直接传递到下一级mux的I1端。**对于该级mux而言，输出的最高频率即为I1端的不分频时钟，故在时序约束时不给I0分路的odd和even电路创建时钟。**所以该级mux的Z端仍然只有clk_aiao_pll 40分频后的时钟存在，时钟从mclk_itf接口输出。</p>
</li>
</ol>
<p>​		针对以上描述，在确定odd和even分频电路没有驱动任何逻辑的情况下，约束设计上<strong>只需要在40分频的分频点定义一个mclk时钟即可</strong>。</p>
<ol start="3">
<li><p>创建bclk时钟：</p>
<p> mclk继续向下传递会进入BCLK_DIV模块，该模块中存在2个不同的分频电路，最终和未分频电路一起传入一个3输入mux，在电路设计中，该3输入mux的I0端输入mclk 2分频后的时钟，I1端输入mclk 3分频后的时钟，I2端输入未分频的mclk时钟。</p>
<p> 一般情况下，在确定I0和I1端的两个时钟没有驱动任何逻辑的情况下，约束设计上不需要在此额外定义时钟，让mclk正常通过I2端传递即可。但是因为I2S协议可能没办法跑到I2端不分频的25MHz，所以依然将三路时钟均定义在mux的3个输入端，分别命名为BCLK_00_I0&#x2F;BCLK_00_I1&#x2F;BCLK_00_I2。<strong>如果PD反馈无法收下来25MHz，可以将送到接口的BCLK_00_I2时钟在接口处停掉只分析更低频的情况，注意不能直接在mux除停掉该时钟，该时钟还需要通过bclk_chn接口传到AIAO_CORE中使用，所以如果需要停掉，只能停掉bclk_itf之后的电路</strong>。</p>
</li>
<li><p>fsclk分频后作为ws数据，不创建时钟：</p>
<p> bclk一路输出到bclk_chn接口（此处前端提供的CRG没有描述和说明）用于驱动AIAO_CORE中的其他逻辑，一路经过XOR从bclk_itf接口输出用于驱动I2S协议信号。另有三路驱动FSCLK_DIV00、FSCLK_DIV01以及I2S_fsclk_d_reg寄存器（为FSCLK的反馈寄存器），这<strong>三路虽然在CRG中和模块中的名称中包含CLK字样，但是其分频后的数据并没有连接到任何寄存器的CK端，均当作数据使用</strong>。这三路数据信号按照CRG结构图经过mux后从ws_chn和ws_itf接口输出。</p>
</li>
</ol>
<p>综上所述，认为在该CRG结构当中，纵然存在许多分频电路，但<strong>只需要定义开始的40分频后的mclk时钟，同时将clk_aiao_pll时钟在mux的I1端停掉</strong>，其他时钟认为不需要定义，最终时钟定义方式如上代码块所示。</p>
<h3 id="2-2-AUDIO-CODEC-DAC-DMIC-时钟定义"><a href="#2-2-AUDIO-CODEC-DAC-DMIC-时钟定义" class="headerlink" title="2.2. AUDIO_CODEC(DAC&amp;DMIC)时钟定义"></a>2.2. AUDIO_CODEC(DAC&amp;DMIC)时钟定义</h3><h4 id="1-CRG分析"><a href="#1-CRG分析" class="headerlink" title="1. CRG分析"></a>1. CRG分析</h4><p>AUDIO_CODEC相关的主要模块有DMIC、DAC以及与外设交互的I2S PAD，其中I2S PAD有RX和TX2组。这些模块和接口的时钟和数据均与AIAO交互。</p>
<p>AUDIO_CODEC_CRG主要用来配置输出给DAC和DMIC的MCLK（master clocks）、APB时钟等，根据前端提供的CRG图AUDIO_CODEC_CRG的输入时钟有：</p>
<ul>
<li>clk_syscfg_occ即APB时钟；</li>
<li>vic_dmic_mclk来自AIAO中I2S_CRG的rx_mclk，可提供给dmic；</li>
<li>vic_dac_mclk来自AIAO中I2S_CRG的rx_mclk，可提供给dac使用</li>
<li>clk_12m，系统提供的更准确地时钟，与vic_dmic_mclk一起经过mux传递给DMIC使用；</li>
<li>clk_24m，系统提供的更准确地时钟，与vic_dac_mclk一起经过mux传递给DMIC使用；</li>
</ul>
<p>由于vic_dmic_mclk和clk_12m均可传递给DMIC的MCLK使用，但是前端反馈以clk_12m为主使用，DAC同理。</p>
<p>在AUDIO_CODE相关的所有模块中，各模块功能如下：</p>
<ul>
<li><p>AIAO(Audio Input&#x2F;Audio Output) 作为音频输入输出模块，用于与DMIC、DAC和I2S做时钟和数据的传输，以实现录音、对讲、回放等功能。从名字也可以看出，该模块可以作为主机输出时钟和数据，也可以作为从机接收时钟和数据。AIAO 接口支持I2S 和 PCM（Pulse Code Modulation）两种模式，采用 DMA 方式存取数据（PCM与I2S协议类似，PAD均有支持）。</p>
</li>
<li><p>DMIC为麦克风，用于接收芯片外输入；</p>
</li>
<li><p>DAC名为数模转换器，但是在本芯片内部为纯数字逻辑，输出信号为PWM波形，经过板级外围电路才形成生成。</p>
</li>
<li><p>I2S相关PAD为音频协议接口，接口时序如下图所示：</p>
</li>
</ul>
<p><img src="E:/GKCSHV100%E9%A1%B9%E7%9B%AE%E6%96%87%E4%BB%B6/M1DDR1_SUBSYS%E7%BA%A6%E6%9D%9F%E6%96%B9%E6%A1%88.assets/image-20250718113804871.png" alt="image-20250718113804871"></p>
<p>AIAO与DMIC&#x2F;DAC&#x2F;I2S接口的交互关系主要有：</p>
<table>
<thead>
<tr>
<th align="center">Master(主设备)</th>
<th align="center"></th>
<th align="center">Slave（从设备）</th>
</tr>
</thead>
<tbody><tr>
<td align="center">AO</td>
<td align="center">-&gt;</td>
<td align="center">DAC</td>
</tr>
<tr>
<td align="center">AO</td>
<td align="center">-&gt;</td>
<td align="center">I2S接口</td>
</tr>
<tr>
<td align="center">I2S接口</td>
<td align="center">-&gt;</td>
<td align="center">DMIC</td>
</tr>
<tr>
<td align="center">I2S接口</td>
<td align="center">-&gt;</td>
<td align="center">AI</td>
</tr>
<tr>
<td align="center">DMIC</td>
<td align="center">-&gt;</td>
<td align="center">AI</td>
</tr>
<tr>
<td align="center">DMIC</td>
<td align="center">-&gt;</td>
<td align="center">I2S接口</td>
</tr>
</tbody></table>
<p>其中I2S协议既可以做主设备，也可以做从设备，DAC只能做主设备，DMIC只能做从设备。</p>
<p>CRG图中的VIVO_CODEC_MUX主要用来切换不同应用场景下时钟和数据的交互关系。</p>
<p>作为自研模块，支持做主机或从机，做主机时，可给D</p>
<figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">#=====================================================================================================================================================#</span></span><br><span class="line"><span class="comment"># Module: Codec DAC ------ Designer: Lindongyi ------ Modify_Date: 20250716 ------ Confirmed_with: ------ Confirmed_date:</span></span><br><span class="line"><span class="comment"># Info: Relative to 7605 removed the out clock</span></span><br><span class="line"><span class="comment">#       Need skew check in LO_PWM PAD, and dont need check BO_PWM PAD because of unused</span></span><br><span class="line"><span class="comment">#=====================================================================================================================================================#</span></span><br><span class="line"><span class="keyword">if</span> &#123;<span class="variable">$prj_top_design_flag</span> == <span class="string">&quot;NO&quot;</span>&#125; &#123;</span><br><span class="line">    <span class="keyword">set</span> PATH_DAC        <span class="string">&quot;U_MEDIA1_SUBSYS/U_DAC&quot;</span></span><br><span class="line">    <span class="keyword">set</span> BIST_CLK_MASTER [get_clocks CLK_bist_clk_vic_dac]</span><br><span class="line">&#125; else &#123;</span><br><span class="line">    <span class="keyword">set</span> PATH_DAC        <span class="string">&quot;$PATH_M1/U_MEDIA1_SUBSYS/U_DAC&quot;</span></span><br><span class="line">    <span class="keyword">set</span> BIST_CLK_MASTER [get_clocks PAD_BIST_CLK]</span><br><span class="line">&#125;</span><br><span class="line"><span class="comment"># DIV2 and BIST </span></span><br><span class="line">create_generated_clock -name GCLK_DAC_DIV2_MCLK_00 -divide_by <span class="number">2</span> -master_clock GCLK_AIAO_MCLK_00 -add -<span class="keyword">source</span> [get_pins <span class="variable">$PATH_DAC</span>/i_dcodec/u_filter/u_interpolation_core_DAC_A/l_dac_interpolation_high_quality_BCLK_square_1d_reg/CK] [get_pins <span class="variable">$PATH_DAC</span>/i_dcodec/u_filter/u_interpolation_core_DAC_A/l_dac_interpolation_high_quality_BCLK_square_1d_reg/Q]</span><br><span class="line">create_generated_clock -name GCLK_DAC_DIV2_MCLK_08 -divide_by <span class="number">2</span> -master_clock GCLK_AIAO_MCLK_08 -add -<span class="keyword">source</span> [get_pins <span class="variable">$PATH_DAC</span>/i_dcodec/u_filter/u_interpolation_core_DAC_A/l_dac_interpolation_high_quality_BCLK_square_1d_reg/CK] [get_pins <span class="variable">$PATH_DAC</span>/i_dcodec/u_filter/u_interpolation_core_DAC_A/l_dac_interpolation_high_quality_BCLK_square_1d_reg/Q]</span><br><span class="line">create_generated_clock -name GCLK_DAC_BIST_CLK     -divide_by <span class="number">2</span> -master_clock <span class="variable">$BIST_CLK_MASTER</span>  -add -<span class="keyword">source</span> [get_pins <span class="variable">$PATH_DAC</span>/i_dcodec/u_filter/u_interpolation_core_DAC_A/l_dac_interpolation_high_quality_BCLK_square_1d_reg/CK] [get_pins <span class="variable">$PATH_DAC</span>/i_dcodec/u_filter/u_interpolation_core_DAC_A/l_dac_interpolation_high_quality_BCLK_square_1d_reg/Q]</span><br><span class="line"></span><br><span class="line"><span class="comment">#=====================================================================================================================================================#</span></span><br><span class="line"><span class="comment"># Module: Codec DMIC ------ Designer: Lindongyi ------ Modify_Date: 20250716 ------ Confirmed_with: ------ Confirmed_date:</span></span><br><span class="line"><span class="comment"># Info: Relative to 7605 removed the out clock; </span></span><br><span class="line"><span class="comment">#       Only define at r_bclk_square_1d_reg for MCLK_DIV2 and l_dmic_processing_gen_0_u_dmic_clock_gen/r_dmic_clk_left_reg for DMIC_CLKA12;</span></span><br><span class="line"><span class="comment">#       No define DMIC_CLKA34, DMIC_CLKA56, DMIC_CLKA2, DMIC_CLKA2, DMIC_CLKA4, DMIC_CLKA6 in func because of unused</span></span><br><span class="line"><span class="comment">#=====================================================================================================================================================#</span></span><br><span class="line"><span class="keyword">if</span> &#123;<span class="variable">$prj_top_design_flag</span> == <span class="string">&quot;NO&quot;</span>&#125; &#123;</span><br><span class="line">    <span class="keyword">set</span> PATH_DMIC               <span class="string">&quot;U_MEDIA1_SUBSYS/U_DMIC&quot;</span></span><br><span class="line">    <span class="keyword">set</span> BIST_CLK_MASTER_DMIC    [get_clocks CLK_bist_clk_vic_mdic]</span><br><span class="line">&#125; else &#123;</span><br><span class="line">    <span class="keyword">set</span> PATH_DMIC               <span class="string">&quot;$PATH_VIVO/U_VIVO_SUBSYS_CORE/U_DMIC&quot;</span></span><br><span class="line">    <span class="keyword">set</span> BIST_CLK_MASTER_DMIC    [get_clocks PAD_BIST_CLK]</span><br><span class="line">&#125;</span><br><span class="line"><span class="comment"># DIV2 and BIST </span></span><br><span class="line">create_generated_clock -name GCLK_DMIC_ADCA_MCLK_00  -divide_by <span class="number">2</span> -master_clock GCLK_AIAO_MCLK_00     -add -<span class="keyword">source</span> [get_pins <span class="variable">$PATH_DMIC</span>/i_dcodec/u_filter/u_decimation_core_ADC_A/l_filter_for_1_2_configuration_u_bclk_gen/r_bclk_square_1d_reg/CK] [get_pins <span class="variable">$PATH_DMIC</span>/i_dcodec/u_filter/u_decimation_core_ADC_A/l_filter_for_1_2_configuration_u_bclk_gen/r_bclk_square_1d_reg/Q]</span><br><span class="line">create_generated_clock -name GCLK_DMIC_ADCA_MCLK_08  -divide_by <span class="number">2</span> -master_clock GCLK_AIAO_MCLK_08     -add -<span class="keyword">source</span> [get_pins <span class="variable">$PATH_DMIC</span>/i_dcodec/u_filter/u_decimation_core_ADC_A/l_filter_for_1_2_configuration_u_bclk_gen/r_bclk_square_1d_reg/CK] [get_pins <span class="variable">$PATH_DMIC</span>/i_dcodec/u_filter/u_decimation_core_ADC_A/l_filter_for_1_2_configuration_u_bclk_gen/r_bclk_square_1d_reg/Q]</span><br><span class="line">create_generated_clock -name GCLK_DMIC_ADCA_BIST_CLK -divide_by <span class="number">2</span> -master_clock <span class="variable">$BIST_CLK_MASTER_DMIC</span> -add -<span class="keyword">source</span> [get_pins <span class="variable">$PATH_DMIC</span>/i_dcodec/u_filter/u_decimation_core_ADC_A/l_filter_for_1_2_configuration_u_bclk_gen/r_bclk_square_1d_reg/CK] [get_pins <span class="variable">$PATH_DMIC</span>/i_dcodec/u_filter/u_decimation_core_ADC_A/l_filter_for_1_2_configuration_u_bclk_gen/r_bclk_square_1d_reg/Q]</span><br><span class="line"><span class="comment"># DMIC_CLKA12</span></span><br><span class="line">create_generated_clock -name GCLK_DMIC_CLKA_MCLK_00  -divide_by <span class="number">2</span> -master_clock GCLK_AIAO_MCLK_00     -add -<span class="keyword">source</span> [get_pins <span class="variable">$PATH_DMIC</span>/i_dcodec/u_filter/u_bitstream_interface_wrapper_a/l_dmic_data_processing_gen_u_dmic_interface/l_dmic_processing_gen_0_u_dmic_clock_gen/r_dmic_clk_left_reg/CK] [get_pins <span class="variable">$PATH_DMIC</span>/i_dcodec/u_filter/u_bitstream_interface_wrapper_a/l_dmic_data_processing_gen_u_dmic_interface/l_dmic_processing_gen_0_u_dmic_clock_gen/r_dmic_clk_left_reg/Q]</span><br><span class="line">create_generated_clock -name GCLK_DMIC_CLKA_MCLK_08  -divide_by <span class="number">2</span> -master_clock GCLK_AIAO_MCLK_08     -add -<span class="keyword">source</span> [get_pins <span class="variable">$PATH_DMIC</span>/i_dcodec/u_filter/u_bitstream_interface_wrapper_a/l_dmic_data_processing_gen_u_dmic_interface/l_dmic_processing_gen_0_u_dmic_clock_gen/r_dmic_clk_left_reg/CK] [get_pins <span class="variable">$PATH_DMIC</span>/i_dcodec/u_filter/u_bitstream_interface_wrapper_a/l_dmic_data_processing_gen_u_dmic_interface/l_dmic_processing_gen_0_u_dmic_clock_gen/r_dmic_clk_left_reg/Q]</span><br><span class="line">create_generated_clock -name GCLK_DMIC_CLKA_BIST_CLK -divide_by <span class="number">2</span> -master_clock <span class="variable">$BIST_CLK_MASTER_DMIC</span> -add -<span class="keyword">source</span> [get_pins <span class="variable">$PATH_DMIC</span>/i_dcodec/u_filter/u_bitstream_interface_wrapper_a/l_dmic_data_processing_gen_u_dmic_interface/l_dmic_processing_gen_0_u_dmic_clock_gen/r_dmic_clk_left_reg/CK] [get_pins <span class="variable">$PATH_DMIC</span>/i_dcodec/u_filter/u_bitstream_interface_wrapper_a/l_dmic_data_processing_gen_u_dmic_interface/l_dmic_processing_gen_0_u_dmic_clock_gen/r_dmic_clk_left_reg/Q]</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>DAC和DMIC模块均为软ip，隶属于Audio_Codec模块，且从7605项目继承而来，相关模块还有ADC，均为同一家IP Vendor提供，但是CSH项目中不使用ADC模块，遂只对DAC和DMIC进行约束。</p>
<p>注意这两个模块的文档和参考约束没有放到文档SVN中，而是跟随代码tag放到一起，参考路径为：<code>/project/GKCSHV100_BES/user/lindongyi/trunk/asic_data/GKCSHV100_ASIC_DATA_95NL_20250715_BES_SEC_ONLY/cbb/codec_dophin</code></p>
<p>对于DAC模块，需要使用AIAO输出的MCLK时钟作为源时钟输入，同时按如下图手册所示的要求在l_dac_interpolation_high_quality_BCLK_square_1d_reg上创建分频时钟。</p>
<p><img src="E:/GKCSHV100%E9%A1%B9%E7%9B%AE%E6%96%87%E4%BB%B6/M1DDR1_SUBSYS%E7%BA%A6%E6%9D%9F%E6%96%B9%E6%A1%88.assets/image-20250717135714618.png" alt="image-20250717135714618"></p>
<p>另外额外定义BIST对应的分频时钟</p>
<h3 id="2-2-DDRC-DMCPHY-TOP时钟定义"><a href="#2-2-DDRC-DMCPHY-TOP时钟定义" class="headerlink" title="2.2. DDRC_DMCPHY_TOP时钟定义"></a>2.2. DDRC_DMCPHY_TOP时钟定义</h3><figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span> &#123;<span class="variable">$tool</span> == <span class="string">&quot;DC&quot;</span>&#125; &#123;</span><br><span class="line">    <span class="keyword">set</span> OC <span class="number">0.75</span></span><br><span class="line">&#125; else &#123;</span><br><span class="line">    <span class="keyword">set</span> OC <span class="number">1.0</span></span><br><span class="line">&#125;</span><br><span class="line"><span class="comment"># DDRC_DMCPHY_TOP</span></span><br><span class="line"><span class="keyword">if</span>  &#123;<span class="variable">$run_mode</span> == <span class="string">&quot;full_chip_flat&quot;</span>&#125; &#123;</span><br><span class="line">    create_clock -name jtag_tck_nm_0        -period [<span class="keyword">expr</span> <span class="number">5</span>     * <span class="variable">$OC</span>]  [get_pins <span class="variable">$&#123;HIER0&#125;</span>i_jtag_tck]          <span class="comment">;# 200M * 0.7OC; hier pin</span></span><br><span class="line">    create_clock -name jtag_tck_nm_1        -period [<span class="keyword">expr</span> <span class="number">5</span>     * <span class="variable">$OC</span>]  [get_pins <span class="variable">$&#123;HIER1&#125;</span>i_jtag_tck]          <span class="comment">;# 200M * 0.7OC; hier pin</span></span><br><span class="line">    create_clock -name CLK_i_phy_rx_test_clk_0  -period [<span class="keyword">expr</span> <span class="number">1.25</span>    * <span class="variable">$OC</span>]  [get_pins <span class="variable">$&#123;HIER0&#125;</span>i_phy_rx_test_clk]          <span class="comment">;# 200M * 0.7OC; hier pin; can connect to clk_phy</span></span><br><span class="line">    create_clock -name CLK_i_phy_rx_test_clk_1  -period [<span class="keyword">expr</span> <span class="number">1.25</span>    * <span class="variable">$OC</span>]  [get_pins <span class="variable">$&#123;HIER1&#125;</span>i_phy_rx_test_clk]          <span class="comment">;# 200M * 0.7OC; hier pin; can connect to clk_phy</span></span><br><span class="line">                                                                                                                                                                                                                                                       </span><br><span class="line">    create_clock -name clk_phy_vir          -period [<span class="keyword">expr</span> <span class="number">1.25</span>  * <span class="variable">$OC</span>]  <span class="comment">;# 800M * 0.7OC</span></span><br><span class="line">    create_clock -name pclk_vir             -period [<span class="keyword">expr</span> <span class="number">10</span>    * <span class="variable">$OC</span>]  <span class="comment">;# 100M * 0.7OC</span></span><br><span class="line">    create_clock -name clk_phy_div2_vir     -period [<span class="keyword">expr</span> <span class="number">2.5</span>   * <span class="variable">$OC</span>]  <span class="comment">;# 400M * 0.7OC</span></span><br><span class="line">    create_clock -name jtag_tck_nm_vir      -period [<span class="keyword">expr</span> <span class="number">5</span>     * <span class="variable">$OC</span>]  <span class="comment">;# 200M * 0.7OC</span></span><br><span class="line">                                                                                                                                                                                                                                    </span><br><span class="line"><span class="comment">    #auto create vir clock by aks script</span></span><br><span class="line">    <span class="keyword">set</span> HIER <span class="variable">$HIER0</span></span><br><span class="line">    <span class="keyword">set</span> DCG                                     <span class="string">&quot;n&quot;</span> </span><br><span class="line">    <span class="keyword">set</span> MCU_FULL_SPEED                          <span class="string">&quot;1&quot;</span></span><br><span class="line">    <span class="keyword">set</span> PIPE                                    <span class="string">&quot;1&quot;</span></span><br><span class="line">    <span class="keyword">set</span> SUB_MODE                                <span class="string">&quot;800m_6400m&quot;</span></span><br><span class="line">    <span class="keyword">set</span> HOLD_UNCERTAINTY                        <span class="string">&quot;false&quot;</span>     <span class="comment">;# true, false or 1, 0</span></span><br><span class="line">    <span class="keyword">set</span> clk_source_array(i_dfi_phy_clk)         <span class="string">&quot;clk_ddr1_phy_occ&quot;</span>       <span class="comment">;# could not add space string</span></span><br><span class="line">    <span class="keyword">set</span> clk_port_array(i_dfi_phy_clk)           <span class="string">&quot;CLK_clk_ddr1_phy_occ&quot;</span>       </span><br><span class="line">    <span class="keyword">set</span> clk_port_array(i_dfi_phy_clk_vir)       <span class="string">&quot;clk_phy_vir&quot;</span>      </span><br><span class="line">    <span class="keyword">set</span> clk_port_array(i_dfi_phy_clk_div2_vir)  <span class="string">&quot;clk_phy_div2_vir&quot;</span> </span><br><span class="line">    <span class="keyword">set</span> clk_port_array(i_dfi_mc_clk)            <span class="string">&quot;CLK_clk_ddr1_dfi_mc_occ&quot;</span>        </span><br><span class="line">    <span class="keyword">set</span> clk_port_array(i_phy_rx_test_clk)       <span class="string">&quot;CLK_i_phy_rx_test_clk_0&quot;</span></span><br><span class="line">    <span class="keyword">set</span> clk_port_array(i_phy_bypasspll_clk)     <span class="string">&quot;CLK_clk_ddr1phy_bypasspll&quot;</span> </span><br><span class="line">    <span class="keyword">set</span> clk_port_array(i_apb_pclk)              <span class="string">&quot;CLK_clk_syscfg_occ&quot;</span>          </span><br><span class="line">    <span class="keyword">set</span> clk_port_array(i_apb_pclk_vir)          <span class="string">&quot;pclk_vir&quot;</span></span><br><span class="line">    <span class="keyword">set</span> clk_port_array(i_jtag_tck)              <span class="string">&quot;jtag_tck_nm_0&quot;</span>        </span><br><span class="line">    <span class="keyword">set</span> clk_port_array(i_jtag_tck_vir)          <span class="string">&quot;jtag_tck_nm_vir&quot;</span></span><br><span class="line">    <span class="keyword">source</span> -c -e -v /project/Media-Front-Be/GKCSHV100/library/ip/ip_outside/DDRPHY/<span class="number">20250416</span>/aks_lpddr5n4_multiphy_smic12sfe/<span class="number">1.02</span>a_ew_pre2/macro/<span class="number">1.02</span>a_pre2/constraints/aks_ddrphy_top.func.constraints.tcl</span><br><span class="line">                                                                                                                                                                                                                                                       </span><br><span class="line">    <span class="keyword">set</span> HIER <span class="variable">$HIER1</span></span><br><span class="line">    <span class="keyword">set</span> clk_port_array(i_phy_rx_test_clk)       <span class="string">&quot;CLK_i_phy_rx_test_clk_1&quot;</span></span><br><span class="line">    <span class="keyword">set</span> clk_port_array(i_jtag_tck)              <span class="string">&quot;jtag_tck_nm_1&quot;</span>        </span><br><span class="line">    <span class="keyword">source</span> -c -e -v /project/Media-Front-Be/GKCSHV100/library/ip/ip_outside/DDRPHY/<span class="number">20250416</span>/aks_lpddr5n4_multiphy_smic12sfe/<span class="number">1.02</span>a_ew_pre2/macro/<span class="number">1.02</span>a_pre2/constraints/aks_ddrphy_top.func.constraints.tcl</span><br><span class="line">                                                                                                                                                                                                                                                       </span><br><span class="line"><span class="comment">    # set false between syscfg_in_m1 and dfiphy_in_ddrc, because of async+max_delay has been set between clk_syscfg_occ and clk_ddr1_phy_occ; ----LDY@250714</span></span><br><span class="line">    <span class="keyword">set</span> reg_of_syscfg_in_ddrc   [get_cells -of_object  [get_pins -h -f <span class="string">&quot;full_name =~ U_DDR_SOC_SUBSYS/U_DDR_TOP_WRAP/U_DDR_SUBSYS_TOP/U_DDRC_DMCPHY_TOP_PHY?/*/CK &amp;&amp; clocks==[get_clocks CLK_clk_syscfg_occ]&quot;</span>]]</span><br><span class="line">    <span class="keyword">set</span> reg_of_dfiphy_in_ddrc   [get_cells -of_object  [get_pins -h -f <span class="string">&quot;full_name =~ U_DDR_SOC_SUBSYS/U_DDR_TOP_WRAP/U_DDR_SUBSYS_TOP/U_DDRC_DMCPHY_TOP_PHY?/*/CK &amp;&amp; clocks==[get_clocks CLK_clk_ddr1_phy_occ]&quot;</span>]]</span><br><span class="line">    <span class="keyword">set</span> mem_of_dfiphy_in_ddrc   [get_cells -h -f <span class="string">&quot;full_name =~ U_DDR_SOC_SUBSYS/U_DDR_TOP_WRAP/U_DDR_SUBSYS_TOP/U_DDRC_DMCPHY_TOP_PHY?/* &amp;&amp; is_memory_cell==true&quot;</span>]</span><br><span class="line">    <span class="keyword">set</span> reg_of_syscfg_in_m1     [remove_from_coll [get_cells -of_object  [get_pins -h -f <span class="string">&quot;full_name =~ */CK &amp;&amp; clocks==[get_clocks CLK_clk_syscfg_occ]&quot;</span>]] <span class="variable">$reg_of_syscfg_in_ddrc</span>]</span><br><span class="line">    <span class="keyword">set</span> reg_of_dfiphy_in_m1     [remove_from_coll [get_cells -of_object  [get_pins -h -f <span class="string">&quot;full_name =~ */CK &amp;&amp; clocks==[get_clocks CLK_clk_ddr1_phy_occ]&quot;</span>]] <span class="variable">$reg_of_dfiphy_in_ddrc</span>]</span><br><span class="line">    set_false_path -from <span class="variable">$reg_of_syscfg_in_m1</span> -to <span class="variable">$reg_of_dfiphy_in_ddrc</span></span><br><span class="line">    set_false_path -from <span class="variable">$reg_of_syscfg_in_m1</span> -to <span class="variable">$mem_of_dfiphy_in_ddrc</span></span><br><span class="line">&#125; else &#123;</span><br><span class="line">    <span class="keyword">set</span> DDR_NUM_0 DDR2</span><br><span class="line">    <span class="keyword">set</span> DDR_NUM_1 DDR3</span><br><span class="line"><span class="comment">    #---io_diff_slice: IOPAD_C, IOPAD_T---</span></span><br><span class="line">    <span class="keyword">set</span> io_diff_slice_IOPAD_C_T [<span class="keyword">list</span> \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_0_DQS_IOPAD_C_0 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS0_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_0_DQS_IOPAD_C_1 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS1_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_1_DQS_IOPAD_C_0 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS2_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_1_DQS_IOPAD_C_1 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS3_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_0_DQS_IOPAD_C_0 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS4_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_0_DQS_IOPAD_C_1 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS5_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_1_DQS_IOPAD_C_0 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS6_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_1_DQS_IOPAD_C_1 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS7_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_0_DQS_IOPAD_T_0 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS0_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_0_DQS_IOPAD_T_1 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS1_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_1_DQS_IOPAD_T_0 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS2_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_1_DQS_IOPAD_T_1 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS3_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_0_DQS_IOPAD_T_0 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS4_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_0_DQS_IOPAD_T_1 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS5_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_1_DQS_IOPAD_T_0 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS6_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_1_DQS_IOPAD_T_1 <span class="variable">$&#123;DDR_NUM_0&#125;</span>_DQS7_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_0_DQS_IOPAD_C_0 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS0_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_0_DQS_IOPAD_C_1 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS1_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_1_DQS_IOPAD_C_0 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS2_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_1_DQS_IOPAD_C_1 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS3_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_0_DQS_IOPAD_C_0 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS4_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_0_DQS_IOPAD_C_1 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS5_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_1_DQS_IOPAD_C_0 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS6_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_1_DQS_IOPAD_C_1 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS7_C] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_0_DQS_IOPAD_T_0 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS0_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_0_DQS_IOPAD_T_1 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS1_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_1_DQS_IOPAD_T_0 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS2_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_1_DQS_IOPAD_T_1 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS3_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_0_DQS_IOPAD_T_0 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS4_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_0_DQS_IOPAD_T_1 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS5_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_1_DQS_IOPAD_T_0 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS6_T] \</span><br><span class="line">        [<span class="keyword">list</span> <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_1_DQS_IOPAD_T_1 <span class="variable">$&#123;DDR_NUM_1&#125;</span>_DQS7_T] \</span><br><span class="line">    ]</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">foreach</span> p <span class="variable">$io_diff_slice_IOPAD_C_T</span> &#123;</span><br><span class="line">        <span class="keyword">set</span> element0 [<span class="keyword">lindex</span> <span class="variable">$p</span> <span class="number">0</span>]</span><br><span class="line">        <span class="keyword">set</span> element1 [<span class="keyword">lindex</span> <span class="variable">$p</span> <span class="number">1</span>]</span><br><span class="line">        create_clock -period [<span class="keyword">expr</span> <span class="number">0.3125</span> * <span class="variable">$OC</span>] -name <span class="variable">$&#123;element0&#125;</span> [get_ports <span class="variable">$element1</span>] <span class="comment">;#3200M * 0.25</span></span><br><span class="line">    &#125;</span><br><span class="line">    create_clock -name U_DDRC_PHY_WRAP_U_AKS_DDRPHY_TOP_phytxclkout_nm0 -period [<span class="keyword">expr</span> <span class="number">0.15625</span> * <span class="variable">$OC</span>] [get_pins U_DDR_SOC_SUBSYS/U_DDR_TOP_WRAP/U_DDR_SUBSYS_TOP/U_DDRC_DMCPHY_TOP_PHY0/U_DDRC_PHY_WRAP_U_AKS_DDRPHY_TOP_phytxclkout_nm] <span class="comment">;#6400M * 0.25</span></span><br><span class="line">    create_clock -name U_DDRC_PHY_WRAP_U_AKS_DDRPHY_TOP_phytxclkout_nm1 -period [<span class="keyword">expr</span> <span class="number">0.15625</span> * <span class="variable">$OC</span>] [get_pins U_DDR_SOC_SUBSYS/U_DDR_TOP_WRAP/U_DDR_SUBSYS_TOP/U_DDRC_DMCPHY_TOP_PHY1/U_DDRC_PHY_WRAP_U_AKS_DDRPHY_TOP_phytxclkout_nm] <span class="comment">;#6400M * 0.25</span></span><br><span class="line">&#125;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>​		flatten即<code>$run_mode == “full_chip_flat”</code>时才要定义DDRC内部时钟，否则直接读取DDRC的db，走else分支，只定义PAD时钟和txclkout时钟</p>
<h3 id="2-3-VOUT时钟定义"><a href="#2-3-VOUT时钟定义" class="headerlink" title="2.3. VOUT时钟定义"></a>2.3. VOUT时钟定义</h3><figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">set</span> PIN_CLK_VOU_HD0_148M_BT  [get_attribute [get_nets -of U_MEDIA1_SUBSYS/U_VOUT/U_VOUT_CRG/clk_bt ] leaf_drivers];</span><br><span class="line"><span class="keyword">set</span> PIN_CLK_VOU_HD0_148M_LCD [get_attribute [get_nets -of U_MEDIA1_SUBSYS/U_VOUT/U_VOUT_CRG/clk_lcd] leaf_drivers];</span><br><span class="line">create_generated_clock -name CLK_VOU_HD0_148M_BT    -<span class="keyword">source</span> [get_ports clk_vou_hd0_occ]             -divide_by <span class="number">1</span> <span class="variable">$PIN_CLK_VOU_HD0_148M_BT</span>   -add -master CLK_clk_vou_hd0_occ  -comb;</span><br><span class="line">create_generated_clock -name CLK_VOU_HD0_148M_LCD   -<span class="keyword">source</span> [get_ports clk_vou_hd0_occ]             -divide_by <span class="number">1</span> <span class="variable">$PIN_CLK_VOU_HD0_148M_LCD</span>  -add -master CLK_clk_vou_hd0_occ  -comb;</span><br><span class="line">create_generated_clock -name PCLK_BT_OUT            -<span class="keyword">source</span> [get_pins <span class="variable">$PIN_CLK_VOU_HD0_148M_BT</span>]     -divide_by <span class="number">1</span> [get_ports LCD_CLK]        -add -master CLK_VOU_HD0_148M_BT  -comb;</span><br><span class="line">create_generated_clock -name PCLK_LCD_OUT           -<span class="keyword">source</span> [get_pins <span class="variable">$PIN_CLK_VOU_HD0_148M_LCD</span>]    -divide_by <span class="number">1</span> [get_ports LCD_CLK]        -add -master CLK_VOU_HD0_148M_LCD -comb;</span><br><span class="line">set_sense -type <span class="keyword">clock</span> -stop_propagation -clocks [get_clocks PCLK_BT_OUT]   [get_pins U_PAD_WRAP_M1DDR1/PAD_LCD_CLK/C]</span><br><span class="line">set_sense -type <span class="keyword">clock</span> -stop_propagation -clocks [get_clocks PCLK_LCD_OUT]  [get_pins U_PAD_WRAP_M1DDR1/PAD_LCD_CLK/C]</span><br></pre></td></tr></table></figure>

<h2 id="三、时钟分组"><a href="#三、时钟分组" class="headerlink" title="三、时钟分组"></a>三、时钟分组</h2><h3 id="1-MAIN分组"><a href="#1-MAIN分组" class="headerlink" title="1. MAIN分组"></a>1. MAIN分组</h3><figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span>  &#123;<span class="variable">$run_mode</span> == <span class="string">&quot;full_chip_flat&quot;</span>&#125; &#123;</span><br><span class="line">    set_clock_groups -asynchronous -name MAIN \</span><br><span class="line">                     -group &#123;*clk_aiao_pll *GCLK_AIAO_MCLK_* *GCLK_AIAO_BCLK_* *GCLK_AIAO_FSCLK_* &#125; \</span><br><span class="line">                     -group &#123;*clk_upsaxi_occ   &#125; \</span><br><span class="line">                     -group &#123;*clk_jpgd_occ     &#125; \</span><br><span class="line">                     -group &#123;*clk_jpge_occ     &#125; \</span><br><span class="line">                     -group &#123;*clk_aiao_com_occ &#125; \</span><br><span class="line">                     -group &#123;*clk_vou_hd0_occ  &#125; \</span><br><span class="line">                     -group &#123;*clk_vou_hd0_occ *CLK_VOU_HD0_148M_BT *PCLK_BT_OUT *CLK_VOU_HD0_148M_LCD *PCLK_LCD_OUT&#125; \</span><br><span class="line">                     -group &#123;*clk_vou_ppc_occ  &#125; \</span><br><span class="line">                     -group &#123;*clk_vpss_occ     &#125; \</span><br><span class="line">                     -group &#123;*clk_12m          &#125; \</span><br><span class="line">                     -group &#123;*clk_24m          &#125; \</span><br><span class="line">                     -group &#123;*clk_usrslv_occ   &#125; \</span><br><span class="line">                     -group &#123;*clk_aipp_ini     &#125; \</span><br><span class="line">                     -group &#123;*clk_gzip_ini     &#125; \</span><br><span class="line">                     -group &#123;*clk_ddr1_core_occ *clk_mda1axi_occ *clk_npuaxi_occ *clk_sysaxi_occ *clk_cpuaxi_occ &#125; </span><br><span class="line">                                                                                                                                                                                                           </span><br><span class="line">                                                                                                                                                                                                           </span><br><span class="line"><span class="comment">    #1. ddrin_clk: all of clock in DDRC input pin ;[ddrin_clk]</span></span><br><span class="line"><span class="comment">    #2. inter_ddr_clk: all of clock of DDRC internal; [ddr0_clk,ddr1_clk]</span></span><br><span class="line"><span class="comment">    #3. all_clk_ex_ddr: all clocks that are not related to DDR; [aclk_ex_ddr0,aclk_ex_ddr1]</span></span><br><span class="line"><span class="comment">    # sync: 1-2; async:1-3,2-3</span></span><br><span class="line">    <span class="keyword">set</span> ddrin_clk       [get_clocks &#123; CLK_clk_ddr1_phy_occ* clk_phy_vir *clk_phy_div2_vir *clk_ddr1_dfi_mc_occ CLK_i_phy_rx_test_clk_? *clk_ddr1phy_bypasspll CLK_clk_syscfg_occ pclk_vir *jtag_tck_nm_*&#125;]</span><br><span class="line">    <span class="keyword">set</span> aclk_ex_ddrin   [remove_from_collection [all_clocks] <span class="variable">$ddrin_clk</span>]</span><br><span class="line">    <span class="keyword">set</span> ddr0_clk        [get_clocks -f <span class="string">&quot;full_name =~ $&#123;HIER0&#125;* || full_name =~ V$&#123;HIER0&#125;*&quot;</span> ]</span><br><span class="line">    <span class="keyword">set</span> ddr1_clk        [get_clocks -f <span class="string">&quot;full_name =~ $&#123;HIER1&#125;* || full_name =~ V$&#123;HIER1&#125;*&quot;</span> ]</span><br><span class="line">    <span class="keyword">set</span> aclk_ex_ddr    [remove_from_collection <span class="variable">$aclk_ex_ddrin</span> [<span class="keyword">concat</span> <span class="variable">$ddr0_clk</span> <span class="variable">$ddr1_clk</span>]]</span><br><span class="line">                                                                                                                                                                                                           </span><br><span class="line">    set_clock_groups -asynchronous -name AG_WITH_OTH_DDRIN \</span><br><span class="line">                     -group <span class="variable">$ddrin_clk</span> \</span><br><span class="line">                     -group <span class="variable">$aclk_ex_ddr</span></span><br><span class="line">    set_clock_groups -asynchronous -name AG_DDR_WITH_OTH \</span><br><span class="line">                     -group <span class="variable">$ddr0_clk</span> \</span><br><span class="line">                     -group <span class="variable">$ddr1_clk</span> \</span><br><span class="line">                     -group <span class="variable">$aclk_ex_ddr</span></span><br><span class="line">&#125; else &#123;</span><br><span class="line">    set_clock_groups -asynchronous -name MAIN \</span><br><span class="line">                     -group &#123;*clk_aiao_pll *GCLK_AIAO_MCLK_* *GCLK_AIAO_BCLK_* *GCLK_AIAO_FSCLK_* &#125; \</span><br><span class="line">                     -group &#123;*clk_syscfg_occ   &#125; \</span><br><span class="line">                     -group &#123;*clk_upsaxi_occ   &#125; \</span><br><span class="line">                     -group &#123;*clk_jpgd_occ     &#125; \</span><br><span class="line">                     -group &#123;*clk_jpge_occ     &#125; \</span><br><span class="line">                     -group &#123;*clk_aiao_com_occ &#125; \</span><br><span class="line">                     -group &#123;*clk_vou_hd0_occ *CLK_VOU_HD0_148M_BT *PCLK_BT_OUT *CLK_VOU_HD0_148M_LCD *PCLK_LCD_OUT&#125; \</span><br><span class="line">                     -group &#123;*clk_vou_ppc_occ  &#125; \</span><br><span class="line">                     -group &#123;*clk_vpss_occ     &#125; \</span><br><span class="line">                     -group &#123;*clk_12m          &#125; \</span><br><span class="line">                     -group &#123;*clk_24m          &#125; \</span><br><span class="line">                     -group &#123;*clk_usrslv_occ   &#125; \</span><br><span class="line">                     -group &#123;*clk_aipp_ini     &#125; \</span><br><span class="line">                     -group &#123;*clk_gzip_ini     &#125; \</span><br><span class="line">                     -group &#123;*clk_ddr1_core_occ *clk_mda1axi_occ *clk_npuaxi_occ *clk_sysaxi_occ *clk_cpuaxi_occ &#125; \</span><br><span class="line">                     -group &#123;*clk_ddr1_phy_occ &#125; \</span><br><span class="line">                     -group &#123;*clk_ddr1_dfi_mc_occ&#125;  \</span><br><span class="line">                     -group &#123;*clk_ddr1phy_bypasspll&#125;  </span><br><span class="line">&#125;</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="2-内部分组"><a href="#2-内部分组" class="headerlink" title="2. 内部分组"></a>2. 内部分组</h3><h4 id="2-1-DDR-CORE时钟与AXI时钟分组"><a href="#2-1-DDR-CORE时钟与AXI时钟分组" class="headerlink" title="2.1. DDR_CORE时钟与AXI时钟分组"></a>2.1. DDR_CORE时钟与AXI时钟分组</h4><figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment"># for set max_delay between M1/M0 and DDR0/1 ---LDY@250704</span></span><br><span class="line"><span class="comment"># AG = Asynchronous Group</span></span><br><span class="line">set_clock_groups -asynchronous -name AG_AXI \</span><br><span class="line">                 -group &#123;*clk_mda1axi_occ  &#125; \</span><br><span class="line">                 -group &#123;*clk_npuaxi_occ   &#125; \</span><br><span class="line">                 -group &#123;*clk_sysaxi_occ   &#125; \</span><br><span class="line">                 -group &#123;*clk_cpuaxi_occ   &#125;</span><br><span class="line"><span class="comment"># APG = Allow Path Group</span></span><br><span class="line">set_clock_groups -asynchronous -name APG_CORE_AXI -allow_path \</span><br><span class="line">                 -group &#123;*clk_ddr1_core_occ&#125; \</span><br><span class="line">                 -group &#123;*clk_sysaxi_occ *clk_mda1axi_occ *clk_cpuaxi_occ *clk_npuaxi_occ&#125; </span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h4 id="2-2-AIAO时钟相关分组"><a href="#2-2-AIAO时钟相关分组" class="headerlink" title="2.2. AIAO时钟相关分组"></a>2.2. AIAO时钟相关分组</h4><figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">set_clock_groups -asynchronous  \</span><br><span class="line">                 -group &#123;*GCLK_*BCLK_00_* *GCL</span><br><span class="line">                 -group &#123;*GCLK_*BCLK_08_* *GCL</span><br><span class="line">set_clock_groups -logically_exclusive      \</span><br><span class="line">                 -group &#123;*GCLK_*BCLK_*_I0&#125; \</span><br><span class="line">                 -group &#123;*GCLK_*BCLK_*_I1&#125; \</span><br><span class="line">                 -group &#123;*GCLK_*BCLK_*_I2&#125;</span><br><span class="line">set_clock_groups -logically_exclusive      \</span><br><span class="line">                 -group &#123;*GCLK_*MCLK_*_DIV_I0&#125;</span><br><span class="line">                 -group &#123;*GCLK_*MCLK_*_DIV_I1&#125;</span><br><span class="line">set_clock_groups -logically_exclusive      \</span><br><span class="line">                 -group &#123;*GCLK_*FSCLK_*_1_I0&#125; </span><br><span class="line">                 -group &#123;*GCLK_*FSCLK_*_1_I1&#125; </span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h4 id="2-3-DDR-PAD时钟分组"><a href="#2-3-DDR-PAD时钟分组" class="headerlink" title="2.3. DDR_PAD时钟分组"></a>2.3. DDR_PAD时钟分组</h4><figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span>  &#123;<span class="variable">$run_mode</span> == <span class="string">&quot;full_chip_flat&quot;</span>&#125; &#123;</span><br><span class="line">&#125; else &#123;</span><br><span class="line">    set_clock_groups -asynchronous  \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_0_DQS_IOPAD_C_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_0_DQS_IOPAD_C_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_1_DQS_IOPAD_C_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_1_DQS_IOPAD_C_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_0_DQS_IOPAD_C_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_0_DQS_IOPAD_C_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_1_DQS_IOPAD_C_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_1_DQS_IOPAD_C_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_0_DQS_IOPAD_T_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_0_DQS_IOPAD_T_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_1_DQS_IOPAD_T_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_0_1_DQS_IOPAD_T_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_0_DQS_IOPAD_T_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_0_DQS_IOPAD_T_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_1_DQS_IOPAD_T_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_0&#125;</span>_INST_1_1_DQS_IOPAD_T_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_0_DQS_IOPAD_C_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_0_DQS_IOPAD_C_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_1_DQS_IOPAD_C_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_1_DQS_IOPAD_C_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_0_DQS_IOPAD_C_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_0_DQS_IOPAD_C_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_1_DQS_IOPAD_C_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_1_DQS_IOPAD_C_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_0_DQS_IOPAD_T_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_0_DQS_IOPAD_T_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_1_DQS_IOPAD_T_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_0_1_DQS_IOPAD_T_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_0_DQS_IOPAD_T_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_0_DQS_IOPAD_T_1] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_1_DQS_IOPAD_T_0] \</span><br><span class="line">                 -group [get_clocks <span class="variable">$&#123;DDR_NUM_1&#125;</span>_INST_1_1_DQS_IOPAD_T_1] \</span><br><span class="line">                 -group [get_clocks U_DDRC_PHY_WRAP_U_AKS_DDRPHY_TOP_phytxclkout_nm0] \</span><br><span class="line">                 -group [get_clocks U_DDRC_PHY_WRAP_U_AKS_DDRPHY_TOP_phytxclkout_nm1] </span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>



<h2 id="四、Exception约束"><a href="#四、Exception约束" class="headerlink" title="四、Exception约束"></a>四、Exception约束</h2><h3 id="1-PAD-max-delay约束及PAD-case"><a href="#1-PAD-max-delay约束及PAD-case" class="headerlink" title="1. PAD max_delay约束及PAD case"></a>1. PAD max_delay约束及PAD case</h3><figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">#bt1120 io delay</span></span><br><span class="line"><span class="keyword">set</span> bt1120_io_data      &#123;LCD_VSYNC LCD_DE LCD_HSYNC LCD_DATA0 LCD_DATA1 LCD_DATA2 LCD_DATA3 LCD_DATA4 LCD_DATA5 LCD_DATA6 LCD_DATA7 LCD_DATA8 LCD_DATA9 LCD_DATA10 LCD_DATA11 LCD_DATA12&#125;</span><br><span class="line"><span class="keyword">set</span> bt1120_max_delay    [<span class="keyword">expr</span> <span class="number">1.5</span>  + <span class="number">0.1</span>] <span class="comment">; #148.5M</span></span><br><span class="line"><span class="keyword">set</span> bt1120_min_delay    [<span class="keyword">expr</span> <span class="number">-1.5</span> - <span class="number">0.1</span>] <span class="comment">; #148.5M</span></span><br><span class="line">set_output_delay        <span class="variable">$bt1120_max_delay</span> -max -<span class="keyword">clock</span> [get_clocks PCLK_BT_OUT] [get_ports <span class="variable">$bt1120_io_data</span>] -add</span><br><span class="line">set_output_delay        <span class="variable">$bt1120_min_delay</span> -min -<span class="keyword">clock</span> [get_clocks PCLK_BT_OUT] [get_ports <span class="variable">$bt1120_io_data</span>] -add</span><br><span class="line">                                                                                                                                                                                          </span><br><span class="line"><span class="comment">#LCD io delay</span></span><br><span class="line"><span class="keyword">set</span> lcd_io_data         &#123;LCD_VSYNC LCD_DE LCD_HSYNC  \</span><br><span class="line">                         LCD_DATA0 LCD_DATA1 LCD_DATA2 LCD_DATA3 LCD_DATA4 LCD_DATA5 LCD_DATA6 LCD_DATA7 LCD_DATA8 LCD_DATA9 LCD_DATA10 LCD_DATA11  \</span><br><span class="line">                         LCD_DATA12 LCD_DATA13 LCD_DATA14 LCD_DATA15 LCD_DATA16 LCD_DATA17 LCD_DATA18 LCD_DATA19 LCD_DATA20 LCD_DATA21 LCD_DATA22 LCD_DATA23&#125;</span><br><span class="line"><span class="keyword">set</span> lcd_max_delay       [<span class="keyword">expr</span> <span class="number">1.5</span>  + <span class="number">0.1</span>] <span class="comment">; #148.5M</span></span><br><span class="line"><span class="keyword">set</span> lcd_min_delay       [<span class="keyword">expr</span> <span class="number">-1.5</span> - <span class="number">0.1</span>] <span class="comment">; #148.5M</span></span><br><span class="line">set_output_delay        <span class="variable">$lcd_max_delay</span> -max -<span class="keyword">clock</span> [get_clocks PCLK_LCD_OUT] [get_ports <span class="variable">$lcd_io_data</span>] -add</span><br><span class="line">set_output_delay        <span class="variable">$lcd_min_delay</span> -min -<span class="keyword">clock</span> [get_clocks PCLK_LCD_OUT] [get_ports <span class="variable">$lcd_io_data</span>] -add</span><br><span class="line">                                                                                                                                                                                          </span><br><span class="line"><span class="keyword">set</span> vo_outputs      [<span class="keyword">list</span> LCD_VSYNC LCD_DE LCD_HSYNC  \</span><br><span class="line">                          LCD_DATA0 LCD_DATA1 LCD_DATA2 LCD_DATA3 LCD_DATA4 LCD_DATA5 LCD_DATA6 LCD_DATA7 LCD_DATA8 LCD_DATA9 LCD_DATA10 LCD_DATA11  \</span><br><span class="line">                          LCD_DATA12 LCD_DATA13 LCD_DATA14 LCD_DATA15 LCD_DATA16 LCD_DATA17 LCD_DATA18 LCD_DATA19 LCD_DATA20 LCD_DATA21 LCD_DATA22 LCD_DATA23]</span><br><span class="line"><span class="keyword">set</span> vo_clk          [<span class="keyword">list</span> LCD_CLK]</span><br><span class="line">                                                                                                                                                                                          </span><br><span class="line"><span class="comment"># PAD case</span></span><br><span class="line"><span class="keyword">foreach</span> pad <span class="variable">$vo_outputs</span> &#123;</span><br><span class="line">    <span class="keyword">set</span> pada [get_attr [filter_collection [get_attr [get_ports <span class="variable">$pad</span>] net.leaf_drivers] <span class="string">&quot;defined(cell)&quot;</span>] cell.full_name]</span><br><span class="line">    set_case_analysis <span class="number">1</span> [get_pins <span class="variable">$pada</span>/DS3 ]</span><br><span class="line">    set_case_analysis <span class="number">0</span> [get_pins <span class="variable">$pada</span>/DS2 ]</span><br><span class="line">    set_case_analysis <span class="number">0</span> [get_pins <span class="variable">$pada</span>/DS1 ]</span><br><span class="line">    set_case_analysis <span class="number">0</span> [get_pins <span class="variable">$pada</span>/DS0 ]</span><br><span class="line">&#125;</span><br><span class="line">                                                                                                                                                                                          </span><br><span class="line"><span class="keyword">foreach</span> pad <span class="variable">$vo_clk</span>  &#123;</span><br><span class="line">    <span class="keyword">set</span> pada [get_attr [filter_collection [get_attr [get_ports <span class="variable">$pad</span>] net.leaf_drivers] <span class="string">&quot;defined(cell)&quot;</span>] cell.full_name]</span><br><span class="line">    set_case_analysis <span class="number">1</span> [get_pins <span class="variable">$pada</span>/DS3 ]</span><br><span class="line">    set_case_analysis <span class="number">0</span> [get_pins <span class="variable">$pada</span>/DS2 ]</span><br><span class="line">    set_case_analysis <span class="number">0</span> [get_pins <span class="variable">$pada</span>/DS1 ]</span><br><span class="line">    set_case_analysis <span class="number">0</span> [get_pins <span class="variable">$pada</span>/DS0 ]</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h3 id="2-内部MCP设置"><a href="#2-内部MCP设置" class="headerlink" title="2. 内部MCP设置"></a>2. 内部MCP设置</h3><figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment"># MCP for VPSS by Zhengyanxuan@250427</span></span><br><span class="line">set_multicycle_path -setup <span class="number">4</span> -from [get_cells U_MEDIA1_SUBSYS/U_VPSS/U_VPSS_CORE/U_VPSS_LIST_HREG_WRAP/U_VPSS_LIST_HREG/u_RW_REG_*/data_out_reg*]</span><br><span class="line">set_multicycle_path -hold  <span class="number">3</span> -from [get_cells U_MEDIA1_SUBSYS/U_VPSS/U_VPSS_CORE/U_VPSS_LIST_HREG_WRAP/U_VPSS_LIST_HREG/u_RW_REG_*/data_out_reg*]</span><br><span class="line"><span class="comment"># MCP for AIPP by Zhengyanxuan@250427</span></span><br><span class="line">set_multicycle_path -setup <span class="number">4</span> -from [get_cells U_MEDIA1_SUBSYS/U_AIPP/U_AIPP_CORE/U_AIPP_LIST_HREG_WRAP/U_AIPP_LIST_HREG/u_RW_REG_*/data_out_reg*]</span><br><span class="line">set_multicycle_path -hold  <span class="number">3</span> -from [get_cells U_MEDIA1_SUBSYS/U_AIPP/U_AIPP_CORE/U_AIPP_LIST_HREG_WRAP/U_AIPP_LIST_HREG/u_RW_REG_*/data_out_reg*]</span><br><span class="line"><span class="comment"># MCP for SYSCTRL by SunBin@250714</span></span><br><span class="line">set_multicycle_path -setup <span class="number">4</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8206/data_out_reg_*]</span><br><span class="line">set_multicycle_path -hold  <span class="number">3</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8206/data_out_reg_*]</span><br><span class="line">set_multicycle_path -setup <span class="number">4</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8207/data_out_reg_*]</span><br><span class="line">set_multicycle_path -hold  <span class="number">3</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8207/data_out_reg_*]</span><br><span class="line">set_multicycle_path -setup <span class="number">4</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8208/data_out_reg_*]</span><br><span class="line">set_multicycle_path -hold  <span class="number">3</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8208/data_out_reg_*]</span><br><span class="line">set_multicycle_path -setup <span class="number">4</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8249/data_out_reg_*]</span><br><span class="line">set_multicycle_path -hold  <span class="number">3</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8249/data_out_reg_*]</span><br><span class="line">set_multicycle_path -setup <span class="number">4</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8250/data_out_reg_*]</span><br><span class="line">set_multicycle_path -hold  <span class="number">3</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8250/data_out_reg_*]</span><br><span class="line">set_multicycle_path -setup <span class="number">4</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8256/data_out_reg_*]</span><br><span class="line">set_multicycle_path -hold  <span class="number">3</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8256/data_out_reg_*]</span><br><span class="line">set_multicycle_path -setup <span class="number">4</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8257/data_out_reg_*]</span><br><span class="line">set_multicycle_path -hold  <span class="number">3</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8257/data_out_reg_*]</span><br><span class="line">set_multicycle_path -setup <span class="number">4</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8263/data_out_reg_*]</span><br><span class="line">set_multicycle_path -hold  <span class="number">3</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8263/data_out_reg_*]</span><br><span class="line">set_multicycle_path -setup <span class="number">4</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8264/data_out_reg_*]</span><br><span class="line">set_multicycle_path -hold  <span class="number">3</span> -from [get_cells U_MEDIA1_SUBSYS/U_SYSCTRL/U_SYSCTRL_HREG/u_RW_REG_8264/data_out_reg_*]</span><br><span class="line">                                                                                                                                                  </span><br><span class="line">set_multicycle_path -setup <span class="number">4</span> -from [get_ports test_mode_ddr1]</span><br><span class="line">set_multicycle_path -hold  <span class="number">3</span> -from [get_ports test_mode_ddr1]</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>以上RW_REG的MCP均来源于前端，且均与前端相关同事确认可设</p>
<h3 id="3-M1与DDRC之间的exception约束"><a href="#3-M1与DDRC之间的exception约束" class="headerlink" title="3. M1与DDRC之间的exception约束"></a>3. M1与DDRC之间的exception约束</h3><figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">set</span> DDR_ROOT_PATH  <span class="string">&quot;U_DDR_SOC_SUBSYS/U_DDR_TOP_WRAP/U_DDR_SUBSY</span></span><br><span class="line"><span class="string">set DDR_CLK_CORE   &quot;</span>CLK_clk_ddr1_core_occ<span class="string">&quot;  </span></span><br><span class="line"><span class="string">set DDR_CLK_PHY    &quot;</span>CLK_clk_ddr1_phy_occ<span class="string">&quot;   </span></span><br><span class="line"><span class="string">if &#123;$top == &quot;</span>M0DDR0_SUBSYS<span class="string">&quot;&#125; &#123;</span></span><br><span class="line"><span class="string">    set CLK_AXI(P0) &quot;</span>CLK_clk_npuaxi_occ<span class="string">&quot;     </span></span><br><span class="line"><span class="string">    set CLK_AXI(P1) &quot;</span>CLK_clk_mda0axi_occ<span class="string">&quot;     </span></span><br><span class="line"><span class="string">    set CLK_AXI(P2) &quot;</span>CLK_clk_ddr0_core_occ<span class="string">&quot;    </span></span><br><span class="line"><span class="string">    set CLK_AXI(P3) &quot;</span>CLK_clk_sysaxi_occ<span class="string">&quot;     </span></span><br><span class="line"><span class="string">    set CLK_AXI(P4) &quot;</span>CLK_clk_ddr0_core_occ<span class="string">&quot;    </span></span><br><span class="line"><span class="string">    set CLK_AXI(P5) &quot;</span>CLK_clk_cpuaxi_occ<span class="string">&quot;     </span></span><br><span class="line"><span class="string">&#125; elseif &#123;$top == &quot;</span>M1DDR1_SUBSYS<span class="string">&quot;&#125; &#123;</span></span><br><span class="line"><span class="string">    set CLK_AXI(P0) &quot;</span>CLK_clk_npuaxi_occ<span class="string">&quot;     </span></span><br><span class="line"><span class="string">    set CLK_AXI(P1) &quot;</span>CLK_clk_ddr1_core_occ<span class="string">&quot;  </span></span><br><span class="line"><span class="string">    set CLK_AXI(P2) &quot;</span>CLK_clk_mda1axi_occ<span class="string">&quot;    </span></span><br><span class="line"><span class="string">    set CLK_AXI(P3) &quot;</span>CLK_clk_sysaxi_occ<span class="string">&quot;     </span></span><br><span class="line"><span class="string">    set CLK_AXI(P4) &quot;</span>CLK_clk_ddr1_core_occ<span class="string">&quot;  </span></span><br><span class="line"><span class="string">    set CLK_AXI(P5) &quot;</span>CLK_clk_cpuaxi_occ<span class="string">&quot;     </span></span><br><span class="line"><span class="string">&#125;</span></span><br><span class="line"><span class="string">if  &#123;$run_mode == &quot;</span>full_chip_flat<span class="string">&quot;&#125; &#123;</span></span><br><span class="line"><span class="string">    set SUBSYS_FLATTEN &quot;</span>YES<span class="string">&quot;                     </span></span><br><span class="line"><span class="string">&#125; else &#123;</span></span><br><span class="line"><span class="string">    set SUBSYS_FLATTEN &quot;</span>NO<span class="string">&quot;                     </span></span><br><span class="line"><span class="string">&#125;</span></span><br><span class="line"><span class="string">source -c -e -v ../../scr/sub/ldy_exception/M0_M1_exception.tcl</span></span><br></pre></td></tr></table></figure>

<h3 id="4-其他特殊约束"><a href="#4-其他特殊约束" class="headerlink" title="4. 其他特殊约束"></a>4. 其他特殊约束</h3><figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span> &#123; <span class="variable">$&#123;analysis_mode&#125;</span> == <span class="string">&quot;MERGE_MODE&quot;</span> &#125; &#123;</span><br><span class="line">    foreach_in_collection clka [filter_collect [get_attr [get_pins &#123;U_dft_ONECLOCK_MUX_dft_scan_clk_vic_dac/Z&#125;]   clocks] <span class="string">&quot;full_name=~ dft_cap*&quot;</span>] &#123;</span><br><span class="line">        set_multicycle_path <span class="number">3</span> -setup -from [get_clocks <span class="variable">$clka</span>] -to [get_clocks <span class="variable">$clka</span>]</span><br><span class="line">        set_multicycle_path <span class="number">2</span> -hold  -from [get_clocks <span class="variable">$clka</span>] -to [get_clocks <span class="variable">$clka</span>]</span><br><span class="line">    &#125;</span><br><span class="line">    foreach_in_collection clka [filter_collect [get_attr [get_pins &#123;U_dft_ONECLOCK_MUX_dft_scan_clk_vic_dmic/Z&#125;]   clocks] <span class="string">&quot;full_name=~ dft_cap*&quot;</span>] &#123;</span><br><span class="line">        set_multicycle_path <span class="number">3</span> -setup -from [get_clocks <span class="variable">$clka</span>] -to [get_clocks <span class="variable">$clka</span>]</span><br><span class="line">        set_multicycle_path <span class="number">2</span> -hold  -from [get_clocks <span class="variable">$clka</span>] -to [get_clocks <span class="variable">$clka</span>]</span><br><span class="line">    &#125;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">set</span> only_func_clk [remove_from_coll [all_clock] [get_clock -f <span class="string">&quot;full_name =~ *dft* || full_name =~ *DFT* || full_name =~ *SCAN*&quot;</span>]]</span><br><span class="line">    set_false_path -from [get_ports &#123;dft_se_pilot dft_occ_se_pilot ijtag_sel bisr* dft_nrst_pilot bscan*  dft_aiao*&#125;] -to <span class="variable">$only_func_clk</span></span><br><span class="line"></span><br><span class="line">	set_input_delay  -max <span class="number">6.5</span> -<span class="keyword">clock</span> VCLK_DFT_TCK1  [get_ports bscan_select_jtag*] -add  </span><br><span class="line">	set_input_delay  -min <span class="number">1.5</span> -<span class="keyword">clock</span> VCLK_DFT_TCK1  [get_ports bscan_select_jtag*] -add</span><br><span class="line">	set_input_delay  -max <span class="number">6.5</span> -<span class="keyword">clock</span> VCLK_DFT_TCK1  [get_ports bscan_select_jtag*] -add -clock_fall</span><br><span class="line">	set_input_delay  -min <span class="number">1.5</span> -<span class="keyword">clock</span> VCLK_DFT_TCK1  [get_ports bscan_select_jtag*] -add -clock_fall</span><br><span class="line"></span><br><span class="line"><span class="comment">    #	set_false_path -from mem_rscrst</span></span><br><span class="line">	set_max_delay <span class="number">20</span>  -from        [get_ports mem_rscrst] 	</span><br><span class="line"></span><br><span class="line">&#125; else &#123;</span><br><span class="line">    <span class="keyword">set</span> dft_pins <span class="string">&quot;*dft*&quot;</span></span><br><span class="line">    <span class="keyword">foreach</span> pin <span class="variable">$dft_pins</span> &#123;</span><br><span class="line">        echo <span class="string">&quot;BES_INFO: set_false_path -from $pin &quot;</span></span><br><span class="line">        set_false_path -from [get_ports <span class="variable">$pin</span>]</span><br><span class="line">    &#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>


    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/STA/" rel="tag"># STA</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2025/07/23/hello-world/" rel="prev" title="Hello World">
      <i class="fa fa-chevron-left"></i> Hello World
    </a></div>
      <div class="post-nav-item"></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#M1DDR1-SUBSYS%E7%BA%A6%E6%9D%9F%E6%96%B9%E6%A1%88"><span class="nav-number">1.</span> <span class="nav-text">M1DDR1_SUBSYS约束方案</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E4%B8%80%E3%80%81%E6%95%B4%E4%BD%93%E6%8F%8F%E8%BF%B0"><span class="nav-number">2.</span> <span class="nav-text">一、整体描述</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E4%B8%BB%E8%A6%81%E6%A8%A1%E5%9D%97"><span class="nav-number">2.1.</span> <span class="nav-text">1. 主要模块</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-IP-IO"><span class="nav-number">2.2.</span> <span class="nav-text">2. IP&#x2F;IO</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E4%BA%8C%E3%80%81%E6%97%B6%E9%92%9F%E5%AE%9A%E4%B9%89"><span class="nav-number">3.</span> <span class="nav-text">二、时钟定义</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E7%AB%AF%E5%8F%A3%E6%97%B6%E9%92%9F"><span class="nav-number">3.1.</span> <span class="nav-text">1. 端口时钟</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E5%86%85%E9%83%A8%E6%97%B6%E9%92%9F"><span class="nav-number">3.2.</span> <span class="nav-text">2. 内部时钟</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#2-1-AIAO-I2S-CRG00-08%E6%97%B6%E9%92%9F%E5%AE%9A%E4%B9%89"><span class="nav-number">3.2.1.</span> <span class="nav-text">2.1. AIAO_I2S_CRG00&#x2F;08时钟定义</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-2-AUDIO-CODEC-DAC-DMIC-%E6%97%B6%E9%92%9F%E5%AE%9A%E4%B9%89"><span class="nav-number">3.2.2.</span> <span class="nav-text">2.2. AUDIO_CODEC(DAC&amp;DMIC)时钟定义</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#1-CRG%E5%88%86%E6%9E%90"><span class="nav-number">3.2.2.1.</span> <span class="nav-text">1. CRG分析</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-2-DDRC-DMCPHY-TOP%E6%97%B6%E9%92%9F%E5%AE%9A%E4%B9%89"><span class="nav-number">3.2.3.</span> <span class="nav-text">2.2. DDRC_DMCPHY_TOP时钟定义</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-3-VOUT%E6%97%B6%E9%92%9F%E5%AE%9A%E4%B9%89"><span class="nav-number">3.2.4.</span> <span class="nav-text">2.3. VOUT时钟定义</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%89%E3%80%81%E6%97%B6%E9%92%9F%E5%88%86%E7%BB%84"><span class="nav-number">3.3.</span> <span class="nav-text">三、时钟分组</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-MAIN%E5%88%86%E7%BB%84"><span class="nav-number">3.3.1.</span> <span class="nav-text">1. MAIN分组</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-%E5%86%85%E9%83%A8%E5%88%86%E7%BB%84"><span class="nav-number">3.3.2.</span> <span class="nav-text">2. 内部分组</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#2-1-DDR-CORE%E6%97%B6%E9%92%9F%E4%B8%8EAXI%E6%97%B6%E9%92%9F%E5%88%86%E7%BB%84"><span class="nav-number">3.3.2.1.</span> <span class="nav-text">2.1. DDR_CORE时钟与AXI时钟分组</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#2-2-AIAO%E6%97%B6%E9%92%9F%E7%9B%B8%E5%85%B3%E5%88%86%E7%BB%84"><span class="nav-number">3.3.2.2.</span> <span class="nav-text">2.2. AIAO时钟相关分组</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#2-3-DDR-PAD%E6%97%B6%E9%92%9F%E5%88%86%E7%BB%84"><span class="nav-number">3.3.2.3.</span> <span class="nav-text">2.3. DDR_PAD时钟分组</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%9B%9B%E3%80%81Exception%E7%BA%A6%E6%9D%9F"><span class="nav-number">3.4.</span> <span class="nav-text">四、Exception约束</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-PAD-max-delay%E7%BA%A6%E6%9D%9F%E5%8F%8APAD-case"><span class="nav-number">3.4.1.</span> <span class="nav-text">1. PAD max_delay约束及PAD case</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-%E5%86%85%E9%83%A8MCP%E8%AE%BE%E7%BD%AE"><span class="nav-number">3.4.2.</span> <span class="nav-text">2. 内部MCP设置</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-M1%E4%B8%8EDDRC%E4%B9%8B%E9%97%B4%E7%9A%84exception%E7%BA%A6%E6%9D%9F"><span class="nav-number">3.4.3.</span> <span class="nav-text">3. M1与DDRC之间的exception约束</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#4-%E5%85%B6%E4%BB%96%E7%89%B9%E6%AE%8A%E7%BA%A6%E6%9D%9F"><span class="nav-number">3.4.4.</span> <span class="nav-text">4. 其他特殊约束</span></a></li></ol></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">Donnie Lin</p>
  <div class="site-description" itemprop="description">ABES Engineer's sharing</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">2</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-tags">
        <span class="site-state-item-count">1</span>
        <span class="site-state-item-name">tags</span>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2025</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Donnie Lin</span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://muse.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Muse</a>
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/muse.js"></script>


<script src="/js/next-boot.js"></script>




  















  

  

</body>
</html>
