// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Thu Jun 16 12:57:23 2022
// Host        : TOR00094 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_Current_turning_off_0_0_sim_netlist.v
// Design      : design_1_Current_turning_off_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Current_turning_off_v1_0
   (spi_cs_n_0,
    spi_cs_n_1,
    s00_axi_awready,
    s00_axi_wready,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rvalid,
    spi_sclk_0,
    spi_sclk_1,
    s00_axi_bvalid,
    spi_mosi_0,
    spi_mosi_1,
    fpga_en_28v_l1,
    fpga_en_28v_l2,
    fpga_en_28v_s1,
    fpga_en_28v_s2,
    fpga_en_28v_s3,
    fpga_en_28v_s4,
    fpga_en_5v_s,
    s00_axi_aresetn,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wstrb,
    s00_axi_arvalid,
    som_en_28v_l1,
    som_en_28v_l2,
    som_en_28v_s1,
    som_en_28v_s2,
    som_en_28v_s3,
    som_en_28v_s4,
    som_en_5v_s,
    spi_miso_0,
    spi_miso_1,
    s00_axi_bready,
    s00_axi_rready);
  output spi_cs_n_0;
  output spi_cs_n_1;
  output s00_axi_awready;
  output s00_axi_wready;
  output s00_axi_arready;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output spi_sclk_0;
  output spi_sclk_1;
  output s00_axi_bvalid;
  output spi_mosi_0;
  output spi_mosi_1;
  output fpga_en_28v_l1;
  output fpga_en_28v_l2;
  output fpga_en_28v_s1;
  output fpga_en_28v_s2;
  output fpga_en_28v_s3;
  output fpga_en_28v_s4;
  output fpga_en_5v_s;
  input s00_axi_aresetn;
  input s00_axi_aclk;
  input [3:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_araddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input som_en_28v_l1;
  input som_en_28v_l2;
  input som_en_28v_s1;
  input som_en_28v_s2;
  input som_en_28v_s3;
  input som_en_28v_s4;
  input som_en_5v_s;
  input spi_miso_0;
  input spi_miso_1;
  input s00_axi_bready;
  input s00_axi_rready;

  wire Current_turning_off_v1_0_S00_AXI_inst_n_1;
  wire [11:0]adc_data_28v_l1;
  wire [11:0]adc_data_28v_l2;
  wire [11:0]adc_data_28v_s1;
  wire [11:0]adc_data_28v_s2;
  wire [11:0]adc_data_28v_s3;
  wire [11:0]adc_data_28v_s4;
  wire [11:0]adc_data_5v_s;
  wire adc_reading_fsm_inst_0_n_3;
  wire adc_reading_fsm_inst_0_n_4;
  wire adc_reading_fsm_inst_0_n_5;
  wire adc_reading_fsm_inst_1_n_3;
  wire adc_reading_fsm_inst_1_n_4;
  wire adc_reading_fsm_inst_1_n_5;
  wire adc_reading_fsm_inst_1_n_6;
  wire averaging_inst_0_n_0;
  wire averaging_inst_0_n_1;
  wire averaging_inst_0_n_16;
  wire averaging_inst_0_n_17;
  wire averaging_inst_0_n_18;
  wire averaging_inst_0_n_19;
  wire averaging_inst_0_n_2;
  wire averaging_inst_0_n_20;
  wire averaging_inst_0_n_21;
  wire averaging_inst_0_n_22;
  wire averaging_inst_0_n_23;
  wire averaging_inst_0_n_3;
  wire averaging_inst_1_n_0;
  wire averaging_inst_1_n_1;
  wire averaging_inst_1_n_16;
  wire averaging_inst_1_n_17;
  wire averaging_inst_1_n_18;
  wire averaging_inst_1_n_19;
  wire averaging_inst_1_n_2;
  wire averaging_inst_1_n_20;
  wire averaging_inst_1_n_21;
  wire averaging_inst_1_n_22;
  wire averaging_inst_1_n_23;
  wire averaging_inst_1_n_3;
  wire averaging_inst_2_n_0;
  wire averaging_inst_2_n_1;
  wire averaging_inst_2_n_16;
  wire averaging_inst_2_n_17;
  wire averaging_inst_2_n_18;
  wire averaging_inst_2_n_19;
  wire averaging_inst_2_n_2;
  wire averaging_inst_2_n_20;
  wire averaging_inst_2_n_21;
  wire averaging_inst_2_n_22;
  wire averaging_inst_2_n_23;
  wire averaging_inst_2_n_3;
  wire averaging_inst_3_n_0;
  wire averaging_inst_3_n_1;
  wire averaging_inst_3_n_16;
  wire averaging_inst_3_n_17;
  wire averaging_inst_3_n_18;
  wire averaging_inst_3_n_19;
  wire averaging_inst_3_n_2;
  wire averaging_inst_3_n_20;
  wire averaging_inst_3_n_21;
  wire averaging_inst_3_n_22;
  wire averaging_inst_3_n_23;
  wire averaging_inst_3_n_3;
  wire averaging_inst_4_n_0;
  wire averaging_inst_4_n_1;
  wire averaging_inst_4_n_16;
  wire averaging_inst_4_n_17;
  wire averaging_inst_4_n_18;
  wire averaging_inst_4_n_19;
  wire averaging_inst_4_n_2;
  wire averaging_inst_4_n_20;
  wire averaging_inst_4_n_21;
  wire averaging_inst_4_n_22;
  wire averaging_inst_4_n_23;
  wire averaging_inst_4_n_3;
  wire averaging_inst_5_n_0;
  wire averaging_inst_5_n_1;
  wire averaging_inst_5_n_16;
  wire averaging_inst_5_n_17;
  wire averaging_inst_5_n_18;
  wire averaging_inst_5_n_19;
  wire averaging_inst_5_n_2;
  wire averaging_inst_5_n_20;
  wire averaging_inst_5_n_21;
  wire averaging_inst_5_n_22;
  wire averaging_inst_5_n_23;
  wire averaging_inst_5_n_3;
  wire averaging_inst_6_n_0;
  wire averaging_inst_6_n_1;
  wire averaging_inst_6_n_16;
  wire averaging_inst_6_n_17;
  wire averaging_inst_6_n_18;
  wire averaging_inst_6_n_19;
  wire averaging_inst_6_n_2;
  wire averaging_inst_6_n_20;
  wire averaging_inst_6_n_21;
  wire averaging_inst_6_n_22;
  wire averaging_inst_6_n_23;
  wire averaging_inst_6_n_3;
  wire [11:0]curr_thld_28v_l1;
  wire [11:0]curr_thld_28v_l2;
  wire [11:0]curr_thld_28v_s1;
  wire [11:0]curr_thld_28v_s2;
  wire [11:0]curr_thld_28v_s3;
  wire [11:0]curr_thld_28v_s4;
  wire [11:0]curr_thld_5v_s;
  wire delay_ms_inst_0_n_0;
  wire delay_ms_inst_1_n_0;
  wire delay_ms_inst_2_n_0;
  wire delay_ms_inst_3_n_0;
  wire delay_ms_inst_4_n_0;
  wire delay_ms_inst_5_n_0;
  wire delay_ms_inst_6_n_0;
  wire fpga_en_28v_l1;
  wire fpga_en_28v_l2;
  wire fpga_en_28v_s1;
  wire fpga_en_28v_s2;
  wire fpga_en_28v_s3;
  wire fpga_en_28v_s4;
  wire fpga_en_5v_s;
  wire [11:0]meas_curr_28v_l1;
  wire [11:0]meas_curr_28v_l2;
  wire [11:0]meas_curr_28v_s1;
  wire [11:0]meas_curr_28v_s2;
  wire [11:0]meas_curr_28v_s3;
  wire [11:0]meas_curr_28v_s4;
  wire [11:0]meas_curr_5v_s;
  wire oc_st_28v_l1;
  wire oc_st_28v_l2;
  wire oc_st_28v_s1;
  wire oc_st_28v_s2;
  wire oc_st_28v_s3;
  wire oc_st_28v_s4;
  wire oc_st_5v_s;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire som_en_28v_l1;
  wire som_en_28v_l2;
  wire som_en_28v_s1;
  wire som_en_28v_s2;
  wire som_en_28v_s3;
  wire som_en_28v_s4;
  wire som_en_5v_s;
  wire spi_cs_n_0;
  wire spi_cs_n_1;
  wire spi_miso_0;
  wire spi_miso_0_sync;
  wire spi_miso_1;
  wire spi_miso_1_sync;
  wire spi_mosi_0;
  wire spi_mosi_1;
  wire spi_sclk_0;
  wire spi_sclk_1;
  wire sync_inst_0_n_0;
  wire sync_inst_0_n_1;
  wire sync_inst_1_n_0;
  wire sync_inst_1_n_1;
  wire sync_inst_2_n_0;
  wire sync_inst_2_n_1;
  wire sync_inst_3_n_0;
  wire sync_inst_3_n_1;
  wire sync_inst_4_n_0;
  wire sync_inst_4_n_1;
  wire sync_inst_5_n_0;
  wire sync_inst_5_n_1;
  wire sync_inst_6_n_0;
  wire sync_inst_6_n_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Current_turning_off_v1_0_S00_AXI Current_turning_off_v1_0_S00_AXI_inst
       (.Q(curr_thld_28v_s1),
        .axi_arready_reg_0(s00_axi_arready),
        .axi_awready_reg_0(s00_axi_awready),
        .\axi_rdata_reg[11]_i_3_0 (meas_curr_28v_s1),
        .\axi_rdata_reg[11]_i_3_1 (meas_curr_28v_l2),
        .\axi_rdata_reg[11]_i_3_2 (meas_curr_28v_l1),
        .\axi_rdata_reg[11]_i_3_3 (meas_curr_5v_s),
        .\axi_rdata_reg[11]_i_3_4 (meas_curr_28v_s4),
        .\axi_rdata_reg[11]_i_3_5 (meas_curr_28v_s3),
        .\axi_rdata_reg[11]_i_3_6 (meas_curr_28v_s2),
        .axi_wready_reg_0(s00_axi_wready),
        .oc_st_28v_l1(oc_st_28v_l1),
        .oc_st_28v_l2(oc_st_28v_l2),
        .oc_st_28v_s1(oc_st_28v_s1),
        .oc_st_28v_s2(oc_st_28v_s2),
        .oc_st_28v_s3(oc_st_28v_s3),
        .oc_st_28v_s4(oc_st_28v_s4),
        .oc_st_5v_s(oc_st_5v_s),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .\slv_reg1_reg[11]_0 (curr_thld_28v_l1),
        .\slv_reg2_reg[11]_0 (curr_thld_28v_l2),
        .\slv_reg4_reg[11]_0 (curr_thld_28v_s2),
        .\slv_reg5_reg[11]_0 (curr_thld_28v_s3),
        .\slv_reg6_reg[11]_0 (curr_thld_28v_s4),
        .\slv_reg7_reg[11]_0 (curr_thld_5v_s));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm adc_reading_fsm_inst_0
       (.E(adc_reading_fsm_inst_0_n_3),
        .Q(spi_miso_0_sync),
        .\adc_data_ch0_reg_reg[11]_0 (adc_data_28v_l2),
        .\adc_data_ch1_reg_reg[11]_0 (adc_data_28v_l1),
        .\adc_data_ch2_reg_reg[11]_0 (adc_data_28v_s2),
        .\adc_valid_ch0_reg_reg[0]_0 (adc_reading_fsm_inst_0_n_4),
        .\adc_valid_ch2_reg_reg[0]_0 (adc_reading_fsm_inst_0_n_5),
        .oc_st_28v_l1(oc_st_28v_l1),
        .oc_st_28v_l2(oc_st_28v_l2),
        .oc_st_28v_s2(oc_st_28v_s2),
        .\r_SPI_Clk_Edges_reg[0] (Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .spi_cs_n_0(spi_cs_n_0),
        .spi_mosi_0(spi_mosi_0),
        .spi_sclk_0(spi_sclk_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm_0 adc_reading_fsm_inst_1
       (.E(adc_reading_fsm_inst_1_n_3),
        .Q(spi_miso_1_sync),
        .\adc_data_ch0_reg_reg[11]_0 (adc_data_28v_s1),
        .\adc_data_ch1_reg_reg[11]_0 (adc_data_28v_s4),
        .\adc_data_ch2_reg_reg[11]_0 (adc_data_28v_s3),
        .\adc_data_ch3_reg_reg[11]_0 (adc_data_5v_s),
        .\adc_valid_ch1_reg_reg[0]_0 (adc_reading_fsm_inst_1_n_5),
        .\adc_valid_ch2_reg_reg[0]_0 (adc_reading_fsm_inst_1_n_4),
        .\adc_valid_ch3_reg_reg[0]_0 (adc_reading_fsm_inst_1_n_6),
        .oc_st_28v_s1(oc_st_28v_s1),
        .oc_st_28v_s3(oc_st_28v_s3),
        .oc_st_28v_s4(oc_st_28v_s4),
        .oc_st_5v_s(oc_st_5v_s),
        .\r_SPI_Clk_Edges_reg[0] (Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .spi_cs_n_1(spi_cs_n_1),
        .spi_mosi_1(spi_mosi_1),
        .spi_sclk_1(spi_sclk_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging averaging_inst_0
       (.D(adc_data_28v_l1),
        .DI({averaging_inst_0_n_16,averaging_inst_0_n_17,averaging_inst_0_n_18,averaging_inst_0_n_19}),
        .E(adc_reading_fsm_inst_0_n_3),
        .Q(meas_curr_28v_l1),
        .S({averaging_inst_0_n_0,averaging_inst_0_n_1,averaging_inst_0_n_2,averaging_inst_0_n_3}),
        .SR(delay_ms_inst_0_n_0),
        .over_thld_reg_reg(curr_thld_28v_l1),
        .s00_axi_aclk(s00_axi_aclk),
        .\sum_reg_3_0_reg[14]_0 ({averaging_inst_0_n_20,averaging_inst_0_n_21}),
        .\sum_reg_3_0_reg[14]_1 ({averaging_inst_0_n_22,averaging_inst_0_n_23}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_1 averaging_inst_1
       (.D(adc_data_28v_l2),
        .DI({averaging_inst_1_n_16,averaging_inst_1_n_17,averaging_inst_1_n_18,averaging_inst_1_n_19}),
        .E(adc_reading_fsm_inst_0_n_4),
        .Q(meas_curr_28v_l2),
        .S({averaging_inst_1_n_0,averaging_inst_1_n_1,averaging_inst_1_n_2,averaging_inst_1_n_3}),
        .SR(delay_ms_inst_1_n_0),
        .over_thld_reg_reg(curr_thld_28v_l2),
        .s00_axi_aclk(s00_axi_aclk),
        .\sum_reg_3_0_reg[14]_0 ({averaging_inst_1_n_20,averaging_inst_1_n_21}),
        .\sum_reg_3_0_reg[14]_1 ({averaging_inst_1_n_22,averaging_inst_1_n_23}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_2 averaging_inst_2
       (.D(adc_data_28v_s1),
        .DI({averaging_inst_2_n_16,averaging_inst_2_n_17,averaging_inst_2_n_18,averaging_inst_2_n_19}),
        .E(adc_reading_fsm_inst_1_n_3),
        .Q(meas_curr_28v_s1),
        .S({averaging_inst_2_n_0,averaging_inst_2_n_1,averaging_inst_2_n_2,averaging_inst_2_n_3}),
        .SR(delay_ms_inst_2_n_0),
        .over_thld_reg_reg(curr_thld_28v_s1),
        .s00_axi_aclk(s00_axi_aclk),
        .\sum_reg_3_0_reg[14]_0 ({averaging_inst_2_n_20,averaging_inst_2_n_21}),
        .\sum_reg_3_0_reg[14]_1 ({averaging_inst_2_n_22,averaging_inst_2_n_23}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_3 averaging_inst_3
       (.D(adc_data_28v_s2),
        .DI({averaging_inst_3_n_16,averaging_inst_3_n_17,averaging_inst_3_n_18,averaging_inst_3_n_19}),
        .E(adc_reading_fsm_inst_0_n_5),
        .Q(meas_curr_28v_s2),
        .S({averaging_inst_3_n_0,averaging_inst_3_n_1,averaging_inst_3_n_2,averaging_inst_3_n_3}),
        .SR(delay_ms_inst_3_n_0),
        .over_thld_reg_reg(curr_thld_28v_s2),
        .s00_axi_aclk(s00_axi_aclk),
        .\sum_reg_3_0_reg[14]_0 ({averaging_inst_3_n_20,averaging_inst_3_n_21}),
        .\sum_reg_3_0_reg[14]_1 ({averaging_inst_3_n_22,averaging_inst_3_n_23}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_4 averaging_inst_4
       (.D(adc_data_28v_s3),
        .DI({averaging_inst_4_n_16,averaging_inst_4_n_17,averaging_inst_4_n_18,averaging_inst_4_n_19}),
        .E(adc_reading_fsm_inst_1_n_4),
        .Q(meas_curr_28v_s3),
        .S({averaging_inst_4_n_0,averaging_inst_4_n_1,averaging_inst_4_n_2,averaging_inst_4_n_3}),
        .SR(delay_ms_inst_4_n_0),
        .over_thld_reg_reg(curr_thld_28v_s3),
        .s00_axi_aclk(s00_axi_aclk),
        .\sum_reg_3_0_reg[14]_0 ({averaging_inst_4_n_20,averaging_inst_4_n_21}),
        .\sum_reg_3_0_reg[14]_1 ({averaging_inst_4_n_22,averaging_inst_4_n_23}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_5 averaging_inst_5
       (.D(adc_data_28v_s4),
        .DI({averaging_inst_5_n_16,averaging_inst_5_n_17,averaging_inst_5_n_18,averaging_inst_5_n_19}),
        .E(adc_reading_fsm_inst_1_n_5),
        .Q(meas_curr_28v_s4),
        .S({averaging_inst_5_n_0,averaging_inst_5_n_1,averaging_inst_5_n_2,averaging_inst_5_n_3}),
        .SR(delay_ms_inst_5_n_0),
        .over_thld_reg_reg(curr_thld_28v_s4),
        .s00_axi_aclk(s00_axi_aclk),
        .\sum_reg_3_0_reg[14]_0 ({averaging_inst_5_n_20,averaging_inst_5_n_21}),
        .\sum_reg_3_0_reg[14]_1 ({averaging_inst_5_n_22,averaging_inst_5_n_23}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_6 averaging_inst_6
       (.D(adc_data_5v_s),
        .DI({averaging_inst_6_n_16,averaging_inst_6_n_17,averaging_inst_6_n_18,averaging_inst_6_n_19}),
        .E(adc_reading_fsm_inst_1_n_6),
        .Q(meas_curr_5v_s),
        .S({averaging_inst_6_n_0,averaging_inst_6_n_1,averaging_inst_6_n_2,averaging_inst_6_n_3}),
        .SR(delay_ms_inst_6_n_0),
        .over_thld_reg_reg(curr_thld_5v_s),
        .s00_axi_aclk(s00_axi_aclk),
        .\sum_reg_3_0_reg[14]_0 ({averaging_inst_6_n_20,averaging_inst_6_n_21}),
        .\sum_reg_3_0_reg[14]_1 ({averaging_inst_6_n_22,averaging_inst_6_n_23}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator comparator_inst_0
       (.DI({averaging_inst_0_n_16,averaging_inst_0_n_17,averaging_inst_0_n_18,averaging_inst_0_n_19}),
        .S({averaging_inst_0_n_0,averaging_inst_0_n_1,averaging_inst_0_n_2,averaging_inst_0_n_3}),
        .oc_st_28v_l1(oc_st_28v_l1),
        .over_thld_reg_reg_0(Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .over_thld_reg_reg_1({averaging_inst_0_n_22,averaging_inst_0_n_23}),
        .over_thld_reg_reg_2({averaging_inst_0_n_20,averaging_inst_0_n_21}),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_7 comparator_inst_1
       (.DI({averaging_inst_1_n_16,averaging_inst_1_n_17,averaging_inst_1_n_18,averaging_inst_1_n_19}),
        .S({averaging_inst_1_n_0,averaging_inst_1_n_1,averaging_inst_1_n_2,averaging_inst_1_n_3}),
        .oc_st_28v_l2(oc_st_28v_l2),
        .over_thld_reg_reg_0(Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .over_thld_reg_reg_1({averaging_inst_1_n_22,averaging_inst_1_n_23}),
        .over_thld_reg_reg_2({averaging_inst_1_n_20,averaging_inst_1_n_21}),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_8 comparator_inst_2
       (.DI({averaging_inst_2_n_16,averaging_inst_2_n_17,averaging_inst_2_n_18,averaging_inst_2_n_19}),
        .S({averaging_inst_2_n_0,averaging_inst_2_n_1,averaging_inst_2_n_2,averaging_inst_2_n_3}),
        .oc_st_28v_s1(oc_st_28v_s1),
        .over_thld_reg_reg_0(Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .over_thld_reg_reg_1({averaging_inst_2_n_22,averaging_inst_2_n_23}),
        .over_thld_reg_reg_2({averaging_inst_2_n_20,averaging_inst_2_n_21}),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_9 comparator_inst_3
       (.DI({averaging_inst_3_n_16,averaging_inst_3_n_17,averaging_inst_3_n_18,averaging_inst_3_n_19}),
        .S({averaging_inst_3_n_0,averaging_inst_3_n_1,averaging_inst_3_n_2,averaging_inst_3_n_3}),
        .oc_st_28v_s2(oc_st_28v_s2),
        .over_thld_reg_reg_0(Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .over_thld_reg_reg_1({averaging_inst_3_n_22,averaging_inst_3_n_23}),
        .over_thld_reg_reg_2({averaging_inst_3_n_20,averaging_inst_3_n_21}),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_10 comparator_inst_4
       (.DI({averaging_inst_4_n_16,averaging_inst_4_n_17,averaging_inst_4_n_18,averaging_inst_4_n_19}),
        .S({averaging_inst_4_n_0,averaging_inst_4_n_1,averaging_inst_4_n_2,averaging_inst_4_n_3}),
        .oc_st_28v_s3(oc_st_28v_s3),
        .over_thld_reg_reg_0(Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .over_thld_reg_reg_1({averaging_inst_4_n_22,averaging_inst_4_n_23}),
        .over_thld_reg_reg_2({averaging_inst_4_n_20,averaging_inst_4_n_21}),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_11 comparator_inst_5
       (.DI({averaging_inst_5_n_16,averaging_inst_5_n_17,averaging_inst_5_n_18,averaging_inst_5_n_19}),
        .S({averaging_inst_5_n_0,averaging_inst_5_n_1,averaging_inst_5_n_2,averaging_inst_5_n_3}),
        .oc_st_28v_s4(oc_st_28v_s4),
        .over_thld_reg_reg_0(Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .over_thld_reg_reg_1({averaging_inst_5_n_22,averaging_inst_5_n_23}),
        .over_thld_reg_reg_2({averaging_inst_5_n_20,averaging_inst_5_n_21}),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_12 comparator_inst_6
       (.DI({averaging_inst_6_n_16,averaging_inst_6_n_17,averaging_inst_6_n_18,averaging_inst_6_n_19}),
        .S({averaging_inst_6_n_0,averaging_inst_6_n_1,averaging_inst_6_n_2,averaging_inst_6_n_3}),
        .oc_st_5v_s(oc_st_5v_s),
        .over_thld_reg_reg_0(Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .over_thld_reg_reg_1({averaging_inst_6_n_22,averaging_inst_6_n_23}),
        .over_thld_reg_reg_2({averaging_inst_6_n_20,averaging_inst_6_n_21}),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms delay_ms_inst_0
       (.SR(sync_inst_0_n_0),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(delay_ms_inst_0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_13 delay_ms_inst_1
       (.SR(sync_inst_1_n_0),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(delay_ms_inst_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_14 delay_ms_inst_2
       (.SR(sync_inst_2_n_0),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(delay_ms_inst_2_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_15 delay_ms_inst_3
       (.SR(sync_inst_3_n_0),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(delay_ms_inst_3_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_16 delay_ms_inst_4
       (.SR(sync_inst_4_n_0),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(delay_ms_inst_4_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_17 delay_ms_inst_5
       (.SR(sync_inst_5_n_0),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(delay_ms_inst_5_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_18 delay_ms_inst_6
       (.SR(sync_inst_6_n_0),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(delay_ms_inst_6_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis fpga_out_dis_inst_0
       (.fpga_en_28v_l1(fpga_en_28v_l1),
        .fpga_output_reg_reg_0(sync_inst_0_n_1),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_19 fpga_out_dis_inst_1
       (.fpga_en_28v_l2(fpga_en_28v_l2),
        .fpga_output_reg_reg_0(sync_inst_1_n_1),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_20 fpga_out_dis_inst_2
       (.fpga_en_28v_s1(fpga_en_28v_s1),
        .fpga_output_reg_reg_0(sync_inst_2_n_1),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_21 fpga_out_dis_inst_3
       (.fpga_en_28v_s2(fpga_en_28v_s2),
        .fpga_output_reg_reg_0(sync_inst_3_n_1),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_22 fpga_out_dis_inst_4
       (.fpga_en_28v_s3(fpga_en_28v_s3),
        .fpga_output_reg_reg_0(sync_inst_4_n_1),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_23 fpga_out_dis_inst_5
       (.fpga_en_28v_s4(fpga_en_28v_s4),
        .fpga_output_reg_reg_0(sync_inst_5_n_1),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_24 fpga_out_dis_inst_6
       (.fpga_en_5v_s(fpga_en_5v_s),
        .fpga_output_reg_reg_0(sync_inst_6_n_1),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync sync_inst_0
       (.SR(sync_inst_0_n_0),
        .oc_st_28v_l1(oc_st_28v_l1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .som_en_28v_l1(som_en_28v_l1),
        .\sync_reg[0]_0 (Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .\sync_reg[1]_0 (sync_inst_0_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_25 sync_inst_1
       (.SR(sync_inst_1_n_0),
        .oc_st_28v_l2(oc_st_28v_l2),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .som_en_28v_l2(som_en_28v_l2),
        .\sync_reg[0]_0 (Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .\sync_reg[1]_0 (sync_inst_1_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_26 sync_inst_2
       (.SR(sync_inst_2_n_0),
        .oc_st_28v_s1(oc_st_28v_s1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .som_en_28v_s1(som_en_28v_s1),
        .\sync_reg[0]_0 (Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .\sync_reg[1]_0 (sync_inst_2_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_27 sync_inst_3
       (.SR(sync_inst_3_n_0),
        .oc_st_28v_s2(oc_st_28v_s2),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .som_en_28v_s2(som_en_28v_s2),
        .\sync_reg[0]_0 (Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .\sync_reg[1]_0 (sync_inst_3_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_28 sync_inst_4
       (.SR(sync_inst_4_n_0),
        .oc_st_28v_s3(oc_st_28v_s3),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .som_en_28v_s3(som_en_28v_s3),
        .\sync_reg[0]_0 (Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .\sync_reg[1]_0 (sync_inst_4_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_29 sync_inst_5
       (.SR(sync_inst_5_n_0),
        .oc_st_28v_s4(oc_st_28v_s4),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .som_en_28v_s4(som_en_28v_s4),
        .\sync_reg[0]_0 (Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .\sync_reg[1]_0 (sync_inst_5_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_30 sync_inst_6
       (.SR(sync_inst_6_n_0),
        .oc_st_5v_s(oc_st_5v_s),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .som_en_5v_s(som_en_5v_s),
        .\sync_reg[0]_0 (Current_turning_off_v1_0_S00_AXI_inst_n_1),
        .\sync_reg[1]_0 (sync_inst_6_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_31 sync_inst_7
       (.Q(spi_miso_0_sync),
        .s00_axi_aclk(s00_axi_aclk),
        .spi_miso_0(spi_miso_0),
        .\sync_reg[0]_0 (Current_turning_off_v1_0_S00_AXI_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_32 sync_inst_8
       (.Q(spi_miso_1_sync),
        .s00_axi_aclk(s00_axi_aclk),
        .spi_miso_1(spi_miso_1),
        .\sync_reg[0]_0 (Current_turning_off_v1_0_S00_AXI_inst_n_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Current_turning_off_v1_0_S00_AXI
   (axi_awready_reg_0,
    s00_axi_aresetn_0,
    axi_wready_reg_0,
    axi_arready_reg_0,
    s00_axi_bvalid,
    s00_axi_rvalid,
    Q,
    \slv_reg2_reg[11]_0 ,
    \slv_reg1_reg[11]_0 ,
    \slv_reg7_reg[11]_0 ,
    \slv_reg6_reg[11]_0 ,
    \slv_reg5_reg[11]_0 ,
    \slv_reg4_reg[11]_0 ,
    s00_axi_rdata,
    s00_axi_aclk,
    \axi_rdata_reg[11]_i_3_0 ,
    \axi_rdata_reg[11]_i_3_1 ,
    \axi_rdata_reg[11]_i_3_2 ,
    oc_st_28v_l1,
    \axi_rdata_reg[11]_i_3_3 ,
    \axi_rdata_reg[11]_i_3_4 ,
    \axi_rdata_reg[11]_i_3_5 ,
    \axi_rdata_reg[11]_i_3_6 ,
    oc_st_28v_l2,
    oc_st_28v_s1,
    oc_st_28v_s2,
    oc_st_28v_s3,
    oc_st_28v_s4,
    oc_st_5v_s,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_bready,
    s00_axi_arvalid,
    s00_axi_rready,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_wstrb);
  output axi_awready_reg_0;
  output s00_axi_aresetn_0;
  output axi_wready_reg_0;
  output axi_arready_reg_0;
  output s00_axi_bvalid;
  output s00_axi_rvalid;
  output [11:0]Q;
  output [11:0]\slv_reg2_reg[11]_0 ;
  output [11:0]\slv_reg1_reg[11]_0 ;
  output [11:0]\slv_reg7_reg[11]_0 ;
  output [11:0]\slv_reg6_reg[11]_0 ;
  output [11:0]\slv_reg5_reg[11]_0 ;
  output [11:0]\slv_reg4_reg[11]_0 ;
  output [31:0]s00_axi_rdata;
  input s00_axi_aclk;
  input [11:0]\axi_rdata_reg[11]_i_3_0 ;
  input [11:0]\axi_rdata_reg[11]_i_3_1 ;
  input [11:0]\axi_rdata_reg[11]_i_3_2 ;
  input oc_st_28v_l1;
  input [11:0]\axi_rdata_reg[11]_i_3_3 ;
  input [11:0]\axi_rdata_reg[11]_i_3_4 ;
  input [11:0]\axi_rdata_reg[11]_i_3_5 ;
  input [11:0]\axi_rdata_reg[11]_i_3_6 ;
  input oc_st_28v_l2;
  input oc_st_28v_s1;
  input oc_st_28v_s2;
  input oc_st_28v_s3;
  input oc_st_28v_s4;
  input oc_st_5v_s;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_bready;
  input s00_axi_arvalid;
  input s00_axi_rready;
  input s00_axi_aresetn;
  input [3:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_araddr;
  input [3:0]s00_axi_wstrb;

  wire [11:0]Q;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[0]_i_5_n_0 ;
  wire \axi_rdata[0]_i_6_n_0 ;
  wire \axi_rdata[0]_i_7_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[10]_i_5_n_0 ;
  wire \axi_rdata[10]_i_6_n_0 ;
  wire \axi_rdata[10]_i_7_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[11]_i_5_n_0 ;
  wire \axi_rdata[11]_i_6_n_0 ;
  wire \axi_rdata[11]_i_7_n_0 ;
  wire \axi_rdata[12]_i_1_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[13]_i_1_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[14]_i_1_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[15]_i_1_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[16]_i_1_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[17]_i_1_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[18]_i_1_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[19]_i_1_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[1]_i_5_n_0 ;
  wire \axi_rdata[1]_i_6_n_0 ;
  wire \axi_rdata[1]_i_7_n_0 ;
  wire \axi_rdata[20]_i_1_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[21]_i_1_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[22]_i_1_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[23]_i_1_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[24]_i_1_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[24]_i_3_n_0 ;
  wire \axi_rdata[25]_i_1_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[26]_i_1_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[27]_i_1_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[28]_i_1_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[29]_i_1_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[2]_i_5_n_0 ;
  wire \axi_rdata[2]_i_6_n_0 ;
  wire \axi_rdata[2]_i_7_n_0 ;
  wire \axi_rdata[30]_i_1_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[31]_i_1_n_0 ;
  wire \axi_rdata[31]_i_2_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[3]_i_5_n_0 ;
  wire \axi_rdata[3]_i_6_n_0 ;
  wire \axi_rdata[3]_i_7_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[4]_i_5_n_0 ;
  wire \axi_rdata[4]_i_6_n_0 ;
  wire \axi_rdata[4]_i_7_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[5]_i_5_n_0 ;
  wire \axi_rdata[5]_i_6_n_0 ;
  wire \axi_rdata[5]_i_7_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[6]_i_5_n_0 ;
  wire \axi_rdata[6]_i_6_n_0 ;
  wire \axi_rdata[6]_i_7_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[7]_i_5_n_0 ;
  wire \axi_rdata[7]_i_6_n_0 ;
  wire \axi_rdata[7]_i_7_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[8]_i_5_n_0 ;
  wire \axi_rdata[8]_i_6_n_0 ;
  wire \axi_rdata[8]_i_7_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata[9]_i_5_n_0 ;
  wire \axi_rdata[9]_i_6_n_0 ;
  wire \axi_rdata[9]_i_7_n_0 ;
  wire \axi_rdata_reg[0]_i_2_n_0 ;
  wire \axi_rdata_reg[0]_i_3_n_0 ;
  wire \axi_rdata_reg[10]_i_2_n_0 ;
  wire \axi_rdata_reg[10]_i_3_n_0 ;
  wire \axi_rdata_reg[11]_i_2_n_0 ;
  wire [11:0]\axi_rdata_reg[11]_i_3_0 ;
  wire [11:0]\axi_rdata_reg[11]_i_3_1 ;
  wire [11:0]\axi_rdata_reg[11]_i_3_2 ;
  wire [11:0]\axi_rdata_reg[11]_i_3_3 ;
  wire [11:0]\axi_rdata_reg[11]_i_3_4 ;
  wire [11:0]\axi_rdata_reg[11]_i_3_5 ;
  wire [11:0]\axi_rdata_reg[11]_i_3_6 ;
  wire \axi_rdata_reg[11]_i_3_n_0 ;
  wire \axi_rdata_reg[1]_i_2_n_0 ;
  wire \axi_rdata_reg[1]_i_3_n_0 ;
  wire \axi_rdata_reg[2]_i_2_n_0 ;
  wire \axi_rdata_reg[2]_i_3_n_0 ;
  wire \axi_rdata_reg[3]_i_2_n_0 ;
  wire \axi_rdata_reg[3]_i_3_n_0 ;
  wire \axi_rdata_reg[4]_i_2_n_0 ;
  wire \axi_rdata_reg[4]_i_3_n_0 ;
  wire \axi_rdata_reg[5]_i_2_n_0 ;
  wire \axi_rdata_reg[5]_i_3_n_0 ;
  wire \axi_rdata_reg[6]_i_2_n_0 ;
  wire \axi_rdata_reg[6]_i_3_n_0 ;
  wire \axi_rdata_reg[7]_i_2_n_0 ;
  wire \axi_rdata_reg[7]_i_3_n_0 ;
  wire \axi_rdata_reg[8]_i_2_n_0 ;
  wire \axi_rdata_reg[8]_i_3_n_0 ;
  wire \axi_rdata_reg[9]_i_2_n_0 ;
  wire \axi_rdata_reg[9]_i_3_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire oc_st_28v_l1;
  wire oc_st_28v_l2;
  wire oc_st_28v_s1;
  wire oc_st_28v_s2;
  wire oc_st_28v_s3;
  wire oc_st_28v_s4;
  wire oc_st_5v_s;
  wire [3:0]p_0_in;
  wire [31:7]p_1_in;
  wire [11:0]reg_data_out;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_aresetn_0;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [3:0]sel0;
  wire [31:0]slv_reg0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire [31:12]slv_reg1;
  wire [11:0]\slv_reg1_reg[11]_0 ;
  wire [31:12]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [11:0]\slv_reg2_reg[11]_0 ;
  wire [31:12]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire [31:12]slv_reg4;
  wire \slv_reg4[15]_i_1_n_0 ;
  wire \slv_reg4[23]_i_1_n_0 ;
  wire \slv_reg4[31]_i_1_n_0 ;
  wire \slv_reg4[7]_i_1_n_0 ;
  wire [11:0]\slv_reg4_reg[11]_0 ;
  wire [31:12]slv_reg5;
  wire \slv_reg5[15]_i_1_n_0 ;
  wire \slv_reg5[23]_i_1_n_0 ;
  wire \slv_reg5[31]_i_1_n_0 ;
  wire \slv_reg5[7]_i_1_n_0 ;
  wire [11:0]\slv_reg5_reg[11]_0 ;
  wire [31:12]slv_reg6;
  wire \slv_reg6[15]_i_1_n_0 ;
  wire \slv_reg6[23]_i_1_n_0 ;
  wire \slv_reg6[31]_i_1_n_0 ;
  wire \slv_reg6[7]_i_1_n_0 ;
  wire [11:0]\slv_reg6_reg[11]_0 ;
  wire [31:12]slv_reg7;
  wire \slv_reg7[15]_i_1_n_0 ;
  wire \slv_reg7[23]_i_1_n_0 ;
  wire \slv_reg7[31]_i_1_n_0 ;
  wire \slv_reg7[7]_i_1_n_0 ;
  wire [11:0]\slv_reg7_reg[11]_0 ;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;

  LUT1 #(
    .INIT(2'h1)) 
    CS_n_reg_i_2
       (.I0(s00_axi_aresetn),
        .O(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hF7FFC4CCC4CCC4CC)) 
    aw_en_i_1
       (.I0(s00_axi_awvalid),
        .I1(aw_en_reg_n_0),
        .I2(axi_awready_reg_0),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(s00_axi_aresetn_0));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[0]),
        .Q(sel0[0]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[1]),
        .Q(sel0[1]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[2]),
        .Q(sel0[2]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_araddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[3]),
        .Q(sel0[3]),
        .R(s00_axi_aresetn_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(s00_axi_aresetn_0));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(p_0_in[0]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(p_0_in[1]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[2]),
        .Q(p_0_in[2]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[3]),
        .Q(p_0_in[3]),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_1
       (.I0(s00_axi_wvalid),
        .I1(axi_awready_reg_0),
        .I2(aw_en_reg_n_0),
        .I3(s00_axi_awvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_awready_reg_0),
        .I3(axi_wready_reg_0),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_4 
       (.I0(Q[0]),
        .I1(\slv_reg2_reg[11]_0 [0]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg[11]_0 [0]),
        .I4(sel0[0]),
        .I5(slv_reg0[0]),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_5 
       (.I0(\slv_reg7_reg[11]_0 [0]),
        .I1(\slv_reg6_reg[11]_0 [0]),
        .I2(sel0[1]),
        .I3(\slv_reg5_reg[11]_0 [0]),
        .I4(sel0[0]),
        .I5(\slv_reg4_reg[11]_0 [0]),
        .O(\axi_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_6 
       (.I0(\axi_rdata_reg[11]_i_3_0 [0]),
        .I1(\axi_rdata_reg[11]_i_3_1 [0]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_2 [0]),
        .I4(sel0[0]),
        .I5(oc_st_28v_l1),
        .O(\axi_rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_7 
       (.I0(\axi_rdata_reg[11]_i_3_3 [0]),
        .I1(\axi_rdata_reg[11]_i_3_4 [0]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_5 [0]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[11]_i_3_6 [0]),
        .O(\axi_rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_4 
       (.I0(Q[10]),
        .I1(\slv_reg2_reg[11]_0 [10]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg[11]_0 [10]),
        .I4(sel0[0]),
        .I5(slv_reg0[10]),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_5 
       (.I0(\slv_reg7_reg[11]_0 [10]),
        .I1(\slv_reg6_reg[11]_0 [10]),
        .I2(sel0[1]),
        .I3(\slv_reg5_reg[11]_0 [10]),
        .I4(sel0[0]),
        .I5(\slv_reg4_reg[11]_0 [10]),
        .O(\axi_rdata[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[10]_i_6 
       (.I0(\axi_rdata_reg[11]_i_3_0 [10]),
        .I1(\axi_rdata_reg[11]_i_3_1 [10]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\axi_rdata_reg[11]_i_3_2 [10]),
        .O(\axi_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_7 
       (.I0(\axi_rdata_reg[11]_i_3_3 [10]),
        .I1(\axi_rdata_reg[11]_i_3_4 [10]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_5 [10]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[11]_i_3_6 [10]),
        .O(\axi_rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_4 
       (.I0(Q[11]),
        .I1(\slv_reg2_reg[11]_0 [11]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg[11]_0 [11]),
        .I4(sel0[0]),
        .I5(slv_reg0[11]),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_5 
       (.I0(\slv_reg7_reg[11]_0 [11]),
        .I1(\slv_reg6_reg[11]_0 [11]),
        .I2(sel0[1]),
        .I3(\slv_reg5_reg[11]_0 [11]),
        .I4(sel0[0]),
        .I5(\slv_reg4_reg[11]_0 [11]),
        .O(\axi_rdata[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[11]_i_6 
       (.I0(\axi_rdata_reg[11]_i_3_0 [11]),
        .I1(\axi_rdata_reg[11]_i_3_1 [11]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\axi_rdata_reg[11]_i_3_2 [11]),
        .O(\axi_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_7 
       (.I0(\axi_rdata_reg[11]_i_3_3 [11]),
        .I1(\axi_rdata_reg[11]_i_3_4 [11]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_5 [11]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[11]_i_3_6 [11]),
        .O(\axi_rdata[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata[12]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[12]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_2 
       (.I0(slv_reg3[12]),
        .I1(slv_reg2[12]),
        .I2(sel0[1]),
        .I3(slv_reg1[12]),
        .I4(sel0[0]),
        .I5(slv_reg0[12]),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_3 
       (.I0(slv_reg7[12]),
        .I1(slv_reg6[12]),
        .I2(sel0[1]),
        .I3(slv_reg5[12]),
        .I4(sel0[0]),
        .I5(slv_reg4[12]),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata[13]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[13]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_2 
       (.I0(slv_reg3[13]),
        .I1(slv_reg2[13]),
        .I2(sel0[1]),
        .I3(slv_reg1[13]),
        .I4(sel0[0]),
        .I5(slv_reg0[13]),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_3 
       (.I0(slv_reg7[13]),
        .I1(slv_reg6[13]),
        .I2(sel0[1]),
        .I3(slv_reg5[13]),
        .I4(sel0[0]),
        .I5(slv_reg4[13]),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata[14]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[14]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_2 
       (.I0(slv_reg3[14]),
        .I1(slv_reg2[14]),
        .I2(sel0[1]),
        .I3(slv_reg1[14]),
        .I4(sel0[0]),
        .I5(slv_reg0[14]),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_3 
       (.I0(slv_reg7[14]),
        .I1(slv_reg6[14]),
        .I2(sel0[1]),
        .I3(slv_reg5[14]),
        .I4(sel0[0]),
        .I5(slv_reg4[14]),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata[15]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[15]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_2 
       (.I0(slv_reg3[15]),
        .I1(slv_reg2[15]),
        .I2(sel0[1]),
        .I3(slv_reg1[15]),
        .I4(sel0[0]),
        .I5(slv_reg0[15]),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_3 
       (.I0(slv_reg7[15]),
        .I1(slv_reg6[15]),
        .I2(sel0[1]),
        .I3(slv_reg5[15]),
        .I4(sel0[0]),
        .I5(slv_reg4[15]),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_2 
       (.I0(slv_reg3[16]),
        .I1(slv_reg2[16]),
        .I2(sel0[1]),
        .I3(slv_reg1[16]),
        .I4(sel0[0]),
        .I5(slv_reg0[16]),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_3 
       (.I0(slv_reg7[16]),
        .I1(slv_reg6[16]),
        .I2(sel0[1]),
        .I3(slv_reg5[16]),
        .I4(sel0[0]),
        .I5(slv_reg4[16]),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[17]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_2 
       (.I0(slv_reg3[17]),
        .I1(slv_reg2[17]),
        .I2(sel0[1]),
        .I3(slv_reg1[17]),
        .I4(sel0[0]),
        .I5(slv_reg0[17]),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_3 
       (.I0(slv_reg7[17]),
        .I1(slv_reg6[17]),
        .I2(sel0[1]),
        .I3(slv_reg5[17]),
        .I4(sel0[0]),
        .I5(slv_reg4[17]),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[18]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_2 
       (.I0(slv_reg3[18]),
        .I1(slv_reg2[18]),
        .I2(sel0[1]),
        .I3(slv_reg1[18]),
        .I4(sel0[0]),
        .I5(slv_reg0[18]),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_3 
       (.I0(slv_reg7[18]),
        .I1(slv_reg6[18]),
        .I2(sel0[1]),
        .I3(slv_reg5[18]),
        .I4(sel0[0]),
        .I5(slv_reg4[18]),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[19]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_2 
       (.I0(slv_reg3[19]),
        .I1(slv_reg2[19]),
        .I2(sel0[1]),
        .I3(slv_reg1[19]),
        .I4(sel0[0]),
        .I5(slv_reg0[19]),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_3 
       (.I0(slv_reg7[19]),
        .I1(slv_reg6[19]),
        .I2(sel0[1]),
        .I3(slv_reg5[19]),
        .I4(sel0[0]),
        .I5(slv_reg4[19]),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_4 
       (.I0(Q[1]),
        .I1(\slv_reg2_reg[11]_0 [1]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg[11]_0 [1]),
        .I4(sel0[0]),
        .I5(slv_reg0[1]),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_5 
       (.I0(\slv_reg7_reg[11]_0 [1]),
        .I1(\slv_reg6_reg[11]_0 [1]),
        .I2(sel0[1]),
        .I3(\slv_reg5_reg[11]_0 [1]),
        .I4(sel0[0]),
        .I5(\slv_reg4_reg[11]_0 [1]),
        .O(\axi_rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_6 
       (.I0(\axi_rdata_reg[11]_i_3_0 [1]),
        .I1(\axi_rdata_reg[11]_i_3_1 [1]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_2 [1]),
        .I4(sel0[0]),
        .I5(oc_st_28v_l2),
        .O(\axi_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_7 
       (.I0(\axi_rdata_reg[11]_i_3_3 [1]),
        .I1(\axi_rdata_reg[11]_i_3_4 [1]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_5 [1]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[11]_i_3_6 [1]),
        .O(\axi_rdata[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata[20]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[20]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_2 
       (.I0(slv_reg3[20]),
        .I1(slv_reg2[20]),
        .I2(sel0[1]),
        .I3(slv_reg1[20]),
        .I4(sel0[0]),
        .I5(slv_reg0[20]),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_3 
       (.I0(slv_reg7[20]),
        .I1(slv_reg6[20]),
        .I2(sel0[1]),
        .I3(slv_reg5[20]),
        .I4(sel0[0]),
        .I5(slv_reg4[20]),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata[21]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[21]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_2 
       (.I0(slv_reg3[21]),
        .I1(slv_reg2[21]),
        .I2(sel0[1]),
        .I3(slv_reg1[21]),
        .I4(sel0[0]),
        .I5(slv_reg0[21]),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_3 
       (.I0(slv_reg7[21]),
        .I1(slv_reg6[21]),
        .I2(sel0[1]),
        .I3(slv_reg5[21]),
        .I4(sel0[0]),
        .I5(slv_reg4[21]),
        .O(\axi_rdata[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[22]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_2 
       (.I0(slv_reg3[22]),
        .I1(slv_reg2[22]),
        .I2(sel0[1]),
        .I3(slv_reg1[22]),
        .I4(sel0[0]),
        .I5(slv_reg0[22]),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_3 
       (.I0(slv_reg7[22]),
        .I1(slv_reg6[22]),
        .I2(sel0[1]),
        .I3(slv_reg5[22]),
        .I4(sel0[0]),
        .I5(slv_reg4[22]),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[23]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_2 
       (.I0(slv_reg3[23]),
        .I1(slv_reg2[23]),
        .I2(sel0[1]),
        .I3(slv_reg1[23]),
        .I4(sel0[0]),
        .I5(slv_reg0[23]),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_3 
       (.I0(slv_reg7[23]),
        .I1(slv_reg6[23]),
        .I2(sel0[1]),
        .I3(slv_reg5[23]),
        .I4(sel0[0]),
        .I5(slv_reg4[23]),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata[24]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[24]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_2 
       (.I0(slv_reg3[24]),
        .I1(slv_reg2[24]),
        .I2(sel0[1]),
        .I3(slv_reg1[24]),
        .I4(sel0[0]),
        .I5(slv_reg0[24]),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_3 
       (.I0(slv_reg7[24]),
        .I1(slv_reg6[24]),
        .I2(sel0[1]),
        .I3(slv_reg5[24]),
        .I4(sel0[0]),
        .I5(slv_reg4[24]),
        .O(\axi_rdata[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[25]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_2 
       (.I0(slv_reg3[25]),
        .I1(slv_reg2[25]),
        .I2(sel0[1]),
        .I3(slv_reg1[25]),
        .I4(sel0[0]),
        .I5(slv_reg0[25]),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_3 
       (.I0(slv_reg7[25]),
        .I1(slv_reg6[25]),
        .I2(sel0[1]),
        .I3(slv_reg5[25]),
        .I4(sel0[0]),
        .I5(slv_reg4[25]),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[26]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_2 
       (.I0(slv_reg3[26]),
        .I1(slv_reg2[26]),
        .I2(sel0[1]),
        .I3(slv_reg1[26]),
        .I4(sel0[0]),
        .I5(slv_reg0[26]),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_3 
       (.I0(slv_reg7[26]),
        .I1(slv_reg6[26]),
        .I2(sel0[1]),
        .I3(slv_reg5[26]),
        .I4(sel0[0]),
        .I5(slv_reg4[26]),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[27]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_2 
       (.I0(slv_reg3[27]),
        .I1(slv_reg2[27]),
        .I2(sel0[1]),
        .I3(slv_reg1[27]),
        .I4(sel0[0]),
        .I5(slv_reg0[27]),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_3 
       (.I0(slv_reg7[27]),
        .I1(slv_reg6[27]),
        .I2(sel0[1]),
        .I3(slv_reg5[27]),
        .I4(sel0[0]),
        .I5(slv_reg4[27]),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata[28]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[28]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_2 
       (.I0(slv_reg3[28]),
        .I1(slv_reg2[28]),
        .I2(sel0[1]),
        .I3(slv_reg1[28]),
        .I4(sel0[0]),
        .I5(slv_reg0[28]),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_3 
       (.I0(slv_reg7[28]),
        .I1(slv_reg6[28]),
        .I2(sel0[1]),
        .I3(slv_reg5[28]),
        .I4(sel0[0]),
        .I5(slv_reg4[28]),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[29]_i_1 
       (.I0(\axi_rdata[29]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[29]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_2 
       (.I0(slv_reg3[29]),
        .I1(slv_reg2[29]),
        .I2(sel0[1]),
        .I3(slv_reg1[29]),
        .I4(sel0[0]),
        .I5(slv_reg0[29]),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_3 
       (.I0(slv_reg7[29]),
        .I1(slv_reg6[29]),
        .I2(sel0[1]),
        .I3(slv_reg5[29]),
        .I4(sel0[0]),
        .I5(slv_reg4[29]),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_4 
       (.I0(Q[2]),
        .I1(\slv_reg2_reg[11]_0 [2]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg[11]_0 [2]),
        .I4(sel0[0]),
        .I5(slv_reg0[2]),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_5 
       (.I0(\slv_reg7_reg[11]_0 [2]),
        .I1(\slv_reg6_reg[11]_0 [2]),
        .I2(sel0[1]),
        .I3(\slv_reg5_reg[11]_0 [2]),
        .I4(sel0[0]),
        .I5(\slv_reg4_reg[11]_0 [2]),
        .O(\axi_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_6 
       (.I0(\axi_rdata_reg[11]_i_3_0 [2]),
        .I1(\axi_rdata_reg[11]_i_3_1 [2]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_2 [2]),
        .I4(sel0[0]),
        .I5(oc_st_28v_s1),
        .O(\axi_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_7 
       (.I0(\axi_rdata_reg[11]_i_3_3 [2]),
        .I1(\axi_rdata_reg[11]_i_3_4 [2]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_5 [2]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[11]_i_3_6 [2]),
        .O(\axi_rdata[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[30]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_2 
       (.I0(slv_reg3[30]),
        .I1(slv_reg2[30]),
        .I2(sel0[1]),
        .I3(slv_reg1[30]),
        .I4(sel0[0]),
        .I5(slv_reg0[30]),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_3 
       (.I0(slv_reg7[30]),
        .I1(slv_reg6[30]),
        .I2(sel0[1]),
        .I3(slv_reg5[30]),
        .I4(sel0[0]),
        .I5(slv_reg4[30]),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[31]_i_1 
       (.I0(\axi_rdata[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(\axi_rdata[31]_i_3_n_0 ),
        .I3(sel0[3]),
        .O(\axi_rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_2 
       (.I0(slv_reg3[31]),
        .I1(slv_reg2[31]),
        .I2(sel0[1]),
        .I3(slv_reg1[31]),
        .I4(sel0[0]),
        .I5(slv_reg0[31]),
        .O(\axi_rdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_3 
       (.I0(slv_reg7[31]),
        .I1(slv_reg6[31]),
        .I2(sel0[1]),
        .I3(slv_reg5[31]),
        .I4(sel0[0]),
        .I5(slv_reg4[31]),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_4 
       (.I0(Q[3]),
        .I1(\slv_reg2_reg[11]_0 [3]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg[11]_0 [3]),
        .I4(sel0[0]),
        .I5(slv_reg0[3]),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_5 
       (.I0(\slv_reg7_reg[11]_0 [3]),
        .I1(\slv_reg6_reg[11]_0 [3]),
        .I2(sel0[1]),
        .I3(\slv_reg5_reg[11]_0 [3]),
        .I4(sel0[0]),
        .I5(\slv_reg4_reg[11]_0 [3]),
        .O(\axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_6 
       (.I0(\axi_rdata_reg[11]_i_3_0 [3]),
        .I1(\axi_rdata_reg[11]_i_3_1 [3]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_2 [3]),
        .I4(sel0[0]),
        .I5(oc_st_28v_s2),
        .O(\axi_rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_7 
       (.I0(\axi_rdata_reg[11]_i_3_3 [3]),
        .I1(\axi_rdata_reg[11]_i_3_4 [3]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_5 [3]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[11]_i_3_6 [3]),
        .O(\axi_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_4 
       (.I0(Q[4]),
        .I1(\slv_reg2_reg[11]_0 [4]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg[11]_0 [4]),
        .I4(sel0[0]),
        .I5(slv_reg0[4]),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_5 
       (.I0(\slv_reg7_reg[11]_0 [4]),
        .I1(\slv_reg6_reg[11]_0 [4]),
        .I2(sel0[1]),
        .I3(\slv_reg5_reg[11]_0 [4]),
        .I4(sel0[0]),
        .I5(\slv_reg4_reg[11]_0 [4]),
        .O(\axi_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_6 
       (.I0(\axi_rdata_reg[11]_i_3_0 [4]),
        .I1(\axi_rdata_reg[11]_i_3_1 [4]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_2 [4]),
        .I4(sel0[0]),
        .I5(oc_st_28v_s3),
        .O(\axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_7 
       (.I0(\axi_rdata_reg[11]_i_3_3 [4]),
        .I1(\axi_rdata_reg[11]_i_3_4 [4]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_5 [4]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[11]_i_3_6 [4]),
        .O(\axi_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_4 
       (.I0(Q[5]),
        .I1(\slv_reg2_reg[11]_0 [5]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg[11]_0 [5]),
        .I4(sel0[0]),
        .I5(slv_reg0[5]),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_5 
       (.I0(\slv_reg7_reg[11]_0 [5]),
        .I1(\slv_reg6_reg[11]_0 [5]),
        .I2(sel0[1]),
        .I3(\slv_reg5_reg[11]_0 [5]),
        .I4(sel0[0]),
        .I5(\slv_reg4_reg[11]_0 [5]),
        .O(\axi_rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_6 
       (.I0(\axi_rdata_reg[11]_i_3_0 [5]),
        .I1(\axi_rdata_reg[11]_i_3_1 [5]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_2 [5]),
        .I4(sel0[0]),
        .I5(oc_st_28v_s4),
        .O(\axi_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_7 
       (.I0(\axi_rdata_reg[11]_i_3_3 [5]),
        .I1(\axi_rdata_reg[11]_i_3_4 [5]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_5 [5]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[11]_i_3_6 [5]),
        .O(\axi_rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_4 
       (.I0(Q[6]),
        .I1(\slv_reg2_reg[11]_0 [6]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg[11]_0 [6]),
        .I4(sel0[0]),
        .I5(slv_reg0[6]),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_5 
       (.I0(\slv_reg7_reg[11]_0 [6]),
        .I1(\slv_reg6_reg[11]_0 [6]),
        .I2(sel0[1]),
        .I3(\slv_reg5_reg[11]_0 [6]),
        .I4(sel0[0]),
        .I5(\slv_reg4_reg[11]_0 [6]),
        .O(\axi_rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_6 
       (.I0(\axi_rdata_reg[11]_i_3_0 [6]),
        .I1(\axi_rdata_reg[11]_i_3_1 [6]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_2 [6]),
        .I4(sel0[0]),
        .I5(oc_st_5v_s),
        .O(\axi_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_7 
       (.I0(\axi_rdata_reg[11]_i_3_3 [6]),
        .I1(\axi_rdata_reg[11]_i_3_4 [6]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_5 [6]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[11]_i_3_6 [6]),
        .O(\axi_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_4 
       (.I0(Q[7]),
        .I1(\slv_reg2_reg[11]_0 [7]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg[11]_0 [7]),
        .I4(sel0[0]),
        .I5(slv_reg0[7]),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_5 
       (.I0(\slv_reg7_reg[11]_0 [7]),
        .I1(\slv_reg6_reg[11]_0 [7]),
        .I2(sel0[1]),
        .I3(\slv_reg5_reg[11]_0 [7]),
        .I4(sel0[0]),
        .I5(\slv_reg4_reg[11]_0 [7]),
        .O(\axi_rdata[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[7]_i_6 
       (.I0(\axi_rdata_reg[11]_i_3_0 [7]),
        .I1(\axi_rdata_reg[11]_i_3_1 [7]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\axi_rdata_reg[11]_i_3_2 [7]),
        .O(\axi_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_7 
       (.I0(\axi_rdata_reg[11]_i_3_3 [7]),
        .I1(\axi_rdata_reg[11]_i_3_4 [7]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_5 [7]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[11]_i_3_6 [7]),
        .O(\axi_rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_4 
       (.I0(Q[8]),
        .I1(\slv_reg2_reg[11]_0 [8]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg[11]_0 [8]),
        .I4(sel0[0]),
        .I5(slv_reg0[8]),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_5 
       (.I0(\slv_reg7_reg[11]_0 [8]),
        .I1(\slv_reg6_reg[11]_0 [8]),
        .I2(sel0[1]),
        .I3(\slv_reg5_reg[11]_0 [8]),
        .I4(sel0[0]),
        .I5(\slv_reg4_reg[11]_0 [8]),
        .O(\axi_rdata[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[8]_i_6 
       (.I0(\axi_rdata_reg[11]_i_3_0 [8]),
        .I1(\axi_rdata_reg[11]_i_3_1 [8]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\axi_rdata_reg[11]_i_3_2 [8]),
        .O(\axi_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_7 
       (.I0(\axi_rdata_reg[11]_i_3_3 [8]),
        .I1(\axi_rdata_reg[11]_i_3_4 [8]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_5 [8]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[11]_i_3_6 [8]),
        .O(\axi_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_4 
       (.I0(Q[9]),
        .I1(\slv_reg2_reg[11]_0 [9]),
        .I2(sel0[1]),
        .I3(\slv_reg1_reg[11]_0 [9]),
        .I4(sel0[0]),
        .I5(slv_reg0[9]),
        .O(\axi_rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_5 
       (.I0(\slv_reg7_reg[11]_0 [9]),
        .I1(\slv_reg6_reg[11]_0 [9]),
        .I2(sel0[1]),
        .I3(\slv_reg5_reg[11]_0 [9]),
        .I4(sel0[0]),
        .I5(\slv_reg4_reg[11]_0 [9]),
        .O(\axi_rdata[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[9]_i_6 
       (.I0(\axi_rdata_reg[11]_i_3_0 [9]),
        .I1(\axi_rdata_reg[11]_i_3_1 [9]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\axi_rdata_reg[11]_i_3_2 [9]),
        .O(\axi_rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_7 
       (.I0(\axi_rdata_reg[11]_i_3_3 [9]),
        .I1(\axi_rdata_reg[11]_i_3_4 [9]),
        .I2(sel0[1]),
        .I3(\axi_rdata_reg[11]_i_3_5 [9]),
        .I4(sel0[0]),
        .I5(\axi_rdata_reg[11]_i_3_6 [9]),
        .O(\axi_rdata[9]_i_7_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[0]_i_1 
       (.I0(\axi_rdata_reg[0]_i_2_n_0 ),
        .I1(\axi_rdata_reg[0]_i_3_n_0 ),
        .O(reg_data_out[0]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[0]_i_2 
       (.I0(\axi_rdata[0]_i_4_n_0 ),
        .I1(\axi_rdata[0]_i_5_n_0 ),
        .O(\axi_rdata_reg[0]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[0]_i_3 
       (.I0(\axi_rdata[0]_i_6_n_0 ),
        .I1(\axi_rdata[0]_i_7_n_0 ),
        .O(\axi_rdata_reg[0]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[10]_i_1 
       (.I0(\axi_rdata_reg[10]_i_2_n_0 ),
        .I1(\axi_rdata_reg[10]_i_3_n_0 ),
        .O(reg_data_out[10]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[10]_i_2 
       (.I0(\axi_rdata[10]_i_4_n_0 ),
        .I1(\axi_rdata[10]_i_5_n_0 ),
        .O(\axi_rdata_reg[10]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[10]_i_3 
       (.I0(\axi_rdata[10]_i_6_n_0 ),
        .I1(\axi_rdata[10]_i_7_n_0 ),
        .O(\axi_rdata_reg[10]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[11]_i_1 
       (.I0(\axi_rdata_reg[11]_i_2_n_0 ),
        .I1(\axi_rdata_reg[11]_i_3_n_0 ),
        .O(reg_data_out[11]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[11]_i_2 
       (.I0(\axi_rdata[11]_i_4_n_0 ),
        .I1(\axi_rdata[11]_i_5_n_0 ),
        .O(\axi_rdata_reg[11]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[11]_i_3 
       (.I0(\axi_rdata[11]_i_6_n_0 ),
        .I1(\axi_rdata[11]_i_7_n_0 ),
        .O(\axi_rdata_reg[11]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[12]_i_1_n_0 ),
        .Q(s00_axi_rdata[12]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[13]_i_1_n_0 ),
        .Q(s00_axi_rdata[13]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[14]_i_1_n_0 ),
        .Q(s00_axi_rdata[14]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[15]_i_1_n_0 ),
        .Q(s00_axi_rdata[15]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[16]_i_1_n_0 ),
        .Q(s00_axi_rdata[16]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[17]_i_1_n_0 ),
        .Q(s00_axi_rdata[17]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[18]_i_1_n_0 ),
        .Q(s00_axi_rdata[18]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[19]_i_1_n_0 ),
        .Q(s00_axi_rdata[19]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[1]_i_1 
       (.I0(\axi_rdata_reg[1]_i_2_n_0 ),
        .I1(\axi_rdata_reg[1]_i_3_n_0 ),
        .O(reg_data_out[1]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[1]_i_2 
       (.I0(\axi_rdata[1]_i_4_n_0 ),
        .I1(\axi_rdata[1]_i_5_n_0 ),
        .O(\axi_rdata_reg[1]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[1]_i_3 
       (.I0(\axi_rdata[1]_i_6_n_0 ),
        .I1(\axi_rdata[1]_i_7_n_0 ),
        .O(\axi_rdata_reg[1]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[20]_i_1_n_0 ),
        .Q(s00_axi_rdata[20]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[21]_i_1_n_0 ),
        .Q(s00_axi_rdata[21]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[22]_i_1_n_0 ),
        .Q(s00_axi_rdata[22]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[23]_i_1_n_0 ),
        .Q(s00_axi_rdata[23]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[24]_i_1_n_0 ),
        .Q(s00_axi_rdata[24]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[25]_i_1_n_0 ),
        .Q(s00_axi_rdata[25]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[26]_i_1_n_0 ),
        .Q(s00_axi_rdata[26]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[27]_i_1_n_0 ),
        .Q(s00_axi_rdata[27]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[28]_i_1_n_0 ),
        .Q(s00_axi_rdata[28]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[29]_i_1_n_0 ),
        .Q(s00_axi_rdata[29]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[2]_i_1 
       (.I0(\axi_rdata_reg[2]_i_2_n_0 ),
        .I1(\axi_rdata_reg[2]_i_3_n_0 ),
        .O(reg_data_out[2]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[2]_i_2 
       (.I0(\axi_rdata[2]_i_4_n_0 ),
        .I1(\axi_rdata[2]_i_5_n_0 ),
        .O(\axi_rdata_reg[2]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[2]_i_3 
       (.I0(\axi_rdata[2]_i_6_n_0 ),
        .I1(\axi_rdata[2]_i_7_n_0 ),
        .O(\axi_rdata_reg[2]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[30]_i_1_n_0 ),
        .Q(s00_axi_rdata[30]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(\axi_rdata[31]_i_1_n_0 ),
        .Q(s00_axi_rdata[31]),
        .R(s00_axi_aresetn_0));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[3]_i_1 
       (.I0(\axi_rdata_reg[3]_i_2_n_0 ),
        .I1(\axi_rdata_reg[3]_i_3_n_0 ),
        .O(reg_data_out[3]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[3]_i_2 
       (.I0(\axi_rdata[3]_i_4_n_0 ),
        .I1(\axi_rdata[3]_i_5_n_0 ),
        .O(\axi_rdata_reg[3]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[3]_i_3 
       (.I0(\axi_rdata[3]_i_6_n_0 ),
        .I1(\axi_rdata[3]_i_7_n_0 ),
        .O(\axi_rdata_reg[3]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[4]_i_1 
       (.I0(\axi_rdata_reg[4]_i_2_n_0 ),
        .I1(\axi_rdata_reg[4]_i_3_n_0 ),
        .O(reg_data_out[4]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[4]_i_2 
       (.I0(\axi_rdata[4]_i_4_n_0 ),
        .I1(\axi_rdata[4]_i_5_n_0 ),
        .O(\axi_rdata_reg[4]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[4]_i_3 
       (.I0(\axi_rdata[4]_i_6_n_0 ),
        .I1(\axi_rdata[4]_i_7_n_0 ),
        .O(\axi_rdata_reg[4]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[5]_i_1 
       (.I0(\axi_rdata_reg[5]_i_2_n_0 ),
        .I1(\axi_rdata_reg[5]_i_3_n_0 ),
        .O(reg_data_out[5]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[5]_i_2 
       (.I0(\axi_rdata[5]_i_4_n_0 ),
        .I1(\axi_rdata[5]_i_5_n_0 ),
        .O(\axi_rdata_reg[5]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[5]_i_3 
       (.I0(\axi_rdata[5]_i_6_n_0 ),
        .I1(\axi_rdata[5]_i_7_n_0 ),
        .O(\axi_rdata_reg[5]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[6]_i_1 
       (.I0(\axi_rdata_reg[6]_i_2_n_0 ),
        .I1(\axi_rdata_reg[6]_i_3_n_0 ),
        .O(reg_data_out[6]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[6]_i_2 
       (.I0(\axi_rdata[6]_i_4_n_0 ),
        .I1(\axi_rdata[6]_i_5_n_0 ),
        .O(\axi_rdata_reg[6]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[6]_i_3 
       (.I0(\axi_rdata[6]_i_6_n_0 ),
        .I1(\axi_rdata[6]_i_7_n_0 ),
        .O(\axi_rdata_reg[6]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[7]_i_1 
       (.I0(\axi_rdata_reg[7]_i_2_n_0 ),
        .I1(\axi_rdata_reg[7]_i_3_n_0 ),
        .O(reg_data_out[7]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[7]_i_2 
       (.I0(\axi_rdata[7]_i_4_n_0 ),
        .I1(\axi_rdata[7]_i_5_n_0 ),
        .O(\axi_rdata_reg[7]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[7]_i_3 
       (.I0(\axi_rdata[7]_i_6_n_0 ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .O(\axi_rdata_reg[7]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[8]_i_1 
       (.I0(\axi_rdata_reg[8]_i_2_n_0 ),
        .I1(\axi_rdata_reg[8]_i_3_n_0 ),
        .O(reg_data_out[8]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[8]_i_2 
       (.I0(\axi_rdata[8]_i_4_n_0 ),
        .I1(\axi_rdata[8]_i_5_n_0 ),
        .O(\axi_rdata_reg[8]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[8]_i_3 
       (.I0(\axi_rdata[8]_i_6_n_0 ),
        .I1(\axi_rdata[8]_i_7_n_0 ),
        .O(\axi_rdata_reg[8]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(s00_axi_aresetn_0));
  MUXF8 \axi_rdata_reg[9]_i_1 
       (.I0(\axi_rdata_reg[9]_i_2_n_0 ),
        .I1(\axi_rdata_reg[9]_i_3_n_0 ),
        .O(reg_data_out[9]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[9]_i_2 
       (.I0(\axi_rdata[9]_i_4_n_0 ),
        .I1(\axi_rdata[9]_i_5_n_0 ),
        .O(\axi_rdata_reg[9]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[9]_i_3 
       (.I0(\axi_rdata[9]_i_6_n_0 ),
        .I1(\axi_rdata[9]_i_7_n_0 ),
        .O(\axi_rdata_reg[9]_i_3_n_0 ),
        .S(sel0[2]));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(axi_arready_reg_0),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(s00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h0800)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_wready_reg_0),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(s00_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(s00_axi_wstrb[3]),
        .O(\slv_reg0[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(s00_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg0[0]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg0[10]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg0[11]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg0[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg0[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg0[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg0[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg0[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg0[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg0[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg0[19]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg0[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg0[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg0[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg0[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg0[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg0[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg0[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg0[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg0[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg0[29]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg0[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg0[31]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg0[3]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg0[4]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg0[5]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg0[6]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg0[7]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg0[8]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg0[9]),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[0]),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[0]),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[0]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg1[31]_i_2 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[0]),
        .O(p_1_in[7]));
  FDSE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg1_reg[11]_0 [0]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg1_reg[11]_0 [10]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg1_reg[11]_0 [11]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg1[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg1[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg1[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg1[19]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg1_reg[11]_0 [1]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg1[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg1[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg1[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg1[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg1[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg1[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg1[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg1[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg1[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg1[29]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg1_reg[11]_0 [2]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg1[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg1[31]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg1_reg[11]_0 [3]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg1_reg[11]_0 [4]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg1_reg[11]_0 [5]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg1_reg[11]_0 [6]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg1_reg[11]_0 [7]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg1_reg[11]_0 [8]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg1_reg[11]_0 [9]),
        .S(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDSE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg2_reg[11]_0 [0]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg2_reg[11]_0 [10]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg2_reg[11]_0 [11]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg2_reg[11]_0 [1]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg2_reg[11]_0 [2]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg2_reg[11]_0 [3]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg2_reg[11]_0 [4]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg2_reg[11]_0 [5]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg2_reg[11]_0 [6]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg2_reg[11]_0 [7]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg2_reg[11]_0 [8]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg2_reg[11]_0 [9]),
        .S(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[3]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[3]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[3]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[3]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDSE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(Q[0]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(Q[10]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(Q[11]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(Q[1]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(Q[2]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(Q[3]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(Q[4]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(Q[5]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(Q[6]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(Q[7]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(Q[8]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(Q[9]),
        .S(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg4[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg4[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg4[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg4[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg4[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg4[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg4[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg4[7]_i_1_n_0 ));
  FDSE \slv_reg4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg4_reg[11]_0 [0]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg4_reg[11]_0 [10]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg4_reg[11]_0 [11]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg4[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg4[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg4[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg4[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg4[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg4[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg4[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg4[19]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg4_reg[11]_0 [1]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg4[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg4[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg4[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg4[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg4[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg4[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg4[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg4[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg4[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg4[29]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg4_reg[11]_0 [2]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg4[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg4_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg4[31]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg4_reg[11]_0 [3]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg4_reg[11]_0 [4]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg4_reg[11]_0 [5]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg4_reg[11]_0 [6]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg4_reg[11]_0 [7]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg4_reg[11]_0 [8]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg4_reg[11]_0 [9]),
        .S(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg5[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg5[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg5[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg5[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg5[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg5[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg5[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg5[7]_i_1_n_0 ));
  FDSE \slv_reg5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg5_reg[11]_0 [0]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg5_reg[11]_0 [10]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg5_reg[11]_0 [11]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg5[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg5[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg5[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg5[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg5[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg5[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg5[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg5[19]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg5_reg[11]_0 [1]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg5[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg5[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg5[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg5[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg5[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg5[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg5[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg5[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg5[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg5[29]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg5_reg[11]_0 [2]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg5[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg5_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg5[31]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg5_reg[11]_0 [3]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg5_reg[11]_0 [4]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg5_reg[11]_0 [5]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg5_reg[11]_0 [6]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg5_reg[11]_0 [7]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg5_reg[11]_0 [8]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg5_reg[11]_0 [9]),
        .S(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg6[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[3]),
        .O(\slv_reg6[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg6[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[3]),
        .O(\slv_reg6[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg6[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[3]),
        .O(\slv_reg6[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg6[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(p_0_in[3]),
        .O(\slv_reg6[7]_i_1_n_0 ));
  FDSE \slv_reg6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg6_reg[11]_0 [0]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg6_reg[11]_0 [10]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg6_reg[11]_0 [11]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg6[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg6[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg6[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg6[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg6[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg6[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg6[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg6[19]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg6_reg[11]_0 [1]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg6[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg6[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg6[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg6[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg6[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg6[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg6[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg6[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg6[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg6[29]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg6_reg[11]_0 [2]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg6[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg6_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg6[31]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg6_reg[11]_0 [3]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg6_reg[11]_0 [4]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg6_reg[11]_0 [5]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg6_reg[11]_0 [6]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg6_reg[11]_0 [7]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg6_reg[11]_0 [8]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg6_reg[11]_0 [9]),
        .S(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg7[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg7[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg7[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg7[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg7[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg7[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg7[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\slv_reg7[7]_i_1_n_0 ));
  FDSE \slv_reg7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg7_reg[11]_0 [0]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg7_reg[11]_0 [10]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg7_reg[11]_0 [11]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg7[12]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg7[13]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg7[14]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg7[15]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg7[16]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg7[17]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg7[18]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg7[19]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg7_reg[11]_0 [1]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg7[20]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg7[21]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg7[22]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg7[23]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg7[24]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg7[25]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg7[26]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg7[27]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg7[28]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg7[29]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg7_reg[11]_0 [2]),
        .S(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg7[30]),
        .R(s00_axi_aresetn_0));
  FDRE \slv_reg7_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg7[31]),
        .R(s00_axi_aresetn_0));
  FDSE \slv_reg7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg7_reg[11]_0 [3]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg7_reg[11]_0 [4]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg7_reg[11]_0 [5]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg7_reg[11]_0 [6]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg7_reg[11]_0 [7]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg7_reg[11]_0 [8]),
        .S(s00_axi_aresetn_0));
  FDSE \slv_reg7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg7_reg[11]_0 [9]),
        .S(s00_axi_aresetn_0));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_rvalid),
        .I2(axi_arready_reg_0),
        .O(slv_reg_rden__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm
   (spi_sclk_0,
    spi_mosi_0,
    spi_cs_n_0,
    E,
    \adc_valid_ch0_reg_reg[0]_0 ,
    \adc_valid_ch2_reg_reg[0]_0 ,
    \adc_data_ch0_reg_reg[11]_0 ,
    \adc_data_ch1_reg_reg[11]_0 ,
    \adc_data_ch2_reg_reg[11]_0 ,
    s00_axi_aclk,
    \r_SPI_Clk_Edges_reg[0] ,
    s00_axi_aresetn,
    oc_st_28v_l1,
    oc_st_28v_l2,
    oc_st_28v_s2,
    Q);
  output spi_sclk_0;
  output spi_mosi_0;
  output spi_cs_n_0;
  output [0:0]E;
  output [0:0]\adc_valid_ch0_reg_reg[0]_0 ;
  output [0:0]\adc_valid_ch2_reg_reg[0]_0 ;
  output [11:0]\adc_data_ch0_reg_reg[11]_0 ;
  output [11:0]\adc_data_ch1_reg_reg[11]_0 ;
  output [11:0]\adc_data_ch2_reg_reg[11]_0 ;
  input s00_axi_aclk;
  input \r_SPI_Clk_Edges_reg[0] ;
  input s00_axi_aresetn;
  input oc_st_28v_l1;
  input oc_st_28v_l2;
  input oc_st_28v_s2;
  input [0:0]Q;

  wire [0:0]E;
  wire \FSM_sequential_State_reg[0]_i_1_n_0 ;
  wire \FSM_sequential_State_reg[1]_i_1_n_0 ;
  wire \FSM_sequential_State_reg[2]_i_1_n_0 ;
  wire \FSM_sequential_State_reg[3]_i_2_n_0 ;
  wire [0:0]Q;
  wire [7:0]RX_Byte;
  wire [6:0]RX_Byte_tmp_reg__0;
  wire [3:0]State_reg__0;
  wire [6:0]TX_Byte_reg0_in;
  wire [6:0]TX_Byte_reg__0;
  wire TX_DV_reg_reg_n_0;
  wire [11:0]\adc_data_ch0_reg_reg[11]_0 ;
  wire [11:0]\adc_data_ch1_reg_reg[11]_0 ;
  wire [11:0]\adc_data_ch2_reg_reg[11]_0 ;
  wire adc_valid_28v_l1;
  wire adc_valid_28v_l2;
  wire adc_valid_28v_s2;
  wire \adc_valid_ch0_reg[0]_i_2_n_0 ;
  wire [0:0]\adc_valid_ch0_reg_reg[0]_0 ;
  wire \adc_valid_ch1_reg[0]_i_2_n_0 ;
  wire \adc_valid_ch2_reg[0]_i_2_n_0 ;
  wire [0:0]\adc_valid_ch2_reg_reg[0]_0 ;
  wire oc_st_28v_l1;
  wire oc_st_28v_l2;
  wire oc_st_28v_s2;
  wire \r_SPI_Clk_Edges_reg[0] ;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire spi_cs_n_0;
  wire spi_master_inst_n_10;
  wire spi_master_inst_n_11;
  wire spi_master_inst_n_12;
  wire spi_master_inst_n_2;
  wire spi_master_inst_n_3;
  wire spi_master_inst_n_4;
  wire spi_master_inst_n_5;
  wire spi_master_inst_n_6;
  wire spi_master_inst_n_7;
  wire spi_master_inst_n_8;
  wire spi_master_inst_n_9;
  wire spi_mosi_0;
  wire spi_sclk_0;

  FDPE #(
    .INIT(1'b1)) 
    CS_n_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_master_inst_n_2),
        .PRE(\r_SPI_Clk_Edges_reg[0] ),
        .Q(spi_cs_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \FSM_sequential_State_reg[0]_i_1 
       (.I0(State_reg__0[2]),
        .I1(State_reg__0[3]),
        .I2(State_reg__0[0]),
        .O(\FSM_sequential_State_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \FSM_sequential_State_reg[1]_i_1 
       (.I0(State_reg__0[2]),
        .I1(State_reg__0[3]),
        .I2(State_reg__0[1]),
        .I3(State_reg__0[0]),
        .O(\FSM_sequential_State_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h3444)) 
    \FSM_sequential_State_reg[2]_i_1 
       (.I0(State_reg__0[3]),
        .I1(State_reg__0[2]),
        .I2(State_reg__0[1]),
        .I3(State_reg__0[0]),
        .O(\FSM_sequential_State_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h6222)) 
    \FSM_sequential_State_reg[3]_i_2 
       (.I0(State_reg__0[3]),
        .I1(State_reg__0[2]),
        .I2(State_reg__0[1]),
        .I3(State_reg__0[0]),
        .O(\FSM_sequential_State_reg[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_State_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_8),
        .CLR(\r_SPI_Clk_Edges_reg[0] ),
        .D(\FSM_sequential_State_reg[0]_i_1_n_0 ),
        .Q(State_reg__0[0]));
  (* FSM_ENCODED_STATES = "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_State_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_8),
        .CLR(\r_SPI_Clk_Edges_reg[0] ),
        .D(\FSM_sequential_State_reg[1]_i_1_n_0 ),
        .Q(State_reg__0[1]));
  (* FSM_ENCODED_STATES = "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_State_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_8),
        .CLR(\r_SPI_Clk_Edges_reg[0] ),
        .D(\FSM_sequential_State_reg[2]_i_1_n_0 ),
        .Q(State_reg__0[2]));
  (* FSM_ENCODED_STATES = "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_State_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_8),
        .CLR(\r_SPI_Clk_Edges_reg[0] ),
        .D(\FSM_sequential_State_reg[3]_i_2_n_0 ),
        .Q(State_reg__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[0]),
        .Q(RX_Byte_tmp_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[1]),
        .Q(RX_Byte_tmp_reg__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[2]),
        .Q(RX_Byte_tmp_reg__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[3]),
        .Q(RX_Byte_tmp_reg__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[4]),
        .Q(RX_Byte_tmp_reg__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[5]),
        .Q(RX_Byte_tmp_reg__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[6]),
        .Q(RX_Byte_tmp_reg__0[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h1249)) 
    \TX_Byte_reg[0]_i_1 
       (.I0(State_reg__0[0]),
        .I1(State_reg__0[1]),
        .I2(State_reg__0[2]),
        .I3(State_reg__0[3]),
        .O(TX_Byte_reg0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0241)) 
    \TX_Byte_reg[4]_i_1 
       (.I0(State_reg__0[3]),
        .I1(State_reg__0[1]),
        .I2(State_reg__0[0]),
        .I3(State_reg__0[2]),
        .O(TX_Byte_reg0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0240)) 
    \TX_Byte_reg[5]_i_1 
       (.I0(State_reg__0[3]),
        .I1(State_reg__0[1]),
        .I2(State_reg__0[2]),
        .I3(State_reg__0[0]),
        .O(TX_Byte_reg0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \TX_Byte_reg[6]_i_2 
       (.I0(State_reg__0[3]),
        .I1(State_reg__0[1]),
        .I2(State_reg__0[0]),
        .I3(State_reg__0[2]),
        .O(TX_Byte_reg0_in[6]));
  FDRE #(
    .INIT(1'b0)) 
    \TX_Byte_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(TX_Byte_reg0_in[0]),
        .Q(TX_Byte_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_Byte_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(TX_Byte_reg0_in[4]),
        .Q(TX_Byte_reg__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_Byte_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(TX_Byte_reg0_in[5]),
        .Q(TX_Byte_reg__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_Byte_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(TX_Byte_reg0_in[6]),
        .Q(TX_Byte_reg__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    TX_DV_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_master_inst_n_9),
        .Q(TX_DV_reg_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte[3]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[5]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[6]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte[4]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte[5]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte[6]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte[7]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[0]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[1]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[2]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[3]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[4]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte[3]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[5]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[6]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte[4]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte[5]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte[6]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte[7]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[0]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[1]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[2]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[3]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[4]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte[3]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[5]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[6]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte[4]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte[5]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte[6]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte[7]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[0]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[1]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[2]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[3]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[4]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \adc_valid_ch0_reg[0]_i_2 
       (.I0(State_reg__0[2]),
        .I1(State_reg__0[3]),
        .O(\adc_valid_ch0_reg[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_valid_ch0_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_master_inst_n_10),
        .Q(adc_valid_28v_l2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc_valid_ch1_reg[0]_i_2 
       (.I0(State_reg__0[2]),
        .I1(State_reg__0[1]),
        .O(\adc_valid_ch1_reg[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_valid_ch1_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_master_inst_n_11),
        .Q(adc_valid_28v_l1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \adc_valid_ch2_reg[0]_i_2 
       (.I0(State_reg__0[2]),
        .I1(State_reg__0[1]),
        .O(\adc_valid_ch2_reg[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_valid_ch2_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_master_inst_n_12),
        .Q(adc_valid_28v_s2),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master_33 spi_master_inst
       (.CS_n_reg_reg(spi_master_inst_n_2),
        .E(spi_master_inst_n_3),
        .Q(State_reg__0),
        .RX_Byte(RX_Byte),
        .TX_DV_reg_reg(spi_master_inst_n_8),
        .adc_valid_28v_l1(adc_valid_28v_l1),
        .adc_valid_28v_l2(adc_valid_28v_l2),
        .adc_valid_28v_s2(adc_valid_28v_s2),
        .\adc_valid_ch0_reg_reg[0] (\adc_valid_ch0_reg[0]_i_2_n_0 ),
        .\adc_valid_ch1_reg_reg[0] (\adc_valid_ch1_reg[0]_i_2_n_0 ),
        .\adc_valid_ch2_reg_reg[0] (\adc_valid_ch2_reg[0]_i_2_n_0 ),
        .\o_RX_Byte_reg[0]_0 (Q),
        .o_RX_DV_reg_0(spi_master_inst_n_10),
        .o_RX_DV_reg_1(spi_master_inst_n_11),
        .o_RX_DV_reg_2(spi_master_inst_n_12),
        .\r_SPI_Clk_Edges_reg[0]_0 (\r_SPI_Clk_Edges_reg[0] ),
        .\r_TX_Byte_reg[6]_0 ({TX_Byte_reg__0[6:4],TX_Byte_reg__0[0]}),
        .r_TX_DV_reg_0(TX_DV_reg_reg_n_0),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(spi_master_inst_n_4),
        .s00_axi_aresetn_1(spi_master_inst_n_5),
        .s00_axi_aresetn_2(spi_master_inst_n_6),
        .s00_axi_aresetn_3(spi_master_inst_n_7),
        .s00_axi_aresetn_4(spi_master_inst_n_9),
        .spi_cs_n_0(spi_cs_n_0),
        .spi_mosi_0(spi_mosi_0),
        .spi_sclk_0(spi_sclk_0));
  LUT2 #(
    .INIT(4'h2)) 
    \value_reg_0[11]_i_2 
       (.I0(adc_valid_28v_l1),
        .I1(oc_st_28v_l1),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \value_reg_0[11]_i_2__0 
       (.I0(adc_valid_28v_l2),
        .I1(oc_st_28v_l2),
        .O(\adc_valid_ch0_reg_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \value_reg_0[11]_i_2__2 
       (.I0(adc_valid_28v_s2),
        .I1(oc_st_28v_s2),
        .O(\adc_valid_ch2_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "adc_reading_fsm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm_0
   (spi_sclk_1,
    spi_mosi_1,
    spi_cs_n_1,
    E,
    \adc_valid_ch2_reg_reg[0]_0 ,
    \adc_valid_ch1_reg_reg[0]_0 ,
    \adc_valid_ch3_reg_reg[0]_0 ,
    \adc_data_ch0_reg_reg[11]_0 ,
    \adc_data_ch1_reg_reg[11]_0 ,
    \adc_data_ch2_reg_reg[11]_0 ,
    \adc_data_ch3_reg_reg[11]_0 ,
    s00_axi_aclk,
    \r_SPI_Clk_Edges_reg[0] ,
    s00_axi_aresetn,
    oc_st_28v_s1,
    oc_st_28v_s3,
    oc_st_28v_s4,
    oc_st_5v_s,
    Q);
  output spi_sclk_1;
  output spi_mosi_1;
  output spi_cs_n_1;
  output [0:0]E;
  output [0:0]\adc_valid_ch2_reg_reg[0]_0 ;
  output [0:0]\adc_valid_ch1_reg_reg[0]_0 ;
  output [0:0]\adc_valid_ch3_reg_reg[0]_0 ;
  output [11:0]\adc_data_ch0_reg_reg[11]_0 ;
  output [11:0]\adc_data_ch1_reg_reg[11]_0 ;
  output [11:0]\adc_data_ch2_reg_reg[11]_0 ;
  output [11:0]\adc_data_ch3_reg_reg[11]_0 ;
  input s00_axi_aclk;
  input \r_SPI_Clk_Edges_reg[0] ;
  input s00_axi_aresetn;
  input oc_st_28v_s1;
  input oc_st_28v_s3;
  input oc_st_28v_s4;
  input oc_st_5v_s;
  input [0:0]Q;

  wire [0:0]E;
  wire \FSM_sequential_State_reg[0]_i_1__0_n_0 ;
  wire \FSM_sequential_State_reg[1]_i_1__0_n_0 ;
  wire \FSM_sequential_State_reg[2]_i_1__0_n_0 ;
  wire \FSM_sequential_State_reg[3]_i_2__0_n_0 ;
  wire [0:0]Q;
  wire [7:0]RX_Byte;
  wire [6:0]RX_Byte_tmp_reg__0;
  wire [3:0]State_reg__0;
  wire [6:0]TX_Byte_reg0_in;
  wire [6:0]TX_Byte_reg__0;
  wire TX_DV_reg_reg_n_0;
  wire [11:0]\adc_data_ch0_reg_reg[11]_0 ;
  wire [11:0]\adc_data_ch1_reg_reg[11]_0 ;
  wire [11:0]\adc_data_ch2_reg_reg[11]_0 ;
  wire [11:0]\adc_data_ch3_reg_reg[11]_0 ;
  wire adc_valid_28v_s1;
  wire adc_valid_28v_s3;
  wire adc_valid_28v_s4;
  wire adc_valid_5v_s;
  wire \adc_valid_ch0_reg[0]_i_2__0_n_0 ;
  wire \adc_valid_ch1_reg[0]_i_2__0_n_0 ;
  wire [0:0]\adc_valid_ch1_reg_reg[0]_0 ;
  wire \adc_valid_ch2_reg[0]_i_2__0_n_0 ;
  wire [0:0]\adc_valid_ch2_reg_reg[0]_0 ;
  wire \adc_valid_ch3_reg[0]_i_2_n_0 ;
  wire [0:0]\adc_valid_ch3_reg_reg[0]_0 ;
  wire oc_st_28v_s1;
  wire oc_st_28v_s3;
  wire oc_st_28v_s4;
  wire oc_st_5v_s;
  wire \r_SPI_Clk_Edges_reg[0] ;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire spi_cs_n_1;
  wire spi_master_inst_n_10;
  wire spi_master_inst_n_11;
  wire spi_master_inst_n_12;
  wire spi_master_inst_n_13;
  wire spi_master_inst_n_14;
  wire spi_master_inst_n_2;
  wire spi_master_inst_n_3;
  wire spi_master_inst_n_4;
  wire spi_master_inst_n_5;
  wire spi_master_inst_n_6;
  wire spi_master_inst_n_7;
  wire spi_master_inst_n_8;
  wire spi_master_inst_n_9;
  wire spi_mosi_1;
  wire spi_sclk_1;

  FDPE #(
    .INIT(1'b1)) 
    CS_n_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_master_inst_n_2),
        .PRE(\r_SPI_Clk_Edges_reg[0] ),
        .Q(spi_cs_n_1));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \FSM_sequential_State_reg[0]_i_1__0 
       (.I0(State_reg__0[2]),
        .I1(State_reg__0[3]),
        .I2(State_reg__0[0]),
        .O(\FSM_sequential_State_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \FSM_sequential_State_reg[1]_i_1__0 
       (.I0(State_reg__0[2]),
        .I1(State_reg__0[3]),
        .I2(State_reg__0[1]),
        .I3(State_reg__0[0]),
        .O(\FSM_sequential_State_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h3444)) 
    \FSM_sequential_State_reg[2]_i_1__0 
       (.I0(State_reg__0[3]),
        .I1(State_reg__0[2]),
        .I2(State_reg__0[1]),
        .I3(State_reg__0[0]),
        .O(\FSM_sequential_State_reg[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6222)) 
    \FSM_sequential_State_reg[3]_i_2__0 
       (.I0(State_reg__0[3]),
        .I1(State_reg__0[2]),
        .I2(State_reg__0[1]),
        .I3(State_reg__0[0]),
        .O(\FSM_sequential_State_reg[3]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_State_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_9),
        .CLR(\r_SPI_Clk_Edges_reg[0] ),
        .D(\FSM_sequential_State_reg[0]_i_1__0_n_0 ),
        .Q(State_reg__0[0]));
  (* FSM_ENCODED_STATES = "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_State_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_9),
        .CLR(\r_SPI_Clk_Edges_reg[0] ),
        .D(\FSM_sequential_State_reg[1]_i_1__0_n_0 ),
        .Q(State_reg__0[1]));
  (* FSM_ENCODED_STATES = "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_State_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_9),
        .CLR(\r_SPI_Clk_Edges_reg[0] ),
        .D(\FSM_sequential_State_reg[2]_i_1__0_n_0 ),
        .Q(State_reg__0[2]));
  (* FSM_ENCODED_STATES = "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_State_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_9),
        .CLR(\r_SPI_Clk_Edges_reg[0] ),
        .D(\FSM_sequential_State_reg[3]_i_2__0_n_0 ),
        .Q(State_reg__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[0]),
        .Q(RX_Byte_tmp_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[1]),
        .Q(RX_Byte_tmp_reg__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[2]),
        .Q(RX_Byte_tmp_reg__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[3]),
        .Q(RX_Byte_tmp_reg__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[4]),
        .Q(RX_Byte_tmp_reg__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[5]),
        .Q(RX_Byte_tmp_reg__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RX_Byte_tmp_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_4),
        .D(RX_Byte[6]),
        .Q(RX_Byte_tmp_reg__0[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h1249)) 
    \TX_Byte_reg[0]_i_1__0 
       (.I0(State_reg__0[0]),
        .I1(State_reg__0[1]),
        .I2(State_reg__0[2]),
        .I3(State_reg__0[3]),
        .O(TX_Byte_reg0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0241)) 
    \TX_Byte_reg[4]_i_1__0 
       (.I0(State_reg__0[3]),
        .I1(State_reg__0[1]),
        .I2(State_reg__0[0]),
        .I3(State_reg__0[2]),
        .O(TX_Byte_reg0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0240)) 
    \TX_Byte_reg[5]_i_1__0 
       (.I0(State_reg__0[3]),
        .I1(State_reg__0[1]),
        .I2(State_reg__0[2]),
        .I3(State_reg__0[0]),
        .O(TX_Byte_reg0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \TX_Byte_reg[6]_i_2__0 
       (.I0(State_reg__0[3]),
        .I1(State_reg__0[1]),
        .I2(State_reg__0[0]),
        .I3(State_reg__0[2]),
        .O(TX_Byte_reg0_in[6]));
  FDRE #(
    .INIT(1'b0)) 
    \TX_Byte_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_8),
        .D(TX_Byte_reg0_in[0]),
        .Q(TX_Byte_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_Byte_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_8),
        .D(TX_Byte_reg0_in[4]),
        .Q(TX_Byte_reg__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_Byte_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_8),
        .D(TX_Byte_reg0_in[5]),
        .Q(TX_Byte_reg__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_Byte_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_8),
        .D(TX_Byte_reg0_in[6]),
        .Q(TX_Byte_reg__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    TX_DV_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_master_inst_n_10),
        .Q(TX_DV_reg_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte[3]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[5]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[6]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte[4]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte[5]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte[6]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte[7]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[0]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[1]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[2]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[3]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch0_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_3),
        .D(RX_Byte_tmp_reg__0[4]),
        .Q(\adc_data_ch0_reg_reg[11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte[3]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[5]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[6]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte[4]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte[5]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte[6]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte[7]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[0]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[1]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[2]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[3]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch1_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_5),
        .D(RX_Byte_tmp_reg__0[4]),
        .Q(\adc_data_ch1_reg_reg[11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte[3]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[5]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[6]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte[4]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte[5]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte[6]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte[7]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[0]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[1]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[2]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[3]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch2_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_6),
        .D(RX_Byte_tmp_reg__0[4]),
        .Q(\adc_data_ch2_reg_reg[11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch3_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(RX_Byte[3]),
        .Q(\adc_data_ch3_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch3_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(RX_Byte_tmp_reg__0[5]),
        .Q(\adc_data_ch3_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch3_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(RX_Byte_tmp_reg__0[6]),
        .Q(\adc_data_ch3_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch3_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(RX_Byte[4]),
        .Q(\adc_data_ch3_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch3_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(RX_Byte[5]),
        .Q(\adc_data_ch3_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch3_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(RX_Byte[6]),
        .Q(\adc_data_ch3_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch3_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(RX_Byte[7]),
        .Q(\adc_data_ch3_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch3_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(RX_Byte_tmp_reg__0[0]),
        .Q(\adc_data_ch3_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch3_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(RX_Byte_tmp_reg__0[1]),
        .Q(\adc_data_ch3_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch3_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(RX_Byte_tmp_reg__0[2]),
        .Q(\adc_data_ch3_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch3_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(RX_Byte_tmp_reg__0[3]),
        .Q(\adc_data_ch3_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \adc_data_ch3_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(spi_master_inst_n_7),
        .D(RX_Byte_tmp_reg__0[4]),
        .Q(\adc_data_ch3_reg_reg[11]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \adc_valid_ch0_reg[0]_i_2__0 
       (.I0(State_reg__0[2]),
        .I1(State_reg__0[3]),
        .O(\adc_valid_ch0_reg[0]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_valid_ch0_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_master_inst_n_11),
        .Q(adc_valid_28v_s1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc_valid_ch1_reg[0]_i_2__0 
       (.I0(State_reg__0[2]),
        .I1(State_reg__0[1]),
        .O(\adc_valid_ch1_reg[0]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_valid_ch1_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_master_inst_n_12),
        .Q(adc_valid_28v_s4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \adc_valid_ch2_reg[0]_i_2__0 
       (.I0(State_reg__0[2]),
        .I1(State_reg__0[1]),
        .O(\adc_valid_ch2_reg[0]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_valid_ch2_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_master_inst_n_13),
        .Q(adc_valid_28v_s3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adc_valid_ch3_reg[0]_i_2 
       (.I0(State_reg__0[2]),
        .I1(State_reg__0[3]),
        .O(\adc_valid_ch3_reg[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \adc_valid_ch3_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_master_inst_n_14),
        .Q(adc_valid_5v_s),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master spi_master_inst
       (.CS_n_reg_reg(spi_master_inst_n_2),
        .E(spi_master_inst_n_3),
        .Q(State_reg__0),
        .RX_Byte(RX_Byte),
        .TX_DV_reg_reg(spi_master_inst_n_9),
        .adc_valid_28v_s1(adc_valid_28v_s1),
        .adc_valid_28v_s3(adc_valid_28v_s3),
        .adc_valid_28v_s4(adc_valid_28v_s4),
        .adc_valid_5v_s(adc_valid_5v_s),
        .\adc_valid_ch0_reg_reg[0] (\adc_valid_ch0_reg[0]_i_2__0_n_0 ),
        .\adc_valid_ch1_reg_reg[0] (\adc_valid_ch1_reg[0]_i_2__0_n_0 ),
        .\adc_valid_ch2_reg_reg[0] (\adc_valid_ch2_reg[0]_i_2__0_n_0 ),
        .\adc_valid_ch3_reg_reg[0] (\adc_valid_ch3_reg[0]_i_2_n_0 ),
        .\o_RX_Byte_reg[0]_0 (Q),
        .o_RX_DV_reg_0(spi_master_inst_n_11),
        .o_RX_DV_reg_1(spi_master_inst_n_12),
        .o_RX_DV_reg_2(spi_master_inst_n_13),
        .o_RX_DV_reg_3(spi_master_inst_n_14),
        .\r_SPI_Clk_Edges_reg[0]_0 (\r_SPI_Clk_Edges_reg[0] ),
        .\r_TX_Byte_reg[6]_0 ({TX_Byte_reg__0[6:4],TX_Byte_reg__0[0]}),
        .r_TX_DV_reg_0(TX_DV_reg_reg_n_0),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(spi_master_inst_n_4),
        .s00_axi_aresetn_1(spi_master_inst_n_5),
        .s00_axi_aresetn_2(spi_master_inst_n_6),
        .s00_axi_aresetn_3(spi_master_inst_n_7),
        .s00_axi_aresetn_4(spi_master_inst_n_8),
        .s00_axi_aresetn_5(spi_master_inst_n_10),
        .spi_cs_n_1(spi_cs_n_1),
        .spi_mosi_1(spi_mosi_1),
        .spi_sclk_1(spi_sclk_1));
  LUT2 #(
    .INIT(4'h2)) 
    \value_reg_0[11]_i_2__1 
       (.I0(adc_valid_28v_s1),
        .I1(oc_st_28v_s1),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \value_reg_0[11]_i_2__3 
       (.I0(adc_valid_28v_s3),
        .I1(oc_st_28v_s3),
        .O(\adc_valid_ch2_reg_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \value_reg_0[11]_i_2__4 
       (.I0(adc_valid_28v_s4),
        .I1(oc_st_28v_s4),
        .O(\adc_valid_ch1_reg_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \value_reg_0[11]_i_2__5 
       (.I0(adc_valid_5v_s),
        .I1(oc_st_5v_s),
        .O(\adc_valid_ch3_reg_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging
   (S,
    Q,
    DI,
    \sum_reg_3_0_reg[14]_0 ,
    \sum_reg_3_0_reg[14]_1 ,
    over_thld_reg_reg,
    SR,
    E,
    D,
    s00_axi_aclk);
  output [3:0]S;
  output [11:0]Q;
  output [3:0]DI;
  output [1:0]\sum_reg_3_0_reg[14]_0 ;
  output [1:0]\sum_reg_3_0_reg[14]_1 ;
  input [11:0]over_thld_reg_reg;
  input [0:0]SR;
  input [0:0]E;
  input [11:0]D;
  input s00_axi_aclk;

  wire [11:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]over_thld_reg_reg;
  wire [15:4]p_0_in;
  wire s00_axi_aclk;
  wire [12:0]sum_reg_0_0;
  wire [12:0]sum_reg_0_00;
  wire \sum_reg_0_0[11]_i_2_n_0 ;
  wire \sum_reg_0_0[11]_i_3_n_0 ;
  wire \sum_reg_0_0[11]_i_4_n_0 ;
  wire \sum_reg_0_0[11]_i_5_n_0 ;
  wire \sum_reg_0_0[3]_i_2_n_0 ;
  wire \sum_reg_0_0[3]_i_3_n_0 ;
  wire \sum_reg_0_0[3]_i_4_n_0 ;
  wire \sum_reg_0_0[3]_i_5_n_0 ;
  wire \sum_reg_0_0[7]_i_2_n_0 ;
  wire \sum_reg_0_0[7]_i_3_n_0 ;
  wire \sum_reg_0_0[7]_i_4_n_0 ;
  wire \sum_reg_0_0[7]_i_5_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_1;
  wire [12:0]sum_reg_0_10;
  wire \sum_reg_0_1[11]_i_2_n_0 ;
  wire \sum_reg_0_1[11]_i_3_n_0 ;
  wire \sum_reg_0_1[11]_i_4_n_0 ;
  wire \sum_reg_0_1[11]_i_5_n_0 ;
  wire \sum_reg_0_1[3]_i_2_n_0 ;
  wire \sum_reg_0_1[3]_i_3_n_0 ;
  wire \sum_reg_0_1[3]_i_4_n_0 ;
  wire \sum_reg_0_1[3]_i_5_n_0 ;
  wire \sum_reg_0_1[7]_i_2_n_0 ;
  wire \sum_reg_0_1[7]_i_3_n_0 ;
  wire \sum_reg_0_1[7]_i_4_n_0 ;
  wire \sum_reg_0_1[7]_i_5_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_2;
  wire [12:0]sum_reg_0_20;
  wire \sum_reg_0_2[11]_i_2_n_0 ;
  wire \sum_reg_0_2[11]_i_3_n_0 ;
  wire \sum_reg_0_2[11]_i_4_n_0 ;
  wire \sum_reg_0_2[11]_i_5_n_0 ;
  wire \sum_reg_0_2[3]_i_2_n_0 ;
  wire \sum_reg_0_2[3]_i_3_n_0 ;
  wire \sum_reg_0_2[3]_i_4_n_0 ;
  wire \sum_reg_0_2[3]_i_5_n_0 ;
  wire \sum_reg_0_2[7]_i_2_n_0 ;
  wire \sum_reg_0_2[7]_i_3_n_0 ;
  wire \sum_reg_0_2[7]_i_4_n_0 ;
  wire \sum_reg_0_2[7]_i_5_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_3;
  wire [12:0]sum_reg_0_30;
  wire \sum_reg_0_3[11]_i_2_n_0 ;
  wire \sum_reg_0_3[11]_i_3_n_0 ;
  wire \sum_reg_0_3[11]_i_4_n_0 ;
  wire \sum_reg_0_3[11]_i_5_n_0 ;
  wire \sum_reg_0_3[3]_i_2_n_0 ;
  wire \sum_reg_0_3[3]_i_3_n_0 ;
  wire \sum_reg_0_3[3]_i_4_n_0 ;
  wire \sum_reg_0_3[3]_i_5_n_0 ;
  wire \sum_reg_0_3[7]_i_2_n_0 ;
  wire \sum_reg_0_3[7]_i_3_n_0 ;
  wire \sum_reg_0_3[7]_i_4_n_0 ;
  wire \sum_reg_0_3[7]_i_5_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_4;
  wire [12:0]sum_reg_0_40;
  wire \sum_reg_0_4[11]_i_2_n_0 ;
  wire \sum_reg_0_4[11]_i_3_n_0 ;
  wire \sum_reg_0_4[11]_i_4_n_0 ;
  wire \sum_reg_0_4[11]_i_5_n_0 ;
  wire \sum_reg_0_4[3]_i_2_n_0 ;
  wire \sum_reg_0_4[3]_i_3_n_0 ;
  wire \sum_reg_0_4[3]_i_4_n_0 ;
  wire \sum_reg_0_4[3]_i_5_n_0 ;
  wire \sum_reg_0_4[7]_i_2_n_0 ;
  wire \sum_reg_0_4[7]_i_3_n_0 ;
  wire \sum_reg_0_4[7]_i_4_n_0 ;
  wire \sum_reg_0_4[7]_i_5_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_5;
  wire [12:0]sum_reg_0_50;
  wire \sum_reg_0_5[11]_i_2_n_0 ;
  wire \sum_reg_0_5[11]_i_3_n_0 ;
  wire \sum_reg_0_5[11]_i_4_n_0 ;
  wire \sum_reg_0_5[11]_i_5_n_0 ;
  wire \sum_reg_0_5[3]_i_2_n_0 ;
  wire \sum_reg_0_5[3]_i_3_n_0 ;
  wire \sum_reg_0_5[3]_i_4_n_0 ;
  wire \sum_reg_0_5[3]_i_5_n_0 ;
  wire \sum_reg_0_5[7]_i_2_n_0 ;
  wire \sum_reg_0_5[7]_i_3_n_0 ;
  wire \sum_reg_0_5[7]_i_4_n_0 ;
  wire \sum_reg_0_5[7]_i_5_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_6;
  wire [12:0]sum_reg_0_60;
  wire \sum_reg_0_6[11]_i_2_n_0 ;
  wire \sum_reg_0_6[11]_i_3_n_0 ;
  wire \sum_reg_0_6[11]_i_4_n_0 ;
  wire \sum_reg_0_6[11]_i_5_n_0 ;
  wire \sum_reg_0_6[3]_i_2_n_0 ;
  wire \sum_reg_0_6[3]_i_3_n_0 ;
  wire \sum_reg_0_6[3]_i_4_n_0 ;
  wire \sum_reg_0_6[3]_i_5_n_0 ;
  wire \sum_reg_0_6[7]_i_2_n_0 ;
  wire \sum_reg_0_6[7]_i_3_n_0 ;
  wire \sum_reg_0_6[7]_i_4_n_0 ;
  wire \sum_reg_0_6[7]_i_5_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_7;
  wire [12:0]sum_reg_0_70;
  wire \sum_reg_0_7[11]_i_2_n_0 ;
  wire \sum_reg_0_7[11]_i_3_n_0 ;
  wire \sum_reg_0_7[11]_i_4_n_0 ;
  wire \sum_reg_0_7[11]_i_5_n_0 ;
  wire \sum_reg_0_7[3]_i_2_n_0 ;
  wire \sum_reg_0_7[3]_i_3_n_0 ;
  wire \sum_reg_0_7[3]_i_4_n_0 ;
  wire \sum_reg_0_7[3]_i_5_n_0 ;
  wire \sum_reg_0_7[7]_i_2_n_0 ;
  wire \sum_reg_0_7[7]_i_3_n_0 ;
  wire \sum_reg_0_7[7]_i_4_n_0 ;
  wire \sum_reg_0_7[7]_i_5_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_0;
  wire [13:0]sum_reg_1_00;
  wire \sum_reg_1_0[11]_i_2_n_0 ;
  wire \sum_reg_1_0[11]_i_3_n_0 ;
  wire \sum_reg_1_0[11]_i_4_n_0 ;
  wire \sum_reg_1_0[11]_i_5_n_0 ;
  wire \sum_reg_1_0[13]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_3_n_0 ;
  wire \sum_reg_1_0[3]_i_4_n_0 ;
  wire \sum_reg_1_0[3]_i_5_n_0 ;
  wire \sum_reg_1_0[7]_i_2_n_0 ;
  wire \sum_reg_1_0[7]_i_3_n_0 ;
  wire \sum_reg_1_0[7]_i_4_n_0 ;
  wire \sum_reg_1_0[7]_i_5_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_1;
  wire [13:0]sum_reg_1_10;
  wire \sum_reg_1_1[11]_i_2_n_0 ;
  wire \sum_reg_1_1[11]_i_3_n_0 ;
  wire \sum_reg_1_1[11]_i_4_n_0 ;
  wire \sum_reg_1_1[11]_i_5_n_0 ;
  wire \sum_reg_1_1[13]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_3_n_0 ;
  wire \sum_reg_1_1[3]_i_4_n_0 ;
  wire \sum_reg_1_1[3]_i_5_n_0 ;
  wire \sum_reg_1_1[7]_i_2_n_0 ;
  wire \sum_reg_1_1[7]_i_3_n_0 ;
  wire \sum_reg_1_1[7]_i_4_n_0 ;
  wire \sum_reg_1_1[7]_i_5_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_2;
  wire [13:0]sum_reg_1_20;
  wire \sum_reg_1_2[11]_i_2_n_0 ;
  wire \sum_reg_1_2[11]_i_3_n_0 ;
  wire \sum_reg_1_2[11]_i_4_n_0 ;
  wire \sum_reg_1_2[11]_i_5_n_0 ;
  wire \sum_reg_1_2[13]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_3_n_0 ;
  wire \sum_reg_1_2[3]_i_4_n_0 ;
  wire \sum_reg_1_2[3]_i_5_n_0 ;
  wire \sum_reg_1_2[7]_i_2_n_0 ;
  wire \sum_reg_1_2[7]_i_3_n_0 ;
  wire \sum_reg_1_2[7]_i_4_n_0 ;
  wire \sum_reg_1_2[7]_i_5_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_3;
  wire [13:0]sum_reg_1_30;
  wire \sum_reg_1_3[11]_i_2_n_0 ;
  wire \sum_reg_1_3[11]_i_3_n_0 ;
  wire \sum_reg_1_3[11]_i_4_n_0 ;
  wire \sum_reg_1_3[11]_i_5_n_0 ;
  wire \sum_reg_1_3[13]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_3_n_0 ;
  wire \sum_reg_1_3[3]_i_4_n_0 ;
  wire \sum_reg_1_3[3]_i_5_n_0 ;
  wire \sum_reg_1_3[7]_i_2_n_0 ;
  wire \sum_reg_1_3[7]_i_3_n_0 ;
  wire \sum_reg_1_3[7]_i_4_n_0 ;
  wire \sum_reg_1_3[7]_i_5_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_0;
  wire [14:0]sum_reg_2_00;
  wire \sum_reg_2_0[11]_i_2_n_0 ;
  wire \sum_reg_2_0[11]_i_3_n_0 ;
  wire \sum_reg_2_0[11]_i_4_n_0 ;
  wire \sum_reg_2_0[11]_i_5_n_0 ;
  wire \sum_reg_2_0[14]_i_2_n_0 ;
  wire \sum_reg_2_0[14]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_2_n_0 ;
  wire \sum_reg_2_0[3]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_4_n_0 ;
  wire \sum_reg_2_0[3]_i_5_n_0 ;
  wire \sum_reg_2_0[7]_i_2_n_0 ;
  wire \sum_reg_2_0[7]_i_3_n_0 ;
  wire \sum_reg_2_0[7]_i_4_n_0 ;
  wire \sum_reg_2_0[7]_i_5_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_1;
  wire [14:0]sum_reg_2_10;
  wire \sum_reg_2_1[11]_i_2_n_0 ;
  wire \sum_reg_2_1[11]_i_3_n_0 ;
  wire \sum_reg_2_1[11]_i_4_n_0 ;
  wire \sum_reg_2_1[11]_i_5_n_0 ;
  wire \sum_reg_2_1[14]_i_2_n_0 ;
  wire \sum_reg_2_1[14]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_2_n_0 ;
  wire \sum_reg_2_1[3]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_4_n_0 ;
  wire \sum_reg_2_1[3]_i_5_n_0 ;
  wire \sum_reg_2_1[7]_i_2_n_0 ;
  wire \sum_reg_2_1[7]_i_3_n_0 ;
  wire \sum_reg_2_1[7]_i_4_n_0 ;
  wire \sum_reg_2_1[7]_i_5_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0[11]_i_2_n_0 ;
  wire \sum_reg_3_0[11]_i_3_n_0 ;
  wire \sum_reg_3_0[11]_i_4_n_0 ;
  wire \sum_reg_3_0[11]_i_5_n_0 ;
  wire \sum_reg_3_0[15]_i_2_n_0 ;
  wire \sum_reg_3_0[15]_i_3_n_0 ;
  wire \sum_reg_3_0[15]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_10_n_0 ;
  wire \sum_reg_3_0[7]_i_3_n_0 ;
  wire \sum_reg_3_0[7]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_5_n_0 ;
  wire \sum_reg_3_0[7]_i_6_n_0 ;
  wire \sum_reg_3_0[7]_i_7_n_0 ;
  wire \sum_reg_3_0[7]_i_8_n_0 ;
  wire \sum_reg_3_0[7]_i_9_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_3 ;
  wire [1:0]\sum_reg_3_0_reg[14]_0 ;
  wire [1:0]\sum_reg_3_0_reg[14]_1 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_3 ;
  wire [11:0]value_reg_0;
  wire [11:0]value_reg_1;
  wire [11:0]value_reg_10;
  wire [11:0]value_reg_11;
  wire [11:0]value_reg_12;
  wire [11:0]value_reg_13;
  wire [11:0]value_reg_14;
  wire [11:0]value_reg_15;
  wire [11:0]value_reg_2;
  wire [11:0]value_reg_3;
  wire [11:0]value_reg_4;
  wire [11:0]value_reg_5;
  wire [11:0]value_reg_6;
  wire [11:0]value_reg_7;
  wire [11:0]value_reg_8;
  wire [11:0]value_reg_9;
  wire [3:1]\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_1
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(over_thld_reg_reg[11]),
        .I3(Q[11]),
        .O(\sum_reg_3_0_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_2
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(over_thld_reg_reg[9]),
        .I3(Q[9]),
        .O(\sum_reg_3_0_reg[14]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_3
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(Q[11]),
        .I3(over_thld_reg_reg[11]),
        .O(\sum_reg_3_0_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_4
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(Q[9]),
        .I3(over_thld_reg_reg[9]),
        .O(\sum_reg_3_0_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_1
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(over_thld_reg_reg[7]),
        .I3(Q[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_2
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(over_thld_reg_reg[5]),
        .I3(Q[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_3
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(over_thld_reg_reg[3]),
        .I3(Q[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_4
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(over_thld_reg_reg[1]),
        .I3(Q[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_5
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(Q[7]),
        .I3(over_thld_reg_reg[7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_6
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(Q[5]),
        .I3(over_thld_reg_reg[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_7
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(Q[3]),
        .I3(over_thld_reg_reg[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_8
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(Q[1]),
        .I3(over_thld_reg_reg[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_2 
       (.I0(value_reg_0[11]),
        .I1(value_reg_1[11]),
        .O(\sum_reg_0_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_3 
       (.I0(value_reg_0[10]),
        .I1(value_reg_1[10]),
        .O(\sum_reg_0_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_4 
       (.I0(value_reg_0[9]),
        .I1(value_reg_1[9]),
        .O(\sum_reg_0_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_5 
       (.I0(value_reg_0[8]),
        .I1(value_reg_1[8]),
        .O(\sum_reg_0_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_2 
       (.I0(value_reg_0[3]),
        .I1(value_reg_1[3]),
        .O(\sum_reg_0_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_3 
       (.I0(value_reg_0[2]),
        .I1(value_reg_1[2]),
        .O(\sum_reg_0_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_4 
       (.I0(value_reg_0[1]),
        .I1(value_reg_1[1]),
        .O(\sum_reg_0_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_5 
       (.I0(value_reg_0[0]),
        .I1(value_reg_1[0]),
        .O(\sum_reg_0_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_2 
       (.I0(value_reg_0[7]),
        .I1(value_reg_1[7]),
        .O(\sum_reg_0_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_3 
       (.I0(value_reg_0[6]),
        .I1(value_reg_1[6]),
        .O(\sum_reg_0_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_4 
       (.I0(value_reg_0[5]),
        .I1(value_reg_1[5]),
        .O(\sum_reg_0_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_5 
       (.I0(value_reg_0[4]),
        .I1(value_reg_1[4]),
        .O(\sum_reg_0_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[0]),
        .Q(sum_reg_0_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[10]),
        .Q(sum_reg_0_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[11]),
        .Q(sum_reg_0_0[11]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[11]_i_1 
       (.CI(\sum_reg_0_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[11]_i_1_n_0 ,\sum_reg_0_0_reg[11]_i_1_n_1 ,\sum_reg_0_0_reg[11]_i_1_n_2 ,\sum_reg_0_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[11:8]),
        .O(sum_reg_0_00[11:8]),
        .S({\sum_reg_0_0[11]_i_2_n_0 ,\sum_reg_0_0[11]_i_3_n_0 ,\sum_reg_0_0[11]_i_4_n_0 ,\sum_reg_0_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[12]),
        .Q(sum_reg_0_0[12]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[12]_i_1 
       (.CI(\sum_reg_0_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_00[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[1]),
        .Q(sum_reg_0_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[2]),
        .Q(sum_reg_0_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[3]),
        .Q(sum_reg_0_0[3]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_0_reg[3]_i_1_n_0 ,\sum_reg_0_0_reg[3]_i_1_n_1 ,\sum_reg_0_0_reg[3]_i_1_n_2 ,\sum_reg_0_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[3:0]),
        .O(sum_reg_0_00[3:0]),
        .S({\sum_reg_0_0[3]_i_2_n_0 ,\sum_reg_0_0[3]_i_3_n_0 ,\sum_reg_0_0[3]_i_4_n_0 ,\sum_reg_0_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[4]),
        .Q(sum_reg_0_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[5]),
        .Q(sum_reg_0_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[6]),
        .Q(sum_reg_0_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[7]),
        .Q(sum_reg_0_0[7]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[7]_i_1 
       (.CI(\sum_reg_0_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[7]_i_1_n_0 ,\sum_reg_0_0_reg[7]_i_1_n_1 ,\sum_reg_0_0_reg[7]_i_1_n_2 ,\sum_reg_0_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[7:4]),
        .O(sum_reg_0_00[7:4]),
        .S({\sum_reg_0_0[7]_i_2_n_0 ,\sum_reg_0_0[7]_i_3_n_0 ,\sum_reg_0_0[7]_i_4_n_0 ,\sum_reg_0_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[8]),
        .Q(sum_reg_0_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[9]),
        .Q(sum_reg_0_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_2 
       (.I0(value_reg_2[11]),
        .I1(value_reg_3[11]),
        .O(\sum_reg_0_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_3 
       (.I0(value_reg_2[10]),
        .I1(value_reg_3[10]),
        .O(\sum_reg_0_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_4 
       (.I0(value_reg_2[9]),
        .I1(value_reg_3[9]),
        .O(\sum_reg_0_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_5 
       (.I0(value_reg_2[8]),
        .I1(value_reg_3[8]),
        .O(\sum_reg_0_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_2 
       (.I0(value_reg_2[3]),
        .I1(value_reg_3[3]),
        .O(\sum_reg_0_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_3 
       (.I0(value_reg_2[2]),
        .I1(value_reg_3[2]),
        .O(\sum_reg_0_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_4 
       (.I0(value_reg_2[1]),
        .I1(value_reg_3[1]),
        .O(\sum_reg_0_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_5 
       (.I0(value_reg_2[0]),
        .I1(value_reg_3[0]),
        .O(\sum_reg_0_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_2 
       (.I0(value_reg_2[7]),
        .I1(value_reg_3[7]),
        .O(\sum_reg_0_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_3 
       (.I0(value_reg_2[6]),
        .I1(value_reg_3[6]),
        .O(\sum_reg_0_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_4 
       (.I0(value_reg_2[5]),
        .I1(value_reg_3[5]),
        .O(\sum_reg_0_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_5 
       (.I0(value_reg_2[4]),
        .I1(value_reg_3[4]),
        .O(\sum_reg_0_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[0]),
        .Q(sum_reg_0_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[10]),
        .Q(sum_reg_0_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[11]),
        .Q(sum_reg_0_1[11]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[11]_i_1 
       (.CI(\sum_reg_0_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[11]_i_1_n_0 ,\sum_reg_0_1_reg[11]_i_1_n_1 ,\sum_reg_0_1_reg[11]_i_1_n_2 ,\sum_reg_0_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[11:8]),
        .O(sum_reg_0_10[11:8]),
        .S({\sum_reg_0_1[11]_i_2_n_0 ,\sum_reg_0_1[11]_i_3_n_0 ,\sum_reg_0_1[11]_i_4_n_0 ,\sum_reg_0_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[12]),
        .Q(sum_reg_0_1[12]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[12]_i_1 
       (.CI(\sum_reg_0_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_10[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[1]),
        .Q(sum_reg_0_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[2]),
        .Q(sum_reg_0_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[3]),
        .Q(sum_reg_0_1[3]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_1_reg[3]_i_1_n_0 ,\sum_reg_0_1_reg[3]_i_1_n_1 ,\sum_reg_0_1_reg[3]_i_1_n_2 ,\sum_reg_0_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[3:0]),
        .O(sum_reg_0_10[3:0]),
        .S({\sum_reg_0_1[3]_i_2_n_0 ,\sum_reg_0_1[3]_i_3_n_0 ,\sum_reg_0_1[3]_i_4_n_0 ,\sum_reg_0_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[4]),
        .Q(sum_reg_0_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[5]),
        .Q(sum_reg_0_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[6]),
        .Q(sum_reg_0_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[7]),
        .Q(sum_reg_0_1[7]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[7]_i_1 
       (.CI(\sum_reg_0_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[7]_i_1_n_0 ,\sum_reg_0_1_reg[7]_i_1_n_1 ,\sum_reg_0_1_reg[7]_i_1_n_2 ,\sum_reg_0_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[7:4]),
        .O(sum_reg_0_10[7:4]),
        .S({\sum_reg_0_1[7]_i_2_n_0 ,\sum_reg_0_1[7]_i_3_n_0 ,\sum_reg_0_1[7]_i_4_n_0 ,\sum_reg_0_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[8]),
        .Q(sum_reg_0_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[9]),
        .Q(sum_reg_0_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_2 
       (.I0(value_reg_4[11]),
        .I1(value_reg_5[11]),
        .O(\sum_reg_0_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_3 
       (.I0(value_reg_4[10]),
        .I1(value_reg_5[10]),
        .O(\sum_reg_0_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_4 
       (.I0(value_reg_4[9]),
        .I1(value_reg_5[9]),
        .O(\sum_reg_0_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_5 
       (.I0(value_reg_4[8]),
        .I1(value_reg_5[8]),
        .O(\sum_reg_0_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_2 
       (.I0(value_reg_4[3]),
        .I1(value_reg_5[3]),
        .O(\sum_reg_0_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_3 
       (.I0(value_reg_4[2]),
        .I1(value_reg_5[2]),
        .O(\sum_reg_0_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_4 
       (.I0(value_reg_4[1]),
        .I1(value_reg_5[1]),
        .O(\sum_reg_0_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_5 
       (.I0(value_reg_4[0]),
        .I1(value_reg_5[0]),
        .O(\sum_reg_0_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_2 
       (.I0(value_reg_4[7]),
        .I1(value_reg_5[7]),
        .O(\sum_reg_0_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_3 
       (.I0(value_reg_4[6]),
        .I1(value_reg_5[6]),
        .O(\sum_reg_0_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_4 
       (.I0(value_reg_4[5]),
        .I1(value_reg_5[5]),
        .O(\sum_reg_0_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_5 
       (.I0(value_reg_4[4]),
        .I1(value_reg_5[4]),
        .O(\sum_reg_0_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[0]),
        .Q(sum_reg_0_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[10]),
        .Q(sum_reg_0_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[11]),
        .Q(sum_reg_0_2[11]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[11]_i_1 
       (.CI(\sum_reg_0_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[11]_i_1_n_0 ,\sum_reg_0_2_reg[11]_i_1_n_1 ,\sum_reg_0_2_reg[11]_i_1_n_2 ,\sum_reg_0_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[11:8]),
        .O(sum_reg_0_20[11:8]),
        .S({\sum_reg_0_2[11]_i_2_n_0 ,\sum_reg_0_2[11]_i_3_n_0 ,\sum_reg_0_2[11]_i_4_n_0 ,\sum_reg_0_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[12]),
        .Q(sum_reg_0_2[12]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[12]_i_1 
       (.CI(\sum_reg_0_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_20[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[1]),
        .Q(sum_reg_0_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[2]),
        .Q(sum_reg_0_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[3]),
        .Q(sum_reg_0_2[3]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_2_reg[3]_i_1_n_0 ,\sum_reg_0_2_reg[3]_i_1_n_1 ,\sum_reg_0_2_reg[3]_i_1_n_2 ,\sum_reg_0_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[3:0]),
        .O(sum_reg_0_20[3:0]),
        .S({\sum_reg_0_2[3]_i_2_n_0 ,\sum_reg_0_2[3]_i_3_n_0 ,\sum_reg_0_2[3]_i_4_n_0 ,\sum_reg_0_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[4]),
        .Q(sum_reg_0_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[5]),
        .Q(sum_reg_0_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[6]),
        .Q(sum_reg_0_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[7]),
        .Q(sum_reg_0_2[7]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[7]_i_1 
       (.CI(\sum_reg_0_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[7]_i_1_n_0 ,\sum_reg_0_2_reg[7]_i_1_n_1 ,\sum_reg_0_2_reg[7]_i_1_n_2 ,\sum_reg_0_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[7:4]),
        .O(sum_reg_0_20[7:4]),
        .S({\sum_reg_0_2[7]_i_2_n_0 ,\sum_reg_0_2[7]_i_3_n_0 ,\sum_reg_0_2[7]_i_4_n_0 ,\sum_reg_0_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[8]),
        .Q(sum_reg_0_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[9]),
        .Q(sum_reg_0_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_2 
       (.I0(value_reg_6[11]),
        .I1(value_reg_7[11]),
        .O(\sum_reg_0_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_3 
       (.I0(value_reg_6[10]),
        .I1(value_reg_7[10]),
        .O(\sum_reg_0_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_4 
       (.I0(value_reg_6[9]),
        .I1(value_reg_7[9]),
        .O(\sum_reg_0_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_5 
       (.I0(value_reg_6[8]),
        .I1(value_reg_7[8]),
        .O(\sum_reg_0_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_2 
       (.I0(value_reg_6[3]),
        .I1(value_reg_7[3]),
        .O(\sum_reg_0_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_3 
       (.I0(value_reg_6[2]),
        .I1(value_reg_7[2]),
        .O(\sum_reg_0_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_4 
       (.I0(value_reg_6[1]),
        .I1(value_reg_7[1]),
        .O(\sum_reg_0_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_5 
       (.I0(value_reg_6[0]),
        .I1(value_reg_7[0]),
        .O(\sum_reg_0_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_2 
       (.I0(value_reg_6[7]),
        .I1(value_reg_7[7]),
        .O(\sum_reg_0_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_3 
       (.I0(value_reg_6[6]),
        .I1(value_reg_7[6]),
        .O(\sum_reg_0_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_4 
       (.I0(value_reg_6[5]),
        .I1(value_reg_7[5]),
        .O(\sum_reg_0_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_5 
       (.I0(value_reg_6[4]),
        .I1(value_reg_7[4]),
        .O(\sum_reg_0_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[0]),
        .Q(sum_reg_0_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[10]),
        .Q(sum_reg_0_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[11]),
        .Q(sum_reg_0_3[11]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[11]_i_1 
       (.CI(\sum_reg_0_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[11]_i_1_n_0 ,\sum_reg_0_3_reg[11]_i_1_n_1 ,\sum_reg_0_3_reg[11]_i_1_n_2 ,\sum_reg_0_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[11:8]),
        .O(sum_reg_0_30[11:8]),
        .S({\sum_reg_0_3[11]_i_2_n_0 ,\sum_reg_0_3[11]_i_3_n_0 ,\sum_reg_0_3[11]_i_4_n_0 ,\sum_reg_0_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[12]),
        .Q(sum_reg_0_3[12]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[12]_i_1 
       (.CI(\sum_reg_0_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_30[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[1]),
        .Q(sum_reg_0_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[2]),
        .Q(sum_reg_0_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[3]),
        .Q(sum_reg_0_3[3]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_3_reg[3]_i_1_n_0 ,\sum_reg_0_3_reg[3]_i_1_n_1 ,\sum_reg_0_3_reg[3]_i_1_n_2 ,\sum_reg_0_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[3:0]),
        .O(sum_reg_0_30[3:0]),
        .S({\sum_reg_0_3[3]_i_2_n_0 ,\sum_reg_0_3[3]_i_3_n_0 ,\sum_reg_0_3[3]_i_4_n_0 ,\sum_reg_0_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[4]),
        .Q(sum_reg_0_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[5]),
        .Q(sum_reg_0_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[6]),
        .Q(sum_reg_0_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[7]),
        .Q(sum_reg_0_3[7]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[7]_i_1 
       (.CI(\sum_reg_0_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[7]_i_1_n_0 ,\sum_reg_0_3_reg[7]_i_1_n_1 ,\sum_reg_0_3_reg[7]_i_1_n_2 ,\sum_reg_0_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[7:4]),
        .O(sum_reg_0_30[7:4]),
        .S({\sum_reg_0_3[7]_i_2_n_0 ,\sum_reg_0_3[7]_i_3_n_0 ,\sum_reg_0_3[7]_i_4_n_0 ,\sum_reg_0_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[8]),
        .Q(sum_reg_0_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[9]),
        .Q(sum_reg_0_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_2 
       (.I0(value_reg_8[11]),
        .I1(value_reg_9[11]),
        .O(\sum_reg_0_4[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_3 
       (.I0(value_reg_8[10]),
        .I1(value_reg_9[10]),
        .O(\sum_reg_0_4[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_4 
       (.I0(value_reg_8[9]),
        .I1(value_reg_9[9]),
        .O(\sum_reg_0_4[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_5 
       (.I0(value_reg_8[8]),
        .I1(value_reg_9[8]),
        .O(\sum_reg_0_4[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_2 
       (.I0(value_reg_8[3]),
        .I1(value_reg_9[3]),
        .O(\sum_reg_0_4[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_3 
       (.I0(value_reg_8[2]),
        .I1(value_reg_9[2]),
        .O(\sum_reg_0_4[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_4 
       (.I0(value_reg_8[1]),
        .I1(value_reg_9[1]),
        .O(\sum_reg_0_4[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_5 
       (.I0(value_reg_8[0]),
        .I1(value_reg_9[0]),
        .O(\sum_reg_0_4[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_2 
       (.I0(value_reg_8[7]),
        .I1(value_reg_9[7]),
        .O(\sum_reg_0_4[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_3 
       (.I0(value_reg_8[6]),
        .I1(value_reg_9[6]),
        .O(\sum_reg_0_4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_4 
       (.I0(value_reg_8[5]),
        .I1(value_reg_9[5]),
        .O(\sum_reg_0_4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_5 
       (.I0(value_reg_8[4]),
        .I1(value_reg_9[4]),
        .O(\sum_reg_0_4[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[0]),
        .Q(sum_reg_0_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[10]),
        .Q(sum_reg_0_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[11]),
        .Q(sum_reg_0_4[11]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[11]_i_1 
       (.CI(\sum_reg_0_4_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[11]_i_1_n_0 ,\sum_reg_0_4_reg[11]_i_1_n_1 ,\sum_reg_0_4_reg[11]_i_1_n_2 ,\sum_reg_0_4_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[11:8]),
        .O(sum_reg_0_40[11:8]),
        .S({\sum_reg_0_4[11]_i_2_n_0 ,\sum_reg_0_4[11]_i_3_n_0 ,\sum_reg_0_4[11]_i_4_n_0 ,\sum_reg_0_4[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[12]),
        .Q(sum_reg_0_4[12]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[12]_i_1 
       (.CI(\sum_reg_0_4_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_40[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[1]),
        .Q(sum_reg_0_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[2]),
        .Q(sum_reg_0_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[3]),
        .Q(sum_reg_0_4[3]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_4_reg[3]_i_1_n_0 ,\sum_reg_0_4_reg[3]_i_1_n_1 ,\sum_reg_0_4_reg[3]_i_1_n_2 ,\sum_reg_0_4_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[3:0]),
        .O(sum_reg_0_40[3:0]),
        .S({\sum_reg_0_4[3]_i_2_n_0 ,\sum_reg_0_4[3]_i_3_n_0 ,\sum_reg_0_4[3]_i_4_n_0 ,\sum_reg_0_4[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[4]),
        .Q(sum_reg_0_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[5]),
        .Q(sum_reg_0_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[6]),
        .Q(sum_reg_0_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[7]),
        .Q(sum_reg_0_4[7]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[7]_i_1 
       (.CI(\sum_reg_0_4_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[7]_i_1_n_0 ,\sum_reg_0_4_reg[7]_i_1_n_1 ,\sum_reg_0_4_reg[7]_i_1_n_2 ,\sum_reg_0_4_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[7:4]),
        .O(sum_reg_0_40[7:4]),
        .S({\sum_reg_0_4[7]_i_2_n_0 ,\sum_reg_0_4[7]_i_3_n_0 ,\sum_reg_0_4[7]_i_4_n_0 ,\sum_reg_0_4[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[8]),
        .Q(sum_reg_0_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[9]),
        .Q(sum_reg_0_4[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_2 
       (.I0(value_reg_10[11]),
        .I1(value_reg_11[11]),
        .O(\sum_reg_0_5[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_3 
       (.I0(value_reg_10[10]),
        .I1(value_reg_11[10]),
        .O(\sum_reg_0_5[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_4 
       (.I0(value_reg_10[9]),
        .I1(value_reg_11[9]),
        .O(\sum_reg_0_5[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_5 
       (.I0(value_reg_10[8]),
        .I1(value_reg_11[8]),
        .O(\sum_reg_0_5[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_2 
       (.I0(value_reg_10[3]),
        .I1(value_reg_11[3]),
        .O(\sum_reg_0_5[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_3 
       (.I0(value_reg_10[2]),
        .I1(value_reg_11[2]),
        .O(\sum_reg_0_5[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_4 
       (.I0(value_reg_10[1]),
        .I1(value_reg_11[1]),
        .O(\sum_reg_0_5[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_5 
       (.I0(value_reg_10[0]),
        .I1(value_reg_11[0]),
        .O(\sum_reg_0_5[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_2 
       (.I0(value_reg_10[7]),
        .I1(value_reg_11[7]),
        .O(\sum_reg_0_5[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_3 
       (.I0(value_reg_10[6]),
        .I1(value_reg_11[6]),
        .O(\sum_reg_0_5[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_4 
       (.I0(value_reg_10[5]),
        .I1(value_reg_11[5]),
        .O(\sum_reg_0_5[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_5 
       (.I0(value_reg_10[4]),
        .I1(value_reg_11[4]),
        .O(\sum_reg_0_5[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[0]),
        .Q(sum_reg_0_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[10]),
        .Q(sum_reg_0_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[11]),
        .Q(sum_reg_0_5[11]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[11]_i_1 
       (.CI(\sum_reg_0_5_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[11]_i_1_n_0 ,\sum_reg_0_5_reg[11]_i_1_n_1 ,\sum_reg_0_5_reg[11]_i_1_n_2 ,\sum_reg_0_5_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[11:8]),
        .O(sum_reg_0_50[11:8]),
        .S({\sum_reg_0_5[11]_i_2_n_0 ,\sum_reg_0_5[11]_i_3_n_0 ,\sum_reg_0_5[11]_i_4_n_0 ,\sum_reg_0_5[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[12]),
        .Q(sum_reg_0_5[12]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[12]_i_1 
       (.CI(\sum_reg_0_5_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_50[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[1]),
        .Q(sum_reg_0_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[2]),
        .Q(sum_reg_0_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[3]),
        .Q(sum_reg_0_5[3]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_5_reg[3]_i_1_n_0 ,\sum_reg_0_5_reg[3]_i_1_n_1 ,\sum_reg_0_5_reg[3]_i_1_n_2 ,\sum_reg_0_5_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[3:0]),
        .O(sum_reg_0_50[3:0]),
        .S({\sum_reg_0_5[3]_i_2_n_0 ,\sum_reg_0_5[3]_i_3_n_0 ,\sum_reg_0_5[3]_i_4_n_0 ,\sum_reg_0_5[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[4]),
        .Q(sum_reg_0_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[5]),
        .Q(sum_reg_0_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[6]),
        .Q(sum_reg_0_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[7]),
        .Q(sum_reg_0_5[7]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[7]_i_1 
       (.CI(\sum_reg_0_5_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[7]_i_1_n_0 ,\sum_reg_0_5_reg[7]_i_1_n_1 ,\sum_reg_0_5_reg[7]_i_1_n_2 ,\sum_reg_0_5_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[7:4]),
        .O(sum_reg_0_50[7:4]),
        .S({\sum_reg_0_5[7]_i_2_n_0 ,\sum_reg_0_5[7]_i_3_n_0 ,\sum_reg_0_5[7]_i_4_n_0 ,\sum_reg_0_5[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[8]),
        .Q(sum_reg_0_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[9]),
        .Q(sum_reg_0_5[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_2 
       (.I0(value_reg_12[11]),
        .I1(value_reg_13[11]),
        .O(\sum_reg_0_6[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_3 
       (.I0(value_reg_12[10]),
        .I1(value_reg_13[10]),
        .O(\sum_reg_0_6[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_4 
       (.I0(value_reg_12[9]),
        .I1(value_reg_13[9]),
        .O(\sum_reg_0_6[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_5 
       (.I0(value_reg_12[8]),
        .I1(value_reg_13[8]),
        .O(\sum_reg_0_6[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_2 
       (.I0(value_reg_12[3]),
        .I1(value_reg_13[3]),
        .O(\sum_reg_0_6[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_3 
       (.I0(value_reg_12[2]),
        .I1(value_reg_13[2]),
        .O(\sum_reg_0_6[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_4 
       (.I0(value_reg_12[1]),
        .I1(value_reg_13[1]),
        .O(\sum_reg_0_6[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_5 
       (.I0(value_reg_12[0]),
        .I1(value_reg_13[0]),
        .O(\sum_reg_0_6[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_2 
       (.I0(value_reg_12[7]),
        .I1(value_reg_13[7]),
        .O(\sum_reg_0_6[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_3 
       (.I0(value_reg_12[6]),
        .I1(value_reg_13[6]),
        .O(\sum_reg_0_6[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_4 
       (.I0(value_reg_12[5]),
        .I1(value_reg_13[5]),
        .O(\sum_reg_0_6[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_5 
       (.I0(value_reg_12[4]),
        .I1(value_reg_13[4]),
        .O(\sum_reg_0_6[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[0]),
        .Q(sum_reg_0_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[10]),
        .Q(sum_reg_0_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[11]),
        .Q(sum_reg_0_6[11]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[11]_i_1 
       (.CI(\sum_reg_0_6_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[11]_i_1_n_0 ,\sum_reg_0_6_reg[11]_i_1_n_1 ,\sum_reg_0_6_reg[11]_i_1_n_2 ,\sum_reg_0_6_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[11:8]),
        .O(sum_reg_0_60[11:8]),
        .S({\sum_reg_0_6[11]_i_2_n_0 ,\sum_reg_0_6[11]_i_3_n_0 ,\sum_reg_0_6[11]_i_4_n_0 ,\sum_reg_0_6[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[12]),
        .Q(sum_reg_0_6[12]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[12]_i_1 
       (.CI(\sum_reg_0_6_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_60[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[1]),
        .Q(sum_reg_0_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[2]),
        .Q(sum_reg_0_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[3]),
        .Q(sum_reg_0_6[3]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_6_reg[3]_i_1_n_0 ,\sum_reg_0_6_reg[3]_i_1_n_1 ,\sum_reg_0_6_reg[3]_i_1_n_2 ,\sum_reg_0_6_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[3:0]),
        .O(sum_reg_0_60[3:0]),
        .S({\sum_reg_0_6[3]_i_2_n_0 ,\sum_reg_0_6[3]_i_3_n_0 ,\sum_reg_0_6[3]_i_4_n_0 ,\sum_reg_0_6[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[4]),
        .Q(sum_reg_0_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[5]),
        .Q(sum_reg_0_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[6]),
        .Q(sum_reg_0_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[7]),
        .Q(sum_reg_0_6[7]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[7]_i_1 
       (.CI(\sum_reg_0_6_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[7]_i_1_n_0 ,\sum_reg_0_6_reg[7]_i_1_n_1 ,\sum_reg_0_6_reg[7]_i_1_n_2 ,\sum_reg_0_6_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[7:4]),
        .O(sum_reg_0_60[7:4]),
        .S({\sum_reg_0_6[7]_i_2_n_0 ,\sum_reg_0_6[7]_i_3_n_0 ,\sum_reg_0_6[7]_i_4_n_0 ,\sum_reg_0_6[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[8]),
        .Q(sum_reg_0_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[9]),
        .Q(sum_reg_0_6[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_2 
       (.I0(value_reg_14[11]),
        .I1(value_reg_15[11]),
        .O(\sum_reg_0_7[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_3 
       (.I0(value_reg_14[10]),
        .I1(value_reg_15[10]),
        .O(\sum_reg_0_7[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_4 
       (.I0(value_reg_14[9]),
        .I1(value_reg_15[9]),
        .O(\sum_reg_0_7[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_5 
       (.I0(value_reg_14[8]),
        .I1(value_reg_15[8]),
        .O(\sum_reg_0_7[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_2 
       (.I0(value_reg_14[3]),
        .I1(value_reg_15[3]),
        .O(\sum_reg_0_7[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_3 
       (.I0(value_reg_14[2]),
        .I1(value_reg_15[2]),
        .O(\sum_reg_0_7[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_4 
       (.I0(value_reg_14[1]),
        .I1(value_reg_15[1]),
        .O(\sum_reg_0_7[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_5 
       (.I0(value_reg_14[0]),
        .I1(value_reg_15[0]),
        .O(\sum_reg_0_7[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_2 
       (.I0(value_reg_14[7]),
        .I1(value_reg_15[7]),
        .O(\sum_reg_0_7[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_3 
       (.I0(value_reg_14[6]),
        .I1(value_reg_15[6]),
        .O(\sum_reg_0_7[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_4 
       (.I0(value_reg_14[5]),
        .I1(value_reg_15[5]),
        .O(\sum_reg_0_7[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_5 
       (.I0(value_reg_14[4]),
        .I1(value_reg_15[4]),
        .O(\sum_reg_0_7[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[0]),
        .Q(sum_reg_0_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[10]),
        .Q(sum_reg_0_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[11]),
        .Q(sum_reg_0_7[11]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[11]_i_1 
       (.CI(\sum_reg_0_7_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[11]_i_1_n_0 ,\sum_reg_0_7_reg[11]_i_1_n_1 ,\sum_reg_0_7_reg[11]_i_1_n_2 ,\sum_reg_0_7_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[11:8]),
        .O(sum_reg_0_70[11:8]),
        .S({\sum_reg_0_7[11]_i_2_n_0 ,\sum_reg_0_7[11]_i_3_n_0 ,\sum_reg_0_7[11]_i_4_n_0 ,\sum_reg_0_7[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[12]),
        .Q(sum_reg_0_7[12]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[12]_i_1 
       (.CI(\sum_reg_0_7_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_70[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[1]),
        .Q(sum_reg_0_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[2]),
        .Q(sum_reg_0_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[3]),
        .Q(sum_reg_0_7[3]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_7_reg[3]_i_1_n_0 ,\sum_reg_0_7_reg[3]_i_1_n_1 ,\sum_reg_0_7_reg[3]_i_1_n_2 ,\sum_reg_0_7_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[3:0]),
        .O(sum_reg_0_70[3:0]),
        .S({\sum_reg_0_7[3]_i_2_n_0 ,\sum_reg_0_7[3]_i_3_n_0 ,\sum_reg_0_7[3]_i_4_n_0 ,\sum_reg_0_7[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[4]),
        .Q(sum_reg_0_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[5]),
        .Q(sum_reg_0_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[6]),
        .Q(sum_reg_0_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[7]),
        .Q(sum_reg_0_7[7]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[7]_i_1 
       (.CI(\sum_reg_0_7_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[7]_i_1_n_0 ,\sum_reg_0_7_reg[7]_i_1_n_1 ,\sum_reg_0_7_reg[7]_i_1_n_2 ,\sum_reg_0_7_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[7:4]),
        .O(sum_reg_0_70[7:4]),
        .S({\sum_reg_0_7[7]_i_2_n_0 ,\sum_reg_0_7[7]_i_3_n_0 ,\sum_reg_0_7[7]_i_4_n_0 ,\sum_reg_0_7[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[8]),
        .Q(sum_reg_0_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[9]),
        .Q(sum_reg_0_7[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_2 
       (.I0(sum_reg_0_0[11]),
        .I1(sum_reg_0_1[11]),
        .O(\sum_reg_1_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_3 
       (.I0(sum_reg_0_0[10]),
        .I1(sum_reg_0_1[10]),
        .O(\sum_reg_1_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_4 
       (.I0(sum_reg_0_0[9]),
        .I1(sum_reg_0_1[9]),
        .O(\sum_reg_1_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_5 
       (.I0(sum_reg_0_0[8]),
        .I1(sum_reg_0_1[8]),
        .O(\sum_reg_1_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[13]_i_2 
       (.I0(sum_reg_0_0[12]),
        .I1(sum_reg_0_1[12]),
        .O(\sum_reg_1_0[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_2 
       (.I0(sum_reg_0_0[3]),
        .I1(sum_reg_0_1[3]),
        .O(\sum_reg_1_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_3 
       (.I0(sum_reg_0_0[2]),
        .I1(sum_reg_0_1[2]),
        .O(\sum_reg_1_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_4 
       (.I0(sum_reg_0_0[1]),
        .I1(sum_reg_0_1[1]),
        .O(\sum_reg_1_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_5 
       (.I0(sum_reg_0_0[0]),
        .I1(sum_reg_0_1[0]),
        .O(\sum_reg_1_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_2 
       (.I0(sum_reg_0_0[7]),
        .I1(sum_reg_0_1[7]),
        .O(\sum_reg_1_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_3 
       (.I0(sum_reg_0_0[6]),
        .I1(sum_reg_0_1[6]),
        .O(\sum_reg_1_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_4 
       (.I0(sum_reg_0_0[5]),
        .I1(sum_reg_0_1[5]),
        .O(\sum_reg_1_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_5 
       (.I0(sum_reg_0_0[4]),
        .I1(sum_reg_0_1[4]),
        .O(\sum_reg_1_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[0]),
        .Q(sum_reg_1_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[10]),
        .Q(sum_reg_1_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[11]),
        .Q(sum_reg_1_0[11]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[11]_i_1 
       (.CI(\sum_reg_1_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[11]_i_1_n_0 ,\sum_reg_1_0_reg[11]_i_1_n_1 ,\sum_reg_1_0_reg[11]_i_1_n_2 ,\sum_reg_1_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[11:8]),
        .O(sum_reg_1_00[11:8]),
        .S({\sum_reg_1_0[11]_i_2_n_0 ,\sum_reg_1_0[11]_i_3_n_0 ,\sum_reg_1_0[11]_i_4_n_0 ,\sum_reg_1_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[12]),
        .Q(sum_reg_1_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[13]),
        .Q(sum_reg_1_0[13]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[13]_i_1 
       (.CI(\sum_reg_1_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_00[13],\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_0[12]}),
        .O({\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_00[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_0[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[1]),
        .Q(sum_reg_1_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[2]),
        .Q(sum_reg_1_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[3]),
        .Q(sum_reg_1_0[3]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_0_reg[3]_i_1_n_0 ,\sum_reg_1_0_reg[3]_i_1_n_1 ,\sum_reg_1_0_reg[3]_i_1_n_2 ,\sum_reg_1_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[3:0]),
        .O(sum_reg_1_00[3:0]),
        .S({\sum_reg_1_0[3]_i_2_n_0 ,\sum_reg_1_0[3]_i_3_n_0 ,\sum_reg_1_0[3]_i_4_n_0 ,\sum_reg_1_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[4]),
        .Q(sum_reg_1_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[5]),
        .Q(sum_reg_1_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[6]),
        .Q(sum_reg_1_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[7]),
        .Q(sum_reg_1_0[7]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[7]_i_1 
       (.CI(\sum_reg_1_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[7]_i_1_n_0 ,\sum_reg_1_0_reg[7]_i_1_n_1 ,\sum_reg_1_0_reg[7]_i_1_n_2 ,\sum_reg_1_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[7:4]),
        .O(sum_reg_1_00[7:4]),
        .S({\sum_reg_1_0[7]_i_2_n_0 ,\sum_reg_1_0[7]_i_3_n_0 ,\sum_reg_1_0[7]_i_4_n_0 ,\sum_reg_1_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[8]),
        .Q(sum_reg_1_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[9]),
        .Q(sum_reg_1_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_2 
       (.I0(sum_reg_0_2[11]),
        .I1(sum_reg_0_3[11]),
        .O(\sum_reg_1_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_3 
       (.I0(sum_reg_0_2[10]),
        .I1(sum_reg_0_3[10]),
        .O(\sum_reg_1_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_4 
       (.I0(sum_reg_0_2[9]),
        .I1(sum_reg_0_3[9]),
        .O(\sum_reg_1_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_5 
       (.I0(sum_reg_0_2[8]),
        .I1(sum_reg_0_3[8]),
        .O(\sum_reg_1_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[13]_i_2 
       (.I0(sum_reg_0_2[12]),
        .I1(sum_reg_0_3[12]),
        .O(\sum_reg_1_1[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_2 
       (.I0(sum_reg_0_2[3]),
        .I1(sum_reg_0_3[3]),
        .O(\sum_reg_1_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_3 
       (.I0(sum_reg_0_2[2]),
        .I1(sum_reg_0_3[2]),
        .O(\sum_reg_1_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_4 
       (.I0(sum_reg_0_2[1]),
        .I1(sum_reg_0_3[1]),
        .O(\sum_reg_1_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_5 
       (.I0(sum_reg_0_2[0]),
        .I1(sum_reg_0_3[0]),
        .O(\sum_reg_1_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_2 
       (.I0(sum_reg_0_2[7]),
        .I1(sum_reg_0_3[7]),
        .O(\sum_reg_1_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_3 
       (.I0(sum_reg_0_2[6]),
        .I1(sum_reg_0_3[6]),
        .O(\sum_reg_1_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_4 
       (.I0(sum_reg_0_2[5]),
        .I1(sum_reg_0_3[5]),
        .O(\sum_reg_1_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_5 
       (.I0(sum_reg_0_2[4]),
        .I1(sum_reg_0_3[4]),
        .O(\sum_reg_1_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[0]),
        .Q(sum_reg_1_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[10]),
        .Q(sum_reg_1_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[11]),
        .Q(sum_reg_1_1[11]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[11]_i_1 
       (.CI(\sum_reg_1_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[11]_i_1_n_0 ,\sum_reg_1_1_reg[11]_i_1_n_1 ,\sum_reg_1_1_reg[11]_i_1_n_2 ,\sum_reg_1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[11:8]),
        .O(sum_reg_1_10[11:8]),
        .S({\sum_reg_1_1[11]_i_2_n_0 ,\sum_reg_1_1[11]_i_3_n_0 ,\sum_reg_1_1[11]_i_4_n_0 ,\sum_reg_1_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[12]),
        .Q(sum_reg_1_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[13]),
        .Q(sum_reg_1_1[13]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[13]_i_1 
       (.CI(\sum_reg_1_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_10[13],\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_2[12]}),
        .O({\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_10[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_1[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[1]),
        .Q(sum_reg_1_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[2]),
        .Q(sum_reg_1_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[3]),
        .Q(sum_reg_1_1[3]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_1_reg[3]_i_1_n_0 ,\sum_reg_1_1_reg[3]_i_1_n_1 ,\sum_reg_1_1_reg[3]_i_1_n_2 ,\sum_reg_1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[3:0]),
        .O(sum_reg_1_10[3:0]),
        .S({\sum_reg_1_1[3]_i_2_n_0 ,\sum_reg_1_1[3]_i_3_n_0 ,\sum_reg_1_1[3]_i_4_n_0 ,\sum_reg_1_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[4]),
        .Q(sum_reg_1_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[5]),
        .Q(sum_reg_1_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[6]),
        .Q(sum_reg_1_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[7]),
        .Q(sum_reg_1_1[7]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[7]_i_1 
       (.CI(\sum_reg_1_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[7]_i_1_n_0 ,\sum_reg_1_1_reg[7]_i_1_n_1 ,\sum_reg_1_1_reg[7]_i_1_n_2 ,\sum_reg_1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[7:4]),
        .O(sum_reg_1_10[7:4]),
        .S({\sum_reg_1_1[7]_i_2_n_0 ,\sum_reg_1_1[7]_i_3_n_0 ,\sum_reg_1_1[7]_i_4_n_0 ,\sum_reg_1_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[8]),
        .Q(sum_reg_1_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[9]),
        .Q(sum_reg_1_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_2 
       (.I0(sum_reg_0_4[11]),
        .I1(sum_reg_0_5[11]),
        .O(\sum_reg_1_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_3 
       (.I0(sum_reg_0_4[10]),
        .I1(sum_reg_0_5[10]),
        .O(\sum_reg_1_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_4 
       (.I0(sum_reg_0_4[9]),
        .I1(sum_reg_0_5[9]),
        .O(\sum_reg_1_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_5 
       (.I0(sum_reg_0_4[8]),
        .I1(sum_reg_0_5[8]),
        .O(\sum_reg_1_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[13]_i_2 
       (.I0(sum_reg_0_4[12]),
        .I1(sum_reg_0_5[12]),
        .O(\sum_reg_1_2[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_2 
       (.I0(sum_reg_0_4[3]),
        .I1(sum_reg_0_5[3]),
        .O(\sum_reg_1_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_3 
       (.I0(sum_reg_0_4[2]),
        .I1(sum_reg_0_5[2]),
        .O(\sum_reg_1_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_4 
       (.I0(sum_reg_0_4[1]),
        .I1(sum_reg_0_5[1]),
        .O(\sum_reg_1_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_5 
       (.I0(sum_reg_0_4[0]),
        .I1(sum_reg_0_5[0]),
        .O(\sum_reg_1_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_2 
       (.I0(sum_reg_0_4[7]),
        .I1(sum_reg_0_5[7]),
        .O(\sum_reg_1_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_3 
       (.I0(sum_reg_0_4[6]),
        .I1(sum_reg_0_5[6]),
        .O(\sum_reg_1_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_4 
       (.I0(sum_reg_0_4[5]),
        .I1(sum_reg_0_5[5]),
        .O(\sum_reg_1_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_5 
       (.I0(sum_reg_0_4[4]),
        .I1(sum_reg_0_5[4]),
        .O(\sum_reg_1_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[0]),
        .Q(sum_reg_1_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[10]),
        .Q(sum_reg_1_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[11]),
        .Q(sum_reg_1_2[11]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[11]_i_1 
       (.CI(\sum_reg_1_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[11]_i_1_n_0 ,\sum_reg_1_2_reg[11]_i_1_n_1 ,\sum_reg_1_2_reg[11]_i_1_n_2 ,\sum_reg_1_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[11:8]),
        .O(sum_reg_1_20[11:8]),
        .S({\sum_reg_1_2[11]_i_2_n_0 ,\sum_reg_1_2[11]_i_3_n_0 ,\sum_reg_1_2[11]_i_4_n_0 ,\sum_reg_1_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[12]),
        .Q(sum_reg_1_2[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[13]),
        .Q(sum_reg_1_2[13]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[13]_i_1 
       (.CI(\sum_reg_1_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_20[13],\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_4[12]}),
        .O({\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_20[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_2[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[1]),
        .Q(sum_reg_1_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[2]),
        .Q(sum_reg_1_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[3]),
        .Q(sum_reg_1_2[3]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_2_reg[3]_i_1_n_0 ,\sum_reg_1_2_reg[3]_i_1_n_1 ,\sum_reg_1_2_reg[3]_i_1_n_2 ,\sum_reg_1_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[3:0]),
        .O(sum_reg_1_20[3:0]),
        .S({\sum_reg_1_2[3]_i_2_n_0 ,\sum_reg_1_2[3]_i_3_n_0 ,\sum_reg_1_2[3]_i_4_n_0 ,\sum_reg_1_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[4]),
        .Q(sum_reg_1_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[5]),
        .Q(sum_reg_1_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[6]),
        .Q(sum_reg_1_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[7]),
        .Q(sum_reg_1_2[7]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[7]_i_1 
       (.CI(\sum_reg_1_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[7]_i_1_n_0 ,\sum_reg_1_2_reg[7]_i_1_n_1 ,\sum_reg_1_2_reg[7]_i_1_n_2 ,\sum_reg_1_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[7:4]),
        .O(sum_reg_1_20[7:4]),
        .S({\sum_reg_1_2[7]_i_2_n_0 ,\sum_reg_1_2[7]_i_3_n_0 ,\sum_reg_1_2[7]_i_4_n_0 ,\sum_reg_1_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[8]),
        .Q(sum_reg_1_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[9]),
        .Q(sum_reg_1_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_2 
       (.I0(sum_reg_0_6[11]),
        .I1(sum_reg_0_7[11]),
        .O(\sum_reg_1_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_3 
       (.I0(sum_reg_0_6[10]),
        .I1(sum_reg_0_7[10]),
        .O(\sum_reg_1_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_4 
       (.I0(sum_reg_0_6[9]),
        .I1(sum_reg_0_7[9]),
        .O(\sum_reg_1_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_5 
       (.I0(sum_reg_0_6[8]),
        .I1(sum_reg_0_7[8]),
        .O(\sum_reg_1_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[13]_i_2 
       (.I0(sum_reg_0_6[12]),
        .I1(sum_reg_0_7[12]),
        .O(\sum_reg_1_3[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_2 
       (.I0(sum_reg_0_6[3]),
        .I1(sum_reg_0_7[3]),
        .O(\sum_reg_1_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_3 
       (.I0(sum_reg_0_6[2]),
        .I1(sum_reg_0_7[2]),
        .O(\sum_reg_1_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_4 
       (.I0(sum_reg_0_6[1]),
        .I1(sum_reg_0_7[1]),
        .O(\sum_reg_1_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_5 
       (.I0(sum_reg_0_6[0]),
        .I1(sum_reg_0_7[0]),
        .O(\sum_reg_1_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_2 
       (.I0(sum_reg_0_6[7]),
        .I1(sum_reg_0_7[7]),
        .O(\sum_reg_1_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_3 
       (.I0(sum_reg_0_6[6]),
        .I1(sum_reg_0_7[6]),
        .O(\sum_reg_1_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_4 
       (.I0(sum_reg_0_6[5]),
        .I1(sum_reg_0_7[5]),
        .O(\sum_reg_1_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_5 
       (.I0(sum_reg_0_6[4]),
        .I1(sum_reg_0_7[4]),
        .O(\sum_reg_1_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[0]),
        .Q(sum_reg_1_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[10]),
        .Q(sum_reg_1_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[11]),
        .Q(sum_reg_1_3[11]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[11]_i_1 
       (.CI(\sum_reg_1_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[11]_i_1_n_0 ,\sum_reg_1_3_reg[11]_i_1_n_1 ,\sum_reg_1_3_reg[11]_i_1_n_2 ,\sum_reg_1_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[11:8]),
        .O(sum_reg_1_30[11:8]),
        .S({\sum_reg_1_3[11]_i_2_n_0 ,\sum_reg_1_3[11]_i_3_n_0 ,\sum_reg_1_3[11]_i_4_n_0 ,\sum_reg_1_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[12]),
        .Q(sum_reg_1_3[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[13]),
        .Q(sum_reg_1_3[13]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[13]_i_1 
       (.CI(\sum_reg_1_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_30[13],\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_6[12]}),
        .O({\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_30[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_3[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[1]),
        .Q(sum_reg_1_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[2]),
        .Q(sum_reg_1_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[3]),
        .Q(sum_reg_1_3[3]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_3_reg[3]_i_1_n_0 ,\sum_reg_1_3_reg[3]_i_1_n_1 ,\sum_reg_1_3_reg[3]_i_1_n_2 ,\sum_reg_1_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[3:0]),
        .O(sum_reg_1_30[3:0]),
        .S({\sum_reg_1_3[3]_i_2_n_0 ,\sum_reg_1_3[3]_i_3_n_0 ,\sum_reg_1_3[3]_i_4_n_0 ,\sum_reg_1_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[4]),
        .Q(sum_reg_1_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[5]),
        .Q(sum_reg_1_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[6]),
        .Q(sum_reg_1_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[7]),
        .Q(sum_reg_1_3[7]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[7]_i_1 
       (.CI(\sum_reg_1_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[7]_i_1_n_0 ,\sum_reg_1_3_reg[7]_i_1_n_1 ,\sum_reg_1_3_reg[7]_i_1_n_2 ,\sum_reg_1_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[7:4]),
        .O(sum_reg_1_30[7:4]),
        .S({\sum_reg_1_3[7]_i_2_n_0 ,\sum_reg_1_3[7]_i_3_n_0 ,\sum_reg_1_3[7]_i_4_n_0 ,\sum_reg_1_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[8]),
        .Q(sum_reg_1_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[9]),
        .Q(sum_reg_1_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_2 
       (.I0(sum_reg_1_0[11]),
        .I1(sum_reg_1_1[11]),
        .O(\sum_reg_2_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_3 
       (.I0(sum_reg_1_0[10]),
        .I1(sum_reg_1_1[10]),
        .O(\sum_reg_2_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_4 
       (.I0(sum_reg_1_0[9]),
        .I1(sum_reg_1_1[9]),
        .O(\sum_reg_2_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_5 
       (.I0(sum_reg_1_0[8]),
        .I1(sum_reg_1_1[8]),
        .O(\sum_reg_2_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_2 
       (.I0(sum_reg_1_0[13]),
        .I1(sum_reg_1_1[13]),
        .O(\sum_reg_2_0[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_3 
       (.I0(sum_reg_1_0[12]),
        .I1(sum_reg_1_1[12]),
        .O(\sum_reg_2_0[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_2 
       (.I0(sum_reg_1_0[3]),
        .I1(sum_reg_1_1[3]),
        .O(\sum_reg_2_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_3 
       (.I0(sum_reg_1_0[2]),
        .I1(sum_reg_1_1[2]),
        .O(\sum_reg_2_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_4 
       (.I0(sum_reg_1_0[1]),
        .I1(sum_reg_1_1[1]),
        .O(\sum_reg_2_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_5 
       (.I0(sum_reg_1_0[0]),
        .I1(sum_reg_1_1[0]),
        .O(\sum_reg_2_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_2 
       (.I0(sum_reg_1_0[7]),
        .I1(sum_reg_1_1[7]),
        .O(\sum_reg_2_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_3 
       (.I0(sum_reg_1_0[6]),
        .I1(sum_reg_1_1[6]),
        .O(\sum_reg_2_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_4 
       (.I0(sum_reg_1_0[5]),
        .I1(sum_reg_1_1[5]),
        .O(\sum_reg_2_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_5 
       (.I0(sum_reg_1_0[4]),
        .I1(sum_reg_1_1[4]),
        .O(\sum_reg_2_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[0]),
        .Q(sum_reg_2_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[10]),
        .Q(sum_reg_2_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[11]),
        .Q(sum_reg_2_0[11]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[11]_i_1 
       (.CI(\sum_reg_2_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[11]_i_1_n_0 ,\sum_reg_2_0_reg[11]_i_1_n_1 ,\sum_reg_2_0_reg[11]_i_1_n_2 ,\sum_reg_2_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[11:8]),
        .O(sum_reg_2_00[11:8]),
        .S({\sum_reg_2_0[11]_i_2_n_0 ,\sum_reg_2_0[11]_i_3_n_0 ,\sum_reg_2_0[11]_i_4_n_0 ,\sum_reg_2_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[12]),
        .Q(sum_reg_2_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[13]),
        .Q(sum_reg_2_0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[14]),
        .Q(sum_reg_2_0[14]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[14]_i_1 
       (.CI(\sum_reg_2_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_00[14],\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_0_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_0[13:12]}),
        .O({\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_00[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_0[14]_i_2_n_0 ,\sum_reg_2_0[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[1]),
        .Q(sum_reg_2_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[2]),
        .Q(sum_reg_2_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[3]),
        .Q(sum_reg_2_0[3]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_0_reg[3]_i_1_n_0 ,\sum_reg_2_0_reg[3]_i_1_n_1 ,\sum_reg_2_0_reg[3]_i_1_n_2 ,\sum_reg_2_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[3:0]),
        .O(sum_reg_2_00[3:0]),
        .S({\sum_reg_2_0[3]_i_2_n_0 ,\sum_reg_2_0[3]_i_3_n_0 ,\sum_reg_2_0[3]_i_4_n_0 ,\sum_reg_2_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[4]),
        .Q(sum_reg_2_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[5]),
        .Q(sum_reg_2_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[6]),
        .Q(sum_reg_2_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[7]),
        .Q(sum_reg_2_0[7]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[7]_i_1 
       (.CI(\sum_reg_2_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[7]_i_1_n_0 ,\sum_reg_2_0_reg[7]_i_1_n_1 ,\sum_reg_2_0_reg[7]_i_1_n_2 ,\sum_reg_2_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[7:4]),
        .O(sum_reg_2_00[7:4]),
        .S({\sum_reg_2_0[7]_i_2_n_0 ,\sum_reg_2_0[7]_i_3_n_0 ,\sum_reg_2_0[7]_i_4_n_0 ,\sum_reg_2_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[8]),
        .Q(sum_reg_2_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[9]),
        .Q(sum_reg_2_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_2 
       (.I0(sum_reg_1_2[11]),
        .I1(sum_reg_1_3[11]),
        .O(\sum_reg_2_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_3 
       (.I0(sum_reg_1_2[10]),
        .I1(sum_reg_1_3[10]),
        .O(\sum_reg_2_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_4 
       (.I0(sum_reg_1_2[9]),
        .I1(sum_reg_1_3[9]),
        .O(\sum_reg_2_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_5 
       (.I0(sum_reg_1_2[8]),
        .I1(sum_reg_1_3[8]),
        .O(\sum_reg_2_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_2 
       (.I0(sum_reg_1_2[13]),
        .I1(sum_reg_1_3[13]),
        .O(\sum_reg_2_1[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_3 
       (.I0(sum_reg_1_2[12]),
        .I1(sum_reg_1_3[12]),
        .O(\sum_reg_2_1[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_2 
       (.I0(sum_reg_1_2[3]),
        .I1(sum_reg_1_3[3]),
        .O(\sum_reg_2_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_3 
       (.I0(sum_reg_1_2[2]),
        .I1(sum_reg_1_3[2]),
        .O(\sum_reg_2_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_4 
       (.I0(sum_reg_1_2[1]),
        .I1(sum_reg_1_3[1]),
        .O(\sum_reg_2_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_5 
       (.I0(sum_reg_1_2[0]),
        .I1(sum_reg_1_3[0]),
        .O(\sum_reg_2_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_2 
       (.I0(sum_reg_1_2[7]),
        .I1(sum_reg_1_3[7]),
        .O(\sum_reg_2_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_3 
       (.I0(sum_reg_1_2[6]),
        .I1(sum_reg_1_3[6]),
        .O(\sum_reg_2_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_4 
       (.I0(sum_reg_1_2[5]),
        .I1(sum_reg_1_3[5]),
        .O(\sum_reg_2_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_5 
       (.I0(sum_reg_1_2[4]),
        .I1(sum_reg_1_3[4]),
        .O(\sum_reg_2_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[0]),
        .Q(sum_reg_2_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[10]),
        .Q(sum_reg_2_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[11]),
        .Q(sum_reg_2_1[11]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[11]_i_1 
       (.CI(\sum_reg_2_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[11]_i_1_n_0 ,\sum_reg_2_1_reg[11]_i_1_n_1 ,\sum_reg_2_1_reg[11]_i_1_n_2 ,\sum_reg_2_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[11:8]),
        .O(sum_reg_2_10[11:8]),
        .S({\sum_reg_2_1[11]_i_2_n_0 ,\sum_reg_2_1[11]_i_3_n_0 ,\sum_reg_2_1[11]_i_4_n_0 ,\sum_reg_2_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[12]),
        .Q(sum_reg_2_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[13]),
        .Q(sum_reg_2_1[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[14]),
        .Q(sum_reg_2_1[14]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[14]_i_1 
       (.CI(\sum_reg_2_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_10[14],\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_1_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_2[13:12]}),
        .O({\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_10[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_1[14]_i_2_n_0 ,\sum_reg_2_1[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[1]),
        .Q(sum_reg_2_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[2]),
        .Q(sum_reg_2_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[3]),
        .Q(sum_reg_2_1[3]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_1_reg[3]_i_1_n_0 ,\sum_reg_2_1_reg[3]_i_1_n_1 ,\sum_reg_2_1_reg[3]_i_1_n_2 ,\sum_reg_2_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[3:0]),
        .O(sum_reg_2_10[3:0]),
        .S({\sum_reg_2_1[3]_i_2_n_0 ,\sum_reg_2_1[3]_i_3_n_0 ,\sum_reg_2_1[3]_i_4_n_0 ,\sum_reg_2_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[4]),
        .Q(sum_reg_2_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[5]),
        .Q(sum_reg_2_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[6]),
        .Q(sum_reg_2_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[7]),
        .Q(sum_reg_2_1[7]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[7]_i_1 
       (.CI(\sum_reg_2_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[7]_i_1_n_0 ,\sum_reg_2_1_reg[7]_i_1_n_1 ,\sum_reg_2_1_reg[7]_i_1_n_2 ,\sum_reg_2_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[7:4]),
        .O(sum_reg_2_10[7:4]),
        .S({\sum_reg_2_1[7]_i_2_n_0 ,\sum_reg_2_1[7]_i_3_n_0 ,\sum_reg_2_1[7]_i_4_n_0 ,\sum_reg_2_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[8]),
        .Q(sum_reg_2_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[9]),
        .Q(sum_reg_2_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_2 
       (.I0(sum_reg_2_0[11]),
        .I1(sum_reg_2_1[11]),
        .O(\sum_reg_3_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_3 
       (.I0(sum_reg_2_0[10]),
        .I1(sum_reg_2_1[10]),
        .O(\sum_reg_3_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_4 
       (.I0(sum_reg_2_0[9]),
        .I1(sum_reg_2_1[9]),
        .O(\sum_reg_3_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_5 
       (.I0(sum_reg_2_0[8]),
        .I1(sum_reg_2_1[8]),
        .O(\sum_reg_3_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_2 
       (.I0(sum_reg_2_0[14]),
        .I1(sum_reg_2_1[14]),
        .O(\sum_reg_3_0[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_3 
       (.I0(sum_reg_2_0[13]),
        .I1(sum_reg_2_1[13]),
        .O(\sum_reg_3_0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_4 
       (.I0(sum_reg_2_0[12]),
        .I1(sum_reg_2_1[12]),
        .O(\sum_reg_3_0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_10 
       (.I0(sum_reg_2_0[0]),
        .I1(sum_reg_2_1[0]),
        .O(\sum_reg_3_0[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_3 
       (.I0(sum_reg_2_0[7]),
        .I1(sum_reg_2_1[7]),
        .O(\sum_reg_3_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_4 
       (.I0(sum_reg_2_0[6]),
        .I1(sum_reg_2_1[6]),
        .O(\sum_reg_3_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_5 
       (.I0(sum_reg_2_0[5]),
        .I1(sum_reg_2_1[5]),
        .O(\sum_reg_3_0[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_6 
       (.I0(sum_reg_2_0[4]),
        .I1(sum_reg_2_1[4]),
        .O(\sum_reg_3_0[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_7 
       (.I0(sum_reg_2_0[3]),
        .I1(sum_reg_2_1[3]),
        .O(\sum_reg_3_0[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_8 
       (.I0(sum_reg_2_0[2]),
        .I1(sum_reg_2_1[2]),
        .O(\sum_reg_3_0[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_9 
       (.I0(sum_reg_2_0[1]),
        .I1(sum_reg_2_1[1]),
        .O(\sum_reg_3_0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[11]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_3_0_reg[11]_i_1_n_0 ,\sum_reg_3_0_reg[11]_i_1_n_1 ,\sum_reg_3_0_reg[11]_i_1_n_2 ,\sum_reg_3_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[11:8]),
        .O(p_0_in[11:8]),
        .S({\sum_reg_3_0[11]_i_2_n_0 ,\sum_reg_3_0[11]_i_3_n_0 ,\sum_reg_3_0[11]_i_4_n_0 ,\sum_reg_3_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[11]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[15]_i_1 
       (.CI(\sum_reg_3_0_reg[11]_i_1_n_0 ),
        .CO({p_0_in[15],\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED [2],\sum_reg_3_0_reg[15]_i_1_n_2 ,\sum_reg_3_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sum_reg_2_0[14:12]}),
        .O({\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED [3],p_0_in[14:12]}),
        .S({1'b1,\sum_reg_3_0[15]_i_2_n_0 ,\sum_reg_3_0[15]_i_3_n_0 ,\sum_reg_3_0[15]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[7]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_2_n_0 ),
        .CO({\sum_reg_3_0_reg[7]_i_1_n_0 ,\sum_reg_3_0_reg[7]_i_1_n_1 ,\sum_reg_3_0_reg[7]_i_1_n_2 ,\sum_reg_3_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[7:4]),
        .O(p_0_in[7:4]),
        .S({\sum_reg_3_0[7]_i_3_n_0 ,\sum_reg_3_0[7]_i_4_n_0 ,\sum_reg_3_0[7]_i_5_n_0 ,\sum_reg_3_0[7]_i_6_n_0 }));
  CARRY4 \sum_reg_3_0_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\sum_reg_3_0_reg[7]_i_2_n_0 ,\sum_reg_3_0_reg[7]_i_2_n_1 ,\sum_reg_3_0_reg[7]_i_2_n_2 ,\sum_reg_3_0_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[3:0]),
        .O(\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\sum_reg_3_0[7]_i_7_n_0 ,\sum_reg_3_0[7]_i_8_n_0 ,\sum_reg_3_0[7]_i_9_n_0 ,\sum_reg_3_0[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(value_reg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(value_reg_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(value_reg_0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(value_reg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(value_reg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(value_reg_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(value_reg_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(value_reg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(value_reg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(value_reg_0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(value_reg_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(value_reg_0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[0]),
        .Q(value_reg_10[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[10]),
        .Q(value_reg_10[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[11]),
        .Q(value_reg_10[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[1]),
        .Q(value_reg_10[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[2]),
        .Q(value_reg_10[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[3]),
        .Q(value_reg_10[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[4]),
        .Q(value_reg_10[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[5]),
        .Q(value_reg_10[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[6]),
        .Q(value_reg_10[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[7]),
        .Q(value_reg_10[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[8]),
        .Q(value_reg_10[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[9]),
        .Q(value_reg_10[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[0]),
        .Q(value_reg_11[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[10]),
        .Q(value_reg_11[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[11]),
        .Q(value_reg_11[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[1]),
        .Q(value_reg_11[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[2]),
        .Q(value_reg_11[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[3]),
        .Q(value_reg_11[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[4]),
        .Q(value_reg_11[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[5]),
        .Q(value_reg_11[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[6]),
        .Q(value_reg_11[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[7]),
        .Q(value_reg_11[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[8]),
        .Q(value_reg_11[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[9]),
        .Q(value_reg_11[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[0]),
        .Q(value_reg_12[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[10]),
        .Q(value_reg_12[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[11]),
        .Q(value_reg_12[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[1]),
        .Q(value_reg_12[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[2]),
        .Q(value_reg_12[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[3]),
        .Q(value_reg_12[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[4]),
        .Q(value_reg_12[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[5]),
        .Q(value_reg_12[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[6]),
        .Q(value_reg_12[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[7]),
        .Q(value_reg_12[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[8]),
        .Q(value_reg_12[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[9]),
        .Q(value_reg_12[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[0]),
        .Q(value_reg_13[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[10]),
        .Q(value_reg_13[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[11]),
        .Q(value_reg_13[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[1]),
        .Q(value_reg_13[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[2]),
        .Q(value_reg_13[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[3]),
        .Q(value_reg_13[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[4]),
        .Q(value_reg_13[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[5]),
        .Q(value_reg_13[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[6]),
        .Q(value_reg_13[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[7]),
        .Q(value_reg_13[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[8]),
        .Q(value_reg_13[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[9]),
        .Q(value_reg_13[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[0]),
        .Q(value_reg_14[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[10]),
        .Q(value_reg_14[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[11]),
        .Q(value_reg_14[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[1]),
        .Q(value_reg_14[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[2]),
        .Q(value_reg_14[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[3]),
        .Q(value_reg_14[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[4]),
        .Q(value_reg_14[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[5]),
        .Q(value_reg_14[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[6]),
        .Q(value_reg_14[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[7]),
        .Q(value_reg_14[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[8]),
        .Q(value_reg_14[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[9]),
        .Q(value_reg_14[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[0]),
        .Q(value_reg_15[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[10]),
        .Q(value_reg_15[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[11]),
        .Q(value_reg_15[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[1]),
        .Q(value_reg_15[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[2]),
        .Q(value_reg_15[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[3]),
        .Q(value_reg_15[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[4]),
        .Q(value_reg_15[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[5]),
        .Q(value_reg_15[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[6]),
        .Q(value_reg_15[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[7]),
        .Q(value_reg_15[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[8]),
        .Q(value_reg_15[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[9]),
        .Q(value_reg_15[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[0]),
        .Q(value_reg_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[10]),
        .Q(value_reg_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[11]),
        .Q(value_reg_1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[1]),
        .Q(value_reg_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[2]),
        .Q(value_reg_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[3]),
        .Q(value_reg_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[4]),
        .Q(value_reg_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[5]),
        .Q(value_reg_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[6]),
        .Q(value_reg_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[7]),
        .Q(value_reg_1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[8]),
        .Q(value_reg_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[9]),
        .Q(value_reg_1[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[0]),
        .Q(value_reg_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[10]),
        .Q(value_reg_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[11]),
        .Q(value_reg_2[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[1]),
        .Q(value_reg_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[2]),
        .Q(value_reg_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[3]),
        .Q(value_reg_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[4]),
        .Q(value_reg_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[5]),
        .Q(value_reg_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[6]),
        .Q(value_reg_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[7]),
        .Q(value_reg_2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[8]),
        .Q(value_reg_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[9]),
        .Q(value_reg_2[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[0]),
        .Q(value_reg_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[10]),
        .Q(value_reg_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[11]),
        .Q(value_reg_3[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[1]),
        .Q(value_reg_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[2]),
        .Q(value_reg_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[3]),
        .Q(value_reg_3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[4]),
        .Q(value_reg_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[5]),
        .Q(value_reg_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[6]),
        .Q(value_reg_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[7]),
        .Q(value_reg_3[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[8]),
        .Q(value_reg_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[9]),
        .Q(value_reg_3[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[0]),
        .Q(value_reg_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[10]),
        .Q(value_reg_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[11]),
        .Q(value_reg_4[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[1]),
        .Q(value_reg_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[2]),
        .Q(value_reg_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[3]),
        .Q(value_reg_4[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[4]),
        .Q(value_reg_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[5]),
        .Q(value_reg_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[6]),
        .Q(value_reg_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[7]),
        .Q(value_reg_4[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[8]),
        .Q(value_reg_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[9]),
        .Q(value_reg_4[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[0]),
        .Q(value_reg_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[10]),
        .Q(value_reg_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[11]),
        .Q(value_reg_5[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[1]),
        .Q(value_reg_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[2]),
        .Q(value_reg_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[3]),
        .Q(value_reg_5[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[4]),
        .Q(value_reg_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[5]),
        .Q(value_reg_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[6]),
        .Q(value_reg_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[7]),
        .Q(value_reg_5[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[8]),
        .Q(value_reg_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[9]),
        .Q(value_reg_5[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[0]),
        .Q(value_reg_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[10]),
        .Q(value_reg_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[11]),
        .Q(value_reg_6[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[1]),
        .Q(value_reg_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[2]),
        .Q(value_reg_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[3]),
        .Q(value_reg_6[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[4]),
        .Q(value_reg_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[5]),
        .Q(value_reg_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[6]),
        .Q(value_reg_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[7]),
        .Q(value_reg_6[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[8]),
        .Q(value_reg_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[9]),
        .Q(value_reg_6[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[0]),
        .Q(value_reg_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[10]),
        .Q(value_reg_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[11]),
        .Q(value_reg_7[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[1]),
        .Q(value_reg_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[2]),
        .Q(value_reg_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[3]),
        .Q(value_reg_7[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[4]),
        .Q(value_reg_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[5]),
        .Q(value_reg_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[6]),
        .Q(value_reg_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[7]),
        .Q(value_reg_7[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[8]),
        .Q(value_reg_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[9]),
        .Q(value_reg_7[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[0]),
        .Q(value_reg_8[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[10]),
        .Q(value_reg_8[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[11]),
        .Q(value_reg_8[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[1]),
        .Q(value_reg_8[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[2]),
        .Q(value_reg_8[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[3]),
        .Q(value_reg_8[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[4]),
        .Q(value_reg_8[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[5]),
        .Q(value_reg_8[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[6]),
        .Q(value_reg_8[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[7]),
        .Q(value_reg_8[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[8]),
        .Q(value_reg_8[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[9]),
        .Q(value_reg_8[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[0]),
        .Q(value_reg_9[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[10]),
        .Q(value_reg_9[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[11]),
        .Q(value_reg_9[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[1]),
        .Q(value_reg_9[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[2]),
        .Q(value_reg_9[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[3]),
        .Q(value_reg_9[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[4]),
        .Q(value_reg_9[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[5]),
        .Q(value_reg_9[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[6]),
        .Q(value_reg_9[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[7]),
        .Q(value_reg_9[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[8]),
        .Q(value_reg_9[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[9]),
        .Q(value_reg_9[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "averaging" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_1
   (S,
    Q,
    DI,
    \sum_reg_3_0_reg[14]_0 ,
    \sum_reg_3_0_reg[14]_1 ,
    over_thld_reg_reg,
    SR,
    E,
    D,
    s00_axi_aclk);
  output [3:0]S;
  output [11:0]Q;
  output [3:0]DI;
  output [1:0]\sum_reg_3_0_reg[14]_0 ;
  output [1:0]\sum_reg_3_0_reg[14]_1 ;
  input [11:0]over_thld_reg_reg;
  input [0:0]SR;
  input [0:0]E;
  input [11:0]D;
  input s00_axi_aclk;

  wire [11:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]over_thld_reg_reg;
  wire [15:4]p_0_in;
  wire s00_axi_aclk;
  wire [12:0]sum_reg_0_0;
  wire [12:0]sum_reg_0_00;
  wire \sum_reg_0_0[11]_i_2_n_0 ;
  wire \sum_reg_0_0[11]_i_3_n_0 ;
  wire \sum_reg_0_0[11]_i_4_n_0 ;
  wire \sum_reg_0_0[11]_i_5_n_0 ;
  wire \sum_reg_0_0[3]_i_2_n_0 ;
  wire \sum_reg_0_0[3]_i_3_n_0 ;
  wire \sum_reg_0_0[3]_i_4_n_0 ;
  wire \sum_reg_0_0[3]_i_5_n_0 ;
  wire \sum_reg_0_0[7]_i_2_n_0 ;
  wire \sum_reg_0_0[7]_i_3_n_0 ;
  wire \sum_reg_0_0[7]_i_4_n_0 ;
  wire \sum_reg_0_0[7]_i_5_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_1;
  wire [12:0]sum_reg_0_10;
  wire \sum_reg_0_1[11]_i_2_n_0 ;
  wire \sum_reg_0_1[11]_i_3_n_0 ;
  wire \sum_reg_0_1[11]_i_4_n_0 ;
  wire \sum_reg_0_1[11]_i_5_n_0 ;
  wire \sum_reg_0_1[3]_i_2_n_0 ;
  wire \sum_reg_0_1[3]_i_3_n_0 ;
  wire \sum_reg_0_1[3]_i_4_n_0 ;
  wire \sum_reg_0_1[3]_i_5_n_0 ;
  wire \sum_reg_0_1[7]_i_2_n_0 ;
  wire \sum_reg_0_1[7]_i_3_n_0 ;
  wire \sum_reg_0_1[7]_i_4_n_0 ;
  wire \sum_reg_0_1[7]_i_5_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_2;
  wire [12:0]sum_reg_0_20;
  wire \sum_reg_0_2[11]_i_2_n_0 ;
  wire \sum_reg_0_2[11]_i_3_n_0 ;
  wire \sum_reg_0_2[11]_i_4_n_0 ;
  wire \sum_reg_0_2[11]_i_5_n_0 ;
  wire \sum_reg_0_2[3]_i_2_n_0 ;
  wire \sum_reg_0_2[3]_i_3_n_0 ;
  wire \sum_reg_0_2[3]_i_4_n_0 ;
  wire \sum_reg_0_2[3]_i_5_n_0 ;
  wire \sum_reg_0_2[7]_i_2_n_0 ;
  wire \sum_reg_0_2[7]_i_3_n_0 ;
  wire \sum_reg_0_2[7]_i_4_n_0 ;
  wire \sum_reg_0_2[7]_i_5_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_3;
  wire [12:0]sum_reg_0_30;
  wire \sum_reg_0_3[11]_i_2_n_0 ;
  wire \sum_reg_0_3[11]_i_3_n_0 ;
  wire \sum_reg_0_3[11]_i_4_n_0 ;
  wire \sum_reg_0_3[11]_i_5_n_0 ;
  wire \sum_reg_0_3[3]_i_2_n_0 ;
  wire \sum_reg_0_3[3]_i_3_n_0 ;
  wire \sum_reg_0_3[3]_i_4_n_0 ;
  wire \sum_reg_0_3[3]_i_5_n_0 ;
  wire \sum_reg_0_3[7]_i_2_n_0 ;
  wire \sum_reg_0_3[7]_i_3_n_0 ;
  wire \sum_reg_0_3[7]_i_4_n_0 ;
  wire \sum_reg_0_3[7]_i_5_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_4;
  wire [12:0]sum_reg_0_40;
  wire \sum_reg_0_4[11]_i_2_n_0 ;
  wire \sum_reg_0_4[11]_i_3_n_0 ;
  wire \sum_reg_0_4[11]_i_4_n_0 ;
  wire \sum_reg_0_4[11]_i_5_n_0 ;
  wire \sum_reg_0_4[3]_i_2_n_0 ;
  wire \sum_reg_0_4[3]_i_3_n_0 ;
  wire \sum_reg_0_4[3]_i_4_n_0 ;
  wire \sum_reg_0_4[3]_i_5_n_0 ;
  wire \sum_reg_0_4[7]_i_2_n_0 ;
  wire \sum_reg_0_4[7]_i_3_n_0 ;
  wire \sum_reg_0_4[7]_i_4_n_0 ;
  wire \sum_reg_0_4[7]_i_5_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_5;
  wire [12:0]sum_reg_0_50;
  wire \sum_reg_0_5[11]_i_2_n_0 ;
  wire \sum_reg_0_5[11]_i_3_n_0 ;
  wire \sum_reg_0_5[11]_i_4_n_0 ;
  wire \sum_reg_0_5[11]_i_5_n_0 ;
  wire \sum_reg_0_5[3]_i_2_n_0 ;
  wire \sum_reg_0_5[3]_i_3_n_0 ;
  wire \sum_reg_0_5[3]_i_4_n_0 ;
  wire \sum_reg_0_5[3]_i_5_n_0 ;
  wire \sum_reg_0_5[7]_i_2_n_0 ;
  wire \sum_reg_0_5[7]_i_3_n_0 ;
  wire \sum_reg_0_5[7]_i_4_n_0 ;
  wire \sum_reg_0_5[7]_i_5_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_6;
  wire [12:0]sum_reg_0_60;
  wire \sum_reg_0_6[11]_i_2_n_0 ;
  wire \sum_reg_0_6[11]_i_3_n_0 ;
  wire \sum_reg_0_6[11]_i_4_n_0 ;
  wire \sum_reg_0_6[11]_i_5_n_0 ;
  wire \sum_reg_0_6[3]_i_2_n_0 ;
  wire \sum_reg_0_6[3]_i_3_n_0 ;
  wire \sum_reg_0_6[3]_i_4_n_0 ;
  wire \sum_reg_0_6[3]_i_5_n_0 ;
  wire \sum_reg_0_6[7]_i_2_n_0 ;
  wire \sum_reg_0_6[7]_i_3_n_0 ;
  wire \sum_reg_0_6[7]_i_4_n_0 ;
  wire \sum_reg_0_6[7]_i_5_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_7;
  wire [12:0]sum_reg_0_70;
  wire \sum_reg_0_7[11]_i_2_n_0 ;
  wire \sum_reg_0_7[11]_i_3_n_0 ;
  wire \sum_reg_0_7[11]_i_4_n_0 ;
  wire \sum_reg_0_7[11]_i_5_n_0 ;
  wire \sum_reg_0_7[3]_i_2_n_0 ;
  wire \sum_reg_0_7[3]_i_3_n_0 ;
  wire \sum_reg_0_7[3]_i_4_n_0 ;
  wire \sum_reg_0_7[3]_i_5_n_0 ;
  wire \sum_reg_0_7[7]_i_2_n_0 ;
  wire \sum_reg_0_7[7]_i_3_n_0 ;
  wire \sum_reg_0_7[7]_i_4_n_0 ;
  wire \sum_reg_0_7[7]_i_5_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_0;
  wire [13:0]sum_reg_1_00;
  wire \sum_reg_1_0[11]_i_2_n_0 ;
  wire \sum_reg_1_0[11]_i_3_n_0 ;
  wire \sum_reg_1_0[11]_i_4_n_0 ;
  wire \sum_reg_1_0[11]_i_5_n_0 ;
  wire \sum_reg_1_0[13]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_3_n_0 ;
  wire \sum_reg_1_0[3]_i_4_n_0 ;
  wire \sum_reg_1_0[3]_i_5_n_0 ;
  wire \sum_reg_1_0[7]_i_2_n_0 ;
  wire \sum_reg_1_0[7]_i_3_n_0 ;
  wire \sum_reg_1_0[7]_i_4_n_0 ;
  wire \sum_reg_1_0[7]_i_5_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_1;
  wire [13:0]sum_reg_1_10;
  wire \sum_reg_1_1[11]_i_2_n_0 ;
  wire \sum_reg_1_1[11]_i_3_n_0 ;
  wire \sum_reg_1_1[11]_i_4_n_0 ;
  wire \sum_reg_1_1[11]_i_5_n_0 ;
  wire \sum_reg_1_1[13]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_3_n_0 ;
  wire \sum_reg_1_1[3]_i_4_n_0 ;
  wire \sum_reg_1_1[3]_i_5_n_0 ;
  wire \sum_reg_1_1[7]_i_2_n_0 ;
  wire \sum_reg_1_1[7]_i_3_n_0 ;
  wire \sum_reg_1_1[7]_i_4_n_0 ;
  wire \sum_reg_1_1[7]_i_5_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_2;
  wire [13:0]sum_reg_1_20;
  wire \sum_reg_1_2[11]_i_2_n_0 ;
  wire \sum_reg_1_2[11]_i_3_n_0 ;
  wire \sum_reg_1_2[11]_i_4_n_0 ;
  wire \sum_reg_1_2[11]_i_5_n_0 ;
  wire \sum_reg_1_2[13]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_3_n_0 ;
  wire \sum_reg_1_2[3]_i_4_n_0 ;
  wire \sum_reg_1_2[3]_i_5_n_0 ;
  wire \sum_reg_1_2[7]_i_2_n_0 ;
  wire \sum_reg_1_2[7]_i_3_n_0 ;
  wire \sum_reg_1_2[7]_i_4_n_0 ;
  wire \sum_reg_1_2[7]_i_5_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_3;
  wire [13:0]sum_reg_1_30;
  wire \sum_reg_1_3[11]_i_2_n_0 ;
  wire \sum_reg_1_3[11]_i_3_n_0 ;
  wire \sum_reg_1_3[11]_i_4_n_0 ;
  wire \sum_reg_1_3[11]_i_5_n_0 ;
  wire \sum_reg_1_3[13]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_3_n_0 ;
  wire \sum_reg_1_3[3]_i_4_n_0 ;
  wire \sum_reg_1_3[3]_i_5_n_0 ;
  wire \sum_reg_1_3[7]_i_2_n_0 ;
  wire \sum_reg_1_3[7]_i_3_n_0 ;
  wire \sum_reg_1_3[7]_i_4_n_0 ;
  wire \sum_reg_1_3[7]_i_5_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_0;
  wire [14:0]sum_reg_2_00;
  wire \sum_reg_2_0[11]_i_2_n_0 ;
  wire \sum_reg_2_0[11]_i_3_n_0 ;
  wire \sum_reg_2_0[11]_i_4_n_0 ;
  wire \sum_reg_2_0[11]_i_5_n_0 ;
  wire \sum_reg_2_0[14]_i_2_n_0 ;
  wire \sum_reg_2_0[14]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_2_n_0 ;
  wire \sum_reg_2_0[3]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_4_n_0 ;
  wire \sum_reg_2_0[3]_i_5_n_0 ;
  wire \sum_reg_2_0[7]_i_2_n_0 ;
  wire \sum_reg_2_0[7]_i_3_n_0 ;
  wire \sum_reg_2_0[7]_i_4_n_0 ;
  wire \sum_reg_2_0[7]_i_5_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_1;
  wire [14:0]sum_reg_2_10;
  wire \sum_reg_2_1[11]_i_2_n_0 ;
  wire \sum_reg_2_1[11]_i_3_n_0 ;
  wire \sum_reg_2_1[11]_i_4_n_0 ;
  wire \sum_reg_2_1[11]_i_5_n_0 ;
  wire \sum_reg_2_1[14]_i_2_n_0 ;
  wire \sum_reg_2_1[14]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_2_n_0 ;
  wire \sum_reg_2_1[3]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_4_n_0 ;
  wire \sum_reg_2_1[3]_i_5_n_0 ;
  wire \sum_reg_2_1[7]_i_2_n_0 ;
  wire \sum_reg_2_1[7]_i_3_n_0 ;
  wire \sum_reg_2_1[7]_i_4_n_0 ;
  wire \sum_reg_2_1[7]_i_5_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0[11]_i_2_n_0 ;
  wire \sum_reg_3_0[11]_i_3_n_0 ;
  wire \sum_reg_3_0[11]_i_4_n_0 ;
  wire \sum_reg_3_0[11]_i_5_n_0 ;
  wire \sum_reg_3_0[15]_i_2_n_0 ;
  wire \sum_reg_3_0[15]_i_3_n_0 ;
  wire \sum_reg_3_0[15]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_10_n_0 ;
  wire \sum_reg_3_0[7]_i_3_n_0 ;
  wire \sum_reg_3_0[7]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_5_n_0 ;
  wire \sum_reg_3_0[7]_i_6_n_0 ;
  wire \sum_reg_3_0[7]_i_7_n_0 ;
  wire \sum_reg_3_0[7]_i_8_n_0 ;
  wire \sum_reg_3_0[7]_i_9_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_3 ;
  wire [1:0]\sum_reg_3_0_reg[14]_0 ;
  wire [1:0]\sum_reg_3_0_reg[14]_1 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_3 ;
  wire [11:0]value_reg_0;
  wire [11:0]value_reg_1;
  wire [11:0]value_reg_10;
  wire [11:0]value_reg_11;
  wire [11:0]value_reg_12;
  wire [11:0]value_reg_13;
  wire [11:0]value_reg_14;
  wire [11:0]value_reg_15;
  wire [11:0]value_reg_2;
  wire [11:0]value_reg_3;
  wire [11:0]value_reg_4;
  wire [11:0]value_reg_5;
  wire [11:0]value_reg_6;
  wire [11:0]value_reg_7;
  wire [11:0]value_reg_8;
  wire [11:0]value_reg_9;
  wire [3:1]\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_1__0
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(over_thld_reg_reg[11]),
        .I3(Q[11]),
        .O(\sum_reg_3_0_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_2__0
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(over_thld_reg_reg[9]),
        .I3(Q[9]),
        .O(\sum_reg_3_0_reg[14]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_3__0
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(Q[11]),
        .I3(over_thld_reg_reg[11]),
        .O(\sum_reg_3_0_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_4__0
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(Q[9]),
        .I3(over_thld_reg_reg[9]),
        .O(\sum_reg_3_0_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_1__0
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(over_thld_reg_reg[7]),
        .I3(Q[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_2__0
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(over_thld_reg_reg[5]),
        .I3(Q[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_3__0
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(over_thld_reg_reg[3]),
        .I3(Q[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_4__0
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(over_thld_reg_reg[1]),
        .I3(Q[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_5__0
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(Q[7]),
        .I3(over_thld_reg_reg[7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_6__0
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(Q[5]),
        .I3(over_thld_reg_reg[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_7__0
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(Q[3]),
        .I3(over_thld_reg_reg[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_8__0
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(Q[1]),
        .I3(over_thld_reg_reg[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_2 
       (.I0(value_reg_0[11]),
        .I1(value_reg_1[11]),
        .O(\sum_reg_0_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_3 
       (.I0(value_reg_0[10]),
        .I1(value_reg_1[10]),
        .O(\sum_reg_0_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_4 
       (.I0(value_reg_0[9]),
        .I1(value_reg_1[9]),
        .O(\sum_reg_0_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_5 
       (.I0(value_reg_0[8]),
        .I1(value_reg_1[8]),
        .O(\sum_reg_0_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_2 
       (.I0(value_reg_0[3]),
        .I1(value_reg_1[3]),
        .O(\sum_reg_0_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_3 
       (.I0(value_reg_0[2]),
        .I1(value_reg_1[2]),
        .O(\sum_reg_0_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_4 
       (.I0(value_reg_0[1]),
        .I1(value_reg_1[1]),
        .O(\sum_reg_0_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_5 
       (.I0(value_reg_0[0]),
        .I1(value_reg_1[0]),
        .O(\sum_reg_0_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_2 
       (.I0(value_reg_0[7]),
        .I1(value_reg_1[7]),
        .O(\sum_reg_0_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_3 
       (.I0(value_reg_0[6]),
        .I1(value_reg_1[6]),
        .O(\sum_reg_0_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_4 
       (.I0(value_reg_0[5]),
        .I1(value_reg_1[5]),
        .O(\sum_reg_0_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_5 
       (.I0(value_reg_0[4]),
        .I1(value_reg_1[4]),
        .O(\sum_reg_0_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[0]),
        .Q(sum_reg_0_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[10]),
        .Q(sum_reg_0_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[11]),
        .Q(sum_reg_0_0[11]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[11]_i_1 
       (.CI(\sum_reg_0_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[11]_i_1_n_0 ,\sum_reg_0_0_reg[11]_i_1_n_1 ,\sum_reg_0_0_reg[11]_i_1_n_2 ,\sum_reg_0_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[11:8]),
        .O(sum_reg_0_00[11:8]),
        .S({\sum_reg_0_0[11]_i_2_n_0 ,\sum_reg_0_0[11]_i_3_n_0 ,\sum_reg_0_0[11]_i_4_n_0 ,\sum_reg_0_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[12]),
        .Q(sum_reg_0_0[12]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[12]_i_1 
       (.CI(\sum_reg_0_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_00[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[1]),
        .Q(sum_reg_0_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[2]),
        .Q(sum_reg_0_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[3]),
        .Q(sum_reg_0_0[3]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_0_reg[3]_i_1_n_0 ,\sum_reg_0_0_reg[3]_i_1_n_1 ,\sum_reg_0_0_reg[3]_i_1_n_2 ,\sum_reg_0_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[3:0]),
        .O(sum_reg_0_00[3:0]),
        .S({\sum_reg_0_0[3]_i_2_n_0 ,\sum_reg_0_0[3]_i_3_n_0 ,\sum_reg_0_0[3]_i_4_n_0 ,\sum_reg_0_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[4]),
        .Q(sum_reg_0_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[5]),
        .Q(sum_reg_0_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[6]),
        .Q(sum_reg_0_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[7]),
        .Q(sum_reg_0_0[7]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[7]_i_1 
       (.CI(\sum_reg_0_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[7]_i_1_n_0 ,\sum_reg_0_0_reg[7]_i_1_n_1 ,\sum_reg_0_0_reg[7]_i_1_n_2 ,\sum_reg_0_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[7:4]),
        .O(sum_reg_0_00[7:4]),
        .S({\sum_reg_0_0[7]_i_2_n_0 ,\sum_reg_0_0[7]_i_3_n_0 ,\sum_reg_0_0[7]_i_4_n_0 ,\sum_reg_0_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[8]),
        .Q(sum_reg_0_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[9]),
        .Q(sum_reg_0_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_2 
       (.I0(value_reg_2[11]),
        .I1(value_reg_3[11]),
        .O(\sum_reg_0_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_3 
       (.I0(value_reg_2[10]),
        .I1(value_reg_3[10]),
        .O(\sum_reg_0_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_4 
       (.I0(value_reg_2[9]),
        .I1(value_reg_3[9]),
        .O(\sum_reg_0_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_5 
       (.I0(value_reg_2[8]),
        .I1(value_reg_3[8]),
        .O(\sum_reg_0_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_2 
       (.I0(value_reg_2[3]),
        .I1(value_reg_3[3]),
        .O(\sum_reg_0_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_3 
       (.I0(value_reg_2[2]),
        .I1(value_reg_3[2]),
        .O(\sum_reg_0_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_4 
       (.I0(value_reg_2[1]),
        .I1(value_reg_3[1]),
        .O(\sum_reg_0_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_5 
       (.I0(value_reg_2[0]),
        .I1(value_reg_3[0]),
        .O(\sum_reg_0_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_2 
       (.I0(value_reg_2[7]),
        .I1(value_reg_3[7]),
        .O(\sum_reg_0_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_3 
       (.I0(value_reg_2[6]),
        .I1(value_reg_3[6]),
        .O(\sum_reg_0_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_4 
       (.I0(value_reg_2[5]),
        .I1(value_reg_3[5]),
        .O(\sum_reg_0_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_5 
       (.I0(value_reg_2[4]),
        .I1(value_reg_3[4]),
        .O(\sum_reg_0_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[0]),
        .Q(sum_reg_0_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[10]),
        .Q(sum_reg_0_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[11]),
        .Q(sum_reg_0_1[11]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[11]_i_1 
       (.CI(\sum_reg_0_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[11]_i_1_n_0 ,\sum_reg_0_1_reg[11]_i_1_n_1 ,\sum_reg_0_1_reg[11]_i_1_n_2 ,\sum_reg_0_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[11:8]),
        .O(sum_reg_0_10[11:8]),
        .S({\sum_reg_0_1[11]_i_2_n_0 ,\sum_reg_0_1[11]_i_3_n_0 ,\sum_reg_0_1[11]_i_4_n_0 ,\sum_reg_0_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[12]),
        .Q(sum_reg_0_1[12]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[12]_i_1 
       (.CI(\sum_reg_0_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_10[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[1]),
        .Q(sum_reg_0_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[2]),
        .Q(sum_reg_0_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[3]),
        .Q(sum_reg_0_1[3]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_1_reg[3]_i_1_n_0 ,\sum_reg_0_1_reg[3]_i_1_n_1 ,\sum_reg_0_1_reg[3]_i_1_n_2 ,\sum_reg_0_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[3:0]),
        .O(sum_reg_0_10[3:0]),
        .S({\sum_reg_0_1[3]_i_2_n_0 ,\sum_reg_0_1[3]_i_3_n_0 ,\sum_reg_0_1[3]_i_4_n_0 ,\sum_reg_0_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[4]),
        .Q(sum_reg_0_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[5]),
        .Q(sum_reg_0_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[6]),
        .Q(sum_reg_0_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[7]),
        .Q(sum_reg_0_1[7]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[7]_i_1 
       (.CI(\sum_reg_0_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[7]_i_1_n_0 ,\sum_reg_0_1_reg[7]_i_1_n_1 ,\sum_reg_0_1_reg[7]_i_1_n_2 ,\sum_reg_0_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[7:4]),
        .O(sum_reg_0_10[7:4]),
        .S({\sum_reg_0_1[7]_i_2_n_0 ,\sum_reg_0_1[7]_i_3_n_0 ,\sum_reg_0_1[7]_i_4_n_0 ,\sum_reg_0_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[8]),
        .Q(sum_reg_0_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[9]),
        .Q(sum_reg_0_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_2 
       (.I0(value_reg_4[11]),
        .I1(value_reg_5[11]),
        .O(\sum_reg_0_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_3 
       (.I0(value_reg_4[10]),
        .I1(value_reg_5[10]),
        .O(\sum_reg_0_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_4 
       (.I0(value_reg_4[9]),
        .I1(value_reg_5[9]),
        .O(\sum_reg_0_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_5 
       (.I0(value_reg_4[8]),
        .I1(value_reg_5[8]),
        .O(\sum_reg_0_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_2 
       (.I0(value_reg_4[3]),
        .I1(value_reg_5[3]),
        .O(\sum_reg_0_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_3 
       (.I0(value_reg_4[2]),
        .I1(value_reg_5[2]),
        .O(\sum_reg_0_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_4 
       (.I0(value_reg_4[1]),
        .I1(value_reg_5[1]),
        .O(\sum_reg_0_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_5 
       (.I0(value_reg_4[0]),
        .I1(value_reg_5[0]),
        .O(\sum_reg_0_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_2 
       (.I0(value_reg_4[7]),
        .I1(value_reg_5[7]),
        .O(\sum_reg_0_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_3 
       (.I0(value_reg_4[6]),
        .I1(value_reg_5[6]),
        .O(\sum_reg_0_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_4 
       (.I0(value_reg_4[5]),
        .I1(value_reg_5[5]),
        .O(\sum_reg_0_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_5 
       (.I0(value_reg_4[4]),
        .I1(value_reg_5[4]),
        .O(\sum_reg_0_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[0]),
        .Q(sum_reg_0_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[10]),
        .Q(sum_reg_0_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[11]),
        .Q(sum_reg_0_2[11]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[11]_i_1 
       (.CI(\sum_reg_0_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[11]_i_1_n_0 ,\sum_reg_0_2_reg[11]_i_1_n_1 ,\sum_reg_0_2_reg[11]_i_1_n_2 ,\sum_reg_0_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[11:8]),
        .O(sum_reg_0_20[11:8]),
        .S({\sum_reg_0_2[11]_i_2_n_0 ,\sum_reg_0_2[11]_i_3_n_0 ,\sum_reg_0_2[11]_i_4_n_0 ,\sum_reg_0_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[12]),
        .Q(sum_reg_0_2[12]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[12]_i_1 
       (.CI(\sum_reg_0_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_20[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[1]),
        .Q(sum_reg_0_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[2]),
        .Q(sum_reg_0_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[3]),
        .Q(sum_reg_0_2[3]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_2_reg[3]_i_1_n_0 ,\sum_reg_0_2_reg[3]_i_1_n_1 ,\sum_reg_0_2_reg[3]_i_1_n_2 ,\sum_reg_0_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[3:0]),
        .O(sum_reg_0_20[3:0]),
        .S({\sum_reg_0_2[3]_i_2_n_0 ,\sum_reg_0_2[3]_i_3_n_0 ,\sum_reg_0_2[3]_i_4_n_0 ,\sum_reg_0_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[4]),
        .Q(sum_reg_0_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[5]),
        .Q(sum_reg_0_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[6]),
        .Q(sum_reg_0_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[7]),
        .Q(sum_reg_0_2[7]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[7]_i_1 
       (.CI(\sum_reg_0_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[7]_i_1_n_0 ,\sum_reg_0_2_reg[7]_i_1_n_1 ,\sum_reg_0_2_reg[7]_i_1_n_2 ,\sum_reg_0_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[7:4]),
        .O(sum_reg_0_20[7:4]),
        .S({\sum_reg_0_2[7]_i_2_n_0 ,\sum_reg_0_2[7]_i_3_n_0 ,\sum_reg_0_2[7]_i_4_n_0 ,\sum_reg_0_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[8]),
        .Q(sum_reg_0_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[9]),
        .Q(sum_reg_0_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_2 
       (.I0(value_reg_6[11]),
        .I1(value_reg_7[11]),
        .O(\sum_reg_0_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_3 
       (.I0(value_reg_6[10]),
        .I1(value_reg_7[10]),
        .O(\sum_reg_0_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_4 
       (.I0(value_reg_6[9]),
        .I1(value_reg_7[9]),
        .O(\sum_reg_0_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_5 
       (.I0(value_reg_6[8]),
        .I1(value_reg_7[8]),
        .O(\sum_reg_0_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_2 
       (.I0(value_reg_6[3]),
        .I1(value_reg_7[3]),
        .O(\sum_reg_0_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_3 
       (.I0(value_reg_6[2]),
        .I1(value_reg_7[2]),
        .O(\sum_reg_0_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_4 
       (.I0(value_reg_6[1]),
        .I1(value_reg_7[1]),
        .O(\sum_reg_0_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_5 
       (.I0(value_reg_6[0]),
        .I1(value_reg_7[0]),
        .O(\sum_reg_0_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_2 
       (.I0(value_reg_6[7]),
        .I1(value_reg_7[7]),
        .O(\sum_reg_0_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_3 
       (.I0(value_reg_6[6]),
        .I1(value_reg_7[6]),
        .O(\sum_reg_0_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_4 
       (.I0(value_reg_6[5]),
        .I1(value_reg_7[5]),
        .O(\sum_reg_0_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_5 
       (.I0(value_reg_6[4]),
        .I1(value_reg_7[4]),
        .O(\sum_reg_0_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[0]),
        .Q(sum_reg_0_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[10]),
        .Q(sum_reg_0_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[11]),
        .Q(sum_reg_0_3[11]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[11]_i_1 
       (.CI(\sum_reg_0_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[11]_i_1_n_0 ,\sum_reg_0_3_reg[11]_i_1_n_1 ,\sum_reg_0_3_reg[11]_i_1_n_2 ,\sum_reg_0_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[11:8]),
        .O(sum_reg_0_30[11:8]),
        .S({\sum_reg_0_3[11]_i_2_n_0 ,\sum_reg_0_3[11]_i_3_n_0 ,\sum_reg_0_3[11]_i_4_n_0 ,\sum_reg_0_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[12]),
        .Q(sum_reg_0_3[12]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[12]_i_1 
       (.CI(\sum_reg_0_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_30[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[1]),
        .Q(sum_reg_0_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[2]),
        .Q(sum_reg_0_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[3]),
        .Q(sum_reg_0_3[3]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_3_reg[3]_i_1_n_0 ,\sum_reg_0_3_reg[3]_i_1_n_1 ,\sum_reg_0_3_reg[3]_i_1_n_2 ,\sum_reg_0_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[3:0]),
        .O(sum_reg_0_30[3:0]),
        .S({\sum_reg_0_3[3]_i_2_n_0 ,\sum_reg_0_3[3]_i_3_n_0 ,\sum_reg_0_3[3]_i_4_n_0 ,\sum_reg_0_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[4]),
        .Q(sum_reg_0_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[5]),
        .Q(sum_reg_0_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[6]),
        .Q(sum_reg_0_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[7]),
        .Q(sum_reg_0_3[7]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[7]_i_1 
       (.CI(\sum_reg_0_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[7]_i_1_n_0 ,\sum_reg_0_3_reg[7]_i_1_n_1 ,\sum_reg_0_3_reg[7]_i_1_n_2 ,\sum_reg_0_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[7:4]),
        .O(sum_reg_0_30[7:4]),
        .S({\sum_reg_0_3[7]_i_2_n_0 ,\sum_reg_0_3[7]_i_3_n_0 ,\sum_reg_0_3[7]_i_4_n_0 ,\sum_reg_0_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[8]),
        .Q(sum_reg_0_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[9]),
        .Q(sum_reg_0_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_2 
       (.I0(value_reg_8[11]),
        .I1(value_reg_9[11]),
        .O(\sum_reg_0_4[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_3 
       (.I0(value_reg_8[10]),
        .I1(value_reg_9[10]),
        .O(\sum_reg_0_4[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_4 
       (.I0(value_reg_8[9]),
        .I1(value_reg_9[9]),
        .O(\sum_reg_0_4[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_5 
       (.I0(value_reg_8[8]),
        .I1(value_reg_9[8]),
        .O(\sum_reg_0_4[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_2 
       (.I0(value_reg_8[3]),
        .I1(value_reg_9[3]),
        .O(\sum_reg_0_4[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_3 
       (.I0(value_reg_8[2]),
        .I1(value_reg_9[2]),
        .O(\sum_reg_0_4[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_4 
       (.I0(value_reg_8[1]),
        .I1(value_reg_9[1]),
        .O(\sum_reg_0_4[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_5 
       (.I0(value_reg_8[0]),
        .I1(value_reg_9[0]),
        .O(\sum_reg_0_4[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_2 
       (.I0(value_reg_8[7]),
        .I1(value_reg_9[7]),
        .O(\sum_reg_0_4[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_3 
       (.I0(value_reg_8[6]),
        .I1(value_reg_9[6]),
        .O(\sum_reg_0_4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_4 
       (.I0(value_reg_8[5]),
        .I1(value_reg_9[5]),
        .O(\sum_reg_0_4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_5 
       (.I0(value_reg_8[4]),
        .I1(value_reg_9[4]),
        .O(\sum_reg_0_4[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[0]),
        .Q(sum_reg_0_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[10]),
        .Q(sum_reg_0_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[11]),
        .Q(sum_reg_0_4[11]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[11]_i_1 
       (.CI(\sum_reg_0_4_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[11]_i_1_n_0 ,\sum_reg_0_4_reg[11]_i_1_n_1 ,\sum_reg_0_4_reg[11]_i_1_n_2 ,\sum_reg_0_4_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[11:8]),
        .O(sum_reg_0_40[11:8]),
        .S({\sum_reg_0_4[11]_i_2_n_0 ,\sum_reg_0_4[11]_i_3_n_0 ,\sum_reg_0_4[11]_i_4_n_0 ,\sum_reg_0_4[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[12]),
        .Q(sum_reg_0_4[12]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[12]_i_1 
       (.CI(\sum_reg_0_4_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_40[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[1]),
        .Q(sum_reg_0_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[2]),
        .Q(sum_reg_0_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[3]),
        .Q(sum_reg_0_4[3]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_4_reg[3]_i_1_n_0 ,\sum_reg_0_4_reg[3]_i_1_n_1 ,\sum_reg_0_4_reg[3]_i_1_n_2 ,\sum_reg_0_4_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[3:0]),
        .O(sum_reg_0_40[3:0]),
        .S({\sum_reg_0_4[3]_i_2_n_0 ,\sum_reg_0_4[3]_i_3_n_0 ,\sum_reg_0_4[3]_i_4_n_0 ,\sum_reg_0_4[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[4]),
        .Q(sum_reg_0_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[5]),
        .Q(sum_reg_0_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[6]),
        .Q(sum_reg_0_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[7]),
        .Q(sum_reg_0_4[7]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[7]_i_1 
       (.CI(\sum_reg_0_4_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[7]_i_1_n_0 ,\sum_reg_0_4_reg[7]_i_1_n_1 ,\sum_reg_0_4_reg[7]_i_1_n_2 ,\sum_reg_0_4_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[7:4]),
        .O(sum_reg_0_40[7:4]),
        .S({\sum_reg_0_4[7]_i_2_n_0 ,\sum_reg_0_4[7]_i_3_n_0 ,\sum_reg_0_4[7]_i_4_n_0 ,\sum_reg_0_4[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[8]),
        .Q(sum_reg_0_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[9]),
        .Q(sum_reg_0_4[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_2 
       (.I0(value_reg_10[11]),
        .I1(value_reg_11[11]),
        .O(\sum_reg_0_5[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_3 
       (.I0(value_reg_10[10]),
        .I1(value_reg_11[10]),
        .O(\sum_reg_0_5[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_4 
       (.I0(value_reg_10[9]),
        .I1(value_reg_11[9]),
        .O(\sum_reg_0_5[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_5 
       (.I0(value_reg_10[8]),
        .I1(value_reg_11[8]),
        .O(\sum_reg_0_5[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_2 
       (.I0(value_reg_10[3]),
        .I1(value_reg_11[3]),
        .O(\sum_reg_0_5[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_3 
       (.I0(value_reg_10[2]),
        .I1(value_reg_11[2]),
        .O(\sum_reg_0_5[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_4 
       (.I0(value_reg_10[1]),
        .I1(value_reg_11[1]),
        .O(\sum_reg_0_5[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_5 
       (.I0(value_reg_10[0]),
        .I1(value_reg_11[0]),
        .O(\sum_reg_0_5[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_2 
       (.I0(value_reg_10[7]),
        .I1(value_reg_11[7]),
        .O(\sum_reg_0_5[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_3 
       (.I0(value_reg_10[6]),
        .I1(value_reg_11[6]),
        .O(\sum_reg_0_5[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_4 
       (.I0(value_reg_10[5]),
        .I1(value_reg_11[5]),
        .O(\sum_reg_0_5[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_5 
       (.I0(value_reg_10[4]),
        .I1(value_reg_11[4]),
        .O(\sum_reg_0_5[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[0]),
        .Q(sum_reg_0_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[10]),
        .Q(sum_reg_0_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[11]),
        .Q(sum_reg_0_5[11]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[11]_i_1 
       (.CI(\sum_reg_0_5_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[11]_i_1_n_0 ,\sum_reg_0_5_reg[11]_i_1_n_1 ,\sum_reg_0_5_reg[11]_i_1_n_2 ,\sum_reg_0_5_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[11:8]),
        .O(sum_reg_0_50[11:8]),
        .S({\sum_reg_0_5[11]_i_2_n_0 ,\sum_reg_0_5[11]_i_3_n_0 ,\sum_reg_0_5[11]_i_4_n_0 ,\sum_reg_0_5[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[12]),
        .Q(sum_reg_0_5[12]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[12]_i_1 
       (.CI(\sum_reg_0_5_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_50[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[1]),
        .Q(sum_reg_0_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[2]),
        .Q(sum_reg_0_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[3]),
        .Q(sum_reg_0_5[3]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_5_reg[3]_i_1_n_0 ,\sum_reg_0_5_reg[3]_i_1_n_1 ,\sum_reg_0_5_reg[3]_i_1_n_2 ,\sum_reg_0_5_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[3:0]),
        .O(sum_reg_0_50[3:0]),
        .S({\sum_reg_0_5[3]_i_2_n_0 ,\sum_reg_0_5[3]_i_3_n_0 ,\sum_reg_0_5[3]_i_4_n_0 ,\sum_reg_0_5[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[4]),
        .Q(sum_reg_0_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[5]),
        .Q(sum_reg_0_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[6]),
        .Q(sum_reg_0_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[7]),
        .Q(sum_reg_0_5[7]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[7]_i_1 
       (.CI(\sum_reg_0_5_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[7]_i_1_n_0 ,\sum_reg_0_5_reg[7]_i_1_n_1 ,\sum_reg_0_5_reg[7]_i_1_n_2 ,\sum_reg_0_5_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[7:4]),
        .O(sum_reg_0_50[7:4]),
        .S({\sum_reg_0_5[7]_i_2_n_0 ,\sum_reg_0_5[7]_i_3_n_0 ,\sum_reg_0_5[7]_i_4_n_0 ,\sum_reg_0_5[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[8]),
        .Q(sum_reg_0_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[9]),
        .Q(sum_reg_0_5[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_2 
       (.I0(value_reg_12[11]),
        .I1(value_reg_13[11]),
        .O(\sum_reg_0_6[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_3 
       (.I0(value_reg_12[10]),
        .I1(value_reg_13[10]),
        .O(\sum_reg_0_6[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_4 
       (.I0(value_reg_12[9]),
        .I1(value_reg_13[9]),
        .O(\sum_reg_0_6[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_5 
       (.I0(value_reg_12[8]),
        .I1(value_reg_13[8]),
        .O(\sum_reg_0_6[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_2 
       (.I0(value_reg_12[3]),
        .I1(value_reg_13[3]),
        .O(\sum_reg_0_6[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_3 
       (.I0(value_reg_12[2]),
        .I1(value_reg_13[2]),
        .O(\sum_reg_0_6[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_4 
       (.I0(value_reg_12[1]),
        .I1(value_reg_13[1]),
        .O(\sum_reg_0_6[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_5 
       (.I0(value_reg_12[0]),
        .I1(value_reg_13[0]),
        .O(\sum_reg_0_6[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_2 
       (.I0(value_reg_12[7]),
        .I1(value_reg_13[7]),
        .O(\sum_reg_0_6[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_3 
       (.I0(value_reg_12[6]),
        .I1(value_reg_13[6]),
        .O(\sum_reg_0_6[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_4 
       (.I0(value_reg_12[5]),
        .I1(value_reg_13[5]),
        .O(\sum_reg_0_6[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_5 
       (.I0(value_reg_12[4]),
        .I1(value_reg_13[4]),
        .O(\sum_reg_0_6[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[0]),
        .Q(sum_reg_0_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[10]),
        .Q(sum_reg_0_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[11]),
        .Q(sum_reg_0_6[11]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[11]_i_1 
       (.CI(\sum_reg_0_6_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[11]_i_1_n_0 ,\sum_reg_0_6_reg[11]_i_1_n_1 ,\sum_reg_0_6_reg[11]_i_1_n_2 ,\sum_reg_0_6_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[11:8]),
        .O(sum_reg_0_60[11:8]),
        .S({\sum_reg_0_6[11]_i_2_n_0 ,\sum_reg_0_6[11]_i_3_n_0 ,\sum_reg_0_6[11]_i_4_n_0 ,\sum_reg_0_6[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[12]),
        .Q(sum_reg_0_6[12]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[12]_i_1 
       (.CI(\sum_reg_0_6_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_60[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[1]),
        .Q(sum_reg_0_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[2]),
        .Q(sum_reg_0_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[3]),
        .Q(sum_reg_0_6[3]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_6_reg[3]_i_1_n_0 ,\sum_reg_0_6_reg[3]_i_1_n_1 ,\sum_reg_0_6_reg[3]_i_1_n_2 ,\sum_reg_0_6_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[3:0]),
        .O(sum_reg_0_60[3:0]),
        .S({\sum_reg_0_6[3]_i_2_n_0 ,\sum_reg_0_6[3]_i_3_n_0 ,\sum_reg_0_6[3]_i_4_n_0 ,\sum_reg_0_6[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[4]),
        .Q(sum_reg_0_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[5]),
        .Q(sum_reg_0_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[6]),
        .Q(sum_reg_0_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[7]),
        .Q(sum_reg_0_6[7]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[7]_i_1 
       (.CI(\sum_reg_0_6_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[7]_i_1_n_0 ,\sum_reg_0_6_reg[7]_i_1_n_1 ,\sum_reg_0_6_reg[7]_i_1_n_2 ,\sum_reg_0_6_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[7:4]),
        .O(sum_reg_0_60[7:4]),
        .S({\sum_reg_0_6[7]_i_2_n_0 ,\sum_reg_0_6[7]_i_3_n_0 ,\sum_reg_0_6[7]_i_4_n_0 ,\sum_reg_0_6[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[8]),
        .Q(sum_reg_0_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[9]),
        .Q(sum_reg_0_6[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_2 
       (.I0(value_reg_14[11]),
        .I1(value_reg_15[11]),
        .O(\sum_reg_0_7[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_3 
       (.I0(value_reg_14[10]),
        .I1(value_reg_15[10]),
        .O(\sum_reg_0_7[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_4 
       (.I0(value_reg_14[9]),
        .I1(value_reg_15[9]),
        .O(\sum_reg_0_7[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_5 
       (.I0(value_reg_14[8]),
        .I1(value_reg_15[8]),
        .O(\sum_reg_0_7[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_2 
       (.I0(value_reg_14[3]),
        .I1(value_reg_15[3]),
        .O(\sum_reg_0_7[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_3 
       (.I0(value_reg_14[2]),
        .I1(value_reg_15[2]),
        .O(\sum_reg_0_7[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_4 
       (.I0(value_reg_14[1]),
        .I1(value_reg_15[1]),
        .O(\sum_reg_0_7[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_5 
       (.I0(value_reg_14[0]),
        .I1(value_reg_15[0]),
        .O(\sum_reg_0_7[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_2 
       (.I0(value_reg_14[7]),
        .I1(value_reg_15[7]),
        .O(\sum_reg_0_7[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_3 
       (.I0(value_reg_14[6]),
        .I1(value_reg_15[6]),
        .O(\sum_reg_0_7[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_4 
       (.I0(value_reg_14[5]),
        .I1(value_reg_15[5]),
        .O(\sum_reg_0_7[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_5 
       (.I0(value_reg_14[4]),
        .I1(value_reg_15[4]),
        .O(\sum_reg_0_7[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[0]),
        .Q(sum_reg_0_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[10]),
        .Q(sum_reg_0_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[11]),
        .Q(sum_reg_0_7[11]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[11]_i_1 
       (.CI(\sum_reg_0_7_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[11]_i_1_n_0 ,\sum_reg_0_7_reg[11]_i_1_n_1 ,\sum_reg_0_7_reg[11]_i_1_n_2 ,\sum_reg_0_7_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[11:8]),
        .O(sum_reg_0_70[11:8]),
        .S({\sum_reg_0_7[11]_i_2_n_0 ,\sum_reg_0_7[11]_i_3_n_0 ,\sum_reg_0_7[11]_i_4_n_0 ,\sum_reg_0_7[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[12]),
        .Q(sum_reg_0_7[12]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[12]_i_1 
       (.CI(\sum_reg_0_7_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_70[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[1]),
        .Q(sum_reg_0_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[2]),
        .Q(sum_reg_0_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[3]),
        .Q(sum_reg_0_7[3]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_7_reg[3]_i_1_n_0 ,\sum_reg_0_7_reg[3]_i_1_n_1 ,\sum_reg_0_7_reg[3]_i_1_n_2 ,\sum_reg_0_7_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[3:0]),
        .O(sum_reg_0_70[3:0]),
        .S({\sum_reg_0_7[3]_i_2_n_0 ,\sum_reg_0_7[3]_i_3_n_0 ,\sum_reg_0_7[3]_i_4_n_0 ,\sum_reg_0_7[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[4]),
        .Q(sum_reg_0_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[5]),
        .Q(sum_reg_0_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[6]),
        .Q(sum_reg_0_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[7]),
        .Q(sum_reg_0_7[7]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[7]_i_1 
       (.CI(\sum_reg_0_7_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[7]_i_1_n_0 ,\sum_reg_0_7_reg[7]_i_1_n_1 ,\sum_reg_0_7_reg[7]_i_1_n_2 ,\sum_reg_0_7_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[7:4]),
        .O(sum_reg_0_70[7:4]),
        .S({\sum_reg_0_7[7]_i_2_n_0 ,\sum_reg_0_7[7]_i_3_n_0 ,\sum_reg_0_7[7]_i_4_n_0 ,\sum_reg_0_7[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[8]),
        .Q(sum_reg_0_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[9]),
        .Q(sum_reg_0_7[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_2 
       (.I0(sum_reg_0_0[11]),
        .I1(sum_reg_0_1[11]),
        .O(\sum_reg_1_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_3 
       (.I0(sum_reg_0_0[10]),
        .I1(sum_reg_0_1[10]),
        .O(\sum_reg_1_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_4 
       (.I0(sum_reg_0_0[9]),
        .I1(sum_reg_0_1[9]),
        .O(\sum_reg_1_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_5 
       (.I0(sum_reg_0_0[8]),
        .I1(sum_reg_0_1[8]),
        .O(\sum_reg_1_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[13]_i_2 
       (.I0(sum_reg_0_0[12]),
        .I1(sum_reg_0_1[12]),
        .O(\sum_reg_1_0[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_2 
       (.I0(sum_reg_0_0[3]),
        .I1(sum_reg_0_1[3]),
        .O(\sum_reg_1_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_3 
       (.I0(sum_reg_0_0[2]),
        .I1(sum_reg_0_1[2]),
        .O(\sum_reg_1_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_4 
       (.I0(sum_reg_0_0[1]),
        .I1(sum_reg_0_1[1]),
        .O(\sum_reg_1_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_5 
       (.I0(sum_reg_0_0[0]),
        .I1(sum_reg_0_1[0]),
        .O(\sum_reg_1_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_2 
       (.I0(sum_reg_0_0[7]),
        .I1(sum_reg_0_1[7]),
        .O(\sum_reg_1_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_3 
       (.I0(sum_reg_0_0[6]),
        .I1(sum_reg_0_1[6]),
        .O(\sum_reg_1_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_4 
       (.I0(sum_reg_0_0[5]),
        .I1(sum_reg_0_1[5]),
        .O(\sum_reg_1_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_5 
       (.I0(sum_reg_0_0[4]),
        .I1(sum_reg_0_1[4]),
        .O(\sum_reg_1_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[0]),
        .Q(sum_reg_1_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[10]),
        .Q(sum_reg_1_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[11]),
        .Q(sum_reg_1_0[11]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[11]_i_1 
       (.CI(\sum_reg_1_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[11]_i_1_n_0 ,\sum_reg_1_0_reg[11]_i_1_n_1 ,\sum_reg_1_0_reg[11]_i_1_n_2 ,\sum_reg_1_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[11:8]),
        .O(sum_reg_1_00[11:8]),
        .S({\sum_reg_1_0[11]_i_2_n_0 ,\sum_reg_1_0[11]_i_3_n_0 ,\sum_reg_1_0[11]_i_4_n_0 ,\sum_reg_1_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[12]),
        .Q(sum_reg_1_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[13]),
        .Q(sum_reg_1_0[13]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[13]_i_1 
       (.CI(\sum_reg_1_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_00[13],\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_0[12]}),
        .O({\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_00[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_0[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[1]),
        .Q(sum_reg_1_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[2]),
        .Q(sum_reg_1_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[3]),
        .Q(sum_reg_1_0[3]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_0_reg[3]_i_1_n_0 ,\sum_reg_1_0_reg[3]_i_1_n_1 ,\sum_reg_1_0_reg[3]_i_1_n_2 ,\sum_reg_1_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[3:0]),
        .O(sum_reg_1_00[3:0]),
        .S({\sum_reg_1_0[3]_i_2_n_0 ,\sum_reg_1_0[3]_i_3_n_0 ,\sum_reg_1_0[3]_i_4_n_0 ,\sum_reg_1_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[4]),
        .Q(sum_reg_1_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[5]),
        .Q(sum_reg_1_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[6]),
        .Q(sum_reg_1_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[7]),
        .Q(sum_reg_1_0[7]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[7]_i_1 
       (.CI(\sum_reg_1_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[7]_i_1_n_0 ,\sum_reg_1_0_reg[7]_i_1_n_1 ,\sum_reg_1_0_reg[7]_i_1_n_2 ,\sum_reg_1_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[7:4]),
        .O(sum_reg_1_00[7:4]),
        .S({\sum_reg_1_0[7]_i_2_n_0 ,\sum_reg_1_0[7]_i_3_n_0 ,\sum_reg_1_0[7]_i_4_n_0 ,\sum_reg_1_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[8]),
        .Q(sum_reg_1_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[9]),
        .Q(sum_reg_1_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_2 
       (.I0(sum_reg_0_2[11]),
        .I1(sum_reg_0_3[11]),
        .O(\sum_reg_1_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_3 
       (.I0(sum_reg_0_2[10]),
        .I1(sum_reg_0_3[10]),
        .O(\sum_reg_1_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_4 
       (.I0(sum_reg_0_2[9]),
        .I1(sum_reg_0_3[9]),
        .O(\sum_reg_1_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_5 
       (.I0(sum_reg_0_2[8]),
        .I1(sum_reg_0_3[8]),
        .O(\sum_reg_1_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[13]_i_2 
       (.I0(sum_reg_0_2[12]),
        .I1(sum_reg_0_3[12]),
        .O(\sum_reg_1_1[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_2 
       (.I0(sum_reg_0_2[3]),
        .I1(sum_reg_0_3[3]),
        .O(\sum_reg_1_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_3 
       (.I0(sum_reg_0_2[2]),
        .I1(sum_reg_0_3[2]),
        .O(\sum_reg_1_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_4 
       (.I0(sum_reg_0_2[1]),
        .I1(sum_reg_0_3[1]),
        .O(\sum_reg_1_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_5 
       (.I0(sum_reg_0_2[0]),
        .I1(sum_reg_0_3[0]),
        .O(\sum_reg_1_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_2 
       (.I0(sum_reg_0_2[7]),
        .I1(sum_reg_0_3[7]),
        .O(\sum_reg_1_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_3 
       (.I0(sum_reg_0_2[6]),
        .I1(sum_reg_0_3[6]),
        .O(\sum_reg_1_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_4 
       (.I0(sum_reg_0_2[5]),
        .I1(sum_reg_0_3[5]),
        .O(\sum_reg_1_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_5 
       (.I0(sum_reg_0_2[4]),
        .I1(sum_reg_0_3[4]),
        .O(\sum_reg_1_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[0]),
        .Q(sum_reg_1_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[10]),
        .Q(sum_reg_1_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[11]),
        .Q(sum_reg_1_1[11]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[11]_i_1 
       (.CI(\sum_reg_1_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[11]_i_1_n_0 ,\sum_reg_1_1_reg[11]_i_1_n_1 ,\sum_reg_1_1_reg[11]_i_1_n_2 ,\sum_reg_1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[11:8]),
        .O(sum_reg_1_10[11:8]),
        .S({\sum_reg_1_1[11]_i_2_n_0 ,\sum_reg_1_1[11]_i_3_n_0 ,\sum_reg_1_1[11]_i_4_n_0 ,\sum_reg_1_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[12]),
        .Q(sum_reg_1_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[13]),
        .Q(sum_reg_1_1[13]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[13]_i_1 
       (.CI(\sum_reg_1_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_10[13],\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_2[12]}),
        .O({\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_10[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_1[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[1]),
        .Q(sum_reg_1_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[2]),
        .Q(sum_reg_1_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[3]),
        .Q(sum_reg_1_1[3]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_1_reg[3]_i_1_n_0 ,\sum_reg_1_1_reg[3]_i_1_n_1 ,\sum_reg_1_1_reg[3]_i_1_n_2 ,\sum_reg_1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[3:0]),
        .O(sum_reg_1_10[3:0]),
        .S({\sum_reg_1_1[3]_i_2_n_0 ,\sum_reg_1_1[3]_i_3_n_0 ,\sum_reg_1_1[3]_i_4_n_0 ,\sum_reg_1_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[4]),
        .Q(sum_reg_1_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[5]),
        .Q(sum_reg_1_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[6]),
        .Q(sum_reg_1_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[7]),
        .Q(sum_reg_1_1[7]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[7]_i_1 
       (.CI(\sum_reg_1_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[7]_i_1_n_0 ,\sum_reg_1_1_reg[7]_i_1_n_1 ,\sum_reg_1_1_reg[7]_i_1_n_2 ,\sum_reg_1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[7:4]),
        .O(sum_reg_1_10[7:4]),
        .S({\sum_reg_1_1[7]_i_2_n_0 ,\sum_reg_1_1[7]_i_3_n_0 ,\sum_reg_1_1[7]_i_4_n_0 ,\sum_reg_1_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[8]),
        .Q(sum_reg_1_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[9]),
        .Q(sum_reg_1_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_2 
       (.I0(sum_reg_0_4[11]),
        .I1(sum_reg_0_5[11]),
        .O(\sum_reg_1_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_3 
       (.I0(sum_reg_0_4[10]),
        .I1(sum_reg_0_5[10]),
        .O(\sum_reg_1_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_4 
       (.I0(sum_reg_0_4[9]),
        .I1(sum_reg_0_5[9]),
        .O(\sum_reg_1_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_5 
       (.I0(sum_reg_0_4[8]),
        .I1(sum_reg_0_5[8]),
        .O(\sum_reg_1_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[13]_i_2 
       (.I0(sum_reg_0_4[12]),
        .I1(sum_reg_0_5[12]),
        .O(\sum_reg_1_2[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_2 
       (.I0(sum_reg_0_4[3]),
        .I1(sum_reg_0_5[3]),
        .O(\sum_reg_1_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_3 
       (.I0(sum_reg_0_4[2]),
        .I1(sum_reg_0_5[2]),
        .O(\sum_reg_1_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_4 
       (.I0(sum_reg_0_4[1]),
        .I1(sum_reg_0_5[1]),
        .O(\sum_reg_1_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_5 
       (.I0(sum_reg_0_4[0]),
        .I1(sum_reg_0_5[0]),
        .O(\sum_reg_1_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_2 
       (.I0(sum_reg_0_4[7]),
        .I1(sum_reg_0_5[7]),
        .O(\sum_reg_1_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_3 
       (.I0(sum_reg_0_4[6]),
        .I1(sum_reg_0_5[6]),
        .O(\sum_reg_1_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_4 
       (.I0(sum_reg_0_4[5]),
        .I1(sum_reg_0_5[5]),
        .O(\sum_reg_1_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_5 
       (.I0(sum_reg_0_4[4]),
        .I1(sum_reg_0_5[4]),
        .O(\sum_reg_1_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[0]),
        .Q(sum_reg_1_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[10]),
        .Q(sum_reg_1_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[11]),
        .Q(sum_reg_1_2[11]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[11]_i_1 
       (.CI(\sum_reg_1_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[11]_i_1_n_0 ,\sum_reg_1_2_reg[11]_i_1_n_1 ,\sum_reg_1_2_reg[11]_i_1_n_2 ,\sum_reg_1_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[11:8]),
        .O(sum_reg_1_20[11:8]),
        .S({\sum_reg_1_2[11]_i_2_n_0 ,\sum_reg_1_2[11]_i_3_n_0 ,\sum_reg_1_2[11]_i_4_n_0 ,\sum_reg_1_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[12]),
        .Q(sum_reg_1_2[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[13]),
        .Q(sum_reg_1_2[13]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[13]_i_1 
       (.CI(\sum_reg_1_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_20[13],\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_4[12]}),
        .O({\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_20[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_2[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[1]),
        .Q(sum_reg_1_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[2]),
        .Q(sum_reg_1_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[3]),
        .Q(sum_reg_1_2[3]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_2_reg[3]_i_1_n_0 ,\sum_reg_1_2_reg[3]_i_1_n_1 ,\sum_reg_1_2_reg[3]_i_1_n_2 ,\sum_reg_1_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[3:0]),
        .O(sum_reg_1_20[3:0]),
        .S({\sum_reg_1_2[3]_i_2_n_0 ,\sum_reg_1_2[3]_i_3_n_0 ,\sum_reg_1_2[3]_i_4_n_0 ,\sum_reg_1_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[4]),
        .Q(sum_reg_1_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[5]),
        .Q(sum_reg_1_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[6]),
        .Q(sum_reg_1_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[7]),
        .Q(sum_reg_1_2[7]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[7]_i_1 
       (.CI(\sum_reg_1_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[7]_i_1_n_0 ,\sum_reg_1_2_reg[7]_i_1_n_1 ,\sum_reg_1_2_reg[7]_i_1_n_2 ,\sum_reg_1_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[7:4]),
        .O(sum_reg_1_20[7:4]),
        .S({\sum_reg_1_2[7]_i_2_n_0 ,\sum_reg_1_2[7]_i_3_n_0 ,\sum_reg_1_2[7]_i_4_n_0 ,\sum_reg_1_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[8]),
        .Q(sum_reg_1_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[9]),
        .Q(sum_reg_1_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_2 
       (.I0(sum_reg_0_6[11]),
        .I1(sum_reg_0_7[11]),
        .O(\sum_reg_1_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_3 
       (.I0(sum_reg_0_6[10]),
        .I1(sum_reg_0_7[10]),
        .O(\sum_reg_1_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_4 
       (.I0(sum_reg_0_6[9]),
        .I1(sum_reg_0_7[9]),
        .O(\sum_reg_1_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_5 
       (.I0(sum_reg_0_6[8]),
        .I1(sum_reg_0_7[8]),
        .O(\sum_reg_1_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[13]_i_2 
       (.I0(sum_reg_0_6[12]),
        .I1(sum_reg_0_7[12]),
        .O(\sum_reg_1_3[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_2 
       (.I0(sum_reg_0_6[3]),
        .I1(sum_reg_0_7[3]),
        .O(\sum_reg_1_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_3 
       (.I0(sum_reg_0_6[2]),
        .I1(sum_reg_0_7[2]),
        .O(\sum_reg_1_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_4 
       (.I0(sum_reg_0_6[1]),
        .I1(sum_reg_0_7[1]),
        .O(\sum_reg_1_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_5 
       (.I0(sum_reg_0_6[0]),
        .I1(sum_reg_0_7[0]),
        .O(\sum_reg_1_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_2 
       (.I0(sum_reg_0_6[7]),
        .I1(sum_reg_0_7[7]),
        .O(\sum_reg_1_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_3 
       (.I0(sum_reg_0_6[6]),
        .I1(sum_reg_0_7[6]),
        .O(\sum_reg_1_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_4 
       (.I0(sum_reg_0_6[5]),
        .I1(sum_reg_0_7[5]),
        .O(\sum_reg_1_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_5 
       (.I0(sum_reg_0_6[4]),
        .I1(sum_reg_0_7[4]),
        .O(\sum_reg_1_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[0]),
        .Q(sum_reg_1_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[10]),
        .Q(sum_reg_1_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[11]),
        .Q(sum_reg_1_3[11]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[11]_i_1 
       (.CI(\sum_reg_1_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[11]_i_1_n_0 ,\sum_reg_1_3_reg[11]_i_1_n_1 ,\sum_reg_1_3_reg[11]_i_1_n_2 ,\sum_reg_1_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[11:8]),
        .O(sum_reg_1_30[11:8]),
        .S({\sum_reg_1_3[11]_i_2_n_0 ,\sum_reg_1_3[11]_i_3_n_0 ,\sum_reg_1_3[11]_i_4_n_0 ,\sum_reg_1_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[12]),
        .Q(sum_reg_1_3[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[13]),
        .Q(sum_reg_1_3[13]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[13]_i_1 
       (.CI(\sum_reg_1_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_30[13],\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_6[12]}),
        .O({\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_30[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_3[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[1]),
        .Q(sum_reg_1_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[2]),
        .Q(sum_reg_1_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[3]),
        .Q(sum_reg_1_3[3]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_3_reg[3]_i_1_n_0 ,\sum_reg_1_3_reg[3]_i_1_n_1 ,\sum_reg_1_3_reg[3]_i_1_n_2 ,\sum_reg_1_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[3:0]),
        .O(sum_reg_1_30[3:0]),
        .S({\sum_reg_1_3[3]_i_2_n_0 ,\sum_reg_1_3[3]_i_3_n_0 ,\sum_reg_1_3[3]_i_4_n_0 ,\sum_reg_1_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[4]),
        .Q(sum_reg_1_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[5]),
        .Q(sum_reg_1_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[6]),
        .Q(sum_reg_1_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[7]),
        .Q(sum_reg_1_3[7]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[7]_i_1 
       (.CI(\sum_reg_1_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[7]_i_1_n_0 ,\sum_reg_1_3_reg[7]_i_1_n_1 ,\sum_reg_1_3_reg[7]_i_1_n_2 ,\sum_reg_1_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[7:4]),
        .O(sum_reg_1_30[7:4]),
        .S({\sum_reg_1_3[7]_i_2_n_0 ,\sum_reg_1_3[7]_i_3_n_0 ,\sum_reg_1_3[7]_i_4_n_0 ,\sum_reg_1_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[8]),
        .Q(sum_reg_1_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[9]),
        .Q(sum_reg_1_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_2 
       (.I0(sum_reg_1_0[11]),
        .I1(sum_reg_1_1[11]),
        .O(\sum_reg_2_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_3 
       (.I0(sum_reg_1_0[10]),
        .I1(sum_reg_1_1[10]),
        .O(\sum_reg_2_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_4 
       (.I0(sum_reg_1_0[9]),
        .I1(sum_reg_1_1[9]),
        .O(\sum_reg_2_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_5 
       (.I0(sum_reg_1_0[8]),
        .I1(sum_reg_1_1[8]),
        .O(\sum_reg_2_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_2 
       (.I0(sum_reg_1_0[13]),
        .I1(sum_reg_1_1[13]),
        .O(\sum_reg_2_0[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_3 
       (.I0(sum_reg_1_0[12]),
        .I1(sum_reg_1_1[12]),
        .O(\sum_reg_2_0[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_2 
       (.I0(sum_reg_1_0[3]),
        .I1(sum_reg_1_1[3]),
        .O(\sum_reg_2_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_3 
       (.I0(sum_reg_1_0[2]),
        .I1(sum_reg_1_1[2]),
        .O(\sum_reg_2_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_4 
       (.I0(sum_reg_1_0[1]),
        .I1(sum_reg_1_1[1]),
        .O(\sum_reg_2_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_5 
       (.I0(sum_reg_1_0[0]),
        .I1(sum_reg_1_1[0]),
        .O(\sum_reg_2_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_2 
       (.I0(sum_reg_1_0[7]),
        .I1(sum_reg_1_1[7]),
        .O(\sum_reg_2_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_3 
       (.I0(sum_reg_1_0[6]),
        .I1(sum_reg_1_1[6]),
        .O(\sum_reg_2_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_4 
       (.I0(sum_reg_1_0[5]),
        .I1(sum_reg_1_1[5]),
        .O(\sum_reg_2_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_5 
       (.I0(sum_reg_1_0[4]),
        .I1(sum_reg_1_1[4]),
        .O(\sum_reg_2_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[0]),
        .Q(sum_reg_2_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[10]),
        .Q(sum_reg_2_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[11]),
        .Q(sum_reg_2_0[11]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[11]_i_1 
       (.CI(\sum_reg_2_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[11]_i_1_n_0 ,\sum_reg_2_0_reg[11]_i_1_n_1 ,\sum_reg_2_0_reg[11]_i_1_n_2 ,\sum_reg_2_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[11:8]),
        .O(sum_reg_2_00[11:8]),
        .S({\sum_reg_2_0[11]_i_2_n_0 ,\sum_reg_2_0[11]_i_3_n_0 ,\sum_reg_2_0[11]_i_4_n_0 ,\sum_reg_2_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[12]),
        .Q(sum_reg_2_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[13]),
        .Q(sum_reg_2_0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[14]),
        .Q(sum_reg_2_0[14]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[14]_i_1 
       (.CI(\sum_reg_2_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_00[14],\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_0_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_0[13:12]}),
        .O({\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_00[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_0[14]_i_2_n_0 ,\sum_reg_2_0[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[1]),
        .Q(sum_reg_2_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[2]),
        .Q(sum_reg_2_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[3]),
        .Q(sum_reg_2_0[3]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_0_reg[3]_i_1_n_0 ,\sum_reg_2_0_reg[3]_i_1_n_1 ,\sum_reg_2_0_reg[3]_i_1_n_2 ,\sum_reg_2_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[3:0]),
        .O(sum_reg_2_00[3:0]),
        .S({\sum_reg_2_0[3]_i_2_n_0 ,\sum_reg_2_0[3]_i_3_n_0 ,\sum_reg_2_0[3]_i_4_n_0 ,\sum_reg_2_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[4]),
        .Q(sum_reg_2_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[5]),
        .Q(sum_reg_2_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[6]),
        .Q(sum_reg_2_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[7]),
        .Q(sum_reg_2_0[7]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[7]_i_1 
       (.CI(\sum_reg_2_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[7]_i_1_n_0 ,\sum_reg_2_0_reg[7]_i_1_n_1 ,\sum_reg_2_0_reg[7]_i_1_n_2 ,\sum_reg_2_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[7:4]),
        .O(sum_reg_2_00[7:4]),
        .S({\sum_reg_2_0[7]_i_2_n_0 ,\sum_reg_2_0[7]_i_3_n_0 ,\sum_reg_2_0[7]_i_4_n_0 ,\sum_reg_2_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[8]),
        .Q(sum_reg_2_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[9]),
        .Q(sum_reg_2_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_2 
       (.I0(sum_reg_1_2[11]),
        .I1(sum_reg_1_3[11]),
        .O(\sum_reg_2_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_3 
       (.I0(sum_reg_1_2[10]),
        .I1(sum_reg_1_3[10]),
        .O(\sum_reg_2_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_4 
       (.I0(sum_reg_1_2[9]),
        .I1(sum_reg_1_3[9]),
        .O(\sum_reg_2_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_5 
       (.I0(sum_reg_1_2[8]),
        .I1(sum_reg_1_3[8]),
        .O(\sum_reg_2_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_2 
       (.I0(sum_reg_1_2[13]),
        .I1(sum_reg_1_3[13]),
        .O(\sum_reg_2_1[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_3 
       (.I0(sum_reg_1_2[12]),
        .I1(sum_reg_1_3[12]),
        .O(\sum_reg_2_1[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_2 
       (.I0(sum_reg_1_2[3]),
        .I1(sum_reg_1_3[3]),
        .O(\sum_reg_2_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_3 
       (.I0(sum_reg_1_2[2]),
        .I1(sum_reg_1_3[2]),
        .O(\sum_reg_2_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_4 
       (.I0(sum_reg_1_2[1]),
        .I1(sum_reg_1_3[1]),
        .O(\sum_reg_2_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_5 
       (.I0(sum_reg_1_2[0]),
        .I1(sum_reg_1_3[0]),
        .O(\sum_reg_2_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_2 
       (.I0(sum_reg_1_2[7]),
        .I1(sum_reg_1_3[7]),
        .O(\sum_reg_2_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_3 
       (.I0(sum_reg_1_2[6]),
        .I1(sum_reg_1_3[6]),
        .O(\sum_reg_2_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_4 
       (.I0(sum_reg_1_2[5]),
        .I1(sum_reg_1_3[5]),
        .O(\sum_reg_2_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_5 
       (.I0(sum_reg_1_2[4]),
        .I1(sum_reg_1_3[4]),
        .O(\sum_reg_2_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[0]),
        .Q(sum_reg_2_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[10]),
        .Q(sum_reg_2_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[11]),
        .Q(sum_reg_2_1[11]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[11]_i_1 
       (.CI(\sum_reg_2_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[11]_i_1_n_0 ,\sum_reg_2_1_reg[11]_i_1_n_1 ,\sum_reg_2_1_reg[11]_i_1_n_2 ,\sum_reg_2_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[11:8]),
        .O(sum_reg_2_10[11:8]),
        .S({\sum_reg_2_1[11]_i_2_n_0 ,\sum_reg_2_1[11]_i_3_n_0 ,\sum_reg_2_1[11]_i_4_n_0 ,\sum_reg_2_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[12]),
        .Q(sum_reg_2_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[13]),
        .Q(sum_reg_2_1[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[14]),
        .Q(sum_reg_2_1[14]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[14]_i_1 
       (.CI(\sum_reg_2_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_10[14],\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_1_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_2[13:12]}),
        .O({\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_10[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_1[14]_i_2_n_0 ,\sum_reg_2_1[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[1]),
        .Q(sum_reg_2_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[2]),
        .Q(sum_reg_2_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[3]),
        .Q(sum_reg_2_1[3]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_1_reg[3]_i_1_n_0 ,\sum_reg_2_1_reg[3]_i_1_n_1 ,\sum_reg_2_1_reg[3]_i_1_n_2 ,\sum_reg_2_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[3:0]),
        .O(sum_reg_2_10[3:0]),
        .S({\sum_reg_2_1[3]_i_2_n_0 ,\sum_reg_2_1[3]_i_3_n_0 ,\sum_reg_2_1[3]_i_4_n_0 ,\sum_reg_2_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[4]),
        .Q(sum_reg_2_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[5]),
        .Q(sum_reg_2_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[6]),
        .Q(sum_reg_2_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[7]),
        .Q(sum_reg_2_1[7]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[7]_i_1 
       (.CI(\sum_reg_2_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[7]_i_1_n_0 ,\sum_reg_2_1_reg[7]_i_1_n_1 ,\sum_reg_2_1_reg[7]_i_1_n_2 ,\sum_reg_2_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[7:4]),
        .O(sum_reg_2_10[7:4]),
        .S({\sum_reg_2_1[7]_i_2_n_0 ,\sum_reg_2_1[7]_i_3_n_0 ,\sum_reg_2_1[7]_i_4_n_0 ,\sum_reg_2_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[8]),
        .Q(sum_reg_2_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[9]),
        .Q(sum_reg_2_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_2 
       (.I0(sum_reg_2_0[11]),
        .I1(sum_reg_2_1[11]),
        .O(\sum_reg_3_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_3 
       (.I0(sum_reg_2_0[10]),
        .I1(sum_reg_2_1[10]),
        .O(\sum_reg_3_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_4 
       (.I0(sum_reg_2_0[9]),
        .I1(sum_reg_2_1[9]),
        .O(\sum_reg_3_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_5 
       (.I0(sum_reg_2_0[8]),
        .I1(sum_reg_2_1[8]),
        .O(\sum_reg_3_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_2 
       (.I0(sum_reg_2_0[14]),
        .I1(sum_reg_2_1[14]),
        .O(\sum_reg_3_0[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_3 
       (.I0(sum_reg_2_0[13]),
        .I1(sum_reg_2_1[13]),
        .O(\sum_reg_3_0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_4 
       (.I0(sum_reg_2_0[12]),
        .I1(sum_reg_2_1[12]),
        .O(\sum_reg_3_0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_10 
       (.I0(sum_reg_2_0[0]),
        .I1(sum_reg_2_1[0]),
        .O(\sum_reg_3_0[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_3 
       (.I0(sum_reg_2_0[7]),
        .I1(sum_reg_2_1[7]),
        .O(\sum_reg_3_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_4 
       (.I0(sum_reg_2_0[6]),
        .I1(sum_reg_2_1[6]),
        .O(\sum_reg_3_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_5 
       (.I0(sum_reg_2_0[5]),
        .I1(sum_reg_2_1[5]),
        .O(\sum_reg_3_0[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_6 
       (.I0(sum_reg_2_0[4]),
        .I1(sum_reg_2_1[4]),
        .O(\sum_reg_3_0[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_7 
       (.I0(sum_reg_2_0[3]),
        .I1(sum_reg_2_1[3]),
        .O(\sum_reg_3_0[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_8 
       (.I0(sum_reg_2_0[2]),
        .I1(sum_reg_2_1[2]),
        .O(\sum_reg_3_0[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_9 
       (.I0(sum_reg_2_0[1]),
        .I1(sum_reg_2_1[1]),
        .O(\sum_reg_3_0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[11]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_3_0_reg[11]_i_1_n_0 ,\sum_reg_3_0_reg[11]_i_1_n_1 ,\sum_reg_3_0_reg[11]_i_1_n_2 ,\sum_reg_3_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[11:8]),
        .O(p_0_in[11:8]),
        .S({\sum_reg_3_0[11]_i_2_n_0 ,\sum_reg_3_0[11]_i_3_n_0 ,\sum_reg_3_0[11]_i_4_n_0 ,\sum_reg_3_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[11]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[15]_i_1 
       (.CI(\sum_reg_3_0_reg[11]_i_1_n_0 ),
        .CO({p_0_in[15],\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED [2],\sum_reg_3_0_reg[15]_i_1_n_2 ,\sum_reg_3_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sum_reg_2_0[14:12]}),
        .O({\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED [3],p_0_in[14:12]}),
        .S({1'b1,\sum_reg_3_0[15]_i_2_n_0 ,\sum_reg_3_0[15]_i_3_n_0 ,\sum_reg_3_0[15]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[7]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_2_n_0 ),
        .CO({\sum_reg_3_0_reg[7]_i_1_n_0 ,\sum_reg_3_0_reg[7]_i_1_n_1 ,\sum_reg_3_0_reg[7]_i_1_n_2 ,\sum_reg_3_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[7:4]),
        .O(p_0_in[7:4]),
        .S({\sum_reg_3_0[7]_i_3_n_0 ,\sum_reg_3_0[7]_i_4_n_0 ,\sum_reg_3_0[7]_i_5_n_0 ,\sum_reg_3_0[7]_i_6_n_0 }));
  CARRY4 \sum_reg_3_0_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\sum_reg_3_0_reg[7]_i_2_n_0 ,\sum_reg_3_0_reg[7]_i_2_n_1 ,\sum_reg_3_0_reg[7]_i_2_n_2 ,\sum_reg_3_0_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[3:0]),
        .O(\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\sum_reg_3_0[7]_i_7_n_0 ,\sum_reg_3_0[7]_i_8_n_0 ,\sum_reg_3_0[7]_i_9_n_0 ,\sum_reg_3_0[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(value_reg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(value_reg_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(value_reg_0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(value_reg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(value_reg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(value_reg_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(value_reg_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(value_reg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(value_reg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(value_reg_0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(value_reg_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(value_reg_0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[0]),
        .Q(value_reg_10[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[10]),
        .Q(value_reg_10[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[11]),
        .Q(value_reg_10[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[1]),
        .Q(value_reg_10[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[2]),
        .Q(value_reg_10[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[3]),
        .Q(value_reg_10[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[4]),
        .Q(value_reg_10[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[5]),
        .Q(value_reg_10[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[6]),
        .Q(value_reg_10[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[7]),
        .Q(value_reg_10[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[8]),
        .Q(value_reg_10[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[9]),
        .Q(value_reg_10[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[0]),
        .Q(value_reg_11[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[10]),
        .Q(value_reg_11[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[11]),
        .Q(value_reg_11[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[1]),
        .Q(value_reg_11[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[2]),
        .Q(value_reg_11[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[3]),
        .Q(value_reg_11[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[4]),
        .Q(value_reg_11[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[5]),
        .Q(value_reg_11[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[6]),
        .Q(value_reg_11[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[7]),
        .Q(value_reg_11[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[8]),
        .Q(value_reg_11[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[9]),
        .Q(value_reg_11[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[0]),
        .Q(value_reg_12[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[10]),
        .Q(value_reg_12[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[11]),
        .Q(value_reg_12[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[1]),
        .Q(value_reg_12[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[2]),
        .Q(value_reg_12[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[3]),
        .Q(value_reg_12[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[4]),
        .Q(value_reg_12[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[5]),
        .Q(value_reg_12[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[6]),
        .Q(value_reg_12[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[7]),
        .Q(value_reg_12[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[8]),
        .Q(value_reg_12[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[9]),
        .Q(value_reg_12[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[0]),
        .Q(value_reg_13[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[10]),
        .Q(value_reg_13[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[11]),
        .Q(value_reg_13[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[1]),
        .Q(value_reg_13[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[2]),
        .Q(value_reg_13[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[3]),
        .Q(value_reg_13[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[4]),
        .Q(value_reg_13[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[5]),
        .Q(value_reg_13[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[6]),
        .Q(value_reg_13[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[7]),
        .Q(value_reg_13[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[8]),
        .Q(value_reg_13[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[9]),
        .Q(value_reg_13[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[0]),
        .Q(value_reg_14[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[10]),
        .Q(value_reg_14[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[11]),
        .Q(value_reg_14[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[1]),
        .Q(value_reg_14[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[2]),
        .Q(value_reg_14[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[3]),
        .Q(value_reg_14[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[4]),
        .Q(value_reg_14[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[5]),
        .Q(value_reg_14[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[6]),
        .Q(value_reg_14[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[7]),
        .Q(value_reg_14[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[8]),
        .Q(value_reg_14[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[9]),
        .Q(value_reg_14[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[0]),
        .Q(value_reg_15[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[10]),
        .Q(value_reg_15[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[11]),
        .Q(value_reg_15[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[1]),
        .Q(value_reg_15[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[2]),
        .Q(value_reg_15[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[3]),
        .Q(value_reg_15[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[4]),
        .Q(value_reg_15[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[5]),
        .Q(value_reg_15[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[6]),
        .Q(value_reg_15[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[7]),
        .Q(value_reg_15[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[8]),
        .Q(value_reg_15[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[9]),
        .Q(value_reg_15[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[0]),
        .Q(value_reg_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[10]),
        .Q(value_reg_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[11]),
        .Q(value_reg_1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[1]),
        .Q(value_reg_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[2]),
        .Q(value_reg_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[3]),
        .Q(value_reg_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[4]),
        .Q(value_reg_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[5]),
        .Q(value_reg_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[6]),
        .Q(value_reg_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[7]),
        .Q(value_reg_1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[8]),
        .Q(value_reg_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[9]),
        .Q(value_reg_1[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[0]),
        .Q(value_reg_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[10]),
        .Q(value_reg_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[11]),
        .Q(value_reg_2[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[1]),
        .Q(value_reg_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[2]),
        .Q(value_reg_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[3]),
        .Q(value_reg_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[4]),
        .Q(value_reg_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[5]),
        .Q(value_reg_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[6]),
        .Q(value_reg_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[7]),
        .Q(value_reg_2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[8]),
        .Q(value_reg_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[9]),
        .Q(value_reg_2[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[0]),
        .Q(value_reg_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[10]),
        .Q(value_reg_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[11]),
        .Q(value_reg_3[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[1]),
        .Q(value_reg_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[2]),
        .Q(value_reg_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[3]),
        .Q(value_reg_3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[4]),
        .Q(value_reg_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[5]),
        .Q(value_reg_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[6]),
        .Q(value_reg_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[7]),
        .Q(value_reg_3[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[8]),
        .Q(value_reg_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[9]),
        .Q(value_reg_3[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[0]),
        .Q(value_reg_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[10]),
        .Q(value_reg_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[11]),
        .Q(value_reg_4[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[1]),
        .Q(value_reg_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[2]),
        .Q(value_reg_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[3]),
        .Q(value_reg_4[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[4]),
        .Q(value_reg_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[5]),
        .Q(value_reg_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[6]),
        .Q(value_reg_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[7]),
        .Q(value_reg_4[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[8]),
        .Q(value_reg_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[9]),
        .Q(value_reg_4[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[0]),
        .Q(value_reg_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[10]),
        .Q(value_reg_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[11]),
        .Q(value_reg_5[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[1]),
        .Q(value_reg_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[2]),
        .Q(value_reg_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[3]),
        .Q(value_reg_5[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[4]),
        .Q(value_reg_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[5]),
        .Q(value_reg_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[6]),
        .Q(value_reg_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[7]),
        .Q(value_reg_5[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[8]),
        .Q(value_reg_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[9]),
        .Q(value_reg_5[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[0]),
        .Q(value_reg_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[10]),
        .Q(value_reg_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[11]),
        .Q(value_reg_6[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[1]),
        .Q(value_reg_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[2]),
        .Q(value_reg_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[3]),
        .Q(value_reg_6[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[4]),
        .Q(value_reg_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[5]),
        .Q(value_reg_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[6]),
        .Q(value_reg_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[7]),
        .Q(value_reg_6[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[8]),
        .Q(value_reg_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[9]),
        .Q(value_reg_6[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[0]),
        .Q(value_reg_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[10]),
        .Q(value_reg_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[11]),
        .Q(value_reg_7[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[1]),
        .Q(value_reg_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[2]),
        .Q(value_reg_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[3]),
        .Q(value_reg_7[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[4]),
        .Q(value_reg_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[5]),
        .Q(value_reg_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[6]),
        .Q(value_reg_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[7]),
        .Q(value_reg_7[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[8]),
        .Q(value_reg_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[9]),
        .Q(value_reg_7[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[0]),
        .Q(value_reg_8[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[10]),
        .Q(value_reg_8[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[11]),
        .Q(value_reg_8[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[1]),
        .Q(value_reg_8[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[2]),
        .Q(value_reg_8[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[3]),
        .Q(value_reg_8[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[4]),
        .Q(value_reg_8[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[5]),
        .Q(value_reg_8[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[6]),
        .Q(value_reg_8[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[7]),
        .Q(value_reg_8[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[8]),
        .Q(value_reg_8[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[9]),
        .Q(value_reg_8[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[0]),
        .Q(value_reg_9[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[10]),
        .Q(value_reg_9[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[11]),
        .Q(value_reg_9[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[1]),
        .Q(value_reg_9[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[2]),
        .Q(value_reg_9[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[3]),
        .Q(value_reg_9[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[4]),
        .Q(value_reg_9[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[5]),
        .Q(value_reg_9[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[6]),
        .Q(value_reg_9[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[7]),
        .Q(value_reg_9[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[8]),
        .Q(value_reg_9[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[9]),
        .Q(value_reg_9[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "averaging" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_2
   (S,
    Q,
    DI,
    \sum_reg_3_0_reg[14]_0 ,
    \sum_reg_3_0_reg[14]_1 ,
    over_thld_reg_reg,
    SR,
    E,
    D,
    s00_axi_aclk);
  output [3:0]S;
  output [11:0]Q;
  output [3:0]DI;
  output [1:0]\sum_reg_3_0_reg[14]_0 ;
  output [1:0]\sum_reg_3_0_reg[14]_1 ;
  input [11:0]over_thld_reg_reg;
  input [0:0]SR;
  input [0:0]E;
  input [11:0]D;
  input s00_axi_aclk;

  wire [11:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]over_thld_reg_reg;
  wire [15:4]p_0_in;
  wire s00_axi_aclk;
  wire [12:0]sum_reg_0_0;
  wire [12:0]sum_reg_0_00;
  wire \sum_reg_0_0[11]_i_2_n_0 ;
  wire \sum_reg_0_0[11]_i_3_n_0 ;
  wire \sum_reg_0_0[11]_i_4_n_0 ;
  wire \sum_reg_0_0[11]_i_5_n_0 ;
  wire \sum_reg_0_0[3]_i_2_n_0 ;
  wire \sum_reg_0_0[3]_i_3_n_0 ;
  wire \sum_reg_0_0[3]_i_4_n_0 ;
  wire \sum_reg_0_0[3]_i_5_n_0 ;
  wire \sum_reg_0_0[7]_i_2_n_0 ;
  wire \sum_reg_0_0[7]_i_3_n_0 ;
  wire \sum_reg_0_0[7]_i_4_n_0 ;
  wire \sum_reg_0_0[7]_i_5_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_1;
  wire [12:0]sum_reg_0_10;
  wire \sum_reg_0_1[11]_i_2_n_0 ;
  wire \sum_reg_0_1[11]_i_3_n_0 ;
  wire \sum_reg_0_1[11]_i_4_n_0 ;
  wire \sum_reg_0_1[11]_i_5_n_0 ;
  wire \sum_reg_0_1[3]_i_2_n_0 ;
  wire \sum_reg_0_1[3]_i_3_n_0 ;
  wire \sum_reg_0_1[3]_i_4_n_0 ;
  wire \sum_reg_0_1[3]_i_5_n_0 ;
  wire \sum_reg_0_1[7]_i_2_n_0 ;
  wire \sum_reg_0_1[7]_i_3_n_0 ;
  wire \sum_reg_0_1[7]_i_4_n_0 ;
  wire \sum_reg_0_1[7]_i_5_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_2;
  wire [12:0]sum_reg_0_20;
  wire \sum_reg_0_2[11]_i_2_n_0 ;
  wire \sum_reg_0_2[11]_i_3_n_0 ;
  wire \sum_reg_0_2[11]_i_4_n_0 ;
  wire \sum_reg_0_2[11]_i_5_n_0 ;
  wire \sum_reg_0_2[3]_i_2_n_0 ;
  wire \sum_reg_0_2[3]_i_3_n_0 ;
  wire \sum_reg_0_2[3]_i_4_n_0 ;
  wire \sum_reg_0_2[3]_i_5_n_0 ;
  wire \sum_reg_0_2[7]_i_2_n_0 ;
  wire \sum_reg_0_2[7]_i_3_n_0 ;
  wire \sum_reg_0_2[7]_i_4_n_0 ;
  wire \sum_reg_0_2[7]_i_5_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_3;
  wire [12:0]sum_reg_0_30;
  wire \sum_reg_0_3[11]_i_2_n_0 ;
  wire \sum_reg_0_3[11]_i_3_n_0 ;
  wire \sum_reg_0_3[11]_i_4_n_0 ;
  wire \sum_reg_0_3[11]_i_5_n_0 ;
  wire \sum_reg_0_3[3]_i_2_n_0 ;
  wire \sum_reg_0_3[3]_i_3_n_0 ;
  wire \sum_reg_0_3[3]_i_4_n_0 ;
  wire \sum_reg_0_3[3]_i_5_n_0 ;
  wire \sum_reg_0_3[7]_i_2_n_0 ;
  wire \sum_reg_0_3[7]_i_3_n_0 ;
  wire \sum_reg_0_3[7]_i_4_n_0 ;
  wire \sum_reg_0_3[7]_i_5_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_4;
  wire [12:0]sum_reg_0_40;
  wire \sum_reg_0_4[11]_i_2_n_0 ;
  wire \sum_reg_0_4[11]_i_3_n_0 ;
  wire \sum_reg_0_4[11]_i_4_n_0 ;
  wire \sum_reg_0_4[11]_i_5_n_0 ;
  wire \sum_reg_0_4[3]_i_2_n_0 ;
  wire \sum_reg_0_4[3]_i_3_n_0 ;
  wire \sum_reg_0_4[3]_i_4_n_0 ;
  wire \sum_reg_0_4[3]_i_5_n_0 ;
  wire \sum_reg_0_4[7]_i_2_n_0 ;
  wire \sum_reg_0_4[7]_i_3_n_0 ;
  wire \sum_reg_0_4[7]_i_4_n_0 ;
  wire \sum_reg_0_4[7]_i_5_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_5;
  wire [12:0]sum_reg_0_50;
  wire \sum_reg_0_5[11]_i_2_n_0 ;
  wire \sum_reg_0_5[11]_i_3_n_0 ;
  wire \sum_reg_0_5[11]_i_4_n_0 ;
  wire \sum_reg_0_5[11]_i_5_n_0 ;
  wire \sum_reg_0_5[3]_i_2_n_0 ;
  wire \sum_reg_0_5[3]_i_3_n_0 ;
  wire \sum_reg_0_5[3]_i_4_n_0 ;
  wire \sum_reg_0_5[3]_i_5_n_0 ;
  wire \sum_reg_0_5[7]_i_2_n_0 ;
  wire \sum_reg_0_5[7]_i_3_n_0 ;
  wire \sum_reg_0_5[7]_i_4_n_0 ;
  wire \sum_reg_0_5[7]_i_5_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_6;
  wire [12:0]sum_reg_0_60;
  wire \sum_reg_0_6[11]_i_2_n_0 ;
  wire \sum_reg_0_6[11]_i_3_n_0 ;
  wire \sum_reg_0_6[11]_i_4_n_0 ;
  wire \sum_reg_0_6[11]_i_5_n_0 ;
  wire \sum_reg_0_6[3]_i_2_n_0 ;
  wire \sum_reg_0_6[3]_i_3_n_0 ;
  wire \sum_reg_0_6[3]_i_4_n_0 ;
  wire \sum_reg_0_6[3]_i_5_n_0 ;
  wire \sum_reg_0_6[7]_i_2_n_0 ;
  wire \sum_reg_0_6[7]_i_3_n_0 ;
  wire \sum_reg_0_6[7]_i_4_n_0 ;
  wire \sum_reg_0_6[7]_i_5_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_7;
  wire [12:0]sum_reg_0_70;
  wire \sum_reg_0_7[11]_i_2_n_0 ;
  wire \sum_reg_0_7[11]_i_3_n_0 ;
  wire \sum_reg_0_7[11]_i_4_n_0 ;
  wire \sum_reg_0_7[11]_i_5_n_0 ;
  wire \sum_reg_0_7[3]_i_2_n_0 ;
  wire \sum_reg_0_7[3]_i_3_n_0 ;
  wire \sum_reg_0_7[3]_i_4_n_0 ;
  wire \sum_reg_0_7[3]_i_5_n_0 ;
  wire \sum_reg_0_7[7]_i_2_n_0 ;
  wire \sum_reg_0_7[7]_i_3_n_0 ;
  wire \sum_reg_0_7[7]_i_4_n_0 ;
  wire \sum_reg_0_7[7]_i_5_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_0;
  wire [13:0]sum_reg_1_00;
  wire \sum_reg_1_0[11]_i_2_n_0 ;
  wire \sum_reg_1_0[11]_i_3_n_0 ;
  wire \sum_reg_1_0[11]_i_4_n_0 ;
  wire \sum_reg_1_0[11]_i_5_n_0 ;
  wire \sum_reg_1_0[13]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_3_n_0 ;
  wire \sum_reg_1_0[3]_i_4_n_0 ;
  wire \sum_reg_1_0[3]_i_5_n_0 ;
  wire \sum_reg_1_0[7]_i_2_n_0 ;
  wire \sum_reg_1_0[7]_i_3_n_0 ;
  wire \sum_reg_1_0[7]_i_4_n_0 ;
  wire \sum_reg_1_0[7]_i_5_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_1;
  wire [13:0]sum_reg_1_10;
  wire \sum_reg_1_1[11]_i_2_n_0 ;
  wire \sum_reg_1_1[11]_i_3_n_0 ;
  wire \sum_reg_1_1[11]_i_4_n_0 ;
  wire \sum_reg_1_1[11]_i_5_n_0 ;
  wire \sum_reg_1_1[13]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_3_n_0 ;
  wire \sum_reg_1_1[3]_i_4_n_0 ;
  wire \sum_reg_1_1[3]_i_5_n_0 ;
  wire \sum_reg_1_1[7]_i_2_n_0 ;
  wire \sum_reg_1_1[7]_i_3_n_0 ;
  wire \sum_reg_1_1[7]_i_4_n_0 ;
  wire \sum_reg_1_1[7]_i_5_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_2;
  wire [13:0]sum_reg_1_20;
  wire \sum_reg_1_2[11]_i_2_n_0 ;
  wire \sum_reg_1_2[11]_i_3_n_0 ;
  wire \sum_reg_1_2[11]_i_4_n_0 ;
  wire \sum_reg_1_2[11]_i_5_n_0 ;
  wire \sum_reg_1_2[13]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_3_n_0 ;
  wire \sum_reg_1_2[3]_i_4_n_0 ;
  wire \sum_reg_1_2[3]_i_5_n_0 ;
  wire \sum_reg_1_2[7]_i_2_n_0 ;
  wire \sum_reg_1_2[7]_i_3_n_0 ;
  wire \sum_reg_1_2[7]_i_4_n_0 ;
  wire \sum_reg_1_2[7]_i_5_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_3;
  wire [13:0]sum_reg_1_30;
  wire \sum_reg_1_3[11]_i_2_n_0 ;
  wire \sum_reg_1_3[11]_i_3_n_0 ;
  wire \sum_reg_1_3[11]_i_4_n_0 ;
  wire \sum_reg_1_3[11]_i_5_n_0 ;
  wire \sum_reg_1_3[13]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_3_n_0 ;
  wire \sum_reg_1_3[3]_i_4_n_0 ;
  wire \sum_reg_1_3[3]_i_5_n_0 ;
  wire \sum_reg_1_3[7]_i_2_n_0 ;
  wire \sum_reg_1_3[7]_i_3_n_0 ;
  wire \sum_reg_1_3[7]_i_4_n_0 ;
  wire \sum_reg_1_3[7]_i_5_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_0;
  wire [14:0]sum_reg_2_00;
  wire \sum_reg_2_0[11]_i_2_n_0 ;
  wire \sum_reg_2_0[11]_i_3_n_0 ;
  wire \sum_reg_2_0[11]_i_4_n_0 ;
  wire \sum_reg_2_0[11]_i_5_n_0 ;
  wire \sum_reg_2_0[14]_i_2_n_0 ;
  wire \sum_reg_2_0[14]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_2_n_0 ;
  wire \sum_reg_2_0[3]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_4_n_0 ;
  wire \sum_reg_2_0[3]_i_5_n_0 ;
  wire \sum_reg_2_0[7]_i_2_n_0 ;
  wire \sum_reg_2_0[7]_i_3_n_0 ;
  wire \sum_reg_2_0[7]_i_4_n_0 ;
  wire \sum_reg_2_0[7]_i_5_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_1;
  wire [14:0]sum_reg_2_10;
  wire \sum_reg_2_1[11]_i_2_n_0 ;
  wire \sum_reg_2_1[11]_i_3_n_0 ;
  wire \sum_reg_2_1[11]_i_4_n_0 ;
  wire \sum_reg_2_1[11]_i_5_n_0 ;
  wire \sum_reg_2_1[14]_i_2_n_0 ;
  wire \sum_reg_2_1[14]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_2_n_0 ;
  wire \sum_reg_2_1[3]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_4_n_0 ;
  wire \sum_reg_2_1[3]_i_5_n_0 ;
  wire \sum_reg_2_1[7]_i_2_n_0 ;
  wire \sum_reg_2_1[7]_i_3_n_0 ;
  wire \sum_reg_2_1[7]_i_4_n_0 ;
  wire \sum_reg_2_1[7]_i_5_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0[11]_i_2_n_0 ;
  wire \sum_reg_3_0[11]_i_3_n_0 ;
  wire \sum_reg_3_0[11]_i_4_n_0 ;
  wire \sum_reg_3_0[11]_i_5_n_0 ;
  wire \sum_reg_3_0[15]_i_2_n_0 ;
  wire \sum_reg_3_0[15]_i_3_n_0 ;
  wire \sum_reg_3_0[15]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_10_n_0 ;
  wire \sum_reg_3_0[7]_i_3_n_0 ;
  wire \sum_reg_3_0[7]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_5_n_0 ;
  wire \sum_reg_3_0[7]_i_6_n_0 ;
  wire \sum_reg_3_0[7]_i_7_n_0 ;
  wire \sum_reg_3_0[7]_i_8_n_0 ;
  wire \sum_reg_3_0[7]_i_9_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_3 ;
  wire [1:0]\sum_reg_3_0_reg[14]_0 ;
  wire [1:0]\sum_reg_3_0_reg[14]_1 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_3 ;
  wire [11:0]value_reg_0;
  wire [11:0]value_reg_1;
  wire [11:0]value_reg_10;
  wire [11:0]value_reg_11;
  wire [11:0]value_reg_12;
  wire [11:0]value_reg_13;
  wire [11:0]value_reg_14;
  wire [11:0]value_reg_15;
  wire [11:0]value_reg_2;
  wire [11:0]value_reg_3;
  wire [11:0]value_reg_4;
  wire [11:0]value_reg_5;
  wire [11:0]value_reg_6;
  wire [11:0]value_reg_7;
  wire [11:0]value_reg_8;
  wire [11:0]value_reg_9;
  wire [3:1]\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_1__1
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(over_thld_reg_reg[11]),
        .I3(Q[11]),
        .O(\sum_reg_3_0_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_2__1
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(over_thld_reg_reg[9]),
        .I3(Q[9]),
        .O(\sum_reg_3_0_reg[14]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_3__1
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(Q[11]),
        .I3(over_thld_reg_reg[11]),
        .O(\sum_reg_3_0_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_4__1
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(Q[9]),
        .I3(over_thld_reg_reg[9]),
        .O(\sum_reg_3_0_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_1__1
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(over_thld_reg_reg[7]),
        .I3(Q[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_2__1
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(over_thld_reg_reg[5]),
        .I3(Q[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_3__1
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(over_thld_reg_reg[3]),
        .I3(Q[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_4__1
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(over_thld_reg_reg[1]),
        .I3(Q[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_5__1
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(Q[7]),
        .I3(over_thld_reg_reg[7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_6__1
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(Q[5]),
        .I3(over_thld_reg_reg[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_7__1
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(Q[3]),
        .I3(over_thld_reg_reg[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_8__1
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(Q[1]),
        .I3(over_thld_reg_reg[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_2 
       (.I0(value_reg_0[11]),
        .I1(value_reg_1[11]),
        .O(\sum_reg_0_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_3 
       (.I0(value_reg_0[10]),
        .I1(value_reg_1[10]),
        .O(\sum_reg_0_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_4 
       (.I0(value_reg_0[9]),
        .I1(value_reg_1[9]),
        .O(\sum_reg_0_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_5 
       (.I0(value_reg_0[8]),
        .I1(value_reg_1[8]),
        .O(\sum_reg_0_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_2 
       (.I0(value_reg_0[3]),
        .I1(value_reg_1[3]),
        .O(\sum_reg_0_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_3 
       (.I0(value_reg_0[2]),
        .I1(value_reg_1[2]),
        .O(\sum_reg_0_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_4 
       (.I0(value_reg_0[1]),
        .I1(value_reg_1[1]),
        .O(\sum_reg_0_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_5 
       (.I0(value_reg_0[0]),
        .I1(value_reg_1[0]),
        .O(\sum_reg_0_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_2 
       (.I0(value_reg_0[7]),
        .I1(value_reg_1[7]),
        .O(\sum_reg_0_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_3 
       (.I0(value_reg_0[6]),
        .I1(value_reg_1[6]),
        .O(\sum_reg_0_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_4 
       (.I0(value_reg_0[5]),
        .I1(value_reg_1[5]),
        .O(\sum_reg_0_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_5 
       (.I0(value_reg_0[4]),
        .I1(value_reg_1[4]),
        .O(\sum_reg_0_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[0]),
        .Q(sum_reg_0_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[10]),
        .Q(sum_reg_0_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[11]),
        .Q(sum_reg_0_0[11]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[11]_i_1 
       (.CI(\sum_reg_0_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[11]_i_1_n_0 ,\sum_reg_0_0_reg[11]_i_1_n_1 ,\sum_reg_0_0_reg[11]_i_1_n_2 ,\sum_reg_0_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[11:8]),
        .O(sum_reg_0_00[11:8]),
        .S({\sum_reg_0_0[11]_i_2_n_0 ,\sum_reg_0_0[11]_i_3_n_0 ,\sum_reg_0_0[11]_i_4_n_0 ,\sum_reg_0_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[12]),
        .Q(sum_reg_0_0[12]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[12]_i_1 
       (.CI(\sum_reg_0_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_00[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[1]),
        .Q(sum_reg_0_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[2]),
        .Q(sum_reg_0_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[3]),
        .Q(sum_reg_0_0[3]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_0_reg[3]_i_1_n_0 ,\sum_reg_0_0_reg[3]_i_1_n_1 ,\sum_reg_0_0_reg[3]_i_1_n_2 ,\sum_reg_0_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[3:0]),
        .O(sum_reg_0_00[3:0]),
        .S({\sum_reg_0_0[3]_i_2_n_0 ,\sum_reg_0_0[3]_i_3_n_0 ,\sum_reg_0_0[3]_i_4_n_0 ,\sum_reg_0_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[4]),
        .Q(sum_reg_0_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[5]),
        .Q(sum_reg_0_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[6]),
        .Q(sum_reg_0_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[7]),
        .Q(sum_reg_0_0[7]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[7]_i_1 
       (.CI(\sum_reg_0_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[7]_i_1_n_0 ,\sum_reg_0_0_reg[7]_i_1_n_1 ,\sum_reg_0_0_reg[7]_i_1_n_2 ,\sum_reg_0_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[7:4]),
        .O(sum_reg_0_00[7:4]),
        .S({\sum_reg_0_0[7]_i_2_n_0 ,\sum_reg_0_0[7]_i_3_n_0 ,\sum_reg_0_0[7]_i_4_n_0 ,\sum_reg_0_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[8]),
        .Q(sum_reg_0_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[9]),
        .Q(sum_reg_0_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_2 
       (.I0(value_reg_2[11]),
        .I1(value_reg_3[11]),
        .O(\sum_reg_0_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_3 
       (.I0(value_reg_2[10]),
        .I1(value_reg_3[10]),
        .O(\sum_reg_0_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_4 
       (.I0(value_reg_2[9]),
        .I1(value_reg_3[9]),
        .O(\sum_reg_0_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_5 
       (.I0(value_reg_2[8]),
        .I1(value_reg_3[8]),
        .O(\sum_reg_0_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_2 
       (.I0(value_reg_2[3]),
        .I1(value_reg_3[3]),
        .O(\sum_reg_0_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_3 
       (.I0(value_reg_2[2]),
        .I1(value_reg_3[2]),
        .O(\sum_reg_0_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_4 
       (.I0(value_reg_2[1]),
        .I1(value_reg_3[1]),
        .O(\sum_reg_0_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_5 
       (.I0(value_reg_2[0]),
        .I1(value_reg_3[0]),
        .O(\sum_reg_0_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_2 
       (.I0(value_reg_2[7]),
        .I1(value_reg_3[7]),
        .O(\sum_reg_0_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_3 
       (.I0(value_reg_2[6]),
        .I1(value_reg_3[6]),
        .O(\sum_reg_0_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_4 
       (.I0(value_reg_2[5]),
        .I1(value_reg_3[5]),
        .O(\sum_reg_0_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_5 
       (.I0(value_reg_2[4]),
        .I1(value_reg_3[4]),
        .O(\sum_reg_0_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[0]),
        .Q(sum_reg_0_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[10]),
        .Q(sum_reg_0_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[11]),
        .Q(sum_reg_0_1[11]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[11]_i_1 
       (.CI(\sum_reg_0_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[11]_i_1_n_0 ,\sum_reg_0_1_reg[11]_i_1_n_1 ,\sum_reg_0_1_reg[11]_i_1_n_2 ,\sum_reg_0_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[11:8]),
        .O(sum_reg_0_10[11:8]),
        .S({\sum_reg_0_1[11]_i_2_n_0 ,\sum_reg_0_1[11]_i_3_n_0 ,\sum_reg_0_1[11]_i_4_n_0 ,\sum_reg_0_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[12]),
        .Q(sum_reg_0_1[12]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[12]_i_1 
       (.CI(\sum_reg_0_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_10[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[1]),
        .Q(sum_reg_0_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[2]),
        .Q(sum_reg_0_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[3]),
        .Q(sum_reg_0_1[3]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_1_reg[3]_i_1_n_0 ,\sum_reg_0_1_reg[3]_i_1_n_1 ,\sum_reg_0_1_reg[3]_i_1_n_2 ,\sum_reg_0_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[3:0]),
        .O(sum_reg_0_10[3:0]),
        .S({\sum_reg_0_1[3]_i_2_n_0 ,\sum_reg_0_1[3]_i_3_n_0 ,\sum_reg_0_1[3]_i_4_n_0 ,\sum_reg_0_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[4]),
        .Q(sum_reg_0_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[5]),
        .Q(sum_reg_0_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[6]),
        .Q(sum_reg_0_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[7]),
        .Q(sum_reg_0_1[7]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[7]_i_1 
       (.CI(\sum_reg_0_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[7]_i_1_n_0 ,\sum_reg_0_1_reg[7]_i_1_n_1 ,\sum_reg_0_1_reg[7]_i_1_n_2 ,\sum_reg_0_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[7:4]),
        .O(sum_reg_0_10[7:4]),
        .S({\sum_reg_0_1[7]_i_2_n_0 ,\sum_reg_0_1[7]_i_3_n_0 ,\sum_reg_0_1[7]_i_4_n_0 ,\sum_reg_0_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[8]),
        .Q(sum_reg_0_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[9]),
        .Q(sum_reg_0_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_2 
       (.I0(value_reg_4[11]),
        .I1(value_reg_5[11]),
        .O(\sum_reg_0_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_3 
       (.I0(value_reg_4[10]),
        .I1(value_reg_5[10]),
        .O(\sum_reg_0_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_4 
       (.I0(value_reg_4[9]),
        .I1(value_reg_5[9]),
        .O(\sum_reg_0_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_5 
       (.I0(value_reg_4[8]),
        .I1(value_reg_5[8]),
        .O(\sum_reg_0_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_2 
       (.I0(value_reg_4[3]),
        .I1(value_reg_5[3]),
        .O(\sum_reg_0_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_3 
       (.I0(value_reg_4[2]),
        .I1(value_reg_5[2]),
        .O(\sum_reg_0_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_4 
       (.I0(value_reg_4[1]),
        .I1(value_reg_5[1]),
        .O(\sum_reg_0_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_5 
       (.I0(value_reg_4[0]),
        .I1(value_reg_5[0]),
        .O(\sum_reg_0_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_2 
       (.I0(value_reg_4[7]),
        .I1(value_reg_5[7]),
        .O(\sum_reg_0_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_3 
       (.I0(value_reg_4[6]),
        .I1(value_reg_5[6]),
        .O(\sum_reg_0_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_4 
       (.I0(value_reg_4[5]),
        .I1(value_reg_5[5]),
        .O(\sum_reg_0_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_5 
       (.I0(value_reg_4[4]),
        .I1(value_reg_5[4]),
        .O(\sum_reg_0_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[0]),
        .Q(sum_reg_0_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[10]),
        .Q(sum_reg_0_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[11]),
        .Q(sum_reg_0_2[11]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[11]_i_1 
       (.CI(\sum_reg_0_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[11]_i_1_n_0 ,\sum_reg_0_2_reg[11]_i_1_n_1 ,\sum_reg_0_2_reg[11]_i_1_n_2 ,\sum_reg_0_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[11:8]),
        .O(sum_reg_0_20[11:8]),
        .S({\sum_reg_0_2[11]_i_2_n_0 ,\sum_reg_0_2[11]_i_3_n_0 ,\sum_reg_0_2[11]_i_4_n_0 ,\sum_reg_0_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[12]),
        .Q(sum_reg_0_2[12]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[12]_i_1 
       (.CI(\sum_reg_0_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_20[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[1]),
        .Q(sum_reg_0_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[2]),
        .Q(sum_reg_0_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[3]),
        .Q(sum_reg_0_2[3]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_2_reg[3]_i_1_n_0 ,\sum_reg_0_2_reg[3]_i_1_n_1 ,\sum_reg_0_2_reg[3]_i_1_n_2 ,\sum_reg_0_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[3:0]),
        .O(sum_reg_0_20[3:0]),
        .S({\sum_reg_0_2[3]_i_2_n_0 ,\sum_reg_0_2[3]_i_3_n_0 ,\sum_reg_0_2[3]_i_4_n_0 ,\sum_reg_0_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[4]),
        .Q(sum_reg_0_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[5]),
        .Q(sum_reg_0_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[6]),
        .Q(sum_reg_0_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[7]),
        .Q(sum_reg_0_2[7]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[7]_i_1 
       (.CI(\sum_reg_0_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[7]_i_1_n_0 ,\sum_reg_0_2_reg[7]_i_1_n_1 ,\sum_reg_0_2_reg[7]_i_1_n_2 ,\sum_reg_0_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[7:4]),
        .O(sum_reg_0_20[7:4]),
        .S({\sum_reg_0_2[7]_i_2_n_0 ,\sum_reg_0_2[7]_i_3_n_0 ,\sum_reg_0_2[7]_i_4_n_0 ,\sum_reg_0_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[8]),
        .Q(sum_reg_0_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[9]),
        .Q(sum_reg_0_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_2 
       (.I0(value_reg_6[11]),
        .I1(value_reg_7[11]),
        .O(\sum_reg_0_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_3 
       (.I0(value_reg_6[10]),
        .I1(value_reg_7[10]),
        .O(\sum_reg_0_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_4 
       (.I0(value_reg_6[9]),
        .I1(value_reg_7[9]),
        .O(\sum_reg_0_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_5 
       (.I0(value_reg_6[8]),
        .I1(value_reg_7[8]),
        .O(\sum_reg_0_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_2 
       (.I0(value_reg_6[3]),
        .I1(value_reg_7[3]),
        .O(\sum_reg_0_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_3 
       (.I0(value_reg_6[2]),
        .I1(value_reg_7[2]),
        .O(\sum_reg_0_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_4 
       (.I0(value_reg_6[1]),
        .I1(value_reg_7[1]),
        .O(\sum_reg_0_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_5 
       (.I0(value_reg_6[0]),
        .I1(value_reg_7[0]),
        .O(\sum_reg_0_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_2 
       (.I0(value_reg_6[7]),
        .I1(value_reg_7[7]),
        .O(\sum_reg_0_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_3 
       (.I0(value_reg_6[6]),
        .I1(value_reg_7[6]),
        .O(\sum_reg_0_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_4 
       (.I0(value_reg_6[5]),
        .I1(value_reg_7[5]),
        .O(\sum_reg_0_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_5 
       (.I0(value_reg_6[4]),
        .I1(value_reg_7[4]),
        .O(\sum_reg_0_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[0]),
        .Q(sum_reg_0_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[10]),
        .Q(sum_reg_0_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[11]),
        .Q(sum_reg_0_3[11]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[11]_i_1 
       (.CI(\sum_reg_0_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[11]_i_1_n_0 ,\sum_reg_0_3_reg[11]_i_1_n_1 ,\sum_reg_0_3_reg[11]_i_1_n_2 ,\sum_reg_0_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[11:8]),
        .O(sum_reg_0_30[11:8]),
        .S({\sum_reg_0_3[11]_i_2_n_0 ,\sum_reg_0_3[11]_i_3_n_0 ,\sum_reg_0_3[11]_i_4_n_0 ,\sum_reg_0_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[12]),
        .Q(sum_reg_0_3[12]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[12]_i_1 
       (.CI(\sum_reg_0_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_30[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[1]),
        .Q(sum_reg_0_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[2]),
        .Q(sum_reg_0_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[3]),
        .Q(sum_reg_0_3[3]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_3_reg[3]_i_1_n_0 ,\sum_reg_0_3_reg[3]_i_1_n_1 ,\sum_reg_0_3_reg[3]_i_1_n_2 ,\sum_reg_0_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[3:0]),
        .O(sum_reg_0_30[3:0]),
        .S({\sum_reg_0_3[3]_i_2_n_0 ,\sum_reg_0_3[3]_i_3_n_0 ,\sum_reg_0_3[3]_i_4_n_0 ,\sum_reg_0_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[4]),
        .Q(sum_reg_0_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[5]),
        .Q(sum_reg_0_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[6]),
        .Q(sum_reg_0_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[7]),
        .Q(sum_reg_0_3[7]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[7]_i_1 
       (.CI(\sum_reg_0_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[7]_i_1_n_0 ,\sum_reg_0_3_reg[7]_i_1_n_1 ,\sum_reg_0_3_reg[7]_i_1_n_2 ,\sum_reg_0_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[7:4]),
        .O(sum_reg_0_30[7:4]),
        .S({\sum_reg_0_3[7]_i_2_n_0 ,\sum_reg_0_3[7]_i_3_n_0 ,\sum_reg_0_3[7]_i_4_n_0 ,\sum_reg_0_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[8]),
        .Q(sum_reg_0_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[9]),
        .Q(sum_reg_0_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_2 
       (.I0(value_reg_8[11]),
        .I1(value_reg_9[11]),
        .O(\sum_reg_0_4[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_3 
       (.I0(value_reg_8[10]),
        .I1(value_reg_9[10]),
        .O(\sum_reg_0_4[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_4 
       (.I0(value_reg_8[9]),
        .I1(value_reg_9[9]),
        .O(\sum_reg_0_4[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_5 
       (.I0(value_reg_8[8]),
        .I1(value_reg_9[8]),
        .O(\sum_reg_0_4[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_2 
       (.I0(value_reg_8[3]),
        .I1(value_reg_9[3]),
        .O(\sum_reg_0_4[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_3 
       (.I0(value_reg_8[2]),
        .I1(value_reg_9[2]),
        .O(\sum_reg_0_4[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_4 
       (.I0(value_reg_8[1]),
        .I1(value_reg_9[1]),
        .O(\sum_reg_0_4[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_5 
       (.I0(value_reg_8[0]),
        .I1(value_reg_9[0]),
        .O(\sum_reg_0_4[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_2 
       (.I0(value_reg_8[7]),
        .I1(value_reg_9[7]),
        .O(\sum_reg_0_4[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_3 
       (.I0(value_reg_8[6]),
        .I1(value_reg_9[6]),
        .O(\sum_reg_0_4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_4 
       (.I0(value_reg_8[5]),
        .I1(value_reg_9[5]),
        .O(\sum_reg_0_4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_5 
       (.I0(value_reg_8[4]),
        .I1(value_reg_9[4]),
        .O(\sum_reg_0_4[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[0]),
        .Q(sum_reg_0_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[10]),
        .Q(sum_reg_0_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[11]),
        .Q(sum_reg_0_4[11]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[11]_i_1 
       (.CI(\sum_reg_0_4_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[11]_i_1_n_0 ,\sum_reg_0_4_reg[11]_i_1_n_1 ,\sum_reg_0_4_reg[11]_i_1_n_2 ,\sum_reg_0_4_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[11:8]),
        .O(sum_reg_0_40[11:8]),
        .S({\sum_reg_0_4[11]_i_2_n_0 ,\sum_reg_0_4[11]_i_3_n_0 ,\sum_reg_0_4[11]_i_4_n_0 ,\sum_reg_0_4[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[12]),
        .Q(sum_reg_0_4[12]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[12]_i_1 
       (.CI(\sum_reg_0_4_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_40[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[1]),
        .Q(sum_reg_0_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[2]),
        .Q(sum_reg_0_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[3]),
        .Q(sum_reg_0_4[3]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_4_reg[3]_i_1_n_0 ,\sum_reg_0_4_reg[3]_i_1_n_1 ,\sum_reg_0_4_reg[3]_i_1_n_2 ,\sum_reg_0_4_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[3:0]),
        .O(sum_reg_0_40[3:0]),
        .S({\sum_reg_0_4[3]_i_2_n_0 ,\sum_reg_0_4[3]_i_3_n_0 ,\sum_reg_0_4[3]_i_4_n_0 ,\sum_reg_0_4[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[4]),
        .Q(sum_reg_0_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[5]),
        .Q(sum_reg_0_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[6]),
        .Q(sum_reg_0_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[7]),
        .Q(sum_reg_0_4[7]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[7]_i_1 
       (.CI(\sum_reg_0_4_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[7]_i_1_n_0 ,\sum_reg_0_4_reg[7]_i_1_n_1 ,\sum_reg_0_4_reg[7]_i_1_n_2 ,\sum_reg_0_4_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[7:4]),
        .O(sum_reg_0_40[7:4]),
        .S({\sum_reg_0_4[7]_i_2_n_0 ,\sum_reg_0_4[7]_i_3_n_0 ,\sum_reg_0_4[7]_i_4_n_0 ,\sum_reg_0_4[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[8]),
        .Q(sum_reg_0_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[9]),
        .Q(sum_reg_0_4[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_2 
       (.I0(value_reg_10[11]),
        .I1(value_reg_11[11]),
        .O(\sum_reg_0_5[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_3 
       (.I0(value_reg_10[10]),
        .I1(value_reg_11[10]),
        .O(\sum_reg_0_5[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_4 
       (.I0(value_reg_10[9]),
        .I1(value_reg_11[9]),
        .O(\sum_reg_0_5[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_5 
       (.I0(value_reg_10[8]),
        .I1(value_reg_11[8]),
        .O(\sum_reg_0_5[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_2 
       (.I0(value_reg_10[3]),
        .I1(value_reg_11[3]),
        .O(\sum_reg_0_5[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_3 
       (.I0(value_reg_10[2]),
        .I1(value_reg_11[2]),
        .O(\sum_reg_0_5[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_4 
       (.I0(value_reg_10[1]),
        .I1(value_reg_11[1]),
        .O(\sum_reg_0_5[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_5 
       (.I0(value_reg_10[0]),
        .I1(value_reg_11[0]),
        .O(\sum_reg_0_5[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_2 
       (.I0(value_reg_10[7]),
        .I1(value_reg_11[7]),
        .O(\sum_reg_0_5[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_3 
       (.I0(value_reg_10[6]),
        .I1(value_reg_11[6]),
        .O(\sum_reg_0_5[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_4 
       (.I0(value_reg_10[5]),
        .I1(value_reg_11[5]),
        .O(\sum_reg_0_5[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_5 
       (.I0(value_reg_10[4]),
        .I1(value_reg_11[4]),
        .O(\sum_reg_0_5[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[0]),
        .Q(sum_reg_0_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[10]),
        .Q(sum_reg_0_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[11]),
        .Q(sum_reg_0_5[11]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[11]_i_1 
       (.CI(\sum_reg_0_5_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[11]_i_1_n_0 ,\sum_reg_0_5_reg[11]_i_1_n_1 ,\sum_reg_0_5_reg[11]_i_1_n_2 ,\sum_reg_0_5_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[11:8]),
        .O(sum_reg_0_50[11:8]),
        .S({\sum_reg_0_5[11]_i_2_n_0 ,\sum_reg_0_5[11]_i_3_n_0 ,\sum_reg_0_5[11]_i_4_n_0 ,\sum_reg_0_5[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[12]),
        .Q(sum_reg_0_5[12]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[12]_i_1 
       (.CI(\sum_reg_0_5_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_50[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[1]),
        .Q(sum_reg_0_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[2]),
        .Q(sum_reg_0_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[3]),
        .Q(sum_reg_0_5[3]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_5_reg[3]_i_1_n_0 ,\sum_reg_0_5_reg[3]_i_1_n_1 ,\sum_reg_0_5_reg[3]_i_1_n_2 ,\sum_reg_0_5_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[3:0]),
        .O(sum_reg_0_50[3:0]),
        .S({\sum_reg_0_5[3]_i_2_n_0 ,\sum_reg_0_5[3]_i_3_n_0 ,\sum_reg_0_5[3]_i_4_n_0 ,\sum_reg_0_5[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[4]),
        .Q(sum_reg_0_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[5]),
        .Q(sum_reg_0_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[6]),
        .Q(sum_reg_0_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[7]),
        .Q(sum_reg_0_5[7]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[7]_i_1 
       (.CI(\sum_reg_0_5_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[7]_i_1_n_0 ,\sum_reg_0_5_reg[7]_i_1_n_1 ,\sum_reg_0_5_reg[7]_i_1_n_2 ,\sum_reg_0_5_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[7:4]),
        .O(sum_reg_0_50[7:4]),
        .S({\sum_reg_0_5[7]_i_2_n_0 ,\sum_reg_0_5[7]_i_3_n_0 ,\sum_reg_0_5[7]_i_4_n_0 ,\sum_reg_0_5[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[8]),
        .Q(sum_reg_0_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[9]),
        .Q(sum_reg_0_5[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_2 
       (.I0(value_reg_12[11]),
        .I1(value_reg_13[11]),
        .O(\sum_reg_0_6[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_3 
       (.I0(value_reg_12[10]),
        .I1(value_reg_13[10]),
        .O(\sum_reg_0_6[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_4 
       (.I0(value_reg_12[9]),
        .I1(value_reg_13[9]),
        .O(\sum_reg_0_6[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_5 
       (.I0(value_reg_12[8]),
        .I1(value_reg_13[8]),
        .O(\sum_reg_0_6[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_2 
       (.I0(value_reg_12[3]),
        .I1(value_reg_13[3]),
        .O(\sum_reg_0_6[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_3 
       (.I0(value_reg_12[2]),
        .I1(value_reg_13[2]),
        .O(\sum_reg_0_6[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_4 
       (.I0(value_reg_12[1]),
        .I1(value_reg_13[1]),
        .O(\sum_reg_0_6[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_5 
       (.I0(value_reg_12[0]),
        .I1(value_reg_13[0]),
        .O(\sum_reg_0_6[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_2 
       (.I0(value_reg_12[7]),
        .I1(value_reg_13[7]),
        .O(\sum_reg_0_6[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_3 
       (.I0(value_reg_12[6]),
        .I1(value_reg_13[6]),
        .O(\sum_reg_0_6[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_4 
       (.I0(value_reg_12[5]),
        .I1(value_reg_13[5]),
        .O(\sum_reg_0_6[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_5 
       (.I0(value_reg_12[4]),
        .I1(value_reg_13[4]),
        .O(\sum_reg_0_6[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[0]),
        .Q(sum_reg_0_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[10]),
        .Q(sum_reg_0_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[11]),
        .Q(sum_reg_0_6[11]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[11]_i_1 
       (.CI(\sum_reg_0_6_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[11]_i_1_n_0 ,\sum_reg_0_6_reg[11]_i_1_n_1 ,\sum_reg_0_6_reg[11]_i_1_n_2 ,\sum_reg_0_6_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[11:8]),
        .O(sum_reg_0_60[11:8]),
        .S({\sum_reg_0_6[11]_i_2_n_0 ,\sum_reg_0_6[11]_i_3_n_0 ,\sum_reg_0_6[11]_i_4_n_0 ,\sum_reg_0_6[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[12]),
        .Q(sum_reg_0_6[12]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[12]_i_1 
       (.CI(\sum_reg_0_6_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_60[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[1]),
        .Q(sum_reg_0_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[2]),
        .Q(sum_reg_0_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[3]),
        .Q(sum_reg_0_6[3]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_6_reg[3]_i_1_n_0 ,\sum_reg_0_6_reg[3]_i_1_n_1 ,\sum_reg_0_6_reg[3]_i_1_n_2 ,\sum_reg_0_6_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[3:0]),
        .O(sum_reg_0_60[3:0]),
        .S({\sum_reg_0_6[3]_i_2_n_0 ,\sum_reg_0_6[3]_i_3_n_0 ,\sum_reg_0_6[3]_i_4_n_0 ,\sum_reg_0_6[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[4]),
        .Q(sum_reg_0_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[5]),
        .Q(sum_reg_0_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[6]),
        .Q(sum_reg_0_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[7]),
        .Q(sum_reg_0_6[7]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[7]_i_1 
       (.CI(\sum_reg_0_6_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[7]_i_1_n_0 ,\sum_reg_0_6_reg[7]_i_1_n_1 ,\sum_reg_0_6_reg[7]_i_1_n_2 ,\sum_reg_0_6_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[7:4]),
        .O(sum_reg_0_60[7:4]),
        .S({\sum_reg_0_6[7]_i_2_n_0 ,\sum_reg_0_6[7]_i_3_n_0 ,\sum_reg_0_6[7]_i_4_n_0 ,\sum_reg_0_6[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[8]),
        .Q(sum_reg_0_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[9]),
        .Q(sum_reg_0_6[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_2 
       (.I0(value_reg_14[11]),
        .I1(value_reg_15[11]),
        .O(\sum_reg_0_7[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_3 
       (.I0(value_reg_14[10]),
        .I1(value_reg_15[10]),
        .O(\sum_reg_0_7[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_4 
       (.I0(value_reg_14[9]),
        .I1(value_reg_15[9]),
        .O(\sum_reg_0_7[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_5 
       (.I0(value_reg_14[8]),
        .I1(value_reg_15[8]),
        .O(\sum_reg_0_7[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_2 
       (.I0(value_reg_14[3]),
        .I1(value_reg_15[3]),
        .O(\sum_reg_0_7[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_3 
       (.I0(value_reg_14[2]),
        .I1(value_reg_15[2]),
        .O(\sum_reg_0_7[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_4 
       (.I0(value_reg_14[1]),
        .I1(value_reg_15[1]),
        .O(\sum_reg_0_7[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_5 
       (.I0(value_reg_14[0]),
        .I1(value_reg_15[0]),
        .O(\sum_reg_0_7[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_2 
       (.I0(value_reg_14[7]),
        .I1(value_reg_15[7]),
        .O(\sum_reg_0_7[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_3 
       (.I0(value_reg_14[6]),
        .I1(value_reg_15[6]),
        .O(\sum_reg_0_7[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_4 
       (.I0(value_reg_14[5]),
        .I1(value_reg_15[5]),
        .O(\sum_reg_0_7[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_5 
       (.I0(value_reg_14[4]),
        .I1(value_reg_15[4]),
        .O(\sum_reg_0_7[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[0]),
        .Q(sum_reg_0_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[10]),
        .Q(sum_reg_0_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[11]),
        .Q(sum_reg_0_7[11]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[11]_i_1 
       (.CI(\sum_reg_0_7_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[11]_i_1_n_0 ,\sum_reg_0_7_reg[11]_i_1_n_1 ,\sum_reg_0_7_reg[11]_i_1_n_2 ,\sum_reg_0_7_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[11:8]),
        .O(sum_reg_0_70[11:8]),
        .S({\sum_reg_0_7[11]_i_2_n_0 ,\sum_reg_0_7[11]_i_3_n_0 ,\sum_reg_0_7[11]_i_4_n_0 ,\sum_reg_0_7[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[12]),
        .Q(sum_reg_0_7[12]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[12]_i_1 
       (.CI(\sum_reg_0_7_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_70[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[1]),
        .Q(sum_reg_0_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[2]),
        .Q(sum_reg_0_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[3]),
        .Q(sum_reg_0_7[3]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_7_reg[3]_i_1_n_0 ,\sum_reg_0_7_reg[3]_i_1_n_1 ,\sum_reg_0_7_reg[3]_i_1_n_2 ,\sum_reg_0_7_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[3:0]),
        .O(sum_reg_0_70[3:0]),
        .S({\sum_reg_0_7[3]_i_2_n_0 ,\sum_reg_0_7[3]_i_3_n_0 ,\sum_reg_0_7[3]_i_4_n_0 ,\sum_reg_0_7[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[4]),
        .Q(sum_reg_0_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[5]),
        .Q(sum_reg_0_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[6]),
        .Q(sum_reg_0_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[7]),
        .Q(sum_reg_0_7[7]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[7]_i_1 
       (.CI(\sum_reg_0_7_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[7]_i_1_n_0 ,\sum_reg_0_7_reg[7]_i_1_n_1 ,\sum_reg_0_7_reg[7]_i_1_n_2 ,\sum_reg_0_7_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[7:4]),
        .O(sum_reg_0_70[7:4]),
        .S({\sum_reg_0_7[7]_i_2_n_0 ,\sum_reg_0_7[7]_i_3_n_0 ,\sum_reg_0_7[7]_i_4_n_0 ,\sum_reg_0_7[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[8]),
        .Q(sum_reg_0_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[9]),
        .Q(sum_reg_0_7[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_2 
       (.I0(sum_reg_0_0[11]),
        .I1(sum_reg_0_1[11]),
        .O(\sum_reg_1_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_3 
       (.I0(sum_reg_0_0[10]),
        .I1(sum_reg_0_1[10]),
        .O(\sum_reg_1_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_4 
       (.I0(sum_reg_0_0[9]),
        .I1(sum_reg_0_1[9]),
        .O(\sum_reg_1_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_5 
       (.I0(sum_reg_0_0[8]),
        .I1(sum_reg_0_1[8]),
        .O(\sum_reg_1_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[13]_i_2 
       (.I0(sum_reg_0_0[12]),
        .I1(sum_reg_0_1[12]),
        .O(\sum_reg_1_0[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_2 
       (.I0(sum_reg_0_0[3]),
        .I1(sum_reg_0_1[3]),
        .O(\sum_reg_1_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_3 
       (.I0(sum_reg_0_0[2]),
        .I1(sum_reg_0_1[2]),
        .O(\sum_reg_1_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_4 
       (.I0(sum_reg_0_0[1]),
        .I1(sum_reg_0_1[1]),
        .O(\sum_reg_1_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_5 
       (.I0(sum_reg_0_0[0]),
        .I1(sum_reg_0_1[0]),
        .O(\sum_reg_1_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_2 
       (.I0(sum_reg_0_0[7]),
        .I1(sum_reg_0_1[7]),
        .O(\sum_reg_1_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_3 
       (.I0(sum_reg_0_0[6]),
        .I1(sum_reg_0_1[6]),
        .O(\sum_reg_1_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_4 
       (.I0(sum_reg_0_0[5]),
        .I1(sum_reg_0_1[5]),
        .O(\sum_reg_1_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_5 
       (.I0(sum_reg_0_0[4]),
        .I1(sum_reg_0_1[4]),
        .O(\sum_reg_1_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[0]),
        .Q(sum_reg_1_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[10]),
        .Q(sum_reg_1_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[11]),
        .Q(sum_reg_1_0[11]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[11]_i_1 
       (.CI(\sum_reg_1_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[11]_i_1_n_0 ,\sum_reg_1_0_reg[11]_i_1_n_1 ,\sum_reg_1_0_reg[11]_i_1_n_2 ,\sum_reg_1_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[11:8]),
        .O(sum_reg_1_00[11:8]),
        .S({\sum_reg_1_0[11]_i_2_n_0 ,\sum_reg_1_0[11]_i_3_n_0 ,\sum_reg_1_0[11]_i_4_n_0 ,\sum_reg_1_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[12]),
        .Q(sum_reg_1_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[13]),
        .Q(sum_reg_1_0[13]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[13]_i_1 
       (.CI(\sum_reg_1_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_00[13],\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_0[12]}),
        .O({\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_00[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_0[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[1]),
        .Q(sum_reg_1_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[2]),
        .Q(sum_reg_1_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[3]),
        .Q(sum_reg_1_0[3]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_0_reg[3]_i_1_n_0 ,\sum_reg_1_0_reg[3]_i_1_n_1 ,\sum_reg_1_0_reg[3]_i_1_n_2 ,\sum_reg_1_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[3:0]),
        .O(sum_reg_1_00[3:0]),
        .S({\sum_reg_1_0[3]_i_2_n_0 ,\sum_reg_1_0[3]_i_3_n_0 ,\sum_reg_1_0[3]_i_4_n_0 ,\sum_reg_1_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[4]),
        .Q(sum_reg_1_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[5]),
        .Q(sum_reg_1_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[6]),
        .Q(sum_reg_1_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[7]),
        .Q(sum_reg_1_0[7]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[7]_i_1 
       (.CI(\sum_reg_1_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[7]_i_1_n_0 ,\sum_reg_1_0_reg[7]_i_1_n_1 ,\sum_reg_1_0_reg[7]_i_1_n_2 ,\sum_reg_1_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[7:4]),
        .O(sum_reg_1_00[7:4]),
        .S({\sum_reg_1_0[7]_i_2_n_0 ,\sum_reg_1_0[7]_i_3_n_0 ,\sum_reg_1_0[7]_i_4_n_0 ,\sum_reg_1_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[8]),
        .Q(sum_reg_1_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[9]),
        .Q(sum_reg_1_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_2 
       (.I0(sum_reg_0_2[11]),
        .I1(sum_reg_0_3[11]),
        .O(\sum_reg_1_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_3 
       (.I0(sum_reg_0_2[10]),
        .I1(sum_reg_0_3[10]),
        .O(\sum_reg_1_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_4 
       (.I0(sum_reg_0_2[9]),
        .I1(sum_reg_0_3[9]),
        .O(\sum_reg_1_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_5 
       (.I0(sum_reg_0_2[8]),
        .I1(sum_reg_0_3[8]),
        .O(\sum_reg_1_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[13]_i_2 
       (.I0(sum_reg_0_2[12]),
        .I1(sum_reg_0_3[12]),
        .O(\sum_reg_1_1[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_2 
       (.I0(sum_reg_0_2[3]),
        .I1(sum_reg_0_3[3]),
        .O(\sum_reg_1_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_3 
       (.I0(sum_reg_0_2[2]),
        .I1(sum_reg_0_3[2]),
        .O(\sum_reg_1_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_4 
       (.I0(sum_reg_0_2[1]),
        .I1(sum_reg_0_3[1]),
        .O(\sum_reg_1_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_5 
       (.I0(sum_reg_0_2[0]),
        .I1(sum_reg_0_3[0]),
        .O(\sum_reg_1_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_2 
       (.I0(sum_reg_0_2[7]),
        .I1(sum_reg_0_3[7]),
        .O(\sum_reg_1_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_3 
       (.I0(sum_reg_0_2[6]),
        .I1(sum_reg_0_3[6]),
        .O(\sum_reg_1_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_4 
       (.I0(sum_reg_0_2[5]),
        .I1(sum_reg_0_3[5]),
        .O(\sum_reg_1_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_5 
       (.I0(sum_reg_0_2[4]),
        .I1(sum_reg_0_3[4]),
        .O(\sum_reg_1_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[0]),
        .Q(sum_reg_1_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[10]),
        .Q(sum_reg_1_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[11]),
        .Q(sum_reg_1_1[11]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[11]_i_1 
       (.CI(\sum_reg_1_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[11]_i_1_n_0 ,\sum_reg_1_1_reg[11]_i_1_n_1 ,\sum_reg_1_1_reg[11]_i_1_n_2 ,\sum_reg_1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[11:8]),
        .O(sum_reg_1_10[11:8]),
        .S({\sum_reg_1_1[11]_i_2_n_0 ,\sum_reg_1_1[11]_i_3_n_0 ,\sum_reg_1_1[11]_i_4_n_0 ,\sum_reg_1_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[12]),
        .Q(sum_reg_1_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[13]),
        .Q(sum_reg_1_1[13]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[13]_i_1 
       (.CI(\sum_reg_1_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_10[13],\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_2[12]}),
        .O({\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_10[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_1[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[1]),
        .Q(sum_reg_1_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[2]),
        .Q(sum_reg_1_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[3]),
        .Q(sum_reg_1_1[3]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_1_reg[3]_i_1_n_0 ,\sum_reg_1_1_reg[3]_i_1_n_1 ,\sum_reg_1_1_reg[3]_i_1_n_2 ,\sum_reg_1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[3:0]),
        .O(sum_reg_1_10[3:0]),
        .S({\sum_reg_1_1[3]_i_2_n_0 ,\sum_reg_1_1[3]_i_3_n_0 ,\sum_reg_1_1[3]_i_4_n_0 ,\sum_reg_1_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[4]),
        .Q(sum_reg_1_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[5]),
        .Q(sum_reg_1_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[6]),
        .Q(sum_reg_1_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[7]),
        .Q(sum_reg_1_1[7]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[7]_i_1 
       (.CI(\sum_reg_1_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[7]_i_1_n_0 ,\sum_reg_1_1_reg[7]_i_1_n_1 ,\sum_reg_1_1_reg[7]_i_1_n_2 ,\sum_reg_1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[7:4]),
        .O(sum_reg_1_10[7:4]),
        .S({\sum_reg_1_1[7]_i_2_n_0 ,\sum_reg_1_1[7]_i_3_n_0 ,\sum_reg_1_1[7]_i_4_n_0 ,\sum_reg_1_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[8]),
        .Q(sum_reg_1_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[9]),
        .Q(sum_reg_1_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_2 
       (.I0(sum_reg_0_4[11]),
        .I1(sum_reg_0_5[11]),
        .O(\sum_reg_1_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_3 
       (.I0(sum_reg_0_4[10]),
        .I1(sum_reg_0_5[10]),
        .O(\sum_reg_1_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_4 
       (.I0(sum_reg_0_4[9]),
        .I1(sum_reg_0_5[9]),
        .O(\sum_reg_1_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_5 
       (.I0(sum_reg_0_4[8]),
        .I1(sum_reg_0_5[8]),
        .O(\sum_reg_1_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[13]_i_2 
       (.I0(sum_reg_0_4[12]),
        .I1(sum_reg_0_5[12]),
        .O(\sum_reg_1_2[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_2 
       (.I0(sum_reg_0_4[3]),
        .I1(sum_reg_0_5[3]),
        .O(\sum_reg_1_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_3 
       (.I0(sum_reg_0_4[2]),
        .I1(sum_reg_0_5[2]),
        .O(\sum_reg_1_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_4 
       (.I0(sum_reg_0_4[1]),
        .I1(sum_reg_0_5[1]),
        .O(\sum_reg_1_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_5 
       (.I0(sum_reg_0_4[0]),
        .I1(sum_reg_0_5[0]),
        .O(\sum_reg_1_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_2 
       (.I0(sum_reg_0_4[7]),
        .I1(sum_reg_0_5[7]),
        .O(\sum_reg_1_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_3 
       (.I0(sum_reg_0_4[6]),
        .I1(sum_reg_0_5[6]),
        .O(\sum_reg_1_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_4 
       (.I0(sum_reg_0_4[5]),
        .I1(sum_reg_0_5[5]),
        .O(\sum_reg_1_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_5 
       (.I0(sum_reg_0_4[4]),
        .I1(sum_reg_0_5[4]),
        .O(\sum_reg_1_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[0]),
        .Q(sum_reg_1_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[10]),
        .Q(sum_reg_1_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[11]),
        .Q(sum_reg_1_2[11]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[11]_i_1 
       (.CI(\sum_reg_1_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[11]_i_1_n_0 ,\sum_reg_1_2_reg[11]_i_1_n_1 ,\sum_reg_1_2_reg[11]_i_1_n_2 ,\sum_reg_1_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[11:8]),
        .O(sum_reg_1_20[11:8]),
        .S({\sum_reg_1_2[11]_i_2_n_0 ,\sum_reg_1_2[11]_i_3_n_0 ,\sum_reg_1_2[11]_i_4_n_0 ,\sum_reg_1_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[12]),
        .Q(sum_reg_1_2[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[13]),
        .Q(sum_reg_1_2[13]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[13]_i_1 
       (.CI(\sum_reg_1_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_20[13],\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_4[12]}),
        .O({\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_20[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_2[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[1]),
        .Q(sum_reg_1_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[2]),
        .Q(sum_reg_1_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[3]),
        .Q(sum_reg_1_2[3]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_2_reg[3]_i_1_n_0 ,\sum_reg_1_2_reg[3]_i_1_n_1 ,\sum_reg_1_2_reg[3]_i_1_n_2 ,\sum_reg_1_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[3:0]),
        .O(sum_reg_1_20[3:0]),
        .S({\sum_reg_1_2[3]_i_2_n_0 ,\sum_reg_1_2[3]_i_3_n_0 ,\sum_reg_1_2[3]_i_4_n_0 ,\sum_reg_1_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[4]),
        .Q(sum_reg_1_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[5]),
        .Q(sum_reg_1_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[6]),
        .Q(sum_reg_1_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[7]),
        .Q(sum_reg_1_2[7]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[7]_i_1 
       (.CI(\sum_reg_1_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[7]_i_1_n_0 ,\sum_reg_1_2_reg[7]_i_1_n_1 ,\sum_reg_1_2_reg[7]_i_1_n_2 ,\sum_reg_1_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[7:4]),
        .O(sum_reg_1_20[7:4]),
        .S({\sum_reg_1_2[7]_i_2_n_0 ,\sum_reg_1_2[7]_i_3_n_0 ,\sum_reg_1_2[7]_i_4_n_0 ,\sum_reg_1_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[8]),
        .Q(sum_reg_1_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[9]),
        .Q(sum_reg_1_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_2 
       (.I0(sum_reg_0_6[11]),
        .I1(sum_reg_0_7[11]),
        .O(\sum_reg_1_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_3 
       (.I0(sum_reg_0_6[10]),
        .I1(sum_reg_0_7[10]),
        .O(\sum_reg_1_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_4 
       (.I0(sum_reg_0_6[9]),
        .I1(sum_reg_0_7[9]),
        .O(\sum_reg_1_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_5 
       (.I0(sum_reg_0_6[8]),
        .I1(sum_reg_0_7[8]),
        .O(\sum_reg_1_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[13]_i_2 
       (.I0(sum_reg_0_6[12]),
        .I1(sum_reg_0_7[12]),
        .O(\sum_reg_1_3[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_2 
       (.I0(sum_reg_0_6[3]),
        .I1(sum_reg_0_7[3]),
        .O(\sum_reg_1_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_3 
       (.I0(sum_reg_0_6[2]),
        .I1(sum_reg_0_7[2]),
        .O(\sum_reg_1_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_4 
       (.I0(sum_reg_0_6[1]),
        .I1(sum_reg_0_7[1]),
        .O(\sum_reg_1_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_5 
       (.I0(sum_reg_0_6[0]),
        .I1(sum_reg_0_7[0]),
        .O(\sum_reg_1_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_2 
       (.I0(sum_reg_0_6[7]),
        .I1(sum_reg_0_7[7]),
        .O(\sum_reg_1_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_3 
       (.I0(sum_reg_0_6[6]),
        .I1(sum_reg_0_7[6]),
        .O(\sum_reg_1_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_4 
       (.I0(sum_reg_0_6[5]),
        .I1(sum_reg_0_7[5]),
        .O(\sum_reg_1_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_5 
       (.I0(sum_reg_0_6[4]),
        .I1(sum_reg_0_7[4]),
        .O(\sum_reg_1_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[0]),
        .Q(sum_reg_1_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[10]),
        .Q(sum_reg_1_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[11]),
        .Q(sum_reg_1_3[11]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[11]_i_1 
       (.CI(\sum_reg_1_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[11]_i_1_n_0 ,\sum_reg_1_3_reg[11]_i_1_n_1 ,\sum_reg_1_3_reg[11]_i_1_n_2 ,\sum_reg_1_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[11:8]),
        .O(sum_reg_1_30[11:8]),
        .S({\sum_reg_1_3[11]_i_2_n_0 ,\sum_reg_1_3[11]_i_3_n_0 ,\sum_reg_1_3[11]_i_4_n_0 ,\sum_reg_1_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[12]),
        .Q(sum_reg_1_3[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[13]),
        .Q(sum_reg_1_3[13]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[13]_i_1 
       (.CI(\sum_reg_1_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_30[13],\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_6[12]}),
        .O({\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_30[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_3[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[1]),
        .Q(sum_reg_1_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[2]),
        .Q(sum_reg_1_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[3]),
        .Q(sum_reg_1_3[3]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_3_reg[3]_i_1_n_0 ,\sum_reg_1_3_reg[3]_i_1_n_1 ,\sum_reg_1_3_reg[3]_i_1_n_2 ,\sum_reg_1_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[3:0]),
        .O(sum_reg_1_30[3:0]),
        .S({\sum_reg_1_3[3]_i_2_n_0 ,\sum_reg_1_3[3]_i_3_n_0 ,\sum_reg_1_3[3]_i_4_n_0 ,\sum_reg_1_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[4]),
        .Q(sum_reg_1_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[5]),
        .Q(sum_reg_1_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[6]),
        .Q(sum_reg_1_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[7]),
        .Q(sum_reg_1_3[7]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[7]_i_1 
       (.CI(\sum_reg_1_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[7]_i_1_n_0 ,\sum_reg_1_3_reg[7]_i_1_n_1 ,\sum_reg_1_3_reg[7]_i_1_n_2 ,\sum_reg_1_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[7:4]),
        .O(sum_reg_1_30[7:4]),
        .S({\sum_reg_1_3[7]_i_2_n_0 ,\sum_reg_1_3[7]_i_3_n_0 ,\sum_reg_1_3[7]_i_4_n_0 ,\sum_reg_1_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[8]),
        .Q(sum_reg_1_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[9]),
        .Q(sum_reg_1_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_2 
       (.I0(sum_reg_1_0[11]),
        .I1(sum_reg_1_1[11]),
        .O(\sum_reg_2_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_3 
       (.I0(sum_reg_1_0[10]),
        .I1(sum_reg_1_1[10]),
        .O(\sum_reg_2_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_4 
       (.I0(sum_reg_1_0[9]),
        .I1(sum_reg_1_1[9]),
        .O(\sum_reg_2_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_5 
       (.I0(sum_reg_1_0[8]),
        .I1(sum_reg_1_1[8]),
        .O(\sum_reg_2_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_2 
       (.I0(sum_reg_1_0[13]),
        .I1(sum_reg_1_1[13]),
        .O(\sum_reg_2_0[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_3 
       (.I0(sum_reg_1_0[12]),
        .I1(sum_reg_1_1[12]),
        .O(\sum_reg_2_0[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_2 
       (.I0(sum_reg_1_0[3]),
        .I1(sum_reg_1_1[3]),
        .O(\sum_reg_2_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_3 
       (.I0(sum_reg_1_0[2]),
        .I1(sum_reg_1_1[2]),
        .O(\sum_reg_2_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_4 
       (.I0(sum_reg_1_0[1]),
        .I1(sum_reg_1_1[1]),
        .O(\sum_reg_2_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_5 
       (.I0(sum_reg_1_0[0]),
        .I1(sum_reg_1_1[0]),
        .O(\sum_reg_2_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_2 
       (.I0(sum_reg_1_0[7]),
        .I1(sum_reg_1_1[7]),
        .O(\sum_reg_2_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_3 
       (.I0(sum_reg_1_0[6]),
        .I1(sum_reg_1_1[6]),
        .O(\sum_reg_2_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_4 
       (.I0(sum_reg_1_0[5]),
        .I1(sum_reg_1_1[5]),
        .O(\sum_reg_2_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_5 
       (.I0(sum_reg_1_0[4]),
        .I1(sum_reg_1_1[4]),
        .O(\sum_reg_2_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[0]),
        .Q(sum_reg_2_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[10]),
        .Q(sum_reg_2_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[11]),
        .Q(sum_reg_2_0[11]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[11]_i_1 
       (.CI(\sum_reg_2_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[11]_i_1_n_0 ,\sum_reg_2_0_reg[11]_i_1_n_1 ,\sum_reg_2_0_reg[11]_i_1_n_2 ,\sum_reg_2_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[11:8]),
        .O(sum_reg_2_00[11:8]),
        .S({\sum_reg_2_0[11]_i_2_n_0 ,\sum_reg_2_0[11]_i_3_n_0 ,\sum_reg_2_0[11]_i_4_n_0 ,\sum_reg_2_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[12]),
        .Q(sum_reg_2_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[13]),
        .Q(sum_reg_2_0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[14]),
        .Q(sum_reg_2_0[14]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[14]_i_1 
       (.CI(\sum_reg_2_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_00[14],\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_0_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_0[13:12]}),
        .O({\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_00[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_0[14]_i_2_n_0 ,\sum_reg_2_0[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[1]),
        .Q(sum_reg_2_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[2]),
        .Q(sum_reg_2_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[3]),
        .Q(sum_reg_2_0[3]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_0_reg[3]_i_1_n_0 ,\sum_reg_2_0_reg[3]_i_1_n_1 ,\sum_reg_2_0_reg[3]_i_1_n_2 ,\sum_reg_2_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[3:0]),
        .O(sum_reg_2_00[3:0]),
        .S({\sum_reg_2_0[3]_i_2_n_0 ,\sum_reg_2_0[3]_i_3_n_0 ,\sum_reg_2_0[3]_i_4_n_0 ,\sum_reg_2_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[4]),
        .Q(sum_reg_2_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[5]),
        .Q(sum_reg_2_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[6]),
        .Q(sum_reg_2_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[7]),
        .Q(sum_reg_2_0[7]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[7]_i_1 
       (.CI(\sum_reg_2_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[7]_i_1_n_0 ,\sum_reg_2_0_reg[7]_i_1_n_1 ,\sum_reg_2_0_reg[7]_i_1_n_2 ,\sum_reg_2_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[7:4]),
        .O(sum_reg_2_00[7:4]),
        .S({\sum_reg_2_0[7]_i_2_n_0 ,\sum_reg_2_0[7]_i_3_n_0 ,\sum_reg_2_0[7]_i_4_n_0 ,\sum_reg_2_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[8]),
        .Q(sum_reg_2_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[9]),
        .Q(sum_reg_2_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_2 
       (.I0(sum_reg_1_2[11]),
        .I1(sum_reg_1_3[11]),
        .O(\sum_reg_2_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_3 
       (.I0(sum_reg_1_2[10]),
        .I1(sum_reg_1_3[10]),
        .O(\sum_reg_2_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_4 
       (.I0(sum_reg_1_2[9]),
        .I1(sum_reg_1_3[9]),
        .O(\sum_reg_2_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_5 
       (.I0(sum_reg_1_2[8]),
        .I1(sum_reg_1_3[8]),
        .O(\sum_reg_2_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_2 
       (.I0(sum_reg_1_2[13]),
        .I1(sum_reg_1_3[13]),
        .O(\sum_reg_2_1[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_3 
       (.I0(sum_reg_1_2[12]),
        .I1(sum_reg_1_3[12]),
        .O(\sum_reg_2_1[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_2 
       (.I0(sum_reg_1_2[3]),
        .I1(sum_reg_1_3[3]),
        .O(\sum_reg_2_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_3 
       (.I0(sum_reg_1_2[2]),
        .I1(sum_reg_1_3[2]),
        .O(\sum_reg_2_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_4 
       (.I0(sum_reg_1_2[1]),
        .I1(sum_reg_1_3[1]),
        .O(\sum_reg_2_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_5 
       (.I0(sum_reg_1_2[0]),
        .I1(sum_reg_1_3[0]),
        .O(\sum_reg_2_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_2 
       (.I0(sum_reg_1_2[7]),
        .I1(sum_reg_1_3[7]),
        .O(\sum_reg_2_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_3 
       (.I0(sum_reg_1_2[6]),
        .I1(sum_reg_1_3[6]),
        .O(\sum_reg_2_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_4 
       (.I0(sum_reg_1_2[5]),
        .I1(sum_reg_1_3[5]),
        .O(\sum_reg_2_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_5 
       (.I0(sum_reg_1_2[4]),
        .I1(sum_reg_1_3[4]),
        .O(\sum_reg_2_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[0]),
        .Q(sum_reg_2_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[10]),
        .Q(sum_reg_2_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[11]),
        .Q(sum_reg_2_1[11]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[11]_i_1 
       (.CI(\sum_reg_2_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[11]_i_1_n_0 ,\sum_reg_2_1_reg[11]_i_1_n_1 ,\sum_reg_2_1_reg[11]_i_1_n_2 ,\sum_reg_2_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[11:8]),
        .O(sum_reg_2_10[11:8]),
        .S({\sum_reg_2_1[11]_i_2_n_0 ,\sum_reg_2_1[11]_i_3_n_0 ,\sum_reg_2_1[11]_i_4_n_0 ,\sum_reg_2_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[12]),
        .Q(sum_reg_2_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[13]),
        .Q(sum_reg_2_1[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[14]),
        .Q(sum_reg_2_1[14]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[14]_i_1 
       (.CI(\sum_reg_2_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_10[14],\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_1_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_2[13:12]}),
        .O({\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_10[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_1[14]_i_2_n_0 ,\sum_reg_2_1[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[1]),
        .Q(sum_reg_2_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[2]),
        .Q(sum_reg_2_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[3]),
        .Q(sum_reg_2_1[3]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_1_reg[3]_i_1_n_0 ,\sum_reg_2_1_reg[3]_i_1_n_1 ,\sum_reg_2_1_reg[3]_i_1_n_2 ,\sum_reg_2_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[3:0]),
        .O(sum_reg_2_10[3:0]),
        .S({\sum_reg_2_1[3]_i_2_n_0 ,\sum_reg_2_1[3]_i_3_n_0 ,\sum_reg_2_1[3]_i_4_n_0 ,\sum_reg_2_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[4]),
        .Q(sum_reg_2_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[5]),
        .Q(sum_reg_2_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[6]),
        .Q(sum_reg_2_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[7]),
        .Q(sum_reg_2_1[7]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[7]_i_1 
       (.CI(\sum_reg_2_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[7]_i_1_n_0 ,\sum_reg_2_1_reg[7]_i_1_n_1 ,\sum_reg_2_1_reg[7]_i_1_n_2 ,\sum_reg_2_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[7:4]),
        .O(sum_reg_2_10[7:4]),
        .S({\sum_reg_2_1[7]_i_2_n_0 ,\sum_reg_2_1[7]_i_3_n_0 ,\sum_reg_2_1[7]_i_4_n_0 ,\sum_reg_2_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[8]),
        .Q(sum_reg_2_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[9]),
        .Q(sum_reg_2_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_2 
       (.I0(sum_reg_2_0[11]),
        .I1(sum_reg_2_1[11]),
        .O(\sum_reg_3_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_3 
       (.I0(sum_reg_2_0[10]),
        .I1(sum_reg_2_1[10]),
        .O(\sum_reg_3_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_4 
       (.I0(sum_reg_2_0[9]),
        .I1(sum_reg_2_1[9]),
        .O(\sum_reg_3_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_5 
       (.I0(sum_reg_2_0[8]),
        .I1(sum_reg_2_1[8]),
        .O(\sum_reg_3_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_2 
       (.I0(sum_reg_2_0[14]),
        .I1(sum_reg_2_1[14]),
        .O(\sum_reg_3_0[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_3 
       (.I0(sum_reg_2_0[13]),
        .I1(sum_reg_2_1[13]),
        .O(\sum_reg_3_0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_4 
       (.I0(sum_reg_2_0[12]),
        .I1(sum_reg_2_1[12]),
        .O(\sum_reg_3_0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_10 
       (.I0(sum_reg_2_0[0]),
        .I1(sum_reg_2_1[0]),
        .O(\sum_reg_3_0[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_3 
       (.I0(sum_reg_2_0[7]),
        .I1(sum_reg_2_1[7]),
        .O(\sum_reg_3_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_4 
       (.I0(sum_reg_2_0[6]),
        .I1(sum_reg_2_1[6]),
        .O(\sum_reg_3_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_5 
       (.I0(sum_reg_2_0[5]),
        .I1(sum_reg_2_1[5]),
        .O(\sum_reg_3_0[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_6 
       (.I0(sum_reg_2_0[4]),
        .I1(sum_reg_2_1[4]),
        .O(\sum_reg_3_0[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_7 
       (.I0(sum_reg_2_0[3]),
        .I1(sum_reg_2_1[3]),
        .O(\sum_reg_3_0[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_8 
       (.I0(sum_reg_2_0[2]),
        .I1(sum_reg_2_1[2]),
        .O(\sum_reg_3_0[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_9 
       (.I0(sum_reg_2_0[1]),
        .I1(sum_reg_2_1[1]),
        .O(\sum_reg_3_0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[11]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_3_0_reg[11]_i_1_n_0 ,\sum_reg_3_0_reg[11]_i_1_n_1 ,\sum_reg_3_0_reg[11]_i_1_n_2 ,\sum_reg_3_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[11:8]),
        .O(p_0_in[11:8]),
        .S({\sum_reg_3_0[11]_i_2_n_0 ,\sum_reg_3_0[11]_i_3_n_0 ,\sum_reg_3_0[11]_i_4_n_0 ,\sum_reg_3_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[11]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[15]_i_1 
       (.CI(\sum_reg_3_0_reg[11]_i_1_n_0 ),
        .CO({p_0_in[15],\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED [2],\sum_reg_3_0_reg[15]_i_1_n_2 ,\sum_reg_3_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sum_reg_2_0[14:12]}),
        .O({\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED [3],p_0_in[14:12]}),
        .S({1'b1,\sum_reg_3_0[15]_i_2_n_0 ,\sum_reg_3_0[15]_i_3_n_0 ,\sum_reg_3_0[15]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[7]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_2_n_0 ),
        .CO({\sum_reg_3_0_reg[7]_i_1_n_0 ,\sum_reg_3_0_reg[7]_i_1_n_1 ,\sum_reg_3_0_reg[7]_i_1_n_2 ,\sum_reg_3_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[7:4]),
        .O(p_0_in[7:4]),
        .S({\sum_reg_3_0[7]_i_3_n_0 ,\sum_reg_3_0[7]_i_4_n_0 ,\sum_reg_3_0[7]_i_5_n_0 ,\sum_reg_3_0[7]_i_6_n_0 }));
  CARRY4 \sum_reg_3_0_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\sum_reg_3_0_reg[7]_i_2_n_0 ,\sum_reg_3_0_reg[7]_i_2_n_1 ,\sum_reg_3_0_reg[7]_i_2_n_2 ,\sum_reg_3_0_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[3:0]),
        .O(\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\sum_reg_3_0[7]_i_7_n_0 ,\sum_reg_3_0[7]_i_8_n_0 ,\sum_reg_3_0[7]_i_9_n_0 ,\sum_reg_3_0[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(value_reg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(value_reg_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(value_reg_0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(value_reg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(value_reg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(value_reg_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(value_reg_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(value_reg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(value_reg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(value_reg_0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(value_reg_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(value_reg_0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[0]),
        .Q(value_reg_10[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[10]),
        .Q(value_reg_10[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[11]),
        .Q(value_reg_10[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[1]),
        .Q(value_reg_10[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[2]),
        .Q(value_reg_10[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[3]),
        .Q(value_reg_10[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[4]),
        .Q(value_reg_10[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[5]),
        .Q(value_reg_10[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[6]),
        .Q(value_reg_10[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[7]),
        .Q(value_reg_10[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[8]),
        .Q(value_reg_10[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[9]),
        .Q(value_reg_10[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[0]),
        .Q(value_reg_11[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[10]),
        .Q(value_reg_11[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[11]),
        .Q(value_reg_11[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[1]),
        .Q(value_reg_11[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[2]),
        .Q(value_reg_11[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[3]),
        .Q(value_reg_11[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[4]),
        .Q(value_reg_11[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[5]),
        .Q(value_reg_11[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[6]),
        .Q(value_reg_11[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[7]),
        .Q(value_reg_11[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[8]),
        .Q(value_reg_11[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[9]),
        .Q(value_reg_11[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[0]),
        .Q(value_reg_12[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[10]),
        .Q(value_reg_12[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[11]),
        .Q(value_reg_12[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[1]),
        .Q(value_reg_12[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[2]),
        .Q(value_reg_12[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[3]),
        .Q(value_reg_12[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[4]),
        .Q(value_reg_12[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[5]),
        .Q(value_reg_12[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[6]),
        .Q(value_reg_12[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[7]),
        .Q(value_reg_12[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[8]),
        .Q(value_reg_12[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[9]),
        .Q(value_reg_12[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[0]),
        .Q(value_reg_13[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[10]),
        .Q(value_reg_13[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[11]),
        .Q(value_reg_13[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[1]),
        .Q(value_reg_13[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[2]),
        .Q(value_reg_13[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[3]),
        .Q(value_reg_13[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[4]),
        .Q(value_reg_13[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[5]),
        .Q(value_reg_13[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[6]),
        .Q(value_reg_13[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[7]),
        .Q(value_reg_13[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[8]),
        .Q(value_reg_13[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[9]),
        .Q(value_reg_13[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[0]),
        .Q(value_reg_14[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[10]),
        .Q(value_reg_14[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[11]),
        .Q(value_reg_14[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[1]),
        .Q(value_reg_14[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[2]),
        .Q(value_reg_14[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[3]),
        .Q(value_reg_14[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[4]),
        .Q(value_reg_14[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[5]),
        .Q(value_reg_14[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[6]),
        .Q(value_reg_14[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[7]),
        .Q(value_reg_14[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[8]),
        .Q(value_reg_14[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[9]),
        .Q(value_reg_14[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[0]),
        .Q(value_reg_15[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[10]),
        .Q(value_reg_15[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[11]),
        .Q(value_reg_15[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[1]),
        .Q(value_reg_15[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[2]),
        .Q(value_reg_15[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[3]),
        .Q(value_reg_15[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[4]),
        .Q(value_reg_15[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[5]),
        .Q(value_reg_15[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[6]),
        .Q(value_reg_15[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[7]),
        .Q(value_reg_15[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[8]),
        .Q(value_reg_15[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[9]),
        .Q(value_reg_15[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[0]),
        .Q(value_reg_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[10]),
        .Q(value_reg_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[11]),
        .Q(value_reg_1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[1]),
        .Q(value_reg_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[2]),
        .Q(value_reg_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[3]),
        .Q(value_reg_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[4]),
        .Q(value_reg_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[5]),
        .Q(value_reg_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[6]),
        .Q(value_reg_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[7]),
        .Q(value_reg_1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[8]),
        .Q(value_reg_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[9]),
        .Q(value_reg_1[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[0]),
        .Q(value_reg_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[10]),
        .Q(value_reg_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[11]),
        .Q(value_reg_2[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[1]),
        .Q(value_reg_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[2]),
        .Q(value_reg_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[3]),
        .Q(value_reg_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[4]),
        .Q(value_reg_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[5]),
        .Q(value_reg_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[6]),
        .Q(value_reg_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[7]),
        .Q(value_reg_2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[8]),
        .Q(value_reg_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[9]),
        .Q(value_reg_2[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[0]),
        .Q(value_reg_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[10]),
        .Q(value_reg_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[11]),
        .Q(value_reg_3[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[1]),
        .Q(value_reg_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[2]),
        .Q(value_reg_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[3]),
        .Q(value_reg_3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[4]),
        .Q(value_reg_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[5]),
        .Q(value_reg_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[6]),
        .Q(value_reg_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[7]),
        .Q(value_reg_3[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[8]),
        .Q(value_reg_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[9]),
        .Q(value_reg_3[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[0]),
        .Q(value_reg_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[10]),
        .Q(value_reg_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[11]),
        .Q(value_reg_4[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[1]),
        .Q(value_reg_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[2]),
        .Q(value_reg_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[3]),
        .Q(value_reg_4[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[4]),
        .Q(value_reg_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[5]),
        .Q(value_reg_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[6]),
        .Q(value_reg_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[7]),
        .Q(value_reg_4[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[8]),
        .Q(value_reg_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[9]),
        .Q(value_reg_4[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[0]),
        .Q(value_reg_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[10]),
        .Q(value_reg_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[11]),
        .Q(value_reg_5[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[1]),
        .Q(value_reg_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[2]),
        .Q(value_reg_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[3]),
        .Q(value_reg_5[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[4]),
        .Q(value_reg_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[5]),
        .Q(value_reg_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[6]),
        .Q(value_reg_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[7]),
        .Q(value_reg_5[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[8]),
        .Q(value_reg_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[9]),
        .Q(value_reg_5[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[0]),
        .Q(value_reg_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[10]),
        .Q(value_reg_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[11]),
        .Q(value_reg_6[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[1]),
        .Q(value_reg_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[2]),
        .Q(value_reg_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[3]),
        .Q(value_reg_6[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[4]),
        .Q(value_reg_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[5]),
        .Q(value_reg_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[6]),
        .Q(value_reg_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[7]),
        .Q(value_reg_6[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[8]),
        .Q(value_reg_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[9]),
        .Q(value_reg_6[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[0]),
        .Q(value_reg_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[10]),
        .Q(value_reg_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[11]),
        .Q(value_reg_7[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[1]),
        .Q(value_reg_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[2]),
        .Q(value_reg_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[3]),
        .Q(value_reg_7[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[4]),
        .Q(value_reg_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[5]),
        .Q(value_reg_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[6]),
        .Q(value_reg_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[7]),
        .Q(value_reg_7[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[8]),
        .Q(value_reg_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[9]),
        .Q(value_reg_7[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[0]),
        .Q(value_reg_8[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[10]),
        .Q(value_reg_8[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[11]),
        .Q(value_reg_8[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[1]),
        .Q(value_reg_8[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[2]),
        .Q(value_reg_8[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[3]),
        .Q(value_reg_8[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[4]),
        .Q(value_reg_8[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[5]),
        .Q(value_reg_8[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[6]),
        .Q(value_reg_8[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[7]),
        .Q(value_reg_8[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[8]),
        .Q(value_reg_8[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[9]),
        .Q(value_reg_8[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[0]),
        .Q(value_reg_9[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[10]),
        .Q(value_reg_9[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[11]),
        .Q(value_reg_9[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[1]),
        .Q(value_reg_9[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[2]),
        .Q(value_reg_9[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[3]),
        .Q(value_reg_9[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[4]),
        .Q(value_reg_9[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[5]),
        .Q(value_reg_9[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[6]),
        .Q(value_reg_9[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[7]),
        .Q(value_reg_9[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[8]),
        .Q(value_reg_9[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[9]),
        .Q(value_reg_9[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "averaging" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_3
   (S,
    Q,
    DI,
    \sum_reg_3_0_reg[14]_0 ,
    \sum_reg_3_0_reg[14]_1 ,
    over_thld_reg_reg,
    SR,
    E,
    D,
    s00_axi_aclk);
  output [3:0]S;
  output [11:0]Q;
  output [3:0]DI;
  output [1:0]\sum_reg_3_0_reg[14]_0 ;
  output [1:0]\sum_reg_3_0_reg[14]_1 ;
  input [11:0]over_thld_reg_reg;
  input [0:0]SR;
  input [0:0]E;
  input [11:0]D;
  input s00_axi_aclk;

  wire [11:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]over_thld_reg_reg;
  wire [15:4]p_0_in;
  wire s00_axi_aclk;
  wire [12:0]sum_reg_0_0;
  wire [12:0]sum_reg_0_00;
  wire \sum_reg_0_0[11]_i_2_n_0 ;
  wire \sum_reg_0_0[11]_i_3_n_0 ;
  wire \sum_reg_0_0[11]_i_4_n_0 ;
  wire \sum_reg_0_0[11]_i_5_n_0 ;
  wire \sum_reg_0_0[3]_i_2_n_0 ;
  wire \sum_reg_0_0[3]_i_3_n_0 ;
  wire \sum_reg_0_0[3]_i_4_n_0 ;
  wire \sum_reg_0_0[3]_i_5_n_0 ;
  wire \sum_reg_0_0[7]_i_2_n_0 ;
  wire \sum_reg_0_0[7]_i_3_n_0 ;
  wire \sum_reg_0_0[7]_i_4_n_0 ;
  wire \sum_reg_0_0[7]_i_5_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_1;
  wire [12:0]sum_reg_0_10;
  wire \sum_reg_0_1[11]_i_2_n_0 ;
  wire \sum_reg_0_1[11]_i_3_n_0 ;
  wire \sum_reg_0_1[11]_i_4_n_0 ;
  wire \sum_reg_0_1[11]_i_5_n_0 ;
  wire \sum_reg_0_1[3]_i_2_n_0 ;
  wire \sum_reg_0_1[3]_i_3_n_0 ;
  wire \sum_reg_0_1[3]_i_4_n_0 ;
  wire \sum_reg_0_1[3]_i_5_n_0 ;
  wire \sum_reg_0_1[7]_i_2_n_0 ;
  wire \sum_reg_0_1[7]_i_3_n_0 ;
  wire \sum_reg_0_1[7]_i_4_n_0 ;
  wire \sum_reg_0_1[7]_i_5_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_2;
  wire [12:0]sum_reg_0_20;
  wire \sum_reg_0_2[11]_i_2_n_0 ;
  wire \sum_reg_0_2[11]_i_3_n_0 ;
  wire \sum_reg_0_2[11]_i_4_n_0 ;
  wire \sum_reg_0_2[11]_i_5_n_0 ;
  wire \sum_reg_0_2[3]_i_2_n_0 ;
  wire \sum_reg_0_2[3]_i_3_n_0 ;
  wire \sum_reg_0_2[3]_i_4_n_0 ;
  wire \sum_reg_0_2[3]_i_5_n_0 ;
  wire \sum_reg_0_2[7]_i_2_n_0 ;
  wire \sum_reg_0_2[7]_i_3_n_0 ;
  wire \sum_reg_0_2[7]_i_4_n_0 ;
  wire \sum_reg_0_2[7]_i_5_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_3;
  wire [12:0]sum_reg_0_30;
  wire \sum_reg_0_3[11]_i_2_n_0 ;
  wire \sum_reg_0_3[11]_i_3_n_0 ;
  wire \sum_reg_0_3[11]_i_4_n_0 ;
  wire \sum_reg_0_3[11]_i_5_n_0 ;
  wire \sum_reg_0_3[3]_i_2_n_0 ;
  wire \sum_reg_0_3[3]_i_3_n_0 ;
  wire \sum_reg_0_3[3]_i_4_n_0 ;
  wire \sum_reg_0_3[3]_i_5_n_0 ;
  wire \sum_reg_0_3[7]_i_2_n_0 ;
  wire \sum_reg_0_3[7]_i_3_n_0 ;
  wire \sum_reg_0_3[7]_i_4_n_0 ;
  wire \sum_reg_0_3[7]_i_5_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_4;
  wire [12:0]sum_reg_0_40;
  wire \sum_reg_0_4[11]_i_2_n_0 ;
  wire \sum_reg_0_4[11]_i_3_n_0 ;
  wire \sum_reg_0_4[11]_i_4_n_0 ;
  wire \sum_reg_0_4[11]_i_5_n_0 ;
  wire \sum_reg_0_4[3]_i_2_n_0 ;
  wire \sum_reg_0_4[3]_i_3_n_0 ;
  wire \sum_reg_0_4[3]_i_4_n_0 ;
  wire \sum_reg_0_4[3]_i_5_n_0 ;
  wire \sum_reg_0_4[7]_i_2_n_0 ;
  wire \sum_reg_0_4[7]_i_3_n_0 ;
  wire \sum_reg_0_4[7]_i_4_n_0 ;
  wire \sum_reg_0_4[7]_i_5_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_5;
  wire [12:0]sum_reg_0_50;
  wire \sum_reg_0_5[11]_i_2_n_0 ;
  wire \sum_reg_0_5[11]_i_3_n_0 ;
  wire \sum_reg_0_5[11]_i_4_n_0 ;
  wire \sum_reg_0_5[11]_i_5_n_0 ;
  wire \sum_reg_0_5[3]_i_2_n_0 ;
  wire \sum_reg_0_5[3]_i_3_n_0 ;
  wire \sum_reg_0_5[3]_i_4_n_0 ;
  wire \sum_reg_0_5[3]_i_5_n_0 ;
  wire \sum_reg_0_5[7]_i_2_n_0 ;
  wire \sum_reg_0_5[7]_i_3_n_0 ;
  wire \sum_reg_0_5[7]_i_4_n_0 ;
  wire \sum_reg_0_5[7]_i_5_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_6;
  wire [12:0]sum_reg_0_60;
  wire \sum_reg_0_6[11]_i_2_n_0 ;
  wire \sum_reg_0_6[11]_i_3_n_0 ;
  wire \sum_reg_0_6[11]_i_4_n_0 ;
  wire \sum_reg_0_6[11]_i_5_n_0 ;
  wire \sum_reg_0_6[3]_i_2_n_0 ;
  wire \sum_reg_0_6[3]_i_3_n_0 ;
  wire \sum_reg_0_6[3]_i_4_n_0 ;
  wire \sum_reg_0_6[3]_i_5_n_0 ;
  wire \sum_reg_0_6[7]_i_2_n_0 ;
  wire \sum_reg_0_6[7]_i_3_n_0 ;
  wire \sum_reg_0_6[7]_i_4_n_0 ;
  wire \sum_reg_0_6[7]_i_5_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_7;
  wire [12:0]sum_reg_0_70;
  wire \sum_reg_0_7[11]_i_2_n_0 ;
  wire \sum_reg_0_7[11]_i_3_n_0 ;
  wire \sum_reg_0_7[11]_i_4_n_0 ;
  wire \sum_reg_0_7[11]_i_5_n_0 ;
  wire \sum_reg_0_7[3]_i_2_n_0 ;
  wire \sum_reg_0_7[3]_i_3_n_0 ;
  wire \sum_reg_0_7[3]_i_4_n_0 ;
  wire \sum_reg_0_7[3]_i_5_n_0 ;
  wire \sum_reg_0_7[7]_i_2_n_0 ;
  wire \sum_reg_0_7[7]_i_3_n_0 ;
  wire \sum_reg_0_7[7]_i_4_n_0 ;
  wire \sum_reg_0_7[7]_i_5_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_0;
  wire [13:0]sum_reg_1_00;
  wire \sum_reg_1_0[11]_i_2_n_0 ;
  wire \sum_reg_1_0[11]_i_3_n_0 ;
  wire \sum_reg_1_0[11]_i_4_n_0 ;
  wire \sum_reg_1_0[11]_i_5_n_0 ;
  wire \sum_reg_1_0[13]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_3_n_0 ;
  wire \sum_reg_1_0[3]_i_4_n_0 ;
  wire \sum_reg_1_0[3]_i_5_n_0 ;
  wire \sum_reg_1_0[7]_i_2_n_0 ;
  wire \sum_reg_1_0[7]_i_3_n_0 ;
  wire \sum_reg_1_0[7]_i_4_n_0 ;
  wire \sum_reg_1_0[7]_i_5_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_1;
  wire [13:0]sum_reg_1_10;
  wire \sum_reg_1_1[11]_i_2_n_0 ;
  wire \sum_reg_1_1[11]_i_3_n_0 ;
  wire \sum_reg_1_1[11]_i_4_n_0 ;
  wire \sum_reg_1_1[11]_i_5_n_0 ;
  wire \sum_reg_1_1[13]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_3_n_0 ;
  wire \sum_reg_1_1[3]_i_4_n_0 ;
  wire \sum_reg_1_1[3]_i_5_n_0 ;
  wire \sum_reg_1_1[7]_i_2_n_0 ;
  wire \sum_reg_1_1[7]_i_3_n_0 ;
  wire \sum_reg_1_1[7]_i_4_n_0 ;
  wire \sum_reg_1_1[7]_i_5_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_2;
  wire [13:0]sum_reg_1_20;
  wire \sum_reg_1_2[11]_i_2_n_0 ;
  wire \sum_reg_1_2[11]_i_3_n_0 ;
  wire \sum_reg_1_2[11]_i_4_n_0 ;
  wire \sum_reg_1_2[11]_i_5_n_0 ;
  wire \sum_reg_1_2[13]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_3_n_0 ;
  wire \sum_reg_1_2[3]_i_4_n_0 ;
  wire \sum_reg_1_2[3]_i_5_n_0 ;
  wire \sum_reg_1_2[7]_i_2_n_0 ;
  wire \sum_reg_1_2[7]_i_3_n_0 ;
  wire \sum_reg_1_2[7]_i_4_n_0 ;
  wire \sum_reg_1_2[7]_i_5_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_3;
  wire [13:0]sum_reg_1_30;
  wire \sum_reg_1_3[11]_i_2_n_0 ;
  wire \sum_reg_1_3[11]_i_3_n_0 ;
  wire \sum_reg_1_3[11]_i_4_n_0 ;
  wire \sum_reg_1_3[11]_i_5_n_0 ;
  wire \sum_reg_1_3[13]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_3_n_0 ;
  wire \sum_reg_1_3[3]_i_4_n_0 ;
  wire \sum_reg_1_3[3]_i_5_n_0 ;
  wire \sum_reg_1_3[7]_i_2_n_0 ;
  wire \sum_reg_1_3[7]_i_3_n_0 ;
  wire \sum_reg_1_3[7]_i_4_n_0 ;
  wire \sum_reg_1_3[7]_i_5_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_0;
  wire [14:0]sum_reg_2_00;
  wire \sum_reg_2_0[11]_i_2_n_0 ;
  wire \sum_reg_2_0[11]_i_3_n_0 ;
  wire \sum_reg_2_0[11]_i_4_n_0 ;
  wire \sum_reg_2_0[11]_i_5_n_0 ;
  wire \sum_reg_2_0[14]_i_2_n_0 ;
  wire \sum_reg_2_0[14]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_2_n_0 ;
  wire \sum_reg_2_0[3]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_4_n_0 ;
  wire \sum_reg_2_0[3]_i_5_n_0 ;
  wire \sum_reg_2_0[7]_i_2_n_0 ;
  wire \sum_reg_2_0[7]_i_3_n_0 ;
  wire \sum_reg_2_0[7]_i_4_n_0 ;
  wire \sum_reg_2_0[7]_i_5_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_1;
  wire [14:0]sum_reg_2_10;
  wire \sum_reg_2_1[11]_i_2_n_0 ;
  wire \sum_reg_2_1[11]_i_3_n_0 ;
  wire \sum_reg_2_1[11]_i_4_n_0 ;
  wire \sum_reg_2_1[11]_i_5_n_0 ;
  wire \sum_reg_2_1[14]_i_2_n_0 ;
  wire \sum_reg_2_1[14]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_2_n_0 ;
  wire \sum_reg_2_1[3]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_4_n_0 ;
  wire \sum_reg_2_1[3]_i_5_n_0 ;
  wire \sum_reg_2_1[7]_i_2_n_0 ;
  wire \sum_reg_2_1[7]_i_3_n_0 ;
  wire \sum_reg_2_1[7]_i_4_n_0 ;
  wire \sum_reg_2_1[7]_i_5_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0[11]_i_2_n_0 ;
  wire \sum_reg_3_0[11]_i_3_n_0 ;
  wire \sum_reg_3_0[11]_i_4_n_0 ;
  wire \sum_reg_3_0[11]_i_5_n_0 ;
  wire \sum_reg_3_0[15]_i_2_n_0 ;
  wire \sum_reg_3_0[15]_i_3_n_0 ;
  wire \sum_reg_3_0[15]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_10_n_0 ;
  wire \sum_reg_3_0[7]_i_3_n_0 ;
  wire \sum_reg_3_0[7]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_5_n_0 ;
  wire \sum_reg_3_0[7]_i_6_n_0 ;
  wire \sum_reg_3_0[7]_i_7_n_0 ;
  wire \sum_reg_3_0[7]_i_8_n_0 ;
  wire \sum_reg_3_0[7]_i_9_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_3 ;
  wire [1:0]\sum_reg_3_0_reg[14]_0 ;
  wire [1:0]\sum_reg_3_0_reg[14]_1 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_3 ;
  wire [11:0]value_reg_0;
  wire [11:0]value_reg_1;
  wire [11:0]value_reg_10;
  wire [11:0]value_reg_11;
  wire [11:0]value_reg_12;
  wire [11:0]value_reg_13;
  wire [11:0]value_reg_14;
  wire [11:0]value_reg_15;
  wire [11:0]value_reg_2;
  wire [11:0]value_reg_3;
  wire [11:0]value_reg_4;
  wire [11:0]value_reg_5;
  wire [11:0]value_reg_6;
  wire [11:0]value_reg_7;
  wire [11:0]value_reg_8;
  wire [11:0]value_reg_9;
  wire [3:1]\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_1__2
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(over_thld_reg_reg[11]),
        .I3(Q[11]),
        .O(\sum_reg_3_0_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_2__2
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(over_thld_reg_reg[9]),
        .I3(Q[9]),
        .O(\sum_reg_3_0_reg[14]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_3__2
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(Q[11]),
        .I3(over_thld_reg_reg[11]),
        .O(\sum_reg_3_0_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_4__2
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(Q[9]),
        .I3(over_thld_reg_reg[9]),
        .O(\sum_reg_3_0_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_1__2
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(over_thld_reg_reg[7]),
        .I3(Q[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_2__2
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(over_thld_reg_reg[5]),
        .I3(Q[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_3__2
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(over_thld_reg_reg[3]),
        .I3(Q[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_4__2
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(over_thld_reg_reg[1]),
        .I3(Q[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_5__2
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(Q[7]),
        .I3(over_thld_reg_reg[7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_6__2
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(Q[5]),
        .I3(over_thld_reg_reg[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_7__2
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(Q[3]),
        .I3(over_thld_reg_reg[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_8__2
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(Q[1]),
        .I3(over_thld_reg_reg[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_2 
       (.I0(value_reg_0[11]),
        .I1(value_reg_1[11]),
        .O(\sum_reg_0_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_3 
       (.I0(value_reg_0[10]),
        .I1(value_reg_1[10]),
        .O(\sum_reg_0_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_4 
       (.I0(value_reg_0[9]),
        .I1(value_reg_1[9]),
        .O(\sum_reg_0_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_5 
       (.I0(value_reg_0[8]),
        .I1(value_reg_1[8]),
        .O(\sum_reg_0_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_2 
       (.I0(value_reg_0[3]),
        .I1(value_reg_1[3]),
        .O(\sum_reg_0_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_3 
       (.I0(value_reg_0[2]),
        .I1(value_reg_1[2]),
        .O(\sum_reg_0_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_4 
       (.I0(value_reg_0[1]),
        .I1(value_reg_1[1]),
        .O(\sum_reg_0_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_5 
       (.I0(value_reg_0[0]),
        .I1(value_reg_1[0]),
        .O(\sum_reg_0_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_2 
       (.I0(value_reg_0[7]),
        .I1(value_reg_1[7]),
        .O(\sum_reg_0_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_3 
       (.I0(value_reg_0[6]),
        .I1(value_reg_1[6]),
        .O(\sum_reg_0_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_4 
       (.I0(value_reg_0[5]),
        .I1(value_reg_1[5]),
        .O(\sum_reg_0_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_5 
       (.I0(value_reg_0[4]),
        .I1(value_reg_1[4]),
        .O(\sum_reg_0_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[0]),
        .Q(sum_reg_0_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[10]),
        .Q(sum_reg_0_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[11]),
        .Q(sum_reg_0_0[11]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[11]_i_1 
       (.CI(\sum_reg_0_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[11]_i_1_n_0 ,\sum_reg_0_0_reg[11]_i_1_n_1 ,\sum_reg_0_0_reg[11]_i_1_n_2 ,\sum_reg_0_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[11:8]),
        .O(sum_reg_0_00[11:8]),
        .S({\sum_reg_0_0[11]_i_2_n_0 ,\sum_reg_0_0[11]_i_3_n_0 ,\sum_reg_0_0[11]_i_4_n_0 ,\sum_reg_0_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[12]),
        .Q(sum_reg_0_0[12]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[12]_i_1 
       (.CI(\sum_reg_0_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_00[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[1]),
        .Q(sum_reg_0_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[2]),
        .Q(sum_reg_0_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[3]),
        .Q(sum_reg_0_0[3]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_0_reg[3]_i_1_n_0 ,\sum_reg_0_0_reg[3]_i_1_n_1 ,\sum_reg_0_0_reg[3]_i_1_n_2 ,\sum_reg_0_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[3:0]),
        .O(sum_reg_0_00[3:0]),
        .S({\sum_reg_0_0[3]_i_2_n_0 ,\sum_reg_0_0[3]_i_3_n_0 ,\sum_reg_0_0[3]_i_4_n_0 ,\sum_reg_0_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[4]),
        .Q(sum_reg_0_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[5]),
        .Q(sum_reg_0_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[6]),
        .Q(sum_reg_0_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[7]),
        .Q(sum_reg_0_0[7]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[7]_i_1 
       (.CI(\sum_reg_0_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[7]_i_1_n_0 ,\sum_reg_0_0_reg[7]_i_1_n_1 ,\sum_reg_0_0_reg[7]_i_1_n_2 ,\sum_reg_0_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[7:4]),
        .O(sum_reg_0_00[7:4]),
        .S({\sum_reg_0_0[7]_i_2_n_0 ,\sum_reg_0_0[7]_i_3_n_0 ,\sum_reg_0_0[7]_i_4_n_0 ,\sum_reg_0_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[8]),
        .Q(sum_reg_0_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[9]),
        .Q(sum_reg_0_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_2 
       (.I0(value_reg_2[11]),
        .I1(value_reg_3[11]),
        .O(\sum_reg_0_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_3 
       (.I0(value_reg_2[10]),
        .I1(value_reg_3[10]),
        .O(\sum_reg_0_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_4 
       (.I0(value_reg_2[9]),
        .I1(value_reg_3[9]),
        .O(\sum_reg_0_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_5 
       (.I0(value_reg_2[8]),
        .I1(value_reg_3[8]),
        .O(\sum_reg_0_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_2 
       (.I0(value_reg_2[3]),
        .I1(value_reg_3[3]),
        .O(\sum_reg_0_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_3 
       (.I0(value_reg_2[2]),
        .I1(value_reg_3[2]),
        .O(\sum_reg_0_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_4 
       (.I0(value_reg_2[1]),
        .I1(value_reg_3[1]),
        .O(\sum_reg_0_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_5 
       (.I0(value_reg_2[0]),
        .I1(value_reg_3[0]),
        .O(\sum_reg_0_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_2 
       (.I0(value_reg_2[7]),
        .I1(value_reg_3[7]),
        .O(\sum_reg_0_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_3 
       (.I0(value_reg_2[6]),
        .I1(value_reg_3[6]),
        .O(\sum_reg_0_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_4 
       (.I0(value_reg_2[5]),
        .I1(value_reg_3[5]),
        .O(\sum_reg_0_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_5 
       (.I0(value_reg_2[4]),
        .I1(value_reg_3[4]),
        .O(\sum_reg_0_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[0]),
        .Q(sum_reg_0_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[10]),
        .Q(sum_reg_0_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[11]),
        .Q(sum_reg_0_1[11]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[11]_i_1 
       (.CI(\sum_reg_0_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[11]_i_1_n_0 ,\sum_reg_0_1_reg[11]_i_1_n_1 ,\sum_reg_0_1_reg[11]_i_1_n_2 ,\sum_reg_0_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[11:8]),
        .O(sum_reg_0_10[11:8]),
        .S({\sum_reg_0_1[11]_i_2_n_0 ,\sum_reg_0_1[11]_i_3_n_0 ,\sum_reg_0_1[11]_i_4_n_0 ,\sum_reg_0_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[12]),
        .Q(sum_reg_0_1[12]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[12]_i_1 
       (.CI(\sum_reg_0_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_10[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[1]),
        .Q(sum_reg_0_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[2]),
        .Q(sum_reg_0_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[3]),
        .Q(sum_reg_0_1[3]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_1_reg[3]_i_1_n_0 ,\sum_reg_0_1_reg[3]_i_1_n_1 ,\sum_reg_0_1_reg[3]_i_1_n_2 ,\sum_reg_0_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[3:0]),
        .O(sum_reg_0_10[3:0]),
        .S({\sum_reg_0_1[3]_i_2_n_0 ,\sum_reg_0_1[3]_i_3_n_0 ,\sum_reg_0_1[3]_i_4_n_0 ,\sum_reg_0_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[4]),
        .Q(sum_reg_0_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[5]),
        .Q(sum_reg_0_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[6]),
        .Q(sum_reg_0_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[7]),
        .Q(sum_reg_0_1[7]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[7]_i_1 
       (.CI(\sum_reg_0_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[7]_i_1_n_0 ,\sum_reg_0_1_reg[7]_i_1_n_1 ,\sum_reg_0_1_reg[7]_i_1_n_2 ,\sum_reg_0_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[7:4]),
        .O(sum_reg_0_10[7:4]),
        .S({\sum_reg_0_1[7]_i_2_n_0 ,\sum_reg_0_1[7]_i_3_n_0 ,\sum_reg_0_1[7]_i_4_n_0 ,\sum_reg_0_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[8]),
        .Q(sum_reg_0_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[9]),
        .Q(sum_reg_0_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_2 
       (.I0(value_reg_4[11]),
        .I1(value_reg_5[11]),
        .O(\sum_reg_0_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_3 
       (.I0(value_reg_4[10]),
        .I1(value_reg_5[10]),
        .O(\sum_reg_0_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_4 
       (.I0(value_reg_4[9]),
        .I1(value_reg_5[9]),
        .O(\sum_reg_0_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_5 
       (.I0(value_reg_4[8]),
        .I1(value_reg_5[8]),
        .O(\sum_reg_0_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_2 
       (.I0(value_reg_4[3]),
        .I1(value_reg_5[3]),
        .O(\sum_reg_0_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_3 
       (.I0(value_reg_4[2]),
        .I1(value_reg_5[2]),
        .O(\sum_reg_0_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_4 
       (.I0(value_reg_4[1]),
        .I1(value_reg_5[1]),
        .O(\sum_reg_0_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_5 
       (.I0(value_reg_4[0]),
        .I1(value_reg_5[0]),
        .O(\sum_reg_0_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_2 
       (.I0(value_reg_4[7]),
        .I1(value_reg_5[7]),
        .O(\sum_reg_0_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_3 
       (.I0(value_reg_4[6]),
        .I1(value_reg_5[6]),
        .O(\sum_reg_0_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_4 
       (.I0(value_reg_4[5]),
        .I1(value_reg_5[5]),
        .O(\sum_reg_0_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_5 
       (.I0(value_reg_4[4]),
        .I1(value_reg_5[4]),
        .O(\sum_reg_0_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[0]),
        .Q(sum_reg_0_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[10]),
        .Q(sum_reg_0_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[11]),
        .Q(sum_reg_0_2[11]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[11]_i_1 
       (.CI(\sum_reg_0_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[11]_i_1_n_0 ,\sum_reg_0_2_reg[11]_i_1_n_1 ,\sum_reg_0_2_reg[11]_i_1_n_2 ,\sum_reg_0_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[11:8]),
        .O(sum_reg_0_20[11:8]),
        .S({\sum_reg_0_2[11]_i_2_n_0 ,\sum_reg_0_2[11]_i_3_n_0 ,\sum_reg_0_2[11]_i_4_n_0 ,\sum_reg_0_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[12]),
        .Q(sum_reg_0_2[12]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[12]_i_1 
       (.CI(\sum_reg_0_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_20[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[1]),
        .Q(sum_reg_0_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[2]),
        .Q(sum_reg_0_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[3]),
        .Q(sum_reg_0_2[3]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_2_reg[3]_i_1_n_0 ,\sum_reg_0_2_reg[3]_i_1_n_1 ,\sum_reg_0_2_reg[3]_i_1_n_2 ,\sum_reg_0_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[3:0]),
        .O(sum_reg_0_20[3:0]),
        .S({\sum_reg_0_2[3]_i_2_n_0 ,\sum_reg_0_2[3]_i_3_n_0 ,\sum_reg_0_2[3]_i_4_n_0 ,\sum_reg_0_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[4]),
        .Q(sum_reg_0_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[5]),
        .Q(sum_reg_0_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[6]),
        .Q(sum_reg_0_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[7]),
        .Q(sum_reg_0_2[7]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[7]_i_1 
       (.CI(\sum_reg_0_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[7]_i_1_n_0 ,\sum_reg_0_2_reg[7]_i_1_n_1 ,\sum_reg_0_2_reg[7]_i_1_n_2 ,\sum_reg_0_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[7:4]),
        .O(sum_reg_0_20[7:4]),
        .S({\sum_reg_0_2[7]_i_2_n_0 ,\sum_reg_0_2[7]_i_3_n_0 ,\sum_reg_0_2[7]_i_4_n_0 ,\sum_reg_0_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[8]),
        .Q(sum_reg_0_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[9]),
        .Q(sum_reg_0_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_2 
       (.I0(value_reg_6[11]),
        .I1(value_reg_7[11]),
        .O(\sum_reg_0_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_3 
       (.I0(value_reg_6[10]),
        .I1(value_reg_7[10]),
        .O(\sum_reg_0_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_4 
       (.I0(value_reg_6[9]),
        .I1(value_reg_7[9]),
        .O(\sum_reg_0_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_5 
       (.I0(value_reg_6[8]),
        .I1(value_reg_7[8]),
        .O(\sum_reg_0_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_2 
       (.I0(value_reg_6[3]),
        .I1(value_reg_7[3]),
        .O(\sum_reg_0_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_3 
       (.I0(value_reg_6[2]),
        .I1(value_reg_7[2]),
        .O(\sum_reg_0_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_4 
       (.I0(value_reg_6[1]),
        .I1(value_reg_7[1]),
        .O(\sum_reg_0_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_5 
       (.I0(value_reg_6[0]),
        .I1(value_reg_7[0]),
        .O(\sum_reg_0_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_2 
       (.I0(value_reg_6[7]),
        .I1(value_reg_7[7]),
        .O(\sum_reg_0_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_3 
       (.I0(value_reg_6[6]),
        .I1(value_reg_7[6]),
        .O(\sum_reg_0_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_4 
       (.I0(value_reg_6[5]),
        .I1(value_reg_7[5]),
        .O(\sum_reg_0_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_5 
       (.I0(value_reg_6[4]),
        .I1(value_reg_7[4]),
        .O(\sum_reg_0_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[0]),
        .Q(sum_reg_0_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[10]),
        .Q(sum_reg_0_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[11]),
        .Q(sum_reg_0_3[11]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[11]_i_1 
       (.CI(\sum_reg_0_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[11]_i_1_n_0 ,\sum_reg_0_3_reg[11]_i_1_n_1 ,\sum_reg_0_3_reg[11]_i_1_n_2 ,\sum_reg_0_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[11:8]),
        .O(sum_reg_0_30[11:8]),
        .S({\sum_reg_0_3[11]_i_2_n_0 ,\sum_reg_0_3[11]_i_3_n_0 ,\sum_reg_0_3[11]_i_4_n_0 ,\sum_reg_0_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[12]),
        .Q(sum_reg_0_3[12]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[12]_i_1 
       (.CI(\sum_reg_0_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_30[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[1]),
        .Q(sum_reg_0_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[2]),
        .Q(sum_reg_0_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[3]),
        .Q(sum_reg_0_3[3]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_3_reg[3]_i_1_n_0 ,\sum_reg_0_3_reg[3]_i_1_n_1 ,\sum_reg_0_3_reg[3]_i_1_n_2 ,\sum_reg_0_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[3:0]),
        .O(sum_reg_0_30[3:0]),
        .S({\sum_reg_0_3[3]_i_2_n_0 ,\sum_reg_0_3[3]_i_3_n_0 ,\sum_reg_0_3[3]_i_4_n_0 ,\sum_reg_0_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[4]),
        .Q(sum_reg_0_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[5]),
        .Q(sum_reg_0_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[6]),
        .Q(sum_reg_0_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[7]),
        .Q(sum_reg_0_3[7]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[7]_i_1 
       (.CI(\sum_reg_0_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[7]_i_1_n_0 ,\sum_reg_0_3_reg[7]_i_1_n_1 ,\sum_reg_0_3_reg[7]_i_1_n_2 ,\sum_reg_0_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[7:4]),
        .O(sum_reg_0_30[7:4]),
        .S({\sum_reg_0_3[7]_i_2_n_0 ,\sum_reg_0_3[7]_i_3_n_0 ,\sum_reg_0_3[7]_i_4_n_0 ,\sum_reg_0_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[8]),
        .Q(sum_reg_0_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[9]),
        .Q(sum_reg_0_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_2 
       (.I0(value_reg_8[11]),
        .I1(value_reg_9[11]),
        .O(\sum_reg_0_4[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_3 
       (.I0(value_reg_8[10]),
        .I1(value_reg_9[10]),
        .O(\sum_reg_0_4[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_4 
       (.I0(value_reg_8[9]),
        .I1(value_reg_9[9]),
        .O(\sum_reg_0_4[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_5 
       (.I0(value_reg_8[8]),
        .I1(value_reg_9[8]),
        .O(\sum_reg_0_4[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_2 
       (.I0(value_reg_8[3]),
        .I1(value_reg_9[3]),
        .O(\sum_reg_0_4[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_3 
       (.I0(value_reg_8[2]),
        .I1(value_reg_9[2]),
        .O(\sum_reg_0_4[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_4 
       (.I0(value_reg_8[1]),
        .I1(value_reg_9[1]),
        .O(\sum_reg_0_4[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_5 
       (.I0(value_reg_8[0]),
        .I1(value_reg_9[0]),
        .O(\sum_reg_0_4[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_2 
       (.I0(value_reg_8[7]),
        .I1(value_reg_9[7]),
        .O(\sum_reg_0_4[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_3 
       (.I0(value_reg_8[6]),
        .I1(value_reg_9[6]),
        .O(\sum_reg_0_4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_4 
       (.I0(value_reg_8[5]),
        .I1(value_reg_9[5]),
        .O(\sum_reg_0_4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_5 
       (.I0(value_reg_8[4]),
        .I1(value_reg_9[4]),
        .O(\sum_reg_0_4[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[0]),
        .Q(sum_reg_0_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[10]),
        .Q(sum_reg_0_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[11]),
        .Q(sum_reg_0_4[11]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[11]_i_1 
       (.CI(\sum_reg_0_4_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[11]_i_1_n_0 ,\sum_reg_0_4_reg[11]_i_1_n_1 ,\sum_reg_0_4_reg[11]_i_1_n_2 ,\sum_reg_0_4_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[11:8]),
        .O(sum_reg_0_40[11:8]),
        .S({\sum_reg_0_4[11]_i_2_n_0 ,\sum_reg_0_4[11]_i_3_n_0 ,\sum_reg_0_4[11]_i_4_n_0 ,\sum_reg_0_4[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[12]),
        .Q(sum_reg_0_4[12]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[12]_i_1 
       (.CI(\sum_reg_0_4_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_40[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[1]),
        .Q(sum_reg_0_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[2]),
        .Q(sum_reg_0_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[3]),
        .Q(sum_reg_0_4[3]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_4_reg[3]_i_1_n_0 ,\sum_reg_0_4_reg[3]_i_1_n_1 ,\sum_reg_0_4_reg[3]_i_1_n_2 ,\sum_reg_0_4_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[3:0]),
        .O(sum_reg_0_40[3:0]),
        .S({\sum_reg_0_4[3]_i_2_n_0 ,\sum_reg_0_4[3]_i_3_n_0 ,\sum_reg_0_4[3]_i_4_n_0 ,\sum_reg_0_4[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[4]),
        .Q(sum_reg_0_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[5]),
        .Q(sum_reg_0_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[6]),
        .Q(sum_reg_0_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[7]),
        .Q(sum_reg_0_4[7]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[7]_i_1 
       (.CI(\sum_reg_0_4_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[7]_i_1_n_0 ,\sum_reg_0_4_reg[7]_i_1_n_1 ,\sum_reg_0_4_reg[7]_i_1_n_2 ,\sum_reg_0_4_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[7:4]),
        .O(sum_reg_0_40[7:4]),
        .S({\sum_reg_0_4[7]_i_2_n_0 ,\sum_reg_0_4[7]_i_3_n_0 ,\sum_reg_0_4[7]_i_4_n_0 ,\sum_reg_0_4[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[8]),
        .Q(sum_reg_0_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[9]),
        .Q(sum_reg_0_4[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_2 
       (.I0(value_reg_10[11]),
        .I1(value_reg_11[11]),
        .O(\sum_reg_0_5[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_3 
       (.I0(value_reg_10[10]),
        .I1(value_reg_11[10]),
        .O(\sum_reg_0_5[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_4 
       (.I0(value_reg_10[9]),
        .I1(value_reg_11[9]),
        .O(\sum_reg_0_5[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_5 
       (.I0(value_reg_10[8]),
        .I1(value_reg_11[8]),
        .O(\sum_reg_0_5[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_2 
       (.I0(value_reg_10[3]),
        .I1(value_reg_11[3]),
        .O(\sum_reg_0_5[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_3 
       (.I0(value_reg_10[2]),
        .I1(value_reg_11[2]),
        .O(\sum_reg_0_5[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_4 
       (.I0(value_reg_10[1]),
        .I1(value_reg_11[1]),
        .O(\sum_reg_0_5[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_5 
       (.I0(value_reg_10[0]),
        .I1(value_reg_11[0]),
        .O(\sum_reg_0_5[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_2 
       (.I0(value_reg_10[7]),
        .I1(value_reg_11[7]),
        .O(\sum_reg_0_5[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_3 
       (.I0(value_reg_10[6]),
        .I1(value_reg_11[6]),
        .O(\sum_reg_0_5[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_4 
       (.I0(value_reg_10[5]),
        .I1(value_reg_11[5]),
        .O(\sum_reg_0_5[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_5 
       (.I0(value_reg_10[4]),
        .I1(value_reg_11[4]),
        .O(\sum_reg_0_5[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[0]),
        .Q(sum_reg_0_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[10]),
        .Q(sum_reg_0_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[11]),
        .Q(sum_reg_0_5[11]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[11]_i_1 
       (.CI(\sum_reg_0_5_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[11]_i_1_n_0 ,\sum_reg_0_5_reg[11]_i_1_n_1 ,\sum_reg_0_5_reg[11]_i_1_n_2 ,\sum_reg_0_5_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[11:8]),
        .O(sum_reg_0_50[11:8]),
        .S({\sum_reg_0_5[11]_i_2_n_0 ,\sum_reg_0_5[11]_i_3_n_0 ,\sum_reg_0_5[11]_i_4_n_0 ,\sum_reg_0_5[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[12]),
        .Q(sum_reg_0_5[12]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[12]_i_1 
       (.CI(\sum_reg_0_5_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_50[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[1]),
        .Q(sum_reg_0_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[2]),
        .Q(sum_reg_0_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[3]),
        .Q(sum_reg_0_5[3]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_5_reg[3]_i_1_n_0 ,\sum_reg_0_5_reg[3]_i_1_n_1 ,\sum_reg_0_5_reg[3]_i_1_n_2 ,\sum_reg_0_5_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[3:0]),
        .O(sum_reg_0_50[3:0]),
        .S({\sum_reg_0_5[3]_i_2_n_0 ,\sum_reg_0_5[3]_i_3_n_0 ,\sum_reg_0_5[3]_i_4_n_0 ,\sum_reg_0_5[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[4]),
        .Q(sum_reg_0_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[5]),
        .Q(sum_reg_0_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[6]),
        .Q(sum_reg_0_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[7]),
        .Q(sum_reg_0_5[7]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[7]_i_1 
       (.CI(\sum_reg_0_5_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[7]_i_1_n_0 ,\sum_reg_0_5_reg[7]_i_1_n_1 ,\sum_reg_0_5_reg[7]_i_1_n_2 ,\sum_reg_0_5_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[7:4]),
        .O(sum_reg_0_50[7:4]),
        .S({\sum_reg_0_5[7]_i_2_n_0 ,\sum_reg_0_5[7]_i_3_n_0 ,\sum_reg_0_5[7]_i_4_n_0 ,\sum_reg_0_5[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[8]),
        .Q(sum_reg_0_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[9]),
        .Q(sum_reg_0_5[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_2 
       (.I0(value_reg_12[11]),
        .I1(value_reg_13[11]),
        .O(\sum_reg_0_6[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_3 
       (.I0(value_reg_12[10]),
        .I1(value_reg_13[10]),
        .O(\sum_reg_0_6[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_4 
       (.I0(value_reg_12[9]),
        .I1(value_reg_13[9]),
        .O(\sum_reg_0_6[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_5 
       (.I0(value_reg_12[8]),
        .I1(value_reg_13[8]),
        .O(\sum_reg_0_6[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_2 
       (.I0(value_reg_12[3]),
        .I1(value_reg_13[3]),
        .O(\sum_reg_0_6[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_3 
       (.I0(value_reg_12[2]),
        .I1(value_reg_13[2]),
        .O(\sum_reg_0_6[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_4 
       (.I0(value_reg_12[1]),
        .I1(value_reg_13[1]),
        .O(\sum_reg_0_6[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_5 
       (.I0(value_reg_12[0]),
        .I1(value_reg_13[0]),
        .O(\sum_reg_0_6[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_2 
       (.I0(value_reg_12[7]),
        .I1(value_reg_13[7]),
        .O(\sum_reg_0_6[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_3 
       (.I0(value_reg_12[6]),
        .I1(value_reg_13[6]),
        .O(\sum_reg_0_6[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_4 
       (.I0(value_reg_12[5]),
        .I1(value_reg_13[5]),
        .O(\sum_reg_0_6[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_5 
       (.I0(value_reg_12[4]),
        .I1(value_reg_13[4]),
        .O(\sum_reg_0_6[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[0]),
        .Q(sum_reg_0_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[10]),
        .Q(sum_reg_0_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[11]),
        .Q(sum_reg_0_6[11]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[11]_i_1 
       (.CI(\sum_reg_0_6_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[11]_i_1_n_0 ,\sum_reg_0_6_reg[11]_i_1_n_1 ,\sum_reg_0_6_reg[11]_i_1_n_2 ,\sum_reg_0_6_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[11:8]),
        .O(sum_reg_0_60[11:8]),
        .S({\sum_reg_0_6[11]_i_2_n_0 ,\sum_reg_0_6[11]_i_3_n_0 ,\sum_reg_0_6[11]_i_4_n_0 ,\sum_reg_0_6[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[12]),
        .Q(sum_reg_0_6[12]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[12]_i_1 
       (.CI(\sum_reg_0_6_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_60[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[1]),
        .Q(sum_reg_0_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[2]),
        .Q(sum_reg_0_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[3]),
        .Q(sum_reg_0_6[3]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_6_reg[3]_i_1_n_0 ,\sum_reg_0_6_reg[3]_i_1_n_1 ,\sum_reg_0_6_reg[3]_i_1_n_2 ,\sum_reg_0_6_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[3:0]),
        .O(sum_reg_0_60[3:0]),
        .S({\sum_reg_0_6[3]_i_2_n_0 ,\sum_reg_0_6[3]_i_3_n_0 ,\sum_reg_0_6[3]_i_4_n_0 ,\sum_reg_0_6[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[4]),
        .Q(sum_reg_0_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[5]),
        .Q(sum_reg_0_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[6]),
        .Q(sum_reg_0_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[7]),
        .Q(sum_reg_0_6[7]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[7]_i_1 
       (.CI(\sum_reg_0_6_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[7]_i_1_n_0 ,\sum_reg_0_6_reg[7]_i_1_n_1 ,\sum_reg_0_6_reg[7]_i_1_n_2 ,\sum_reg_0_6_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[7:4]),
        .O(sum_reg_0_60[7:4]),
        .S({\sum_reg_0_6[7]_i_2_n_0 ,\sum_reg_0_6[7]_i_3_n_0 ,\sum_reg_0_6[7]_i_4_n_0 ,\sum_reg_0_6[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[8]),
        .Q(sum_reg_0_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[9]),
        .Q(sum_reg_0_6[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_2 
       (.I0(value_reg_14[11]),
        .I1(value_reg_15[11]),
        .O(\sum_reg_0_7[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_3 
       (.I0(value_reg_14[10]),
        .I1(value_reg_15[10]),
        .O(\sum_reg_0_7[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_4 
       (.I0(value_reg_14[9]),
        .I1(value_reg_15[9]),
        .O(\sum_reg_0_7[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_5 
       (.I0(value_reg_14[8]),
        .I1(value_reg_15[8]),
        .O(\sum_reg_0_7[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_2 
       (.I0(value_reg_14[3]),
        .I1(value_reg_15[3]),
        .O(\sum_reg_0_7[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_3 
       (.I0(value_reg_14[2]),
        .I1(value_reg_15[2]),
        .O(\sum_reg_0_7[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_4 
       (.I0(value_reg_14[1]),
        .I1(value_reg_15[1]),
        .O(\sum_reg_0_7[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_5 
       (.I0(value_reg_14[0]),
        .I1(value_reg_15[0]),
        .O(\sum_reg_0_7[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_2 
       (.I0(value_reg_14[7]),
        .I1(value_reg_15[7]),
        .O(\sum_reg_0_7[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_3 
       (.I0(value_reg_14[6]),
        .I1(value_reg_15[6]),
        .O(\sum_reg_0_7[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_4 
       (.I0(value_reg_14[5]),
        .I1(value_reg_15[5]),
        .O(\sum_reg_0_7[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_5 
       (.I0(value_reg_14[4]),
        .I1(value_reg_15[4]),
        .O(\sum_reg_0_7[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[0]),
        .Q(sum_reg_0_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[10]),
        .Q(sum_reg_0_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[11]),
        .Q(sum_reg_0_7[11]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[11]_i_1 
       (.CI(\sum_reg_0_7_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[11]_i_1_n_0 ,\sum_reg_0_7_reg[11]_i_1_n_1 ,\sum_reg_0_7_reg[11]_i_1_n_2 ,\sum_reg_0_7_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[11:8]),
        .O(sum_reg_0_70[11:8]),
        .S({\sum_reg_0_7[11]_i_2_n_0 ,\sum_reg_0_7[11]_i_3_n_0 ,\sum_reg_0_7[11]_i_4_n_0 ,\sum_reg_0_7[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[12]),
        .Q(sum_reg_0_7[12]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[12]_i_1 
       (.CI(\sum_reg_0_7_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_70[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[1]),
        .Q(sum_reg_0_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[2]),
        .Q(sum_reg_0_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[3]),
        .Q(sum_reg_0_7[3]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_7_reg[3]_i_1_n_0 ,\sum_reg_0_7_reg[3]_i_1_n_1 ,\sum_reg_0_7_reg[3]_i_1_n_2 ,\sum_reg_0_7_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[3:0]),
        .O(sum_reg_0_70[3:0]),
        .S({\sum_reg_0_7[3]_i_2_n_0 ,\sum_reg_0_7[3]_i_3_n_0 ,\sum_reg_0_7[3]_i_4_n_0 ,\sum_reg_0_7[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[4]),
        .Q(sum_reg_0_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[5]),
        .Q(sum_reg_0_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[6]),
        .Q(sum_reg_0_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[7]),
        .Q(sum_reg_0_7[7]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[7]_i_1 
       (.CI(\sum_reg_0_7_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[7]_i_1_n_0 ,\sum_reg_0_7_reg[7]_i_1_n_1 ,\sum_reg_0_7_reg[7]_i_1_n_2 ,\sum_reg_0_7_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[7:4]),
        .O(sum_reg_0_70[7:4]),
        .S({\sum_reg_0_7[7]_i_2_n_0 ,\sum_reg_0_7[7]_i_3_n_0 ,\sum_reg_0_7[7]_i_4_n_0 ,\sum_reg_0_7[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[8]),
        .Q(sum_reg_0_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[9]),
        .Q(sum_reg_0_7[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_2 
       (.I0(sum_reg_0_0[11]),
        .I1(sum_reg_0_1[11]),
        .O(\sum_reg_1_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_3 
       (.I0(sum_reg_0_0[10]),
        .I1(sum_reg_0_1[10]),
        .O(\sum_reg_1_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_4 
       (.I0(sum_reg_0_0[9]),
        .I1(sum_reg_0_1[9]),
        .O(\sum_reg_1_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_5 
       (.I0(sum_reg_0_0[8]),
        .I1(sum_reg_0_1[8]),
        .O(\sum_reg_1_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[13]_i_2 
       (.I0(sum_reg_0_0[12]),
        .I1(sum_reg_0_1[12]),
        .O(\sum_reg_1_0[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_2 
       (.I0(sum_reg_0_0[3]),
        .I1(sum_reg_0_1[3]),
        .O(\sum_reg_1_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_3 
       (.I0(sum_reg_0_0[2]),
        .I1(sum_reg_0_1[2]),
        .O(\sum_reg_1_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_4 
       (.I0(sum_reg_0_0[1]),
        .I1(sum_reg_0_1[1]),
        .O(\sum_reg_1_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_5 
       (.I0(sum_reg_0_0[0]),
        .I1(sum_reg_0_1[0]),
        .O(\sum_reg_1_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_2 
       (.I0(sum_reg_0_0[7]),
        .I1(sum_reg_0_1[7]),
        .O(\sum_reg_1_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_3 
       (.I0(sum_reg_0_0[6]),
        .I1(sum_reg_0_1[6]),
        .O(\sum_reg_1_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_4 
       (.I0(sum_reg_0_0[5]),
        .I1(sum_reg_0_1[5]),
        .O(\sum_reg_1_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_5 
       (.I0(sum_reg_0_0[4]),
        .I1(sum_reg_0_1[4]),
        .O(\sum_reg_1_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[0]),
        .Q(sum_reg_1_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[10]),
        .Q(sum_reg_1_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[11]),
        .Q(sum_reg_1_0[11]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[11]_i_1 
       (.CI(\sum_reg_1_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[11]_i_1_n_0 ,\sum_reg_1_0_reg[11]_i_1_n_1 ,\sum_reg_1_0_reg[11]_i_1_n_2 ,\sum_reg_1_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[11:8]),
        .O(sum_reg_1_00[11:8]),
        .S({\sum_reg_1_0[11]_i_2_n_0 ,\sum_reg_1_0[11]_i_3_n_0 ,\sum_reg_1_0[11]_i_4_n_0 ,\sum_reg_1_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[12]),
        .Q(sum_reg_1_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[13]),
        .Q(sum_reg_1_0[13]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[13]_i_1 
       (.CI(\sum_reg_1_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_00[13],\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_0[12]}),
        .O({\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_00[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_0[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[1]),
        .Q(sum_reg_1_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[2]),
        .Q(sum_reg_1_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[3]),
        .Q(sum_reg_1_0[3]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_0_reg[3]_i_1_n_0 ,\sum_reg_1_0_reg[3]_i_1_n_1 ,\sum_reg_1_0_reg[3]_i_1_n_2 ,\sum_reg_1_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[3:0]),
        .O(sum_reg_1_00[3:0]),
        .S({\sum_reg_1_0[3]_i_2_n_0 ,\sum_reg_1_0[3]_i_3_n_0 ,\sum_reg_1_0[3]_i_4_n_0 ,\sum_reg_1_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[4]),
        .Q(sum_reg_1_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[5]),
        .Q(sum_reg_1_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[6]),
        .Q(sum_reg_1_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[7]),
        .Q(sum_reg_1_0[7]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[7]_i_1 
       (.CI(\sum_reg_1_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[7]_i_1_n_0 ,\sum_reg_1_0_reg[7]_i_1_n_1 ,\sum_reg_1_0_reg[7]_i_1_n_2 ,\sum_reg_1_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[7:4]),
        .O(sum_reg_1_00[7:4]),
        .S({\sum_reg_1_0[7]_i_2_n_0 ,\sum_reg_1_0[7]_i_3_n_0 ,\sum_reg_1_0[7]_i_4_n_0 ,\sum_reg_1_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[8]),
        .Q(sum_reg_1_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[9]),
        .Q(sum_reg_1_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_2 
       (.I0(sum_reg_0_2[11]),
        .I1(sum_reg_0_3[11]),
        .O(\sum_reg_1_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_3 
       (.I0(sum_reg_0_2[10]),
        .I1(sum_reg_0_3[10]),
        .O(\sum_reg_1_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_4 
       (.I0(sum_reg_0_2[9]),
        .I1(sum_reg_0_3[9]),
        .O(\sum_reg_1_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_5 
       (.I0(sum_reg_0_2[8]),
        .I1(sum_reg_0_3[8]),
        .O(\sum_reg_1_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[13]_i_2 
       (.I0(sum_reg_0_2[12]),
        .I1(sum_reg_0_3[12]),
        .O(\sum_reg_1_1[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_2 
       (.I0(sum_reg_0_2[3]),
        .I1(sum_reg_0_3[3]),
        .O(\sum_reg_1_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_3 
       (.I0(sum_reg_0_2[2]),
        .I1(sum_reg_0_3[2]),
        .O(\sum_reg_1_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_4 
       (.I0(sum_reg_0_2[1]),
        .I1(sum_reg_0_3[1]),
        .O(\sum_reg_1_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_5 
       (.I0(sum_reg_0_2[0]),
        .I1(sum_reg_0_3[0]),
        .O(\sum_reg_1_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_2 
       (.I0(sum_reg_0_2[7]),
        .I1(sum_reg_0_3[7]),
        .O(\sum_reg_1_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_3 
       (.I0(sum_reg_0_2[6]),
        .I1(sum_reg_0_3[6]),
        .O(\sum_reg_1_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_4 
       (.I0(sum_reg_0_2[5]),
        .I1(sum_reg_0_3[5]),
        .O(\sum_reg_1_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_5 
       (.I0(sum_reg_0_2[4]),
        .I1(sum_reg_0_3[4]),
        .O(\sum_reg_1_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[0]),
        .Q(sum_reg_1_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[10]),
        .Q(sum_reg_1_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[11]),
        .Q(sum_reg_1_1[11]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[11]_i_1 
       (.CI(\sum_reg_1_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[11]_i_1_n_0 ,\sum_reg_1_1_reg[11]_i_1_n_1 ,\sum_reg_1_1_reg[11]_i_1_n_2 ,\sum_reg_1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[11:8]),
        .O(sum_reg_1_10[11:8]),
        .S({\sum_reg_1_1[11]_i_2_n_0 ,\sum_reg_1_1[11]_i_3_n_0 ,\sum_reg_1_1[11]_i_4_n_0 ,\sum_reg_1_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[12]),
        .Q(sum_reg_1_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[13]),
        .Q(sum_reg_1_1[13]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[13]_i_1 
       (.CI(\sum_reg_1_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_10[13],\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_2[12]}),
        .O({\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_10[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_1[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[1]),
        .Q(sum_reg_1_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[2]),
        .Q(sum_reg_1_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[3]),
        .Q(sum_reg_1_1[3]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_1_reg[3]_i_1_n_0 ,\sum_reg_1_1_reg[3]_i_1_n_1 ,\sum_reg_1_1_reg[3]_i_1_n_2 ,\sum_reg_1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[3:0]),
        .O(sum_reg_1_10[3:0]),
        .S({\sum_reg_1_1[3]_i_2_n_0 ,\sum_reg_1_1[3]_i_3_n_0 ,\sum_reg_1_1[3]_i_4_n_0 ,\sum_reg_1_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[4]),
        .Q(sum_reg_1_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[5]),
        .Q(sum_reg_1_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[6]),
        .Q(sum_reg_1_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[7]),
        .Q(sum_reg_1_1[7]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[7]_i_1 
       (.CI(\sum_reg_1_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[7]_i_1_n_0 ,\sum_reg_1_1_reg[7]_i_1_n_1 ,\sum_reg_1_1_reg[7]_i_1_n_2 ,\sum_reg_1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[7:4]),
        .O(sum_reg_1_10[7:4]),
        .S({\sum_reg_1_1[7]_i_2_n_0 ,\sum_reg_1_1[7]_i_3_n_0 ,\sum_reg_1_1[7]_i_4_n_0 ,\sum_reg_1_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[8]),
        .Q(sum_reg_1_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[9]),
        .Q(sum_reg_1_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_2 
       (.I0(sum_reg_0_4[11]),
        .I1(sum_reg_0_5[11]),
        .O(\sum_reg_1_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_3 
       (.I0(sum_reg_0_4[10]),
        .I1(sum_reg_0_5[10]),
        .O(\sum_reg_1_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_4 
       (.I0(sum_reg_0_4[9]),
        .I1(sum_reg_0_5[9]),
        .O(\sum_reg_1_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_5 
       (.I0(sum_reg_0_4[8]),
        .I1(sum_reg_0_5[8]),
        .O(\sum_reg_1_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[13]_i_2 
       (.I0(sum_reg_0_4[12]),
        .I1(sum_reg_0_5[12]),
        .O(\sum_reg_1_2[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_2 
       (.I0(sum_reg_0_4[3]),
        .I1(sum_reg_0_5[3]),
        .O(\sum_reg_1_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_3 
       (.I0(sum_reg_0_4[2]),
        .I1(sum_reg_0_5[2]),
        .O(\sum_reg_1_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_4 
       (.I0(sum_reg_0_4[1]),
        .I1(sum_reg_0_5[1]),
        .O(\sum_reg_1_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_5 
       (.I0(sum_reg_0_4[0]),
        .I1(sum_reg_0_5[0]),
        .O(\sum_reg_1_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_2 
       (.I0(sum_reg_0_4[7]),
        .I1(sum_reg_0_5[7]),
        .O(\sum_reg_1_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_3 
       (.I0(sum_reg_0_4[6]),
        .I1(sum_reg_0_5[6]),
        .O(\sum_reg_1_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_4 
       (.I0(sum_reg_0_4[5]),
        .I1(sum_reg_0_5[5]),
        .O(\sum_reg_1_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_5 
       (.I0(sum_reg_0_4[4]),
        .I1(sum_reg_0_5[4]),
        .O(\sum_reg_1_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[0]),
        .Q(sum_reg_1_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[10]),
        .Q(sum_reg_1_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[11]),
        .Q(sum_reg_1_2[11]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[11]_i_1 
       (.CI(\sum_reg_1_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[11]_i_1_n_0 ,\sum_reg_1_2_reg[11]_i_1_n_1 ,\sum_reg_1_2_reg[11]_i_1_n_2 ,\sum_reg_1_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[11:8]),
        .O(sum_reg_1_20[11:8]),
        .S({\sum_reg_1_2[11]_i_2_n_0 ,\sum_reg_1_2[11]_i_3_n_0 ,\sum_reg_1_2[11]_i_4_n_0 ,\sum_reg_1_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[12]),
        .Q(sum_reg_1_2[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[13]),
        .Q(sum_reg_1_2[13]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[13]_i_1 
       (.CI(\sum_reg_1_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_20[13],\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_4[12]}),
        .O({\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_20[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_2[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[1]),
        .Q(sum_reg_1_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[2]),
        .Q(sum_reg_1_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[3]),
        .Q(sum_reg_1_2[3]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_2_reg[3]_i_1_n_0 ,\sum_reg_1_2_reg[3]_i_1_n_1 ,\sum_reg_1_2_reg[3]_i_1_n_2 ,\sum_reg_1_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[3:0]),
        .O(sum_reg_1_20[3:0]),
        .S({\sum_reg_1_2[3]_i_2_n_0 ,\sum_reg_1_2[3]_i_3_n_0 ,\sum_reg_1_2[3]_i_4_n_0 ,\sum_reg_1_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[4]),
        .Q(sum_reg_1_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[5]),
        .Q(sum_reg_1_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[6]),
        .Q(sum_reg_1_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[7]),
        .Q(sum_reg_1_2[7]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[7]_i_1 
       (.CI(\sum_reg_1_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[7]_i_1_n_0 ,\sum_reg_1_2_reg[7]_i_1_n_1 ,\sum_reg_1_2_reg[7]_i_1_n_2 ,\sum_reg_1_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[7:4]),
        .O(sum_reg_1_20[7:4]),
        .S({\sum_reg_1_2[7]_i_2_n_0 ,\sum_reg_1_2[7]_i_3_n_0 ,\sum_reg_1_2[7]_i_4_n_0 ,\sum_reg_1_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[8]),
        .Q(sum_reg_1_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[9]),
        .Q(sum_reg_1_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_2 
       (.I0(sum_reg_0_6[11]),
        .I1(sum_reg_0_7[11]),
        .O(\sum_reg_1_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_3 
       (.I0(sum_reg_0_6[10]),
        .I1(sum_reg_0_7[10]),
        .O(\sum_reg_1_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_4 
       (.I0(sum_reg_0_6[9]),
        .I1(sum_reg_0_7[9]),
        .O(\sum_reg_1_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_5 
       (.I0(sum_reg_0_6[8]),
        .I1(sum_reg_0_7[8]),
        .O(\sum_reg_1_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[13]_i_2 
       (.I0(sum_reg_0_6[12]),
        .I1(sum_reg_0_7[12]),
        .O(\sum_reg_1_3[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_2 
       (.I0(sum_reg_0_6[3]),
        .I1(sum_reg_0_7[3]),
        .O(\sum_reg_1_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_3 
       (.I0(sum_reg_0_6[2]),
        .I1(sum_reg_0_7[2]),
        .O(\sum_reg_1_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_4 
       (.I0(sum_reg_0_6[1]),
        .I1(sum_reg_0_7[1]),
        .O(\sum_reg_1_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_5 
       (.I0(sum_reg_0_6[0]),
        .I1(sum_reg_0_7[0]),
        .O(\sum_reg_1_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_2 
       (.I0(sum_reg_0_6[7]),
        .I1(sum_reg_0_7[7]),
        .O(\sum_reg_1_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_3 
       (.I0(sum_reg_0_6[6]),
        .I1(sum_reg_0_7[6]),
        .O(\sum_reg_1_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_4 
       (.I0(sum_reg_0_6[5]),
        .I1(sum_reg_0_7[5]),
        .O(\sum_reg_1_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_5 
       (.I0(sum_reg_0_6[4]),
        .I1(sum_reg_0_7[4]),
        .O(\sum_reg_1_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[0]),
        .Q(sum_reg_1_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[10]),
        .Q(sum_reg_1_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[11]),
        .Q(sum_reg_1_3[11]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[11]_i_1 
       (.CI(\sum_reg_1_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[11]_i_1_n_0 ,\sum_reg_1_3_reg[11]_i_1_n_1 ,\sum_reg_1_3_reg[11]_i_1_n_2 ,\sum_reg_1_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[11:8]),
        .O(sum_reg_1_30[11:8]),
        .S({\sum_reg_1_3[11]_i_2_n_0 ,\sum_reg_1_3[11]_i_3_n_0 ,\sum_reg_1_3[11]_i_4_n_0 ,\sum_reg_1_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[12]),
        .Q(sum_reg_1_3[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[13]),
        .Q(sum_reg_1_3[13]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[13]_i_1 
       (.CI(\sum_reg_1_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_30[13],\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_6[12]}),
        .O({\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_30[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_3[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[1]),
        .Q(sum_reg_1_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[2]),
        .Q(sum_reg_1_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[3]),
        .Q(sum_reg_1_3[3]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_3_reg[3]_i_1_n_0 ,\sum_reg_1_3_reg[3]_i_1_n_1 ,\sum_reg_1_3_reg[3]_i_1_n_2 ,\sum_reg_1_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[3:0]),
        .O(sum_reg_1_30[3:0]),
        .S({\sum_reg_1_3[3]_i_2_n_0 ,\sum_reg_1_3[3]_i_3_n_0 ,\sum_reg_1_3[3]_i_4_n_0 ,\sum_reg_1_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[4]),
        .Q(sum_reg_1_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[5]),
        .Q(sum_reg_1_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[6]),
        .Q(sum_reg_1_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[7]),
        .Q(sum_reg_1_3[7]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[7]_i_1 
       (.CI(\sum_reg_1_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[7]_i_1_n_0 ,\sum_reg_1_3_reg[7]_i_1_n_1 ,\sum_reg_1_3_reg[7]_i_1_n_2 ,\sum_reg_1_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[7:4]),
        .O(sum_reg_1_30[7:4]),
        .S({\sum_reg_1_3[7]_i_2_n_0 ,\sum_reg_1_3[7]_i_3_n_0 ,\sum_reg_1_3[7]_i_4_n_0 ,\sum_reg_1_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[8]),
        .Q(sum_reg_1_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[9]),
        .Q(sum_reg_1_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_2 
       (.I0(sum_reg_1_0[11]),
        .I1(sum_reg_1_1[11]),
        .O(\sum_reg_2_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_3 
       (.I0(sum_reg_1_0[10]),
        .I1(sum_reg_1_1[10]),
        .O(\sum_reg_2_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_4 
       (.I0(sum_reg_1_0[9]),
        .I1(sum_reg_1_1[9]),
        .O(\sum_reg_2_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_5 
       (.I0(sum_reg_1_0[8]),
        .I1(sum_reg_1_1[8]),
        .O(\sum_reg_2_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_2 
       (.I0(sum_reg_1_0[13]),
        .I1(sum_reg_1_1[13]),
        .O(\sum_reg_2_0[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_3 
       (.I0(sum_reg_1_0[12]),
        .I1(sum_reg_1_1[12]),
        .O(\sum_reg_2_0[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_2 
       (.I0(sum_reg_1_0[3]),
        .I1(sum_reg_1_1[3]),
        .O(\sum_reg_2_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_3 
       (.I0(sum_reg_1_0[2]),
        .I1(sum_reg_1_1[2]),
        .O(\sum_reg_2_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_4 
       (.I0(sum_reg_1_0[1]),
        .I1(sum_reg_1_1[1]),
        .O(\sum_reg_2_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_5 
       (.I0(sum_reg_1_0[0]),
        .I1(sum_reg_1_1[0]),
        .O(\sum_reg_2_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_2 
       (.I0(sum_reg_1_0[7]),
        .I1(sum_reg_1_1[7]),
        .O(\sum_reg_2_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_3 
       (.I0(sum_reg_1_0[6]),
        .I1(sum_reg_1_1[6]),
        .O(\sum_reg_2_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_4 
       (.I0(sum_reg_1_0[5]),
        .I1(sum_reg_1_1[5]),
        .O(\sum_reg_2_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_5 
       (.I0(sum_reg_1_0[4]),
        .I1(sum_reg_1_1[4]),
        .O(\sum_reg_2_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[0]),
        .Q(sum_reg_2_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[10]),
        .Q(sum_reg_2_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[11]),
        .Q(sum_reg_2_0[11]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[11]_i_1 
       (.CI(\sum_reg_2_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[11]_i_1_n_0 ,\sum_reg_2_0_reg[11]_i_1_n_1 ,\sum_reg_2_0_reg[11]_i_1_n_2 ,\sum_reg_2_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[11:8]),
        .O(sum_reg_2_00[11:8]),
        .S({\sum_reg_2_0[11]_i_2_n_0 ,\sum_reg_2_0[11]_i_3_n_0 ,\sum_reg_2_0[11]_i_4_n_0 ,\sum_reg_2_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[12]),
        .Q(sum_reg_2_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[13]),
        .Q(sum_reg_2_0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[14]),
        .Q(sum_reg_2_0[14]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[14]_i_1 
       (.CI(\sum_reg_2_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_00[14],\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_0_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_0[13:12]}),
        .O({\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_00[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_0[14]_i_2_n_0 ,\sum_reg_2_0[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[1]),
        .Q(sum_reg_2_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[2]),
        .Q(sum_reg_2_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[3]),
        .Q(sum_reg_2_0[3]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_0_reg[3]_i_1_n_0 ,\sum_reg_2_0_reg[3]_i_1_n_1 ,\sum_reg_2_0_reg[3]_i_1_n_2 ,\sum_reg_2_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[3:0]),
        .O(sum_reg_2_00[3:0]),
        .S({\sum_reg_2_0[3]_i_2_n_0 ,\sum_reg_2_0[3]_i_3_n_0 ,\sum_reg_2_0[3]_i_4_n_0 ,\sum_reg_2_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[4]),
        .Q(sum_reg_2_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[5]),
        .Q(sum_reg_2_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[6]),
        .Q(sum_reg_2_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[7]),
        .Q(sum_reg_2_0[7]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[7]_i_1 
       (.CI(\sum_reg_2_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[7]_i_1_n_0 ,\sum_reg_2_0_reg[7]_i_1_n_1 ,\sum_reg_2_0_reg[7]_i_1_n_2 ,\sum_reg_2_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[7:4]),
        .O(sum_reg_2_00[7:4]),
        .S({\sum_reg_2_0[7]_i_2_n_0 ,\sum_reg_2_0[7]_i_3_n_0 ,\sum_reg_2_0[7]_i_4_n_0 ,\sum_reg_2_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[8]),
        .Q(sum_reg_2_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[9]),
        .Q(sum_reg_2_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_2 
       (.I0(sum_reg_1_2[11]),
        .I1(sum_reg_1_3[11]),
        .O(\sum_reg_2_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_3 
       (.I0(sum_reg_1_2[10]),
        .I1(sum_reg_1_3[10]),
        .O(\sum_reg_2_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_4 
       (.I0(sum_reg_1_2[9]),
        .I1(sum_reg_1_3[9]),
        .O(\sum_reg_2_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_5 
       (.I0(sum_reg_1_2[8]),
        .I1(sum_reg_1_3[8]),
        .O(\sum_reg_2_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_2 
       (.I0(sum_reg_1_2[13]),
        .I1(sum_reg_1_3[13]),
        .O(\sum_reg_2_1[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_3 
       (.I0(sum_reg_1_2[12]),
        .I1(sum_reg_1_3[12]),
        .O(\sum_reg_2_1[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_2 
       (.I0(sum_reg_1_2[3]),
        .I1(sum_reg_1_3[3]),
        .O(\sum_reg_2_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_3 
       (.I0(sum_reg_1_2[2]),
        .I1(sum_reg_1_3[2]),
        .O(\sum_reg_2_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_4 
       (.I0(sum_reg_1_2[1]),
        .I1(sum_reg_1_3[1]),
        .O(\sum_reg_2_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_5 
       (.I0(sum_reg_1_2[0]),
        .I1(sum_reg_1_3[0]),
        .O(\sum_reg_2_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_2 
       (.I0(sum_reg_1_2[7]),
        .I1(sum_reg_1_3[7]),
        .O(\sum_reg_2_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_3 
       (.I0(sum_reg_1_2[6]),
        .I1(sum_reg_1_3[6]),
        .O(\sum_reg_2_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_4 
       (.I0(sum_reg_1_2[5]),
        .I1(sum_reg_1_3[5]),
        .O(\sum_reg_2_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_5 
       (.I0(sum_reg_1_2[4]),
        .I1(sum_reg_1_3[4]),
        .O(\sum_reg_2_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[0]),
        .Q(sum_reg_2_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[10]),
        .Q(sum_reg_2_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[11]),
        .Q(sum_reg_2_1[11]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[11]_i_1 
       (.CI(\sum_reg_2_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[11]_i_1_n_0 ,\sum_reg_2_1_reg[11]_i_1_n_1 ,\sum_reg_2_1_reg[11]_i_1_n_2 ,\sum_reg_2_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[11:8]),
        .O(sum_reg_2_10[11:8]),
        .S({\sum_reg_2_1[11]_i_2_n_0 ,\sum_reg_2_1[11]_i_3_n_0 ,\sum_reg_2_1[11]_i_4_n_0 ,\sum_reg_2_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[12]),
        .Q(sum_reg_2_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[13]),
        .Q(sum_reg_2_1[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[14]),
        .Q(sum_reg_2_1[14]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[14]_i_1 
       (.CI(\sum_reg_2_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_10[14],\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_1_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_2[13:12]}),
        .O({\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_10[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_1[14]_i_2_n_0 ,\sum_reg_2_1[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[1]),
        .Q(sum_reg_2_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[2]),
        .Q(sum_reg_2_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[3]),
        .Q(sum_reg_2_1[3]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_1_reg[3]_i_1_n_0 ,\sum_reg_2_1_reg[3]_i_1_n_1 ,\sum_reg_2_1_reg[3]_i_1_n_2 ,\sum_reg_2_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[3:0]),
        .O(sum_reg_2_10[3:0]),
        .S({\sum_reg_2_1[3]_i_2_n_0 ,\sum_reg_2_1[3]_i_3_n_0 ,\sum_reg_2_1[3]_i_4_n_0 ,\sum_reg_2_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[4]),
        .Q(sum_reg_2_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[5]),
        .Q(sum_reg_2_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[6]),
        .Q(sum_reg_2_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[7]),
        .Q(sum_reg_2_1[7]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[7]_i_1 
       (.CI(\sum_reg_2_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[7]_i_1_n_0 ,\sum_reg_2_1_reg[7]_i_1_n_1 ,\sum_reg_2_1_reg[7]_i_1_n_2 ,\sum_reg_2_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[7:4]),
        .O(sum_reg_2_10[7:4]),
        .S({\sum_reg_2_1[7]_i_2_n_0 ,\sum_reg_2_1[7]_i_3_n_0 ,\sum_reg_2_1[7]_i_4_n_0 ,\sum_reg_2_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[8]),
        .Q(sum_reg_2_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[9]),
        .Q(sum_reg_2_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_2 
       (.I0(sum_reg_2_0[11]),
        .I1(sum_reg_2_1[11]),
        .O(\sum_reg_3_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_3 
       (.I0(sum_reg_2_0[10]),
        .I1(sum_reg_2_1[10]),
        .O(\sum_reg_3_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_4 
       (.I0(sum_reg_2_0[9]),
        .I1(sum_reg_2_1[9]),
        .O(\sum_reg_3_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_5 
       (.I0(sum_reg_2_0[8]),
        .I1(sum_reg_2_1[8]),
        .O(\sum_reg_3_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_2 
       (.I0(sum_reg_2_0[14]),
        .I1(sum_reg_2_1[14]),
        .O(\sum_reg_3_0[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_3 
       (.I0(sum_reg_2_0[13]),
        .I1(sum_reg_2_1[13]),
        .O(\sum_reg_3_0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_4 
       (.I0(sum_reg_2_0[12]),
        .I1(sum_reg_2_1[12]),
        .O(\sum_reg_3_0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_10 
       (.I0(sum_reg_2_0[0]),
        .I1(sum_reg_2_1[0]),
        .O(\sum_reg_3_0[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_3 
       (.I0(sum_reg_2_0[7]),
        .I1(sum_reg_2_1[7]),
        .O(\sum_reg_3_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_4 
       (.I0(sum_reg_2_0[6]),
        .I1(sum_reg_2_1[6]),
        .O(\sum_reg_3_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_5 
       (.I0(sum_reg_2_0[5]),
        .I1(sum_reg_2_1[5]),
        .O(\sum_reg_3_0[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_6 
       (.I0(sum_reg_2_0[4]),
        .I1(sum_reg_2_1[4]),
        .O(\sum_reg_3_0[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_7 
       (.I0(sum_reg_2_0[3]),
        .I1(sum_reg_2_1[3]),
        .O(\sum_reg_3_0[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_8 
       (.I0(sum_reg_2_0[2]),
        .I1(sum_reg_2_1[2]),
        .O(\sum_reg_3_0[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_9 
       (.I0(sum_reg_2_0[1]),
        .I1(sum_reg_2_1[1]),
        .O(\sum_reg_3_0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[11]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_3_0_reg[11]_i_1_n_0 ,\sum_reg_3_0_reg[11]_i_1_n_1 ,\sum_reg_3_0_reg[11]_i_1_n_2 ,\sum_reg_3_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[11:8]),
        .O(p_0_in[11:8]),
        .S({\sum_reg_3_0[11]_i_2_n_0 ,\sum_reg_3_0[11]_i_3_n_0 ,\sum_reg_3_0[11]_i_4_n_0 ,\sum_reg_3_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[11]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[15]_i_1 
       (.CI(\sum_reg_3_0_reg[11]_i_1_n_0 ),
        .CO({p_0_in[15],\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED [2],\sum_reg_3_0_reg[15]_i_1_n_2 ,\sum_reg_3_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sum_reg_2_0[14:12]}),
        .O({\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED [3],p_0_in[14:12]}),
        .S({1'b1,\sum_reg_3_0[15]_i_2_n_0 ,\sum_reg_3_0[15]_i_3_n_0 ,\sum_reg_3_0[15]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[7]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_2_n_0 ),
        .CO({\sum_reg_3_0_reg[7]_i_1_n_0 ,\sum_reg_3_0_reg[7]_i_1_n_1 ,\sum_reg_3_0_reg[7]_i_1_n_2 ,\sum_reg_3_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[7:4]),
        .O(p_0_in[7:4]),
        .S({\sum_reg_3_0[7]_i_3_n_0 ,\sum_reg_3_0[7]_i_4_n_0 ,\sum_reg_3_0[7]_i_5_n_0 ,\sum_reg_3_0[7]_i_6_n_0 }));
  CARRY4 \sum_reg_3_0_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\sum_reg_3_0_reg[7]_i_2_n_0 ,\sum_reg_3_0_reg[7]_i_2_n_1 ,\sum_reg_3_0_reg[7]_i_2_n_2 ,\sum_reg_3_0_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[3:0]),
        .O(\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\sum_reg_3_0[7]_i_7_n_0 ,\sum_reg_3_0[7]_i_8_n_0 ,\sum_reg_3_0[7]_i_9_n_0 ,\sum_reg_3_0[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(value_reg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(value_reg_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(value_reg_0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(value_reg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(value_reg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(value_reg_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(value_reg_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(value_reg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(value_reg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(value_reg_0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(value_reg_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(value_reg_0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[0]),
        .Q(value_reg_10[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[10]),
        .Q(value_reg_10[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[11]),
        .Q(value_reg_10[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[1]),
        .Q(value_reg_10[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[2]),
        .Q(value_reg_10[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[3]),
        .Q(value_reg_10[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[4]),
        .Q(value_reg_10[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[5]),
        .Q(value_reg_10[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[6]),
        .Q(value_reg_10[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[7]),
        .Q(value_reg_10[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[8]),
        .Q(value_reg_10[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[9]),
        .Q(value_reg_10[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[0]),
        .Q(value_reg_11[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[10]),
        .Q(value_reg_11[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[11]),
        .Q(value_reg_11[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[1]),
        .Q(value_reg_11[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[2]),
        .Q(value_reg_11[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[3]),
        .Q(value_reg_11[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[4]),
        .Q(value_reg_11[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[5]),
        .Q(value_reg_11[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[6]),
        .Q(value_reg_11[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[7]),
        .Q(value_reg_11[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[8]),
        .Q(value_reg_11[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[9]),
        .Q(value_reg_11[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[0]),
        .Q(value_reg_12[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[10]),
        .Q(value_reg_12[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[11]),
        .Q(value_reg_12[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[1]),
        .Q(value_reg_12[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[2]),
        .Q(value_reg_12[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[3]),
        .Q(value_reg_12[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[4]),
        .Q(value_reg_12[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[5]),
        .Q(value_reg_12[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[6]),
        .Q(value_reg_12[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[7]),
        .Q(value_reg_12[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[8]),
        .Q(value_reg_12[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[9]),
        .Q(value_reg_12[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[0]),
        .Q(value_reg_13[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[10]),
        .Q(value_reg_13[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[11]),
        .Q(value_reg_13[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[1]),
        .Q(value_reg_13[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[2]),
        .Q(value_reg_13[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[3]),
        .Q(value_reg_13[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[4]),
        .Q(value_reg_13[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[5]),
        .Q(value_reg_13[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[6]),
        .Q(value_reg_13[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[7]),
        .Q(value_reg_13[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[8]),
        .Q(value_reg_13[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[9]),
        .Q(value_reg_13[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[0]),
        .Q(value_reg_14[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[10]),
        .Q(value_reg_14[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[11]),
        .Q(value_reg_14[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[1]),
        .Q(value_reg_14[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[2]),
        .Q(value_reg_14[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[3]),
        .Q(value_reg_14[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[4]),
        .Q(value_reg_14[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[5]),
        .Q(value_reg_14[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[6]),
        .Q(value_reg_14[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[7]),
        .Q(value_reg_14[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[8]),
        .Q(value_reg_14[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[9]),
        .Q(value_reg_14[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[0]),
        .Q(value_reg_15[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[10]),
        .Q(value_reg_15[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[11]),
        .Q(value_reg_15[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[1]),
        .Q(value_reg_15[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[2]),
        .Q(value_reg_15[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[3]),
        .Q(value_reg_15[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[4]),
        .Q(value_reg_15[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[5]),
        .Q(value_reg_15[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[6]),
        .Q(value_reg_15[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[7]),
        .Q(value_reg_15[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[8]),
        .Q(value_reg_15[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[9]),
        .Q(value_reg_15[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[0]),
        .Q(value_reg_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[10]),
        .Q(value_reg_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[11]),
        .Q(value_reg_1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[1]),
        .Q(value_reg_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[2]),
        .Q(value_reg_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[3]),
        .Q(value_reg_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[4]),
        .Q(value_reg_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[5]),
        .Q(value_reg_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[6]),
        .Q(value_reg_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[7]),
        .Q(value_reg_1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[8]),
        .Q(value_reg_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[9]),
        .Q(value_reg_1[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[0]),
        .Q(value_reg_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[10]),
        .Q(value_reg_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[11]),
        .Q(value_reg_2[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[1]),
        .Q(value_reg_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[2]),
        .Q(value_reg_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[3]),
        .Q(value_reg_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[4]),
        .Q(value_reg_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[5]),
        .Q(value_reg_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[6]),
        .Q(value_reg_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[7]),
        .Q(value_reg_2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[8]),
        .Q(value_reg_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[9]),
        .Q(value_reg_2[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[0]),
        .Q(value_reg_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[10]),
        .Q(value_reg_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[11]),
        .Q(value_reg_3[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[1]),
        .Q(value_reg_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[2]),
        .Q(value_reg_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[3]),
        .Q(value_reg_3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[4]),
        .Q(value_reg_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[5]),
        .Q(value_reg_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[6]),
        .Q(value_reg_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[7]),
        .Q(value_reg_3[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[8]),
        .Q(value_reg_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[9]),
        .Q(value_reg_3[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[0]),
        .Q(value_reg_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[10]),
        .Q(value_reg_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[11]),
        .Q(value_reg_4[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[1]),
        .Q(value_reg_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[2]),
        .Q(value_reg_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[3]),
        .Q(value_reg_4[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[4]),
        .Q(value_reg_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[5]),
        .Q(value_reg_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[6]),
        .Q(value_reg_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[7]),
        .Q(value_reg_4[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[8]),
        .Q(value_reg_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[9]),
        .Q(value_reg_4[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[0]),
        .Q(value_reg_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[10]),
        .Q(value_reg_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[11]),
        .Q(value_reg_5[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[1]),
        .Q(value_reg_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[2]),
        .Q(value_reg_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[3]),
        .Q(value_reg_5[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[4]),
        .Q(value_reg_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[5]),
        .Q(value_reg_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[6]),
        .Q(value_reg_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[7]),
        .Q(value_reg_5[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[8]),
        .Q(value_reg_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[9]),
        .Q(value_reg_5[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[0]),
        .Q(value_reg_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[10]),
        .Q(value_reg_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[11]),
        .Q(value_reg_6[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[1]),
        .Q(value_reg_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[2]),
        .Q(value_reg_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[3]),
        .Q(value_reg_6[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[4]),
        .Q(value_reg_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[5]),
        .Q(value_reg_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[6]),
        .Q(value_reg_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[7]),
        .Q(value_reg_6[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[8]),
        .Q(value_reg_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[9]),
        .Q(value_reg_6[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[0]),
        .Q(value_reg_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[10]),
        .Q(value_reg_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[11]),
        .Q(value_reg_7[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[1]),
        .Q(value_reg_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[2]),
        .Q(value_reg_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[3]),
        .Q(value_reg_7[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[4]),
        .Q(value_reg_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[5]),
        .Q(value_reg_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[6]),
        .Q(value_reg_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[7]),
        .Q(value_reg_7[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[8]),
        .Q(value_reg_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[9]),
        .Q(value_reg_7[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[0]),
        .Q(value_reg_8[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[10]),
        .Q(value_reg_8[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[11]),
        .Q(value_reg_8[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[1]),
        .Q(value_reg_8[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[2]),
        .Q(value_reg_8[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[3]),
        .Q(value_reg_8[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[4]),
        .Q(value_reg_8[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[5]),
        .Q(value_reg_8[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[6]),
        .Q(value_reg_8[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[7]),
        .Q(value_reg_8[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[8]),
        .Q(value_reg_8[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[9]),
        .Q(value_reg_8[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[0]),
        .Q(value_reg_9[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[10]),
        .Q(value_reg_9[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[11]),
        .Q(value_reg_9[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[1]),
        .Q(value_reg_9[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[2]),
        .Q(value_reg_9[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[3]),
        .Q(value_reg_9[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[4]),
        .Q(value_reg_9[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[5]),
        .Q(value_reg_9[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[6]),
        .Q(value_reg_9[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[7]),
        .Q(value_reg_9[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[8]),
        .Q(value_reg_9[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[9]),
        .Q(value_reg_9[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "averaging" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_4
   (S,
    Q,
    DI,
    \sum_reg_3_0_reg[14]_0 ,
    \sum_reg_3_0_reg[14]_1 ,
    over_thld_reg_reg,
    SR,
    E,
    D,
    s00_axi_aclk);
  output [3:0]S;
  output [11:0]Q;
  output [3:0]DI;
  output [1:0]\sum_reg_3_0_reg[14]_0 ;
  output [1:0]\sum_reg_3_0_reg[14]_1 ;
  input [11:0]over_thld_reg_reg;
  input [0:0]SR;
  input [0:0]E;
  input [11:0]D;
  input s00_axi_aclk;

  wire [11:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]over_thld_reg_reg;
  wire [15:4]p_0_in;
  wire s00_axi_aclk;
  wire [12:0]sum_reg_0_0;
  wire [12:0]sum_reg_0_00;
  wire \sum_reg_0_0[11]_i_2_n_0 ;
  wire \sum_reg_0_0[11]_i_3_n_0 ;
  wire \sum_reg_0_0[11]_i_4_n_0 ;
  wire \sum_reg_0_0[11]_i_5_n_0 ;
  wire \sum_reg_0_0[3]_i_2_n_0 ;
  wire \sum_reg_0_0[3]_i_3_n_0 ;
  wire \sum_reg_0_0[3]_i_4_n_0 ;
  wire \sum_reg_0_0[3]_i_5_n_0 ;
  wire \sum_reg_0_0[7]_i_2_n_0 ;
  wire \sum_reg_0_0[7]_i_3_n_0 ;
  wire \sum_reg_0_0[7]_i_4_n_0 ;
  wire \sum_reg_0_0[7]_i_5_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_1;
  wire [12:0]sum_reg_0_10;
  wire \sum_reg_0_1[11]_i_2_n_0 ;
  wire \sum_reg_0_1[11]_i_3_n_0 ;
  wire \sum_reg_0_1[11]_i_4_n_0 ;
  wire \sum_reg_0_1[11]_i_5_n_0 ;
  wire \sum_reg_0_1[3]_i_2_n_0 ;
  wire \sum_reg_0_1[3]_i_3_n_0 ;
  wire \sum_reg_0_1[3]_i_4_n_0 ;
  wire \sum_reg_0_1[3]_i_5_n_0 ;
  wire \sum_reg_0_1[7]_i_2_n_0 ;
  wire \sum_reg_0_1[7]_i_3_n_0 ;
  wire \sum_reg_0_1[7]_i_4_n_0 ;
  wire \sum_reg_0_1[7]_i_5_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_2;
  wire [12:0]sum_reg_0_20;
  wire \sum_reg_0_2[11]_i_2_n_0 ;
  wire \sum_reg_0_2[11]_i_3_n_0 ;
  wire \sum_reg_0_2[11]_i_4_n_0 ;
  wire \sum_reg_0_2[11]_i_5_n_0 ;
  wire \sum_reg_0_2[3]_i_2_n_0 ;
  wire \sum_reg_0_2[3]_i_3_n_0 ;
  wire \sum_reg_0_2[3]_i_4_n_0 ;
  wire \sum_reg_0_2[3]_i_5_n_0 ;
  wire \sum_reg_0_2[7]_i_2_n_0 ;
  wire \sum_reg_0_2[7]_i_3_n_0 ;
  wire \sum_reg_0_2[7]_i_4_n_0 ;
  wire \sum_reg_0_2[7]_i_5_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_3;
  wire [12:0]sum_reg_0_30;
  wire \sum_reg_0_3[11]_i_2_n_0 ;
  wire \sum_reg_0_3[11]_i_3_n_0 ;
  wire \sum_reg_0_3[11]_i_4_n_0 ;
  wire \sum_reg_0_3[11]_i_5_n_0 ;
  wire \sum_reg_0_3[3]_i_2_n_0 ;
  wire \sum_reg_0_3[3]_i_3_n_0 ;
  wire \sum_reg_0_3[3]_i_4_n_0 ;
  wire \sum_reg_0_3[3]_i_5_n_0 ;
  wire \sum_reg_0_3[7]_i_2_n_0 ;
  wire \sum_reg_0_3[7]_i_3_n_0 ;
  wire \sum_reg_0_3[7]_i_4_n_0 ;
  wire \sum_reg_0_3[7]_i_5_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_4;
  wire [12:0]sum_reg_0_40;
  wire \sum_reg_0_4[11]_i_2_n_0 ;
  wire \sum_reg_0_4[11]_i_3_n_0 ;
  wire \sum_reg_0_4[11]_i_4_n_0 ;
  wire \sum_reg_0_4[11]_i_5_n_0 ;
  wire \sum_reg_0_4[3]_i_2_n_0 ;
  wire \sum_reg_0_4[3]_i_3_n_0 ;
  wire \sum_reg_0_4[3]_i_4_n_0 ;
  wire \sum_reg_0_4[3]_i_5_n_0 ;
  wire \sum_reg_0_4[7]_i_2_n_0 ;
  wire \sum_reg_0_4[7]_i_3_n_0 ;
  wire \sum_reg_0_4[7]_i_4_n_0 ;
  wire \sum_reg_0_4[7]_i_5_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_5;
  wire [12:0]sum_reg_0_50;
  wire \sum_reg_0_5[11]_i_2_n_0 ;
  wire \sum_reg_0_5[11]_i_3_n_0 ;
  wire \sum_reg_0_5[11]_i_4_n_0 ;
  wire \sum_reg_0_5[11]_i_5_n_0 ;
  wire \sum_reg_0_5[3]_i_2_n_0 ;
  wire \sum_reg_0_5[3]_i_3_n_0 ;
  wire \sum_reg_0_5[3]_i_4_n_0 ;
  wire \sum_reg_0_5[3]_i_5_n_0 ;
  wire \sum_reg_0_5[7]_i_2_n_0 ;
  wire \sum_reg_0_5[7]_i_3_n_0 ;
  wire \sum_reg_0_5[7]_i_4_n_0 ;
  wire \sum_reg_0_5[7]_i_5_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_6;
  wire [12:0]sum_reg_0_60;
  wire \sum_reg_0_6[11]_i_2_n_0 ;
  wire \sum_reg_0_6[11]_i_3_n_0 ;
  wire \sum_reg_0_6[11]_i_4_n_0 ;
  wire \sum_reg_0_6[11]_i_5_n_0 ;
  wire \sum_reg_0_6[3]_i_2_n_0 ;
  wire \sum_reg_0_6[3]_i_3_n_0 ;
  wire \sum_reg_0_6[3]_i_4_n_0 ;
  wire \sum_reg_0_6[3]_i_5_n_0 ;
  wire \sum_reg_0_6[7]_i_2_n_0 ;
  wire \sum_reg_0_6[7]_i_3_n_0 ;
  wire \sum_reg_0_6[7]_i_4_n_0 ;
  wire \sum_reg_0_6[7]_i_5_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_7;
  wire [12:0]sum_reg_0_70;
  wire \sum_reg_0_7[11]_i_2_n_0 ;
  wire \sum_reg_0_7[11]_i_3_n_0 ;
  wire \sum_reg_0_7[11]_i_4_n_0 ;
  wire \sum_reg_0_7[11]_i_5_n_0 ;
  wire \sum_reg_0_7[3]_i_2_n_0 ;
  wire \sum_reg_0_7[3]_i_3_n_0 ;
  wire \sum_reg_0_7[3]_i_4_n_0 ;
  wire \sum_reg_0_7[3]_i_5_n_0 ;
  wire \sum_reg_0_7[7]_i_2_n_0 ;
  wire \sum_reg_0_7[7]_i_3_n_0 ;
  wire \sum_reg_0_7[7]_i_4_n_0 ;
  wire \sum_reg_0_7[7]_i_5_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_0;
  wire [13:0]sum_reg_1_00;
  wire \sum_reg_1_0[11]_i_2_n_0 ;
  wire \sum_reg_1_0[11]_i_3_n_0 ;
  wire \sum_reg_1_0[11]_i_4_n_0 ;
  wire \sum_reg_1_0[11]_i_5_n_0 ;
  wire \sum_reg_1_0[13]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_3_n_0 ;
  wire \sum_reg_1_0[3]_i_4_n_0 ;
  wire \sum_reg_1_0[3]_i_5_n_0 ;
  wire \sum_reg_1_0[7]_i_2_n_0 ;
  wire \sum_reg_1_0[7]_i_3_n_0 ;
  wire \sum_reg_1_0[7]_i_4_n_0 ;
  wire \sum_reg_1_0[7]_i_5_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_1;
  wire [13:0]sum_reg_1_10;
  wire \sum_reg_1_1[11]_i_2_n_0 ;
  wire \sum_reg_1_1[11]_i_3_n_0 ;
  wire \sum_reg_1_1[11]_i_4_n_0 ;
  wire \sum_reg_1_1[11]_i_5_n_0 ;
  wire \sum_reg_1_1[13]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_3_n_0 ;
  wire \sum_reg_1_1[3]_i_4_n_0 ;
  wire \sum_reg_1_1[3]_i_5_n_0 ;
  wire \sum_reg_1_1[7]_i_2_n_0 ;
  wire \sum_reg_1_1[7]_i_3_n_0 ;
  wire \sum_reg_1_1[7]_i_4_n_0 ;
  wire \sum_reg_1_1[7]_i_5_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_2;
  wire [13:0]sum_reg_1_20;
  wire \sum_reg_1_2[11]_i_2_n_0 ;
  wire \sum_reg_1_2[11]_i_3_n_0 ;
  wire \sum_reg_1_2[11]_i_4_n_0 ;
  wire \sum_reg_1_2[11]_i_5_n_0 ;
  wire \sum_reg_1_2[13]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_3_n_0 ;
  wire \sum_reg_1_2[3]_i_4_n_0 ;
  wire \sum_reg_1_2[3]_i_5_n_0 ;
  wire \sum_reg_1_2[7]_i_2_n_0 ;
  wire \sum_reg_1_2[7]_i_3_n_0 ;
  wire \sum_reg_1_2[7]_i_4_n_0 ;
  wire \sum_reg_1_2[7]_i_5_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_3;
  wire [13:0]sum_reg_1_30;
  wire \sum_reg_1_3[11]_i_2_n_0 ;
  wire \sum_reg_1_3[11]_i_3_n_0 ;
  wire \sum_reg_1_3[11]_i_4_n_0 ;
  wire \sum_reg_1_3[11]_i_5_n_0 ;
  wire \sum_reg_1_3[13]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_3_n_0 ;
  wire \sum_reg_1_3[3]_i_4_n_0 ;
  wire \sum_reg_1_3[3]_i_5_n_0 ;
  wire \sum_reg_1_3[7]_i_2_n_0 ;
  wire \sum_reg_1_3[7]_i_3_n_0 ;
  wire \sum_reg_1_3[7]_i_4_n_0 ;
  wire \sum_reg_1_3[7]_i_5_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_0;
  wire [14:0]sum_reg_2_00;
  wire \sum_reg_2_0[11]_i_2_n_0 ;
  wire \sum_reg_2_0[11]_i_3_n_0 ;
  wire \sum_reg_2_0[11]_i_4_n_0 ;
  wire \sum_reg_2_0[11]_i_5_n_0 ;
  wire \sum_reg_2_0[14]_i_2_n_0 ;
  wire \sum_reg_2_0[14]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_2_n_0 ;
  wire \sum_reg_2_0[3]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_4_n_0 ;
  wire \sum_reg_2_0[3]_i_5_n_0 ;
  wire \sum_reg_2_0[7]_i_2_n_0 ;
  wire \sum_reg_2_0[7]_i_3_n_0 ;
  wire \sum_reg_2_0[7]_i_4_n_0 ;
  wire \sum_reg_2_0[7]_i_5_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_1;
  wire [14:0]sum_reg_2_10;
  wire \sum_reg_2_1[11]_i_2_n_0 ;
  wire \sum_reg_2_1[11]_i_3_n_0 ;
  wire \sum_reg_2_1[11]_i_4_n_0 ;
  wire \sum_reg_2_1[11]_i_5_n_0 ;
  wire \sum_reg_2_1[14]_i_2_n_0 ;
  wire \sum_reg_2_1[14]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_2_n_0 ;
  wire \sum_reg_2_1[3]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_4_n_0 ;
  wire \sum_reg_2_1[3]_i_5_n_0 ;
  wire \sum_reg_2_1[7]_i_2_n_0 ;
  wire \sum_reg_2_1[7]_i_3_n_0 ;
  wire \sum_reg_2_1[7]_i_4_n_0 ;
  wire \sum_reg_2_1[7]_i_5_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0[11]_i_2_n_0 ;
  wire \sum_reg_3_0[11]_i_3_n_0 ;
  wire \sum_reg_3_0[11]_i_4_n_0 ;
  wire \sum_reg_3_0[11]_i_5_n_0 ;
  wire \sum_reg_3_0[15]_i_2_n_0 ;
  wire \sum_reg_3_0[15]_i_3_n_0 ;
  wire \sum_reg_3_0[15]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_10_n_0 ;
  wire \sum_reg_3_0[7]_i_3_n_0 ;
  wire \sum_reg_3_0[7]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_5_n_0 ;
  wire \sum_reg_3_0[7]_i_6_n_0 ;
  wire \sum_reg_3_0[7]_i_7_n_0 ;
  wire \sum_reg_3_0[7]_i_8_n_0 ;
  wire \sum_reg_3_0[7]_i_9_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_3 ;
  wire [1:0]\sum_reg_3_0_reg[14]_0 ;
  wire [1:0]\sum_reg_3_0_reg[14]_1 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_3 ;
  wire [11:0]value_reg_0;
  wire [11:0]value_reg_1;
  wire [11:0]value_reg_10;
  wire [11:0]value_reg_11;
  wire [11:0]value_reg_12;
  wire [11:0]value_reg_13;
  wire [11:0]value_reg_14;
  wire [11:0]value_reg_15;
  wire [11:0]value_reg_2;
  wire [11:0]value_reg_3;
  wire [11:0]value_reg_4;
  wire [11:0]value_reg_5;
  wire [11:0]value_reg_6;
  wire [11:0]value_reg_7;
  wire [11:0]value_reg_8;
  wire [11:0]value_reg_9;
  wire [3:1]\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_1__3
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(over_thld_reg_reg[11]),
        .I3(Q[11]),
        .O(\sum_reg_3_0_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_2__3
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(over_thld_reg_reg[9]),
        .I3(Q[9]),
        .O(\sum_reg_3_0_reg[14]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_3__3
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(Q[11]),
        .I3(over_thld_reg_reg[11]),
        .O(\sum_reg_3_0_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_4__3
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(Q[9]),
        .I3(over_thld_reg_reg[9]),
        .O(\sum_reg_3_0_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_1__3
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(over_thld_reg_reg[7]),
        .I3(Q[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_2__3
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(over_thld_reg_reg[5]),
        .I3(Q[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_3__3
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(over_thld_reg_reg[3]),
        .I3(Q[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_4__3
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(over_thld_reg_reg[1]),
        .I3(Q[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_5__3
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(Q[7]),
        .I3(over_thld_reg_reg[7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_6__3
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(Q[5]),
        .I3(over_thld_reg_reg[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_7__3
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(Q[3]),
        .I3(over_thld_reg_reg[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_8__3
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(Q[1]),
        .I3(over_thld_reg_reg[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_2 
       (.I0(value_reg_0[11]),
        .I1(value_reg_1[11]),
        .O(\sum_reg_0_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_3 
       (.I0(value_reg_0[10]),
        .I1(value_reg_1[10]),
        .O(\sum_reg_0_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_4 
       (.I0(value_reg_0[9]),
        .I1(value_reg_1[9]),
        .O(\sum_reg_0_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_5 
       (.I0(value_reg_0[8]),
        .I1(value_reg_1[8]),
        .O(\sum_reg_0_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_2 
       (.I0(value_reg_0[3]),
        .I1(value_reg_1[3]),
        .O(\sum_reg_0_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_3 
       (.I0(value_reg_0[2]),
        .I1(value_reg_1[2]),
        .O(\sum_reg_0_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_4 
       (.I0(value_reg_0[1]),
        .I1(value_reg_1[1]),
        .O(\sum_reg_0_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_5 
       (.I0(value_reg_0[0]),
        .I1(value_reg_1[0]),
        .O(\sum_reg_0_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_2 
       (.I0(value_reg_0[7]),
        .I1(value_reg_1[7]),
        .O(\sum_reg_0_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_3 
       (.I0(value_reg_0[6]),
        .I1(value_reg_1[6]),
        .O(\sum_reg_0_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_4 
       (.I0(value_reg_0[5]),
        .I1(value_reg_1[5]),
        .O(\sum_reg_0_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_5 
       (.I0(value_reg_0[4]),
        .I1(value_reg_1[4]),
        .O(\sum_reg_0_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[0]),
        .Q(sum_reg_0_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[10]),
        .Q(sum_reg_0_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[11]),
        .Q(sum_reg_0_0[11]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[11]_i_1 
       (.CI(\sum_reg_0_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[11]_i_1_n_0 ,\sum_reg_0_0_reg[11]_i_1_n_1 ,\sum_reg_0_0_reg[11]_i_1_n_2 ,\sum_reg_0_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[11:8]),
        .O(sum_reg_0_00[11:8]),
        .S({\sum_reg_0_0[11]_i_2_n_0 ,\sum_reg_0_0[11]_i_3_n_0 ,\sum_reg_0_0[11]_i_4_n_0 ,\sum_reg_0_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[12]),
        .Q(sum_reg_0_0[12]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[12]_i_1 
       (.CI(\sum_reg_0_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_00[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[1]),
        .Q(sum_reg_0_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[2]),
        .Q(sum_reg_0_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[3]),
        .Q(sum_reg_0_0[3]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_0_reg[3]_i_1_n_0 ,\sum_reg_0_0_reg[3]_i_1_n_1 ,\sum_reg_0_0_reg[3]_i_1_n_2 ,\sum_reg_0_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[3:0]),
        .O(sum_reg_0_00[3:0]),
        .S({\sum_reg_0_0[3]_i_2_n_0 ,\sum_reg_0_0[3]_i_3_n_0 ,\sum_reg_0_0[3]_i_4_n_0 ,\sum_reg_0_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[4]),
        .Q(sum_reg_0_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[5]),
        .Q(sum_reg_0_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[6]),
        .Q(sum_reg_0_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[7]),
        .Q(sum_reg_0_0[7]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[7]_i_1 
       (.CI(\sum_reg_0_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[7]_i_1_n_0 ,\sum_reg_0_0_reg[7]_i_1_n_1 ,\sum_reg_0_0_reg[7]_i_1_n_2 ,\sum_reg_0_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[7:4]),
        .O(sum_reg_0_00[7:4]),
        .S({\sum_reg_0_0[7]_i_2_n_0 ,\sum_reg_0_0[7]_i_3_n_0 ,\sum_reg_0_0[7]_i_4_n_0 ,\sum_reg_0_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[8]),
        .Q(sum_reg_0_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[9]),
        .Q(sum_reg_0_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_2 
       (.I0(value_reg_2[11]),
        .I1(value_reg_3[11]),
        .O(\sum_reg_0_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_3 
       (.I0(value_reg_2[10]),
        .I1(value_reg_3[10]),
        .O(\sum_reg_0_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_4 
       (.I0(value_reg_2[9]),
        .I1(value_reg_3[9]),
        .O(\sum_reg_0_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_5 
       (.I0(value_reg_2[8]),
        .I1(value_reg_3[8]),
        .O(\sum_reg_0_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_2 
       (.I0(value_reg_2[3]),
        .I1(value_reg_3[3]),
        .O(\sum_reg_0_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_3 
       (.I0(value_reg_2[2]),
        .I1(value_reg_3[2]),
        .O(\sum_reg_0_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_4 
       (.I0(value_reg_2[1]),
        .I1(value_reg_3[1]),
        .O(\sum_reg_0_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_5 
       (.I0(value_reg_2[0]),
        .I1(value_reg_3[0]),
        .O(\sum_reg_0_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_2 
       (.I0(value_reg_2[7]),
        .I1(value_reg_3[7]),
        .O(\sum_reg_0_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_3 
       (.I0(value_reg_2[6]),
        .I1(value_reg_3[6]),
        .O(\sum_reg_0_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_4 
       (.I0(value_reg_2[5]),
        .I1(value_reg_3[5]),
        .O(\sum_reg_0_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_5 
       (.I0(value_reg_2[4]),
        .I1(value_reg_3[4]),
        .O(\sum_reg_0_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[0]),
        .Q(sum_reg_0_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[10]),
        .Q(sum_reg_0_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[11]),
        .Q(sum_reg_0_1[11]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[11]_i_1 
       (.CI(\sum_reg_0_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[11]_i_1_n_0 ,\sum_reg_0_1_reg[11]_i_1_n_1 ,\sum_reg_0_1_reg[11]_i_1_n_2 ,\sum_reg_0_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[11:8]),
        .O(sum_reg_0_10[11:8]),
        .S({\sum_reg_0_1[11]_i_2_n_0 ,\sum_reg_0_1[11]_i_3_n_0 ,\sum_reg_0_1[11]_i_4_n_0 ,\sum_reg_0_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[12]),
        .Q(sum_reg_0_1[12]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[12]_i_1 
       (.CI(\sum_reg_0_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_10[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[1]),
        .Q(sum_reg_0_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[2]),
        .Q(sum_reg_0_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[3]),
        .Q(sum_reg_0_1[3]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_1_reg[3]_i_1_n_0 ,\sum_reg_0_1_reg[3]_i_1_n_1 ,\sum_reg_0_1_reg[3]_i_1_n_2 ,\sum_reg_0_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[3:0]),
        .O(sum_reg_0_10[3:0]),
        .S({\sum_reg_0_1[3]_i_2_n_0 ,\sum_reg_0_1[3]_i_3_n_0 ,\sum_reg_0_1[3]_i_4_n_0 ,\sum_reg_0_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[4]),
        .Q(sum_reg_0_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[5]),
        .Q(sum_reg_0_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[6]),
        .Q(sum_reg_0_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[7]),
        .Q(sum_reg_0_1[7]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[7]_i_1 
       (.CI(\sum_reg_0_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[7]_i_1_n_0 ,\sum_reg_0_1_reg[7]_i_1_n_1 ,\sum_reg_0_1_reg[7]_i_1_n_2 ,\sum_reg_0_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[7:4]),
        .O(sum_reg_0_10[7:4]),
        .S({\sum_reg_0_1[7]_i_2_n_0 ,\sum_reg_0_1[7]_i_3_n_0 ,\sum_reg_0_1[7]_i_4_n_0 ,\sum_reg_0_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[8]),
        .Q(sum_reg_0_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[9]),
        .Q(sum_reg_0_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_2 
       (.I0(value_reg_4[11]),
        .I1(value_reg_5[11]),
        .O(\sum_reg_0_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_3 
       (.I0(value_reg_4[10]),
        .I1(value_reg_5[10]),
        .O(\sum_reg_0_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_4 
       (.I0(value_reg_4[9]),
        .I1(value_reg_5[9]),
        .O(\sum_reg_0_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_5 
       (.I0(value_reg_4[8]),
        .I1(value_reg_5[8]),
        .O(\sum_reg_0_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_2 
       (.I0(value_reg_4[3]),
        .I1(value_reg_5[3]),
        .O(\sum_reg_0_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_3 
       (.I0(value_reg_4[2]),
        .I1(value_reg_5[2]),
        .O(\sum_reg_0_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_4 
       (.I0(value_reg_4[1]),
        .I1(value_reg_5[1]),
        .O(\sum_reg_0_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_5 
       (.I0(value_reg_4[0]),
        .I1(value_reg_5[0]),
        .O(\sum_reg_0_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_2 
       (.I0(value_reg_4[7]),
        .I1(value_reg_5[7]),
        .O(\sum_reg_0_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_3 
       (.I0(value_reg_4[6]),
        .I1(value_reg_5[6]),
        .O(\sum_reg_0_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_4 
       (.I0(value_reg_4[5]),
        .I1(value_reg_5[5]),
        .O(\sum_reg_0_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_5 
       (.I0(value_reg_4[4]),
        .I1(value_reg_5[4]),
        .O(\sum_reg_0_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[0]),
        .Q(sum_reg_0_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[10]),
        .Q(sum_reg_0_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[11]),
        .Q(sum_reg_0_2[11]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[11]_i_1 
       (.CI(\sum_reg_0_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[11]_i_1_n_0 ,\sum_reg_0_2_reg[11]_i_1_n_1 ,\sum_reg_0_2_reg[11]_i_1_n_2 ,\sum_reg_0_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[11:8]),
        .O(sum_reg_0_20[11:8]),
        .S({\sum_reg_0_2[11]_i_2_n_0 ,\sum_reg_0_2[11]_i_3_n_0 ,\sum_reg_0_2[11]_i_4_n_0 ,\sum_reg_0_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[12]),
        .Q(sum_reg_0_2[12]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[12]_i_1 
       (.CI(\sum_reg_0_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_20[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[1]),
        .Q(sum_reg_0_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[2]),
        .Q(sum_reg_0_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[3]),
        .Q(sum_reg_0_2[3]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_2_reg[3]_i_1_n_0 ,\sum_reg_0_2_reg[3]_i_1_n_1 ,\sum_reg_0_2_reg[3]_i_1_n_2 ,\sum_reg_0_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[3:0]),
        .O(sum_reg_0_20[3:0]),
        .S({\sum_reg_0_2[3]_i_2_n_0 ,\sum_reg_0_2[3]_i_3_n_0 ,\sum_reg_0_2[3]_i_4_n_0 ,\sum_reg_0_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[4]),
        .Q(sum_reg_0_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[5]),
        .Q(sum_reg_0_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[6]),
        .Q(sum_reg_0_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[7]),
        .Q(sum_reg_0_2[7]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[7]_i_1 
       (.CI(\sum_reg_0_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[7]_i_1_n_0 ,\sum_reg_0_2_reg[7]_i_1_n_1 ,\sum_reg_0_2_reg[7]_i_1_n_2 ,\sum_reg_0_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[7:4]),
        .O(sum_reg_0_20[7:4]),
        .S({\sum_reg_0_2[7]_i_2_n_0 ,\sum_reg_0_2[7]_i_3_n_0 ,\sum_reg_0_2[7]_i_4_n_0 ,\sum_reg_0_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[8]),
        .Q(sum_reg_0_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[9]),
        .Q(sum_reg_0_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_2 
       (.I0(value_reg_6[11]),
        .I1(value_reg_7[11]),
        .O(\sum_reg_0_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_3 
       (.I0(value_reg_6[10]),
        .I1(value_reg_7[10]),
        .O(\sum_reg_0_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_4 
       (.I0(value_reg_6[9]),
        .I1(value_reg_7[9]),
        .O(\sum_reg_0_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_5 
       (.I0(value_reg_6[8]),
        .I1(value_reg_7[8]),
        .O(\sum_reg_0_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_2 
       (.I0(value_reg_6[3]),
        .I1(value_reg_7[3]),
        .O(\sum_reg_0_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_3 
       (.I0(value_reg_6[2]),
        .I1(value_reg_7[2]),
        .O(\sum_reg_0_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_4 
       (.I0(value_reg_6[1]),
        .I1(value_reg_7[1]),
        .O(\sum_reg_0_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_5 
       (.I0(value_reg_6[0]),
        .I1(value_reg_7[0]),
        .O(\sum_reg_0_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_2 
       (.I0(value_reg_6[7]),
        .I1(value_reg_7[7]),
        .O(\sum_reg_0_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_3 
       (.I0(value_reg_6[6]),
        .I1(value_reg_7[6]),
        .O(\sum_reg_0_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_4 
       (.I0(value_reg_6[5]),
        .I1(value_reg_7[5]),
        .O(\sum_reg_0_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_5 
       (.I0(value_reg_6[4]),
        .I1(value_reg_7[4]),
        .O(\sum_reg_0_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[0]),
        .Q(sum_reg_0_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[10]),
        .Q(sum_reg_0_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[11]),
        .Q(sum_reg_0_3[11]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[11]_i_1 
       (.CI(\sum_reg_0_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[11]_i_1_n_0 ,\sum_reg_0_3_reg[11]_i_1_n_1 ,\sum_reg_0_3_reg[11]_i_1_n_2 ,\sum_reg_0_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[11:8]),
        .O(sum_reg_0_30[11:8]),
        .S({\sum_reg_0_3[11]_i_2_n_0 ,\sum_reg_0_3[11]_i_3_n_0 ,\sum_reg_0_3[11]_i_4_n_0 ,\sum_reg_0_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[12]),
        .Q(sum_reg_0_3[12]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[12]_i_1 
       (.CI(\sum_reg_0_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_30[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[1]),
        .Q(sum_reg_0_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[2]),
        .Q(sum_reg_0_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[3]),
        .Q(sum_reg_0_3[3]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_3_reg[3]_i_1_n_0 ,\sum_reg_0_3_reg[3]_i_1_n_1 ,\sum_reg_0_3_reg[3]_i_1_n_2 ,\sum_reg_0_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[3:0]),
        .O(sum_reg_0_30[3:0]),
        .S({\sum_reg_0_3[3]_i_2_n_0 ,\sum_reg_0_3[3]_i_3_n_0 ,\sum_reg_0_3[3]_i_4_n_0 ,\sum_reg_0_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[4]),
        .Q(sum_reg_0_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[5]),
        .Q(sum_reg_0_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[6]),
        .Q(sum_reg_0_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[7]),
        .Q(sum_reg_0_3[7]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[7]_i_1 
       (.CI(\sum_reg_0_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[7]_i_1_n_0 ,\sum_reg_0_3_reg[7]_i_1_n_1 ,\sum_reg_0_3_reg[7]_i_1_n_2 ,\sum_reg_0_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[7:4]),
        .O(sum_reg_0_30[7:4]),
        .S({\sum_reg_0_3[7]_i_2_n_0 ,\sum_reg_0_3[7]_i_3_n_0 ,\sum_reg_0_3[7]_i_4_n_0 ,\sum_reg_0_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[8]),
        .Q(sum_reg_0_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[9]),
        .Q(sum_reg_0_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_2 
       (.I0(value_reg_8[11]),
        .I1(value_reg_9[11]),
        .O(\sum_reg_0_4[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_3 
       (.I0(value_reg_8[10]),
        .I1(value_reg_9[10]),
        .O(\sum_reg_0_4[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_4 
       (.I0(value_reg_8[9]),
        .I1(value_reg_9[9]),
        .O(\sum_reg_0_4[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_5 
       (.I0(value_reg_8[8]),
        .I1(value_reg_9[8]),
        .O(\sum_reg_0_4[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_2 
       (.I0(value_reg_8[3]),
        .I1(value_reg_9[3]),
        .O(\sum_reg_0_4[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_3 
       (.I0(value_reg_8[2]),
        .I1(value_reg_9[2]),
        .O(\sum_reg_0_4[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_4 
       (.I0(value_reg_8[1]),
        .I1(value_reg_9[1]),
        .O(\sum_reg_0_4[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_5 
       (.I0(value_reg_8[0]),
        .I1(value_reg_9[0]),
        .O(\sum_reg_0_4[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_2 
       (.I0(value_reg_8[7]),
        .I1(value_reg_9[7]),
        .O(\sum_reg_0_4[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_3 
       (.I0(value_reg_8[6]),
        .I1(value_reg_9[6]),
        .O(\sum_reg_0_4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_4 
       (.I0(value_reg_8[5]),
        .I1(value_reg_9[5]),
        .O(\sum_reg_0_4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_5 
       (.I0(value_reg_8[4]),
        .I1(value_reg_9[4]),
        .O(\sum_reg_0_4[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[0]),
        .Q(sum_reg_0_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[10]),
        .Q(sum_reg_0_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[11]),
        .Q(sum_reg_0_4[11]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[11]_i_1 
       (.CI(\sum_reg_0_4_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[11]_i_1_n_0 ,\sum_reg_0_4_reg[11]_i_1_n_1 ,\sum_reg_0_4_reg[11]_i_1_n_2 ,\sum_reg_0_4_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[11:8]),
        .O(sum_reg_0_40[11:8]),
        .S({\sum_reg_0_4[11]_i_2_n_0 ,\sum_reg_0_4[11]_i_3_n_0 ,\sum_reg_0_4[11]_i_4_n_0 ,\sum_reg_0_4[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[12]),
        .Q(sum_reg_0_4[12]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[12]_i_1 
       (.CI(\sum_reg_0_4_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_40[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[1]),
        .Q(sum_reg_0_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[2]),
        .Q(sum_reg_0_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[3]),
        .Q(sum_reg_0_4[3]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_4_reg[3]_i_1_n_0 ,\sum_reg_0_4_reg[3]_i_1_n_1 ,\sum_reg_0_4_reg[3]_i_1_n_2 ,\sum_reg_0_4_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[3:0]),
        .O(sum_reg_0_40[3:0]),
        .S({\sum_reg_0_4[3]_i_2_n_0 ,\sum_reg_0_4[3]_i_3_n_0 ,\sum_reg_0_4[3]_i_4_n_0 ,\sum_reg_0_4[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[4]),
        .Q(sum_reg_0_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[5]),
        .Q(sum_reg_0_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[6]),
        .Q(sum_reg_0_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[7]),
        .Q(sum_reg_0_4[7]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[7]_i_1 
       (.CI(\sum_reg_0_4_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[7]_i_1_n_0 ,\sum_reg_0_4_reg[7]_i_1_n_1 ,\sum_reg_0_4_reg[7]_i_1_n_2 ,\sum_reg_0_4_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[7:4]),
        .O(sum_reg_0_40[7:4]),
        .S({\sum_reg_0_4[7]_i_2_n_0 ,\sum_reg_0_4[7]_i_3_n_0 ,\sum_reg_0_4[7]_i_4_n_0 ,\sum_reg_0_4[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[8]),
        .Q(sum_reg_0_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[9]),
        .Q(sum_reg_0_4[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_2 
       (.I0(value_reg_10[11]),
        .I1(value_reg_11[11]),
        .O(\sum_reg_0_5[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_3 
       (.I0(value_reg_10[10]),
        .I1(value_reg_11[10]),
        .O(\sum_reg_0_5[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_4 
       (.I0(value_reg_10[9]),
        .I1(value_reg_11[9]),
        .O(\sum_reg_0_5[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_5 
       (.I0(value_reg_10[8]),
        .I1(value_reg_11[8]),
        .O(\sum_reg_0_5[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_2 
       (.I0(value_reg_10[3]),
        .I1(value_reg_11[3]),
        .O(\sum_reg_0_5[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_3 
       (.I0(value_reg_10[2]),
        .I1(value_reg_11[2]),
        .O(\sum_reg_0_5[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_4 
       (.I0(value_reg_10[1]),
        .I1(value_reg_11[1]),
        .O(\sum_reg_0_5[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_5 
       (.I0(value_reg_10[0]),
        .I1(value_reg_11[0]),
        .O(\sum_reg_0_5[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_2 
       (.I0(value_reg_10[7]),
        .I1(value_reg_11[7]),
        .O(\sum_reg_0_5[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_3 
       (.I0(value_reg_10[6]),
        .I1(value_reg_11[6]),
        .O(\sum_reg_0_5[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_4 
       (.I0(value_reg_10[5]),
        .I1(value_reg_11[5]),
        .O(\sum_reg_0_5[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_5 
       (.I0(value_reg_10[4]),
        .I1(value_reg_11[4]),
        .O(\sum_reg_0_5[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[0]),
        .Q(sum_reg_0_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[10]),
        .Q(sum_reg_0_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[11]),
        .Q(sum_reg_0_5[11]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[11]_i_1 
       (.CI(\sum_reg_0_5_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[11]_i_1_n_0 ,\sum_reg_0_5_reg[11]_i_1_n_1 ,\sum_reg_0_5_reg[11]_i_1_n_2 ,\sum_reg_0_5_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[11:8]),
        .O(sum_reg_0_50[11:8]),
        .S({\sum_reg_0_5[11]_i_2_n_0 ,\sum_reg_0_5[11]_i_3_n_0 ,\sum_reg_0_5[11]_i_4_n_0 ,\sum_reg_0_5[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[12]),
        .Q(sum_reg_0_5[12]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[12]_i_1 
       (.CI(\sum_reg_0_5_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_50[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[1]),
        .Q(sum_reg_0_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[2]),
        .Q(sum_reg_0_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[3]),
        .Q(sum_reg_0_5[3]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_5_reg[3]_i_1_n_0 ,\sum_reg_0_5_reg[3]_i_1_n_1 ,\sum_reg_0_5_reg[3]_i_1_n_2 ,\sum_reg_0_5_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[3:0]),
        .O(sum_reg_0_50[3:0]),
        .S({\sum_reg_0_5[3]_i_2_n_0 ,\sum_reg_0_5[3]_i_3_n_0 ,\sum_reg_0_5[3]_i_4_n_0 ,\sum_reg_0_5[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[4]),
        .Q(sum_reg_0_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[5]),
        .Q(sum_reg_0_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[6]),
        .Q(sum_reg_0_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[7]),
        .Q(sum_reg_0_5[7]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[7]_i_1 
       (.CI(\sum_reg_0_5_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[7]_i_1_n_0 ,\sum_reg_0_5_reg[7]_i_1_n_1 ,\sum_reg_0_5_reg[7]_i_1_n_2 ,\sum_reg_0_5_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[7:4]),
        .O(sum_reg_0_50[7:4]),
        .S({\sum_reg_0_5[7]_i_2_n_0 ,\sum_reg_0_5[7]_i_3_n_0 ,\sum_reg_0_5[7]_i_4_n_0 ,\sum_reg_0_5[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[8]),
        .Q(sum_reg_0_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[9]),
        .Q(sum_reg_0_5[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_2 
       (.I0(value_reg_12[11]),
        .I1(value_reg_13[11]),
        .O(\sum_reg_0_6[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_3 
       (.I0(value_reg_12[10]),
        .I1(value_reg_13[10]),
        .O(\sum_reg_0_6[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_4 
       (.I0(value_reg_12[9]),
        .I1(value_reg_13[9]),
        .O(\sum_reg_0_6[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_5 
       (.I0(value_reg_12[8]),
        .I1(value_reg_13[8]),
        .O(\sum_reg_0_6[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_2 
       (.I0(value_reg_12[3]),
        .I1(value_reg_13[3]),
        .O(\sum_reg_0_6[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_3 
       (.I0(value_reg_12[2]),
        .I1(value_reg_13[2]),
        .O(\sum_reg_0_6[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_4 
       (.I0(value_reg_12[1]),
        .I1(value_reg_13[1]),
        .O(\sum_reg_0_6[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_5 
       (.I0(value_reg_12[0]),
        .I1(value_reg_13[0]),
        .O(\sum_reg_0_6[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_2 
       (.I0(value_reg_12[7]),
        .I1(value_reg_13[7]),
        .O(\sum_reg_0_6[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_3 
       (.I0(value_reg_12[6]),
        .I1(value_reg_13[6]),
        .O(\sum_reg_0_6[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_4 
       (.I0(value_reg_12[5]),
        .I1(value_reg_13[5]),
        .O(\sum_reg_0_6[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_5 
       (.I0(value_reg_12[4]),
        .I1(value_reg_13[4]),
        .O(\sum_reg_0_6[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[0]),
        .Q(sum_reg_0_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[10]),
        .Q(sum_reg_0_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[11]),
        .Q(sum_reg_0_6[11]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[11]_i_1 
       (.CI(\sum_reg_0_6_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[11]_i_1_n_0 ,\sum_reg_0_6_reg[11]_i_1_n_1 ,\sum_reg_0_6_reg[11]_i_1_n_2 ,\sum_reg_0_6_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[11:8]),
        .O(sum_reg_0_60[11:8]),
        .S({\sum_reg_0_6[11]_i_2_n_0 ,\sum_reg_0_6[11]_i_3_n_0 ,\sum_reg_0_6[11]_i_4_n_0 ,\sum_reg_0_6[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[12]),
        .Q(sum_reg_0_6[12]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[12]_i_1 
       (.CI(\sum_reg_0_6_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_60[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[1]),
        .Q(sum_reg_0_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[2]),
        .Q(sum_reg_0_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[3]),
        .Q(sum_reg_0_6[3]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_6_reg[3]_i_1_n_0 ,\sum_reg_0_6_reg[3]_i_1_n_1 ,\sum_reg_0_6_reg[3]_i_1_n_2 ,\sum_reg_0_6_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[3:0]),
        .O(sum_reg_0_60[3:0]),
        .S({\sum_reg_0_6[3]_i_2_n_0 ,\sum_reg_0_6[3]_i_3_n_0 ,\sum_reg_0_6[3]_i_4_n_0 ,\sum_reg_0_6[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[4]),
        .Q(sum_reg_0_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[5]),
        .Q(sum_reg_0_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[6]),
        .Q(sum_reg_0_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[7]),
        .Q(sum_reg_0_6[7]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[7]_i_1 
       (.CI(\sum_reg_0_6_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[7]_i_1_n_0 ,\sum_reg_0_6_reg[7]_i_1_n_1 ,\sum_reg_0_6_reg[7]_i_1_n_2 ,\sum_reg_0_6_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[7:4]),
        .O(sum_reg_0_60[7:4]),
        .S({\sum_reg_0_6[7]_i_2_n_0 ,\sum_reg_0_6[7]_i_3_n_0 ,\sum_reg_0_6[7]_i_4_n_0 ,\sum_reg_0_6[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[8]),
        .Q(sum_reg_0_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[9]),
        .Q(sum_reg_0_6[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_2 
       (.I0(value_reg_14[11]),
        .I1(value_reg_15[11]),
        .O(\sum_reg_0_7[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_3 
       (.I0(value_reg_14[10]),
        .I1(value_reg_15[10]),
        .O(\sum_reg_0_7[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_4 
       (.I0(value_reg_14[9]),
        .I1(value_reg_15[9]),
        .O(\sum_reg_0_7[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_5 
       (.I0(value_reg_14[8]),
        .I1(value_reg_15[8]),
        .O(\sum_reg_0_7[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_2 
       (.I0(value_reg_14[3]),
        .I1(value_reg_15[3]),
        .O(\sum_reg_0_7[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_3 
       (.I0(value_reg_14[2]),
        .I1(value_reg_15[2]),
        .O(\sum_reg_0_7[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_4 
       (.I0(value_reg_14[1]),
        .I1(value_reg_15[1]),
        .O(\sum_reg_0_7[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_5 
       (.I0(value_reg_14[0]),
        .I1(value_reg_15[0]),
        .O(\sum_reg_0_7[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_2 
       (.I0(value_reg_14[7]),
        .I1(value_reg_15[7]),
        .O(\sum_reg_0_7[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_3 
       (.I0(value_reg_14[6]),
        .I1(value_reg_15[6]),
        .O(\sum_reg_0_7[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_4 
       (.I0(value_reg_14[5]),
        .I1(value_reg_15[5]),
        .O(\sum_reg_0_7[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_5 
       (.I0(value_reg_14[4]),
        .I1(value_reg_15[4]),
        .O(\sum_reg_0_7[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[0]),
        .Q(sum_reg_0_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[10]),
        .Q(sum_reg_0_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[11]),
        .Q(sum_reg_0_7[11]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[11]_i_1 
       (.CI(\sum_reg_0_7_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[11]_i_1_n_0 ,\sum_reg_0_7_reg[11]_i_1_n_1 ,\sum_reg_0_7_reg[11]_i_1_n_2 ,\sum_reg_0_7_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[11:8]),
        .O(sum_reg_0_70[11:8]),
        .S({\sum_reg_0_7[11]_i_2_n_0 ,\sum_reg_0_7[11]_i_3_n_0 ,\sum_reg_0_7[11]_i_4_n_0 ,\sum_reg_0_7[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[12]),
        .Q(sum_reg_0_7[12]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[12]_i_1 
       (.CI(\sum_reg_0_7_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_70[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[1]),
        .Q(sum_reg_0_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[2]),
        .Q(sum_reg_0_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[3]),
        .Q(sum_reg_0_7[3]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_7_reg[3]_i_1_n_0 ,\sum_reg_0_7_reg[3]_i_1_n_1 ,\sum_reg_0_7_reg[3]_i_1_n_2 ,\sum_reg_0_7_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[3:0]),
        .O(sum_reg_0_70[3:0]),
        .S({\sum_reg_0_7[3]_i_2_n_0 ,\sum_reg_0_7[3]_i_3_n_0 ,\sum_reg_0_7[3]_i_4_n_0 ,\sum_reg_0_7[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[4]),
        .Q(sum_reg_0_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[5]),
        .Q(sum_reg_0_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[6]),
        .Q(sum_reg_0_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[7]),
        .Q(sum_reg_0_7[7]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[7]_i_1 
       (.CI(\sum_reg_0_7_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[7]_i_1_n_0 ,\sum_reg_0_7_reg[7]_i_1_n_1 ,\sum_reg_0_7_reg[7]_i_1_n_2 ,\sum_reg_0_7_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[7:4]),
        .O(sum_reg_0_70[7:4]),
        .S({\sum_reg_0_7[7]_i_2_n_0 ,\sum_reg_0_7[7]_i_3_n_0 ,\sum_reg_0_7[7]_i_4_n_0 ,\sum_reg_0_7[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[8]),
        .Q(sum_reg_0_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[9]),
        .Q(sum_reg_0_7[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_2 
       (.I0(sum_reg_0_0[11]),
        .I1(sum_reg_0_1[11]),
        .O(\sum_reg_1_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_3 
       (.I0(sum_reg_0_0[10]),
        .I1(sum_reg_0_1[10]),
        .O(\sum_reg_1_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_4 
       (.I0(sum_reg_0_0[9]),
        .I1(sum_reg_0_1[9]),
        .O(\sum_reg_1_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_5 
       (.I0(sum_reg_0_0[8]),
        .I1(sum_reg_0_1[8]),
        .O(\sum_reg_1_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[13]_i_2 
       (.I0(sum_reg_0_0[12]),
        .I1(sum_reg_0_1[12]),
        .O(\sum_reg_1_0[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_2 
       (.I0(sum_reg_0_0[3]),
        .I1(sum_reg_0_1[3]),
        .O(\sum_reg_1_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_3 
       (.I0(sum_reg_0_0[2]),
        .I1(sum_reg_0_1[2]),
        .O(\sum_reg_1_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_4 
       (.I0(sum_reg_0_0[1]),
        .I1(sum_reg_0_1[1]),
        .O(\sum_reg_1_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_5 
       (.I0(sum_reg_0_0[0]),
        .I1(sum_reg_0_1[0]),
        .O(\sum_reg_1_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_2 
       (.I0(sum_reg_0_0[7]),
        .I1(sum_reg_0_1[7]),
        .O(\sum_reg_1_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_3 
       (.I0(sum_reg_0_0[6]),
        .I1(sum_reg_0_1[6]),
        .O(\sum_reg_1_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_4 
       (.I0(sum_reg_0_0[5]),
        .I1(sum_reg_0_1[5]),
        .O(\sum_reg_1_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_5 
       (.I0(sum_reg_0_0[4]),
        .I1(sum_reg_0_1[4]),
        .O(\sum_reg_1_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[0]),
        .Q(sum_reg_1_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[10]),
        .Q(sum_reg_1_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[11]),
        .Q(sum_reg_1_0[11]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[11]_i_1 
       (.CI(\sum_reg_1_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[11]_i_1_n_0 ,\sum_reg_1_0_reg[11]_i_1_n_1 ,\sum_reg_1_0_reg[11]_i_1_n_2 ,\sum_reg_1_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[11:8]),
        .O(sum_reg_1_00[11:8]),
        .S({\sum_reg_1_0[11]_i_2_n_0 ,\sum_reg_1_0[11]_i_3_n_0 ,\sum_reg_1_0[11]_i_4_n_0 ,\sum_reg_1_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[12]),
        .Q(sum_reg_1_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[13]),
        .Q(sum_reg_1_0[13]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[13]_i_1 
       (.CI(\sum_reg_1_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_00[13],\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_0[12]}),
        .O({\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_00[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_0[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[1]),
        .Q(sum_reg_1_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[2]),
        .Q(sum_reg_1_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[3]),
        .Q(sum_reg_1_0[3]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_0_reg[3]_i_1_n_0 ,\sum_reg_1_0_reg[3]_i_1_n_1 ,\sum_reg_1_0_reg[3]_i_1_n_2 ,\sum_reg_1_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[3:0]),
        .O(sum_reg_1_00[3:0]),
        .S({\sum_reg_1_0[3]_i_2_n_0 ,\sum_reg_1_0[3]_i_3_n_0 ,\sum_reg_1_0[3]_i_4_n_0 ,\sum_reg_1_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[4]),
        .Q(sum_reg_1_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[5]),
        .Q(sum_reg_1_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[6]),
        .Q(sum_reg_1_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[7]),
        .Q(sum_reg_1_0[7]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[7]_i_1 
       (.CI(\sum_reg_1_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[7]_i_1_n_0 ,\sum_reg_1_0_reg[7]_i_1_n_1 ,\sum_reg_1_0_reg[7]_i_1_n_2 ,\sum_reg_1_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[7:4]),
        .O(sum_reg_1_00[7:4]),
        .S({\sum_reg_1_0[7]_i_2_n_0 ,\sum_reg_1_0[7]_i_3_n_0 ,\sum_reg_1_0[7]_i_4_n_0 ,\sum_reg_1_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[8]),
        .Q(sum_reg_1_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[9]),
        .Q(sum_reg_1_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_2 
       (.I0(sum_reg_0_2[11]),
        .I1(sum_reg_0_3[11]),
        .O(\sum_reg_1_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_3 
       (.I0(sum_reg_0_2[10]),
        .I1(sum_reg_0_3[10]),
        .O(\sum_reg_1_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_4 
       (.I0(sum_reg_0_2[9]),
        .I1(sum_reg_0_3[9]),
        .O(\sum_reg_1_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_5 
       (.I0(sum_reg_0_2[8]),
        .I1(sum_reg_0_3[8]),
        .O(\sum_reg_1_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[13]_i_2 
       (.I0(sum_reg_0_2[12]),
        .I1(sum_reg_0_3[12]),
        .O(\sum_reg_1_1[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_2 
       (.I0(sum_reg_0_2[3]),
        .I1(sum_reg_0_3[3]),
        .O(\sum_reg_1_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_3 
       (.I0(sum_reg_0_2[2]),
        .I1(sum_reg_0_3[2]),
        .O(\sum_reg_1_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_4 
       (.I0(sum_reg_0_2[1]),
        .I1(sum_reg_0_3[1]),
        .O(\sum_reg_1_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_5 
       (.I0(sum_reg_0_2[0]),
        .I1(sum_reg_0_3[0]),
        .O(\sum_reg_1_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_2 
       (.I0(sum_reg_0_2[7]),
        .I1(sum_reg_0_3[7]),
        .O(\sum_reg_1_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_3 
       (.I0(sum_reg_0_2[6]),
        .I1(sum_reg_0_3[6]),
        .O(\sum_reg_1_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_4 
       (.I0(sum_reg_0_2[5]),
        .I1(sum_reg_0_3[5]),
        .O(\sum_reg_1_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_5 
       (.I0(sum_reg_0_2[4]),
        .I1(sum_reg_0_3[4]),
        .O(\sum_reg_1_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[0]),
        .Q(sum_reg_1_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[10]),
        .Q(sum_reg_1_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[11]),
        .Q(sum_reg_1_1[11]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[11]_i_1 
       (.CI(\sum_reg_1_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[11]_i_1_n_0 ,\sum_reg_1_1_reg[11]_i_1_n_1 ,\sum_reg_1_1_reg[11]_i_1_n_2 ,\sum_reg_1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[11:8]),
        .O(sum_reg_1_10[11:8]),
        .S({\sum_reg_1_1[11]_i_2_n_0 ,\sum_reg_1_1[11]_i_3_n_0 ,\sum_reg_1_1[11]_i_4_n_0 ,\sum_reg_1_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[12]),
        .Q(sum_reg_1_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[13]),
        .Q(sum_reg_1_1[13]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[13]_i_1 
       (.CI(\sum_reg_1_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_10[13],\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_2[12]}),
        .O({\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_10[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_1[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[1]),
        .Q(sum_reg_1_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[2]),
        .Q(sum_reg_1_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[3]),
        .Q(sum_reg_1_1[3]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_1_reg[3]_i_1_n_0 ,\sum_reg_1_1_reg[3]_i_1_n_1 ,\sum_reg_1_1_reg[3]_i_1_n_2 ,\sum_reg_1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[3:0]),
        .O(sum_reg_1_10[3:0]),
        .S({\sum_reg_1_1[3]_i_2_n_0 ,\sum_reg_1_1[3]_i_3_n_0 ,\sum_reg_1_1[3]_i_4_n_0 ,\sum_reg_1_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[4]),
        .Q(sum_reg_1_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[5]),
        .Q(sum_reg_1_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[6]),
        .Q(sum_reg_1_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[7]),
        .Q(sum_reg_1_1[7]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[7]_i_1 
       (.CI(\sum_reg_1_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[7]_i_1_n_0 ,\sum_reg_1_1_reg[7]_i_1_n_1 ,\sum_reg_1_1_reg[7]_i_1_n_2 ,\sum_reg_1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[7:4]),
        .O(sum_reg_1_10[7:4]),
        .S({\sum_reg_1_1[7]_i_2_n_0 ,\sum_reg_1_1[7]_i_3_n_0 ,\sum_reg_1_1[7]_i_4_n_0 ,\sum_reg_1_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[8]),
        .Q(sum_reg_1_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[9]),
        .Q(sum_reg_1_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_2 
       (.I0(sum_reg_0_4[11]),
        .I1(sum_reg_0_5[11]),
        .O(\sum_reg_1_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_3 
       (.I0(sum_reg_0_4[10]),
        .I1(sum_reg_0_5[10]),
        .O(\sum_reg_1_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_4 
       (.I0(sum_reg_0_4[9]),
        .I1(sum_reg_0_5[9]),
        .O(\sum_reg_1_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_5 
       (.I0(sum_reg_0_4[8]),
        .I1(sum_reg_0_5[8]),
        .O(\sum_reg_1_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[13]_i_2 
       (.I0(sum_reg_0_4[12]),
        .I1(sum_reg_0_5[12]),
        .O(\sum_reg_1_2[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_2 
       (.I0(sum_reg_0_4[3]),
        .I1(sum_reg_0_5[3]),
        .O(\sum_reg_1_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_3 
       (.I0(sum_reg_0_4[2]),
        .I1(sum_reg_0_5[2]),
        .O(\sum_reg_1_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_4 
       (.I0(sum_reg_0_4[1]),
        .I1(sum_reg_0_5[1]),
        .O(\sum_reg_1_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_5 
       (.I0(sum_reg_0_4[0]),
        .I1(sum_reg_0_5[0]),
        .O(\sum_reg_1_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_2 
       (.I0(sum_reg_0_4[7]),
        .I1(sum_reg_0_5[7]),
        .O(\sum_reg_1_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_3 
       (.I0(sum_reg_0_4[6]),
        .I1(sum_reg_0_5[6]),
        .O(\sum_reg_1_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_4 
       (.I0(sum_reg_0_4[5]),
        .I1(sum_reg_0_5[5]),
        .O(\sum_reg_1_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_5 
       (.I0(sum_reg_0_4[4]),
        .I1(sum_reg_0_5[4]),
        .O(\sum_reg_1_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[0]),
        .Q(sum_reg_1_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[10]),
        .Q(sum_reg_1_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[11]),
        .Q(sum_reg_1_2[11]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[11]_i_1 
       (.CI(\sum_reg_1_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[11]_i_1_n_0 ,\sum_reg_1_2_reg[11]_i_1_n_1 ,\sum_reg_1_2_reg[11]_i_1_n_2 ,\sum_reg_1_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[11:8]),
        .O(sum_reg_1_20[11:8]),
        .S({\sum_reg_1_2[11]_i_2_n_0 ,\sum_reg_1_2[11]_i_3_n_0 ,\sum_reg_1_2[11]_i_4_n_0 ,\sum_reg_1_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[12]),
        .Q(sum_reg_1_2[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[13]),
        .Q(sum_reg_1_2[13]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[13]_i_1 
       (.CI(\sum_reg_1_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_20[13],\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_4[12]}),
        .O({\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_20[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_2[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[1]),
        .Q(sum_reg_1_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[2]),
        .Q(sum_reg_1_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[3]),
        .Q(sum_reg_1_2[3]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_2_reg[3]_i_1_n_0 ,\sum_reg_1_2_reg[3]_i_1_n_1 ,\sum_reg_1_2_reg[3]_i_1_n_2 ,\sum_reg_1_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[3:0]),
        .O(sum_reg_1_20[3:0]),
        .S({\sum_reg_1_2[3]_i_2_n_0 ,\sum_reg_1_2[3]_i_3_n_0 ,\sum_reg_1_2[3]_i_4_n_0 ,\sum_reg_1_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[4]),
        .Q(sum_reg_1_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[5]),
        .Q(sum_reg_1_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[6]),
        .Q(sum_reg_1_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[7]),
        .Q(sum_reg_1_2[7]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[7]_i_1 
       (.CI(\sum_reg_1_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[7]_i_1_n_0 ,\sum_reg_1_2_reg[7]_i_1_n_1 ,\sum_reg_1_2_reg[7]_i_1_n_2 ,\sum_reg_1_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[7:4]),
        .O(sum_reg_1_20[7:4]),
        .S({\sum_reg_1_2[7]_i_2_n_0 ,\sum_reg_1_2[7]_i_3_n_0 ,\sum_reg_1_2[7]_i_4_n_0 ,\sum_reg_1_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[8]),
        .Q(sum_reg_1_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[9]),
        .Q(sum_reg_1_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_2 
       (.I0(sum_reg_0_6[11]),
        .I1(sum_reg_0_7[11]),
        .O(\sum_reg_1_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_3 
       (.I0(sum_reg_0_6[10]),
        .I1(sum_reg_0_7[10]),
        .O(\sum_reg_1_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_4 
       (.I0(sum_reg_0_6[9]),
        .I1(sum_reg_0_7[9]),
        .O(\sum_reg_1_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_5 
       (.I0(sum_reg_0_6[8]),
        .I1(sum_reg_0_7[8]),
        .O(\sum_reg_1_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[13]_i_2 
       (.I0(sum_reg_0_6[12]),
        .I1(sum_reg_0_7[12]),
        .O(\sum_reg_1_3[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_2 
       (.I0(sum_reg_0_6[3]),
        .I1(sum_reg_0_7[3]),
        .O(\sum_reg_1_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_3 
       (.I0(sum_reg_0_6[2]),
        .I1(sum_reg_0_7[2]),
        .O(\sum_reg_1_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_4 
       (.I0(sum_reg_0_6[1]),
        .I1(sum_reg_0_7[1]),
        .O(\sum_reg_1_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_5 
       (.I0(sum_reg_0_6[0]),
        .I1(sum_reg_0_7[0]),
        .O(\sum_reg_1_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_2 
       (.I0(sum_reg_0_6[7]),
        .I1(sum_reg_0_7[7]),
        .O(\sum_reg_1_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_3 
       (.I0(sum_reg_0_6[6]),
        .I1(sum_reg_0_7[6]),
        .O(\sum_reg_1_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_4 
       (.I0(sum_reg_0_6[5]),
        .I1(sum_reg_0_7[5]),
        .O(\sum_reg_1_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_5 
       (.I0(sum_reg_0_6[4]),
        .I1(sum_reg_0_7[4]),
        .O(\sum_reg_1_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[0]),
        .Q(sum_reg_1_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[10]),
        .Q(sum_reg_1_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[11]),
        .Q(sum_reg_1_3[11]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[11]_i_1 
       (.CI(\sum_reg_1_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[11]_i_1_n_0 ,\sum_reg_1_3_reg[11]_i_1_n_1 ,\sum_reg_1_3_reg[11]_i_1_n_2 ,\sum_reg_1_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[11:8]),
        .O(sum_reg_1_30[11:8]),
        .S({\sum_reg_1_3[11]_i_2_n_0 ,\sum_reg_1_3[11]_i_3_n_0 ,\sum_reg_1_3[11]_i_4_n_0 ,\sum_reg_1_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[12]),
        .Q(sum_reg_1_3[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[13]),
        .Q(sum_reg_1_3[13]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[13]_i_1 
       (.CI(\sum_reg_1_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_30[13],\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_6[12]}),
        .O({\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_30[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_3[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[1]),
        .Q(sum_reg_1_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[2]),
        .Q(sum_reg_1_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[3]),
        .Q(sum_reg_1_3[3]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_3_reg[3]_i_1_n_0 ,\sum_reg_1_3_reg[3]_i_1_n_1 ,\sum_reg_1_3_reg[3]_i_1_n_2 ,\sum_reg_1_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[3:0]),
        .O(sum_reg_1_30[3:0]),
        .S({\sum_reg_1_3[3]_i_2_n_0 ,\sum_reg_1_3[3]_i_3_n_0 ,\sum_reg_1_3[3]_i_4_n_0 ,\sum_reg_1_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[4]),
        .Q(sum_reg_1_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[5]),
        .Q(sum_reg_1_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[6]),
        .Q(sum_reg_1_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[7]),
        .Q(sum_reg_1_3[7]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[7]_i_1 
       (.CI(\sum_reg_1_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[7]_i_1_n_0 ,\sum_reg_1_3_reg[7]_i_1_n_1 ,\sum_reg_1_3_reg[7]_i_1_n_2 ,\sum_reg_1_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[7:4]),
        .O(sum_reg_1_30[7:4]),
        .S({\sum_reg_1_3[7]_i_2_n_0 ,\sum_reg_1_3[7]_i_3_n_0 ,\sum_reg_1_3[7]_i_4_n_0 ,\sum_reg_1_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[8]),
        .Q(sum_reg_1_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[9]),
        .Q(sum_reg_1_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_2 
       (.I0(sum_reg_1_0[11]),
        .I1(sum_reg_1_1[11]),
        .O(\sum_reg_2_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_3 
       (.I0(sum_reg_1_0[10]),
        .I1(sum_reg_1_1[10]),
        .O(\sum_reg_2_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_4 
       (.I0(sum_reg_1_0[9]),
        .I1(sum_reg_1_1[9]),
        .O(\sum_reg_2_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_5 
       (.I0(sum_reg_1_0[8]),
        .I1(sum_reg_1_1[8]),
        .O(\sum_reg_2_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_2 
       (.I0(sum_reg_1_0[13]),
        .I1(sum_reg_1_1[13]),
        .O(\sum_reg_2_0[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_3 
       (.I0(sum_reg_1_0[12]),
        .I1(sum_reg_1_1[12]),
        .O(\sum_reg_2_0[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_2 
       (.I0(sum_reg_1_0[3]),
        .I1(sum_reg_1_1[3]),
        .O(\sum_reg_2_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_3 
       (.I0(sum_reg_1_0[2]),
        .I1(sum_reg_1_1[2]),
        .O(\sum_reg_2_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_4 
       (.I0(sum_reg_1_0[1]),
        .I1(sum_reg_1_1[1]),
        .O(\sum_reg_2_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_5 
       (.I0(sum_reg_1_0[0]),
        .I1(sum_reg_1_1[0]),
        .O(\sum_reg_2_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_2 
       (.I0(sum_reg_1_0[7]),
        .I1(sum_reg_1_1[7]),
        .O(\sum_reg_2_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_3 
       (.I0(sum_reg_1_0[6]),
        .I1(sum_reg_1_1[6]),
        .O(\sum_reg_2_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_4 
       (.I0(sum_reg_1_0[5]),
        .I1(sum_reg_1_1[5]),
        .O(\sum_reg_2_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_5 
       (.I0(sum_reg_1_0[4]),
        .I1(sum_reg_1_1[4]),
        .O(\sum_reg_2_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[0]),
        .Q(sum_reg_2_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[10]),
        .Q(sum_reg_2_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[11]),
        .Q(sum_reg_2_0[11]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[11]_i_1 
       (.CI(\sum_reg_2_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[11]_i_1_n_0 ,\sum_reg_2_0_reg[11]_i_1_n_1 ,\sum_reg_2_0_reg[11]_i_1_n_2 ,\sum_reg_2_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[11:8]),
        .O(sum_reg_2_00[11:8]),
        .S({\sum_reg_2_0[11]_i_2_n_0 ,\sum_reg_2_0[11]_i_3_n_0 ,\sum_reg_2_0[11]_i_4_n_0 ,\sum_reg_2_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[12]),
        .Q(sum_reg_2_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[13]),
        .Q(sum_reg_2_0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[14]),
        .Q(sum_reg_2_0[14]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[14]_i_1 
       (.CI(\sum_reg_2_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_00[14],\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_0_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_0[13:12]}),
        .O({\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_00[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_0[14]_i_2_n_0 ,\sum_reg_2_0[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[1]),
        .Q(sum_reg_2_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[2]),
        .Q(sum_reg_2_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[3]),
        .Q(sum_reg_2_0[3]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_0_reg[3]_i_1_n_0 ,\sum_reg_2_0_reg[3]_i_1_n_1 ,\sum_reg_2_0_reg[3]_i_1_n_2 ,\sum_reg_2_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[3:0]),
        .O(sum_reg_2_00[3:0]),
        .S({\sum_reg_2_0[3]_i_2_n_0 ,\sum_reg_2_0[3]_i_3_n_0 ,\sum_reg_2_0[3]_i_4_n_0 ,\sum_reg_2_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[4]),
        .Q(sum_reg_2_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[5]),
        .Q(sum_reg_2_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[6]),
        .Q(sum_reg_2_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[7]),
        .Q(sum_reg_2_0[7]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[7]_i_1 
       (.CI(\sum_reg_2_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[7]_i_1_n_0 ,\sum_reg_2_0_reg[7]_i_1_n_1 ,\sum_reg_2_0_reg[7]_i_1_n_2 ,\sum_reg_2_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[7:4]),
        .O(sum_reg_2_00[7:4]),
        .S({\sum_reg_2_0[7]_i_2_n_0 ,\sum_reg_2_0[7]_i_3_n_0 ,\sum_reg_2_0[7]_i_4_n_0 ,\sum_reg_2_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[8]),
        .Q(sum_reg_2_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[9]),
        .Q(sum_reg_2_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_2 
       (.I0(sum_reg_1_2[11]),
        .I1(sum_reg_1_3[11]),
        .O(\sum_reg_2_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_3 
       (.I0(sum_reg_1_2[10]),
        .I1(sum_reg_1_3[10]),
        .O(\sum_reg_2_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_4 
       (.I0(sum_reg_1_2[9]),
        .I1(sum_reg_1_3[9]),
        .O(\sum_reg_2_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_5 
       (.I0(sum_reg_1_2[8]),
        .I1(sum_reg_1_3[8]),
        .O(\sum_reg_2_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_2 
       (.I0(sum_reg_1_2[13]),
        .I1(sum_reg_1_3[13]),
        .O(\sum_reg_2_1[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_3 
       (.I0(sum_reg_1_2[12]),
        .I1(sum_reg_1_3[12]),
        .O(\sum_reg_2_1[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_2 
       (.I0(sum_reg_1_2[3]),
        .I1(sum_reg_1_3[3]),
        .O(\sum_reg_2_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_3 
       (.I0(sum_reg_1_2[2]),
        .I1(sum_reg_1_3[2]),
        .O(\sum_reg_2_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_4 
       (.I0(sum_reg_1_2[1]),
        .I1(sum_reg_1_3[1]),
        .O(\sum_reg_2_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_5 
       (.I0(sum_reg_1_2[0]),
        .I1(sum_reg_1_3[0]),
        .O(\sum_reg_2_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_2 
       (.I0(sum_reg_1_2[7]),
        .I1(sum_reg_1_3[7]),
        .O(\sum_reg_2_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_3 
       (.I0(sum_reg_1_2[6]),
        .I1(sum_reg_1_3[6]),
        .O(\sum_reg_2_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_4 
       (.I0(sum_reg_1_2[5]),
        .I1(sum_reg_1_3[5]),
        .O(\sum_reg_2_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_5 
       (.I0(sum_reg_1_2[4]),
        .I1(sum_reg_1_3[4]),
        .O(\sum_reg_2_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[0]),
        .Q(sum_reg_2_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[10]),
        .Q(sum_reg_2_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[11]),
        .Q(sum_reg_2_1[11]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[11]_i_1 
       (.CI(\sum_reg_2_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[11]_i_1_n_0 ,\sum_reg_2_1_reg[11]_i_1_n_1 ,\sum_reg_2_1_reg[11]_i_1_n_2 ,\sum_reg_2_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[11:8]),
        .O(sum_reg_2_10[11:8]),
        .S({\sum_reg_2_1[11]_i_2_n_0 ,\sum_reg_2_1[11]_i_3_n_0 ,\sum_reg_2_1[11]_i_4_n_0 ,\sum_reg_2_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[12]),
        .Q(sum_reg_2_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[13]),
        .Q(sum_reg_2_1[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[14]),
        .Q(sum_reg_2_1[14]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[14]_i_1 
       (.CI(\sum_reg_2_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_10[14],\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_1_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_2[13:12]}),
        .O({\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_10[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_1[14]_i_2_n_0 ,\sum_reg_2_1[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[1]),
        .Q(sum_reg_2_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[2]),
        .Q(sum_reg_2_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[3]),
        .Q(sum_reg_2_1[3]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_1_reg[3]_i_1_n_0 ,\sum_reg_2_1_reg[3]_i_1_n_1 ,\sum_reg_2_1_reg[3]_i_1_n_2 ,\sum_reg_2_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[3:0]),
        .O(sum_reg_2_10[3:0]),
        .S({\sum_reg_2_1[3]_i_2_n_0 ,\sum_reg_2_1[3]_i_3_n_0 ,\sum_reg_2_1[3]_i_4_n_0 ,\sum_reg_2_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[4]),
        .Q(sum_reg_2_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[5]),
        .Q(sum_reg_2_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[6]),
        .Q(sum_reg_2_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[7]),
        .Q(sum_reg_2_1[7]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[7]_i_1 
       (.CI(\sum_reg_2_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[7]_i_1_n_0 ,\sum_reg_2_1_reg[7]_i_1_n_1 ,\sum_reg_2_1_reg[7]_i_1_n_2 ,\sum_reg_2_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[7:4]),
        .O(sum_reg_2_10[7:4]),
        .S({\sum_reg_2_1[7]_i_2_n_0 ,\sum_reg_2_1[7]_i_3_n_0 ,\sum_reg_2_1[7]_i_4_n_0 ,\sum_reg_2_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[8]),
        .Q(sum_reg_2_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[9]),
        .Q(sum_reg_2_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_2 
       (.I0(sum_reg_2_0[11]),
        .I1(sum_reg_2_1[11]),
        .O(\sum_reg_3_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_3 
       (.I0(sum_reg_2_0[10]),
        .I1(sum_reg_2_1[10]),
        .O(\sum_reg_3_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_4 
       (.I0(sum_reg_2_0[9]),
        .I1(sum_reg_2_1[9]),
        .O(\sum_reg_3_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_5 
       (.I0(sum_reg_2_0[8]),
        .I1(sum_reg_2_1[8]),
        .O(\sum_reg_3_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_2 
       (.I0(sum_reg_2_0[14]),
        .I1(sum_reg_2_1[14]),
        .O(\sum_reg_3_0[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_3 
       (.I0(sum_reg_2_0[13]),
        .I1(sum_reg_2_1[13]),
        .O(\sum_reg_3_0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_4 
       (.I0(sum_reg_2_0[12]),
        .I1(sum_reg_2_1[12]),
        .O(\sum_reg_3_0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_10 
       (.I0(sum_reg_2_0[0]),
        .I1(sum_reg_2_1[0]),
        .O(\sum_reg_3_0[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_3 
       (.I0(sum_reg_2_0[7]),
        .I1(sum_reg_2_1[7]),
        .O(\sum_reg_3_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_4 
       (.I0(sum_reg_2_0[6]),
        .I1(sum_reg_2_1[6]),
        .O(\sum_reg_3_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_5 
       (.I0(sum_reg_2_0[5]),
        .I1(sum_reg_2_1[5]),
        .O(\sum_reg_3_0[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_6 
       (.I0(sum_reg_2_0[4]),
        .I1(sum_reg_2_1[4]),
        .O(\sum_reg_3_0[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_7 
       (.I0(sum_reg_2_0[3]),
        .I1(sum_reg_2_1[3]),
        .O(\sum_reg_3_0[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_8 
       (.I0(sum_reg_2_0[2]),
        .I1(sum_reg_2_1[2]),
        .O(\sum_reg_3_0[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_9 
       (.I0(sum_reg_2_0[1]),
        .I1(sum_reg_2_1[1]),
        .O(\sum_reg_3_0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[11]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_3_0_reg[11]_i_1_n_0 ,\sum_reg_3_0_reg[11]_i_1_n_1 ,\sum_reg_3_0_reg[11]_i_1_n_2 ,\sum_reg_3_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[11:8]),
        .O(p_0_in[11:8]),
        .S({\sum_reg_3_0[11]_i_2_n_0 ,\sum_reg_3_0[11]_i_3_n_0 ,\sum_reg_3_0[11]_i_4_n_0 ,\sum_reg_3_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[11]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[15]_i_1 
       (.CI(\sum_reg_3_0_reg[11]_i_1_n_0 ),
        .CO({p_0_in[15],\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED [2],\sum_reg_3_0_reg[15]_i_1_n_2 ,\sum_reg_3_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sum_reg_2_0[14:12]}),
        .O({\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED [3],p_0_in[14:12]}),
        .S({1'b1,\sum_reg_3_0[15]_i_2_n_0 ,\sum_reg_3_0[15]_i_3_n_0 ,\sum_reg_3_0[15]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[7]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_2_n_0 ),
        .CO({\sum_reg_3_0_reg[7]_i_1_n_0 ,\sum_reg_3_0_reg[7]_i_1_n_1 ,\sum_reg_3_0_reg[7]_i_1_n_2 ,\sum_reg_3_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[7:4]),
        .O(p_0_in[7:4]),
        .S({\sum_reg_3_0[7]_i_3_n_0 ,\sum_reg_3_0[7]_i_4_n_0 ,\sum_reg_3_0[7]_i_5_n_0 ,\sum_reg_3_0[7]_i_6_n_0 }));
  CARRY4 \sum_reg_3_0_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\sum_reg_3_0_reg[7]_i_2_n_0 ,\sum_reg_3_0_reg[7]_i_2_n_1 ,\sum_reg_3_0_reg[7]_i_2_n_2 ,\sum_reg_3_0_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[3:0]),
        .O(\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\sum_reg_3_0[7]_i_7_n_0 ,\sum_reg_3_0[7]_i_8_n_0 ,\sum_reg_3_0[7]_i_9_n_0 ,\sum_reg_3_0[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(value_reg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(value_reg_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(value_reg_0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(value_reg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(value_reg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(value_reg_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(value_reg_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(value_reg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(value_reg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(value_reg_0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(value_reg_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(value_reg_0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[0]),
        .Q(value_reg_10[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[10]),
        .Q(value_reg_10[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[11]),
        .Q(value_reg_10[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[1]),
        .Q(value_reg_10[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[2]),
        .Q(value_reg_10[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[3]),
        .Q(value_reg_10[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[4]),
        .Q(value_reg_10[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[5]),
        .Q(value_reg_10[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[6]),
        .Q(value_reg_10[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[7]),
        .Q(value_reg_10[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[8]),
        .Q(value_reg_10[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[9]),
        .Q(value_reg_10[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[0]),
        .Q(value_reg_11[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[10]),
        .Q(value_reg_11[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[11]),
        .Q(value_reg_11[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[1]),
        .Q(value_reg_11[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[2]),
        .Q(value_reg_11[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[3]),
        .Q(value_reg_11[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[4]),
        .Q(value_reg_11[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[5]),
        .Q(value_reg_11[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[6]),
        .Q(value_reg_11[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[7]),
        .Q(value_reg_11[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[8]),
        .Q(value_reg_11[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[9]),
        .Q(value_reg_11[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[0]),
        .Q(value_reg_12[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[10]),
        .Q(value_reg_12[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[11]),
        .Q(value_reg_12[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[1]),
        .Q(value_reg_12[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[2]),
        .Q(value_reg_12[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[3]),
        .Q(value_reg_12[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[4]),
        .Q(value_reg_12[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[5]),
        .Q(value_reg_12[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[6]),
        .Q(value_reg_12[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[7]),
        .Q(value_reg_12[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[8]),
        .Q(value_reg_12[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[9]),
        .Q(value_reg_12[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[0]),
        .Q(value_reg_13[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[10]),
        .Q(value_reg_13[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[11]),
        .Q(value_reg_13[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[1]),
        .Q(value_reg_13[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[2]),
        .Q(value_reg_13[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[3]),
        .Q(value_reg_13[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[4]),
        .Q(value_reg_13[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[5]),
        .Q(value_reg_13[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[6]),
        .Q(value_reg_13[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[7]),
        .Q(value_reg_13[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[8]),
        .Q(value_reg_13[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[9]),
        .Q(value_reg_13[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[0]),
        .Q(value_reg_14[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[10]),
        .Q(value_reg_14[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[11]),
        .Q(value_reg_14[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[1]),
        .Q(value_reg_14[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[2]),
        .Q(value_reg_14[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[3]),
        .Q(value_reg_14[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[4]),
        .Q(value_reg_14[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[5]),
        .Q(value_reg_14[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[6]),
        .Q(value_reg_14[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[7]),
        .Q(value_reg_14[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[8]),
        .Q(value_reg_14[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[9]),
        .Q(value_reg_14[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[0]),
        .Q(value_reg_15[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[10]),
        .Q(value_reg_15[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[11]),
        .Q(value_reg_15[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[1]),
        .Q(value_reg_15[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[2]),
        .Q(value_reg_15[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[3]),
        .Q(value_reg_15[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[4]),
        .Q(value_reg_15[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[5]),
        .Q(value_reg_15[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[6]),
        .Q(value_reg_15[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[7]),
        .Q(value_reg_15[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[8]),
        .Q(value_reg_15[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[9]),
        .Q(value_reg_15[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[0]),
        .Q(value_reg_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[10]),
        .Q(value_reg_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[11]),
        .Q(value_reg_1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[1]),
        .Q(value_reg_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[2]),
        .Q(value_reg_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[3]),
        .Q(value_reg_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[4]),
        .Q(value_reg_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[5]),
        .Q(value_reg_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[6]),
        .Q(value_reg_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[7]),
        .Q(value_reg_1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[8]),
        .Q(value_reg_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[9]),
        .Q(value_reg_1[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[0]),
        .Q(value_reg_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[10]),
        .Q(value_reg_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[11]),
        .Q(value_reg_2[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[1]),
        .Q(value_reg_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[2]),
        .Q(value_reg_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[3]),
        .Q(value_reg_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[4]),
        .Q(value_reg_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[5]),
        .Q(value_reg_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[6]),
        .Q(value_reg_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[7]),
        .Q(value_reg_2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[8]),
        .Q(value_reg_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[9]),
        .Q(value_reg_2[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[0]),
        .Q(value_reg_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[10]),
        .Q(value_reg_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[11]),
        .Q(value_reg_3[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[1]),
        .Q(value_reg_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[2]),
        .Q(value_reg_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[3]),
        .Q(value_reg_3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[4]),
        .Q(value_reg_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[5]),
        .Q(value_reg_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[6]),
        .Q(value_reg_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[7]),
        .Q(value_reg_3[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[8]),
        .Q(value_reg_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[9]),
        .Q(value_reg_3[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[0]),
        .Q(value_reg_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[10]),
        .Q(value_reg_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[11]),
        .Q(value_reg_4[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[1]),
        .Q(value_reg_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[2]),
        .Q(value_reg_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[3]),
        .Q(value_reg_4[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[4]),
        .Q(value_reg_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[5]),
        .Q(value_reg_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[6]),
        .Q(value_reg_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[7]),
        .Q(value_reg_4[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[8]),
        .Q(value_reg_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[9]),
        .Q(value_reg_4[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[0]),
        .Q(value_reg_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[10]),
        .Q(value_reg_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[11]),
        .Q(value_reg_5[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[1]),
        .Q(value_reg_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[2]),
        .Q(value_reg_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[3]),
        .Q(value_reg_5[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[4]),
        .Q(value_reg_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[5]),
        .Q(value_reg_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[6]),
        .Q(value_reg_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[7]),
        .Q(value_reg_5[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[8]),
        .Q(value_reg_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[9]),
        .Q(value_reg_5[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[0]),
        .Q(value_reg_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[10]),
        .Q(value_reg_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[11]),
        .Q(value_reg_6[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[1]),
        .Q(value_reg_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[2]),
        .Q(value_reg_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[3]),
        .Q(value_reg_6[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[4]),
        .Q(value_reg_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[5]),
        .Q(value_reg_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[6]),
        .Q(value_reg_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[7]),
        .Q(value_reg_6[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[8]),
        .Q(value_reg_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[9]),
        .Q(value_reg_6[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[0]),
        .Q(value_reg_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[10]),
        .Q(value_reg_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[11]),
        .Q(value_reg_7[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[1]),
        .Q(value_reg_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[2]),
        .Q(value_reg_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[3]),
        .Q(value_reg_7[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[4]),
        .Q(value_reg_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[5]),
        .Q(value_reg_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[6]),
        .Q(value_reg_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[7]),
        .Q(value_reg_7[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[8]),
        .Q(value_reg_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[9]),
        .Q(value_reg_7[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[0]),
        .Q(value_reg_8[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[10]),
        .Q(value_reg_8[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[11]),
        .Q(value_reg_8[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[1]),
        .Q(value_reg_8[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[2]),
        .Q(value_reg_8[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[3]),
        .Q(value_reg_8[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[4]),
        .Q(value_reg_8[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[5]),
        .Q(value_reg_8[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[6]),
        .Q(value_reg_8[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[7]),
        .Q(value_reg_8[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[8]),
        .Q(value_reg_8[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[9]),
        .Q(value_reg_8[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[0]),
        .Q(value_reg_9[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[10]),
        .Q(value_reg_9[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[11]),
        .Q(value_reg_9[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[1]),
        .Q(value_reg_9[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[2]),
        .Q(value_reg_9[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[3]),
        .Q(value_reg_9[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[4]),
        .Q(value_reg_9[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[5]),
        .Q(value_reg_9[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[6]),
        .Q(value_reg_9[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[7]),
        .Q(value_reg_9[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[8]),
        .Q(value_reg_9[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[9]),
        .Q(value_reg_9[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "averaging" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_5
   (S,
    Q,
    DI,
    \sum_reg_3_0_reg[14]_0 ,
    \sum_reg_3_0_reg[14]_1 ,
    over_thld_reg_reg,
    SR,
    E,
    D,
    s00_axi_aclk);
  output [3:0]S;
  output [11:0]Q;
  output [3:0]DI;
  output [1:0]\sum_reg_3_0_reg[14]_0 ;
  output [1:0]\sum_reg_3_0_reg[14]_1 ;
  input [11:0]over_thld_reg_reg;
  input [0:0]SR;
  input [0:0]E;
  input [11:0]D;
  input s00_axi_aclk;

  wire [11:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]over_thld_reg_reg;
  wire [15:4]p_0_in;
  wire s00_axi_aclk;
  wire [12:0]sum_reg_0_0;
  wire [12:0]sum_reg_0_00;
  wire \sum_reg_0_0[11]_i_2_n_0 ;
  wire \sum_reg_0_0[11]_i_3_n_0 ;
  wire \sum_reg_0_0[11]_i_4_n_0 ;
  wire \sum_reg_0_0[11]_i_5_n_0 ;
  wire \sum_reg_0_0[3]_i_2_n_0 ;
  wire \sum_reg_0_0[3]_i_3_n_0 ;
  wire \sum_reg_0_0[3]_i_4_n_0 ;
  wire \sum_reg_0_0[3]_i_5_n_0 ;
  wire \sum_reg_0_0[7]_i_2_n_0 ;
  wire \sum_reg_0_0[7]_i_3_n_0 ;
  wire \sum_reg_0_0[7]_i_4_n_0 ;
  wire \sum_reg_0_0[7]_i_5_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_1;
  wire [12:0]sum_reg_0_10;
  wire \sum_reg_0_1[11]_i_2_n_0 ;
  wire \sum_reg_0_1[11]_i_3_n_0 ;
  wire \sum_reg_0_1[11]_i_4_n_0 ;
  wire \sum_reg_0_1[11]_i_5_n_0 ;
  wire \sum_reg_0_1[3]_i_2_n_0 ;
  wire \sum_reg_0_1[3]_i_3_n_0 ;
  wire \sum_reg_0_1[3]_i_4_n_0 ;
  wire \sum_reg_0_1[3]_i_5_n_0 ;
  wire \sum_reg_0_1[7]_i_2_n_0 ;
  wire \sum_reg_0_1[7]_i_3_n_0 ;
  wire \sum_reg_0_1[7]_i_4_n_0 ;
  wire \sum_reg_0_1[7]_i_5_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_2;
  wire [12:0]sum_reg_0_20;
  wire \sum_reg_0_2[11]_i_2_n_0 ;
  wire \sum_reg_0_2[11]_i_3_n_0 ;
  wire \sum_reg_0_2[11]_i_4_n_0 ;
  wire \sum_reg_0_2[11]_i_5_n_0 ;
  wire \sum_reg_0_2[3]_i_2_n_0 ;
  wire \sum_reg_0_2[3]_i_3_n_0 ;
  wire \sum_reg_0_2[3]_i_4_n_0 ;
  wire \sum_reg_0_2[3]_i_5_n_0 ;
  wire \sum_reg_0_2[7]_i_2_n_0 ;
  wire \sum_reg_0_2[7]_i_3_n_0 ;
  wire \sum_reg_0_2[7]_i_4_n_0 ;
  wire \sum_reg_0_2[7]_i_5_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_3;
  wire [12:0]sum_reg_0_30;
  wire \sum_reg_0_3[11]_i_2_n_0 ;
  wire \sum_reg_0_3[11]_i_3_n_0 ;
  wire \sum_reg_0_3[11]_i_4_n_0 ;
  wire \sum_reg_0_3[11]_i_5_n_0 ;
  wire \sum_reg_0_3[3]_i_2_n_0 ;
  wire \sum_reg_0_3[3]_i_3_n_0 ;
  wire \sum_reg_0_3[3]_i_4_n_0 ;
  wire \sum_reg_0_3[3]_i_5_n_0 ;
  wire \sum_reg_0_3[7]_i_2_n_0 ;
  wire \sum_reg_0_3[7]_i_3_n_0 ;
  wire \sum_reg_0_3[7]_i_4_n_0 ;
  wire \sum_reg_0_3[7]_i_5_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_4;
  wire [12:0]sum_reg_0_40;
  wire \sum_reg_0_4[11]_i_2_n_0 ;
  wire \sum_reg_0_4[11]_i_3_n_0 ;
  wire \sum_reg_0_4[11]_i_4_n_0 ;
  wire \sum_reg_0_4[11]_i_5_n_0 ;
  wire \sum_reg_0_4[3]_i_2_n_0 ;
  wire \sum_reg_0_4[3]_i_3_n_0 ;
  wire \sum_reg_0_4[3]_i_4_n_0 ;
  wire \sum_reg_0_4[3]_i_5_n_0 ;
  wire \sum_reg_0_4[7]_i_2_n_0 ;
  wire \sum_reg_0_4[7]_i_3_n_0 ;
  wire \sum_reg_0_4[7]_i_4_n_0 ;
  wire \sum_reg_0_4[7]_i_5_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_5;
  wire [12:0]sum_reg_0_50;
  wire \sum_reg_0_5[11]_i_2_n_0 ;
  wire \sum_reg_0_5[11]_i_3_n_0 ;
  wire \sum_reg_0_5[11]_i_4_n_0 ;
  wire \sum_reg_0_5[11]_i_5_n_0 ;
  wire \sum_reg_0_5[3]_i_2_n_0 ;
  wire \sum_reg_0_5[3]_i_3_n_0 ;
  wire \sum_reg_0_5[3]_i_4_n_0 ;
  wire \sum_reg_0_5[3]_i_5_n_0 ;
  wire \sum_reg_0_5[7]_i_2_n_0 ;
  wire \sum_reg_0_5[7]_i_3_n_0 ;
  wire \sum_reg_0_5[7]_i_4_n_0 ;
  wire \sum_reg_0_5[7]_i_5_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_6;
  wire [12:0]sum_reg_0_60;
  wire \sum_reg_0_6[11]_i_2_n_0 ;
  wire \sum_reg_0_6[11]_i_3_n_0 ;
  wire \sum_reg_0_6[11]_i_4_n_0 ;
  wire \sum_reg_0_6[11]_i_5_n_0 ;
  wire \sum_reg_0_6[3]_i_2_n_0 ;
  wire \sum_reg_0_6[3]_i_3_n_0 ;
  wire \sum_reg_0_6[3]_i_4_n_0 ;
  wire \sum_reg_0_6[3]_i_5_n_0 ;
  wire \sum_reg_0_6[7]_i_2_n_0 ;
  wire \sum_reg_0_6[7]_i_3_n_0 ;
  wire \sum_reg_0_6[7]_i_4_n_0 ;
  wire \sum_reg_0_6[7]_i_5_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_7;
  wire [12:0]sum_reg_0_70;
  wire \sum_reg_0_7[11]_i_2_n_0 ;
  wire \sum_reg_0_7[11]_i_3_n_0 ;
  wire \sum_reg_0_7[11]_i_4_n_0 ;
  wire \sum_reg_0_7[11]_i_5_n_0 ;
  wire \sum_reg_0_7[3]_i_2_n_0 ;
  wire \sum_reg_0_7[3]_i_3_n_0 ;
  wire \sum_reg_0_7[3]_i_4_n_0 ;
  wire \sum_reg_0_7[3]_i_5_n_0 ;
  wire \sum_reg_0_7[7]_i_2_n_0 ;
  wire \sum_reg_0_7[7]_i_3_n_0 ;
  wire \sum_reg_0_7[7]_i_4_n_0 ;
  wire \sum_reg_0_7[7]_i_5_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_0;
  wire [13:0]sum_reg_1_00;
  wire \sum_reg_1_0[11]_i_2_n_0 ;
  wire \sum_reg_1_0[11]_i_3_n_0 ;
  wire \sum_reg_1_0[11]_i_4_n_0 ;
  wire \sum_reg_1_0[11]_i_5_n_0 ;
  wire \sum_reg_1_0[13]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_3_n_0 ;
  wire \sum_reg_1_0[3]_i_4_n_0 ;
  wire \sum_reg_1_0[3]_i_5_n_0 ;
  wire \sum_reg_1_0[7]_i_2_n_0 ;
  wire \sum_reg_1_0[7]_i_3_n_0 ;
  wire \sum_reg_1_0[7]_i_4_n_0 ;
  wire \sum_reg_1_0[7]_i_5_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_1;
  wire [13:0]sum_reg_1_10;
  wire \sum_reg_1_1[11]_i_2_n_0 ;
  wire \sum_reg_1_1[11]_i_3_n_0 ;
  wire \sum_reg_1_1[11]_i_4_n_0 ;
  wire \sum_reg_1_1[11]_i_5_n_0 ;
  wire \sum_reg_1_1[13]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_3_n_0 ;
  wire \sum_reg_1_1[3]_i_4_n_0 ;
  wire \sum_reg_1_1[3]_i_5_n_0 ;
  wire \sum_reg_1_1[7]_i_2_n_0 ;
  wire \sum_reg_1_1[7]_i_3_n_0 ;
  wire \sum_reg_1_1[7]_i_4_n_0 ;
  wire \sum_reg_1_1[7]_i_5_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_2;
  wire [13:0]sum_reg_1_20;
  wire \sum_reg_1_2[11]_i_2_n_0 ;
  wire \sum_reg_1_2[11]_i_3_n_0 ;
  wire \sum_reg_1_2[11]_i_4_n_0 ;
  wire \sum_reg_1_2[11]_i_5_n_0 ;
  wire \sum_reg_1_2[13]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_3_n_0 ;
  wire \sum_reg_1_2[3]_i_4_n_0 ;
  wire \sum_reg_1_2[3]_i_5_n_0 ;
  wire \sum_reg_1_2[7]_i_2_n_0 ;
  wire \sum_reg_1_2[7]_i_3_n_0 ;
  wire \sum_reg_1_2[7]_i_4_n_0 ;
  wire \sum_reg_1_2[7]_i_5_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_3;
  wire [13:0]sum_reg_1_30;
  wire \sum_reg_1_3[11]_i_2_n_0 ;
  wire \sum_reg_1_3[11]_i_3_n_0 ;
  wire \sum_reg_1_3[11]_i_4_n_0 ;
  wire \sum_reg_1_3[11]_i_5_n_0 ;
  wire \sum_reg_1_3[13]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_3_n_0 ;
  wire \sum_reg_1_3[3]_i_4_n_0 ;
  wire \sum_reg_1_3[3]_i_5_n_0 ;
  wire \sum_reg_1_3[7]_i_2_n_0 ;
  wire \sum_reg_1_3[7]_i_3_n_0 ;
  wire \sum_reg_1_3[7]_i_4_n_0 ;
  wire \sum_reg_1_3[7]_i_5_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_0;
  wire [14:0]sum_reg_2_00;
  wire \sum_reg_2_0[11]_i_2_n_0 ;
  wire \sum_reg_2_0[11]_i_3_n_0 ;
  wire \sum_reg_2_0[11]_i_4_n_0 ;
  wire \sum_reg_2_0[11]_i_5_n_0 ;
  wire \sum_reg_2_0[14]_i_2_n_0 ;
  wire \sum_reg_2_0[14]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_2_n_0 ;
  wire \sum_reg_2_0[3]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_4_n_0 ;
  wire \sum_reg_2_0[3]_i_5_n_0 ;
  wire \sum_reg_2_0[7]_i_2_n_0 ;
  wire \sum_reg_2_0[7]_i_3_n_0 ;
  wire \sum_reg_2_0[7]_i_4_n_0 ;
  wire \sum_reg_2_0[7]_i_5_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_1;
  wire [14:0]sum_reg_2_10;
  wire \sum_reg_2_1[11]_i_2_n_0 ;
  wire \sum_reg_2_1[11]_i_3_n_0 ;
  wire \sum_reg_2_1[11]_i_4_n_0 ;
  wire \sum_reg_2_1[11]_i_5_n_0 ;
  wire \sum_reg_2_1[14]_i_2_n_0 ;
  wire \sum_reg_2_1[14]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_2_n_0 ;
  wire \sum_reg_2_1[3]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_4_n_0 ;
  wire \sum_reg_2_1[3]_i_5_n_0 ;
  wire \sum_reg_2_1[7]_i_2_n_0 ;
  wire \sum_reg_2_1[7]_i_3_n_0 ;
  wire \sum_reg_2_1[7]_i_4_n_0 ;
  wire \sum_reg_2_1[7]_i_5_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0[11]_i_2_n_0 ;
  wire \sum_reg_3_0[11]_i_3_n_0 ;
  wire \sum_reg_3_0[11]_i_4_n_0 ;
  wire \sum_reg_3_0[11]_i_5_n_0 ;
  wire \sum_reg_3_0[15]_i_2_n_0 ;
  wire \sum_reg_3_0[15]_i_3_n_0 ;
  wire \sum_reg_3_0[15]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_10_n_0 ;
  wire \sum_reg_3_0[7]_i_3_n_0 ;
  wire \sum_reg_3_0[7]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_5_n_0 ;
  wire \sum_reg_3_0[7]_i_6_n_0 ;
  wire \sum_reg_3_0[7]_i_7_n_0 ;
  wire \sum_reg_3_0[7]_i_8_n_0 ;
  wire \sum_reg_3_0[7]_i_9_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_3 ;
  wire [1:0]\sum_reg_3_0_reg[14]_0 ;
  wire [1:0]\sum_reg_3_0_reg[14]_1 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_3 ;
  wire [11:0]value_reg_0;
  wire [11:0]value_reg_1;
  wire [11:0]value_reg_10;
  wire [11:0]value_reg_11;
  wire [11:0]value_reg_12;
  wire [11:0]value_reg_13;
  wire [11:0]value_reg_14;
  wire [11:0]value_reg_15;
  wire [11:0]value_reg_2;
  wire [11:0]value_reg_3;
  wire [11:0]value_reg_4;
  wire [11:0]value_reg_5;
  wire [11:0]value_reg_6;
  wire [11:0]value_reg_7;
  wire [11:0]value_reg_8;
  wire [11:0]value_reg_9;
  wire [3:1]\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_1__4
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(over_thld_reg_reg[11]),
        .I3(Q[11]),
        .O(\sum_reg_3_0_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_2__4
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(over_thld_reg_reg[9]),
        .I3(Q[9]),
        .O(\sum_reg_3_0_reg[14]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_3__4
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(Q[11]),
        .I3(over_thld_reg_reg[11]),
        .O(\sum_reg_3_0_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_4__4
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(Q[9]),
        .I3(over_thld_reg_reg[9]),
        .O(\sum_reg_3_0_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_1__4
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(over_thld_reg_reg[7]),
        .I3(Q[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_2__4
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(over_thld_reg_reg[5]),
        .I3(Q[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_3__4
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(over_thld_reg_reg[3]),
        .I3(Q[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_4__4
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(over_thld_reg_reg[1]),
        .I3(Q[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_5__4
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(Q[7]),
        .I3(over_thld_reg_reg[7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_6__4
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(Q[5]),
        .I3(over_thld_reg_reg[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_7__4
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(Q[3]),
        .I3(over_thld_reg_reg[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_8__4
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(Q[1]),
        .I3(over_thld_reg_reg[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_2 
       (.I0(value_reg_0[11]),
        .I1(value_reg_1[11]),
        .O(\sum_reg_0_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_3 
       (.I0(value_reg_0[10]),
        .I1(value_reg_1[10]),
        .O(\sum_reg_0_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_4 
       (.I0(value_reg_0[9]),
        .I1(value_reg_1[9]),
        .O(\sum_reg_0_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_5 
       (.I0(value_reg_0[8]),
        .I1(value_reg_1[8]),
        .O(\sum_reg_0_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_2 
       (.I0(value_reg_0[3]),
        .I1(value_reg_1[3]),
        .O(\sum_reg_0_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_3 
       (.I0(value_reg_0[2]),
        .I1(value_reg_1[2]),
        .O(\sum_reg_0_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_4 
       (.I0(value_reg_0[1]),
        .I1(value_reg_1[1]),
        .O(\sum_reg_0_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_5 
       (.I0(value_reg_0[0]),
        .I1(value_reg_1[0]),
        .O(\sum_reg_0_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_2 
       (.I0(value_reg_0[7]),
        .I1(value_reg_1[7]),
        .O(\sum_reg_0_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_3 
       (.I0(value_reg_0[6]),
        .I1(value_reg_1[6]),
        .O(\sum_reg_0_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_4 
       (.I0(value_reg_0[5]),
        .I1(value_reg_1[5]),
        .O(\sum_reg_0_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_5 
       (.I0(value_reg_0[4]),
        .I1(value_reg_1[4]),
        .O(\sum_reg_0_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[0]),
        .Q(sum_reg_0_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[10]),
        .Q(sum_reg_0_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[11]),
        .Q(sum_reg_0_0[11]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[11]_i_1 
       (.CI(\sum_reg_0_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[11]_i_1_n_0 ,\sum_reg_0_0_reg[11]_i_1_n_1 ,\sum_reg_0_0_reg[11]_i_1_n_2 ,\sum_reg_0_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[11:8]),
        .O(sum_reg_0_00[11:8]),
        .S({\sum_reg_0_0[11]_i_2_n_0 ,\sum_reg_0_0[11]_i_3_n_0 ,\sum_reg_0_0[11]_i_4_n_0 ,\sum_reg_0_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[12]),
        .Q(sum_reg_0_0[12]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[12]_i_1 
       (.CI(\sum_reg_0_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_00[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[1]),
        .Q(sum_reg_0_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[2]),
        .Q(sum_reg_0_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[3]),
        .Q(sum_reg_0_0[3]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_0_reg[3]_i_1_n_0 ,\sum_reg_0_0_reg[3]_i_1_n_1 ,\sum_reg_0_0_reg[3]_i_1_n_2 ,\sum_reg_0_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[3:0]),
        .O(sum_reg_0_00[3:0]),
        .S({\sum_reg_0_0[3]_i_2_n_0 ,\sum_reg_0_0[3]_i_3_n_0 ,\sum_reg_0_0[3]_i_4_n_0 ,\sum_reg_0_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[4]),
        .Q(sum_reg_0_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[5]),
        .Q(sum_reg_0_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[6]),
        .Q(sum_reg_0_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[7]),
        .Q(sum_reg_0_0[7]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[7]_i_1 
       (.CI(\sum_reg_0_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[7]_i_1_n_0 ,\sum_reg_0_0_reg[7]_i_1_n_1 ,\sum_reg_0_0_reg[7]_i_1_n_2 ,\sum_reg_0_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[7:4]),
        .O(sum_reg_0_00[7:4]),
        .S({\sum_reg_0_0[7]_i_2_n_0 ,\sum_reg_0_0[7]_i_3_n_0 ,\sum_reg_0_0[7]_i_4_n_0 ,\sum_reg_0_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[8]),
        .Q(sum_reg_0_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[9]),
        .Q(sum_reg_0_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_2 
       (.I0(value_reg_2[11]),
        .I1(value_reg_3[11]),
        .O(\sum_reg_0_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_3 
       (.I0(value_reg_2[10]),
        .I1(value_reg_3[10]),
        .O(\sum_reg_0_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_4 
       (.I0(value_reg_2[9]),
        .I1(value_reg_3[9]),
        .O(\sum_reg_0_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_5 
       (.I0(value_reg_2[8]),
        .I1(value_reg_3[8]),
        .O(\sum_reg_0_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_2 
       (.I0(value_reg_2[3]),
        .I1(value_reg_3[3]),
        .O(\sum_reg_0_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_3 
       (.I0(value_reg_2[2]),
        .I1(value_reg_3[2]),
        .O(\sum_reg_0_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_4 
       (.I0(value_reg_2[1]),
        .I1(value_reg_3[1]),
        .O(\sum_reg_0_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_5 
       (.I0(value_reg_2[0]),
        .I1(value_reg_3[0]),
        .O(\sum_reg_0_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_2 
       (.I0(value_reg_2[7]),
        .I1(value_reg_3[7]),
        .O(\sum_reg_0_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_3 
       (.I0(value_reg_2[6]),
        .I1(value_reg_3[6]),
        .O(\sum_reg_0_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_4 
       (.I0(value_reg_2[5]),
        .I1(value_reg_3[5]),
        .O(\sum_reg_0_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_5 
       (.I0(value_reg_2[4]),
        .I1(value_reg_3[4]),
        .O(\sum_reg_0_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[0]),
        .Q(sum_reg_0_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[10]),
        .Q(sum_reg_0_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[11]),
        .Q(sum_reg_0_1[11]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[11]_i_1 
       (.CI(\sum_reg_0_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[11]_i_1_n_0 ,\sum_reg_0_1_reg[11]_i_1_n_1 ,\sum_reg_0_1_reg[11]_i_1_n_2 ,\sum_reg_0_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[11:8]),
        .O(sum_reg_0_10[11:8]),
        .S({\sum_reg_0_1[11]_i_2_n_0 ,\sum_reg_0_1[11]_i_3_n_0 ,\sum_reg_0_1[11]_i_4_n_0 ,\sum_reg_0_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[12]),
        .Q(sum_reg_0_1[12]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[12]_i_1 
       (.CI(\sum_reg_0_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_10[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[1]),
        .Q(sum_reg_0_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[2]),
        .Q(sum_reg_0_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[3]),
        .Q(sum_reg_0_1[3]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_1_reg[3]_i_1_n_0 ,\sum_reg_0_1_reg[3]_i_1_n_1 ,\sum_reg_0_1_reg[3]_i_1_n_2 ,\sum_reg_0_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[3:0]),
        .O(sum_reg_0_10[3:0]),
        .S({\sum_reg_0_1[3]_i_2_n_0 ,\sum_reg_0_1[3]_i_3_n_0 ,\sum_reg_0_1[3]_i_4_n_0 ,\sum_reg_0_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[4]),
        .Q(sum_reg_0_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[5]),
        .Q(sum_reg_0_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[6]),
        .Q(sum_reg_0_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[7]),
        .Q(sum_reg_0_1[7]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[7]_i_1 
       (.CI(\sum_reg_0_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[7]_i_1_n_0 ,\sum_reg_0_1_reg[7]_i_1_n_1 ,\sum_reg_0_1_reg[7]_i_1_n_2 ,\sum_reg_0_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[7:4]),
        .O(sum_reg_0_10[7:4]),
        .S({\sum_reg_0_1[7]_i_2_n_0 ,\sum_reg_0_1[7]_i_3_n_0 ,\sum_reg_0_1[7]_i_4_n_0 ,\sum_reg_0_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[8]),
        .Q(sum_reg_0_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[9]),
        .Q(sum_reg_0_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_2 
       (.I0(value_reg_4[11]),
        .I1(value_reg_5[11]),
        .O(\sum_reg_0_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_3 
       (.I0(value_reg_4[10]),
        .I1(value_reg_5[10]),
        .O(\sum_reg_0_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_4 
       (.I0(value_reg_4[9]),
        .I1(value_reg_5[9]),
        .O(\sum_reg_0_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_5 
       (.I0(value_reg_4[8]),
        .I1(value_reg_5[8]),
        .O(\sum_reg_0_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_2 
       (.I0(value_reg_4[3]),
        .I1(value_reg_5[3]),
        .O(\sum_reg_0_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_3 
       (.I0(value_reg_4[2]),
        .I1(value_reg_5[2]),
        .O(\sum_reg_0_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_4 
       (.I0(value_reg_4[1]),
        .I1(value_reg_5[1]),
        .O(\sum_reg_0_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_5 
       (.I0(value_reg_4[0]),
        .I1(value_reg_5[0]),
        .O(\sum_reg_0_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_2 
       (.I0(value_reg_4[7]),
        .I1(value_reg_5[7]),
        .O(\sum_reg_0_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_3 
       (.I0(value_reg_4[6]),
        .I1(value_reg_5[6]),
        .O(\sum_reg_0_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_4 
       (.I0(value_reg_4[5]),
        .I1(value_reg_5[5]),
        .O(\sum_reg_0_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_5 
       (.I0(value_reg_4[4]),
        .I1(value_reg_5[4]),
        .O(\sum_reg_0_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[0]),
        .Q(sum_reg_0_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[10]),
        .Q(sum_reg_0_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[11]),
        .Q(sum_reg_0_2[11]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[11]_i_1 
       (.CI(\sum_reg_0_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[11]_i_1_n_0 ,\sum_reg_0_2_reg[11]_i_1_n_1 ,\sum_reg_0_2_reg[11]_i_1_n_2 ,\sum_reg_0_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[11:8]),
        .O(sum_reg_0_20[11:8]),
        .S({\sum_reg_0_2[11]_i_2_n_0 ,\sum_reg_0_2[11]_i_3_n_0 ,\sum_reg_0_2[11]_i_4_n_0 ,\sum_reg_0_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[12]),
        .Q(sum_reg_0_2[12]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[12]_i_1 
       (.CI(\sum_reg_0_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_20[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[1]),
        .Q(sum_reg_0_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[2]),
        .Q(sum_reg_0_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[3]),
        .Q(sum_reg_0_2[3]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_2_reg[3]_i_1_n_0 ,\sum_reg_0_2_reg[3]_i_1_n_1 ,\sum_reg_0_2_reg[3]_i_1_n_2 ,\sum_reg_0_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[3:0]),
        .O(sum_reg_0_20[3:0]),
        .S({\sum_reg_0_2[3]_i_2_n_0 ,\sum_reg_0_2[3]_i_3_n_0 ,\sum_reg_0_2[3]_i_4_n_0 ,\sum_reg_0_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[4]),
        .Q(sum_reg_0_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[5]),
        .Q(sum_reg_0_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[6]),
        .Q(sum_reg_0_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[7]),
        .Q(sum_reg_0_2[7]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[7]_i_1 
       (.CI(\sum_reg_0_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[7]_i_1_n_0 ,\sum_reg_0_2_reg[7]_i_1_n_1 ,\sum_reg_0_2_reg[7]_i_1_n_2 ,\sum_reg_0_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[7:4]),
        .O(sum_reg_0_20[7:4]),
        .S({\sum_reg_0_2[7]_i_2_n_0 ,\sum_reg_0_2[7]_i_3_n_0 ,\sum_reg_0_2[7]_i_4_n_0 ,\sum_reg_0_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[8]),
        .Q(sum_reg_0_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[9]),
        .Q(sum_reg_0_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_2 
       (.I0(value_reg_6[11]),
        .I1(value_reg_7[11]),
        .O(\sum_reg_0_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_3 
       (.I0(value_reg_6[10]),
        .I1(value_reg_7[10]),
        .O(\sum_reg_0_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_4 
       (.I0(value_reg_6[9]),
        .I1(value_reg_7[9]),
        .O(\sum_reg_0_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_5 
       (.I0(value_reg_6[8]),
        .I1(value_reg_7[8]),
        .O(\sum_reg_0_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_2 
       (.I0(value_reg_6[3]),
        .I1(value_reg_7[3]),
        .O(\sum_reg_0_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_3 
       (.I0(value_reg_6[2]),
        .I1(value_reg_7[2]),
        .O(\sum_reg_0_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_4 
       (.I0(value_reg_6[1]),
        .I1(value_reg_7[1]),
        .O(\sum_reg_0_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_5 
       (.I0(value_reg_6[0]),
        .I1(value_reg_7[0]),
        .O(\sum_reg_0_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_2 
       (.I0(value_reg_6[7]),
        .I1(value_reg_7[7]),
        .O(\sum_reg_0_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_3 
       (.I0(value_reg_6[6]),
        .I1(value_reg_7[6]),
        .O(\sum_reg_0_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_4 
       (.I0(value_reg_6[5]),
        .I1(value_reg_7[5]),
        .O(\sum_reg_0_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_5 
       (.I0(value_reg_6[4]),
        .I1(value_reg_7[4]),
        .O(\sum_reg_0_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[0]),
        .Q(sum_reg_0_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[10]),
        .Q(sum_reg_0_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[11]),
        .Q(sum_reg_0_3[11]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[11]_i_1 
       (.CI(\sum_reg_0_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[11]_i_1_n_0 ,\sum_reg_0_3_reg[11]_i_1_n_1 ,\sum_reg_0_3_reg[11]_i_1_n_2 ,\sum_reg_0_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[11:8]),
        .O(sum_reg_0_30[11:8]),
        .S({\sum_reg_0_3[11]_i_2_n_0 ,\sum_reg_0_3[11]_i_3_n_0 ,\sum_reg_0_3[11]_i_4_n_0 ,\sum_reg_0_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[12]),
        .Q(sum_reg_0_3[12]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[12]_i_1 
       (.CI(\sum_reg_0_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_30[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[1]),
        .Q(sum_reg_0_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[2]),
        .Q(sum_reg_0_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[3]),
        .Q(sum_reg_0_3[3]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_3_reg[3]_i_1_n_0 ,\sum_reg_0_3_reg[3]_i_1_n_1 ,\sum_reg_0_3_reg[3]_i_1_n_2 ,\sum_reg_0_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[3:0]),
        .O(sum_reg_0_30[3:0]),
        .S({\sum_reg_0_3[3]_i_2_n_0 ,\sum_reg_0_3[3]_i_3_n_0 ,\sum_reg_0_3[3]_i_4_n_0 ,\sum_reg_0_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[4]),
        .Q(sum_reg_0_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[5]),
        .Q(sum_reg_0_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[6]),
        .Q(sum_reg_0_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[7]),
        .Q(sum_reg_0_3[7]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[7]_i_1 
       (.CI(\sum_reg_0_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[7]_i_1_n_0 ,\sum_reg_0_3_reg[7]_i_1_n_1 ,\sum_reg_0_3_reg[7]_i_1_n_2 ,\sum_reg_0_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[7:4]),
        .O(sum_reg_0_30[7:4]),
        .S({\sum_reg_0_3[7]_i_2_n_0 ,\sum_reg_0_3[7]_i_3_n_0 ,\sum_reg_0_3[7]_i_4_n_0 ,\sum_reg_0_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[8]),
        .Q(sum_reg_0_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[9]),
        .Q(sum_reg_0_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_2 
       (.I0(value_reg_8[11]),
        .I1(value_reg_9[11]),
        .O(\sum_reg_0_4[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_3 
       (.I0(value_reg_8[10]),
        .I1(value_reg_9[10]),
        .O(\sum_reg_0_4[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_4 
       (.I0(value_reg_8[9]),
        .I1(value_reg_9[9]),
        .O(\sum_reg_0_4[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_5 
       (.I0(value_reg_8[8]),
        .I1(value_reg_9[8]),
        .O(\sum_reg_0_4[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_2 
       (.I0(value_reg_8[3]),
        .I1(value_reg_9[3]),
        .O(\sum_reg_0_4[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_3 
       (.I0(value_reg_8[2]),
        .I1(value_reg_9[2]),
        .O(\sum_reg_0_4[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_4 
       (.I0(value_reg_8[1]),
        .I1(value_reg_9[1]),
        .O(\sum_reg_0_4[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_5 
       (.I0(value_reg_8[0]),
        .I1(value_reg_9[0]),
        .O(\sum_reg_0_4[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_2 
       (.I0(value_reg_8[7]),
        .I1(value_reg_9[7]),
        .O(\sum_reg_0_4[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_3 
       (.I0(value_reg_8[6]),
        .I1(value_reg_9[6]),
        .O(\sum_reg_0_4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_4 
       (.I0(value_reg_8[5]),
        .I1(value_reg_9[5]),
        .O(\sum_reg_0_4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_5 
       (.I0(value_reg_8[4]),
        .I1(value_reg_9[4]),
        .O(\sum_reg_0_4[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[0]),
        .Q(sum_reg_0_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[10]),
        .Q(sum_reg_0_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[11]),
        .Q(sum_reg_0_4[11]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[11]_i_1 
       (.CI(\sum_reg_0_4_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[11]_i_1_n_0 ,\sum_reg_0_4_reg[11]_i_1_n_1 ,\sum_reg_0_4_reg[11]_i_1_n_2 ,\sum_reg_0_4_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[11:8]),
        .O(sum_reg_0_40[11:8]),
        .S({\sum_reg_0_4[11]_i_2_n_0 ,\sum_reg_0_4[11]_i_3_n_0 ,\sum_reg_0_4[11]_i_4_n_0 ,\sum_reg_0_4[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[12]),
        .Q(sum_reg_0_4[12]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[12]_i_1 
       (.CI(\sum_reg_0_4_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_40[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[1]),
        .Q(sum_reg_0_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[2]),
        .Q(sum_reg_0_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[3]),
        .Q(sum_reg_0_4[3]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_4_reg[3]_i_1_n_0 ,\sum_reg_0_4_reg[3]_i_1_n_1 ,\sum_reg_0_4_reg[3]_i_1_n_2 ,\sum_reg_0_4_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[3:0]),
        .O(sum_reg_0_40[3:0]),
        .S({\sum_reg_0_4[3]_i_2_n_0 ,\sum_reg_0_4[3]_i_3_n_0 ,\sum_reg_0_4[3]_i_4_n_0 ,\sum_reg_0_4[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[4]),
        .Q(sum_reg_0_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[5]),
        .Q(sum_reg_0_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[6]),
        .Q(sum_reg_0_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[7]),
        .Q(sum_reg_0_4[7]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[7]_i_1 
       (.CI(\sum_reg_0_4_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[7]_i_1_n_0 ,\sum_reg_0_4_reg[7]_i_1_n_1 ,\sum_reg_0_4_reg[7]_i_1_n_2 ,\sum_reg_0_4_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[7:4]),
        .O(sum_reg_0_40[7:4]),
        .S({\sum_reg_0_4[7]_i_2_n_0 ,\sum_reg_0_4[7]_i_3_n_0 ,\sum_reg_0_4[7]_i_4_n_0 ,\sum_reg_0_4[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[8]),
        .Q(sum_reg_0_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[9]),
        .Q(sum_reg_0_4[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_2 
       (.I0(value_reg_10[11]),
        .I1(value_reg_11[11]),
        .O(\sum_reg_0_5[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_3 
       (.I0(value_reg_10[10]),
        .I1(value_reg_11[10]),
        .O(\sum_reg_0_5[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_4 
       (.I0(value_reg_10[9]),
        .I1(value_reg_11[9]),
        .O(\sum_reg_0_5[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_5 
       (.I0(value_reg_10[8]),
        .I1(value_reg_11[8]),
        .O(\sum_reg_0_5[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_2 
       (.I0(value_reg_10[3]),
        .I1(value_reg_11[3]),
        .O(\sum_reg_0_5[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_3 
       (.I0(value_reg_10[2]),
        .I1(value_reg_11[2]),
        .O(\sum_reg_0_5[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_4 
       (.I0(value_reg_10[1]),
        .I1(value_reg_11[1]),
        .O(\sum_reg_0_5[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_5 
       (.I0(value_reg_10[0]),
        .I1(value_reg_11[0]),
        .O(\sum_reg_0_5[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_2 
       (.I0(value_reg_10[7]),
        .I1(value_reg_11[7]),
        .O(\sum_reg_0_5[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_3 
       (.I0(value_reg_10[6]),
        .I1(value_reg_11[6]),
        .O(\sum_reg_0_5[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_4 
       (.I0(value_reg_10[5]),
        .I1(value_reg_11[5]),
        .O(\sum_reg_0_5[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_5 
       (.I0(value_reg_10[4]),
        .I1(value_reg_11[4]),
        .O(\sum_reg_0_5[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[0]),
        .Q(sum_reg_0_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[10]),
        .Q(sum_reg_0_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[11]),
        .Q(sum_reg_0_5[11]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[11]_i_1 
       (.CI(\sum_reg_0_5_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[11]_i_1_n_0 ,\sum_reg_0_5_reg[11]_i_1_n_1 ,\sum_reg_0_5_reg[11]_i_1_n_2 ,\sum_reg_0_5_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[11:8]),
        .O(sum_reg_0_50[11:8]),
        .S({\sum_reg_0_5[11]_i_2_n_0 ,\sum_reg_0_5[11]_i_3_n_0 ,\sum_reg_0_5[11]_i_4_n_0 ,\sum_reg_0_5[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[12]),
        .Q(sum_reg_0_5[12]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[12]_i_1 
       (.CI(\sum_reg_0_5_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_50[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[1]),
        .Q(sum_reg_0_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[2]),
        .Q(sum_reg_0_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[3]),
        .Q(sum_reg_0_5[3]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_5_reg[3]_i_1_n_0 ,\sum_reg_0_5_reg[3]_i_1_n_1 ,\sum_reg_0_5_reg[3]_i_1_n_2 ,\sum_reg_0_5_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[3:0]),
        .O(sum_reg_0_50[3:0]),
        .S({\sum_reg_0_5[3]_i_2_n_0 ,\sum_reg_0_5[3]_i_3_n_0 ,\sum_reg_0_5[3]_i_4_n_0 ,\sum_reg_0_5[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[4]),
        .Q(sum_reg_0_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[5]),
        .Q(sum_reg_0_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[6]),
        .Q(sum_reg_0_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[7]),
        .Q(sum_reg_0_5[7]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[7]_i_1 
       (.CI(\sum_reg_0_5_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[7]_i_1_n_0 ,\sum_reg_0_5_reg[7]_i_1_n_1 ,\sum_reg_0_5_reg[7]_i_1_n_2 ,\sum_reg_0_5_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[7:4]),
        .O(sum_reg_0_50[7:4]),
        .S({\sum_reg_0_5[7]_i_2_n_0 ,\sum_reg_0_5[7]_i_3_n_0 ,\sum_reg_0_5[7]_i_4_n_0 ,\sum_reg_0_5[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[8]),
        .Q(sum_reg_0_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[9]),
        .Q(sum_reg_0_5[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_2 
       (.I0(value_reg_12[11]),
        .I1(value_reg_13[11]),
        .O(\sum_reg_0_6[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_3 
       (.I0(value_reg_12[10]),
        .I1(value_reg_13[10]),
        .O(\sum_reg_0_6[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_4 
       (.I0(value_reg_12[9]),
        .I1(value_reg_13[9]),
        .O(\sum_reg_0_6[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_5 
       (.I0(value_reg_12[8]),
        .I1(value_reg_13[8]),
        .O(\sum_reg_0_6[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_2 
       (.I0(value_reg_12[3]),
        .I1(value_reg_13[3]),
        .O(\sum_reg_0_6[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_3 
       (.I0(value_reg_12[2]),
        .I1(value_reg_13[2]),
        .O(\sum_reg_0_6[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_4 
       (.I0(value_reg_12[1]),
        .I1(value_reg_13[1]),
        .O(\sum_reg_0_6[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_5 
       (.I0(value_reg_12[0]),
        .I1(value_reg_13[0]),
        .O(\sum_reg_0_6[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_2 
       (.I0(value_reg_12[7]),
        .I1(value_reg_13[7]),
        .O(\sum_reg_0_6[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_3 
       (.I0(value_reg_12[6]),
        .I1(value_reg_13[6]),
        .O(\sum_reg_0_6[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_4 
       (.I0(value_reg_12[5]),
        .I1(value_reg_13[5]),
        .O(\sum_reg_0_6[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_5 
       (.I0(value_reg_12[4]),
        .I1(value_reg_13[4]),
        .O(\sum_reg_0_6[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[0]),
        .Q(sum_reg_0_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[10]),
        .Q(sum_reg_0_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[11]),
        .Q(sum_reg_0_6[11]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[11]_i_1 
       (.CI(\sum_reg_0_6_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[11]_i_1_n_0 ,\sum_reg_0_6_reg[11]_i_1_n_1 ,\sum_reg_0_6_reg[11]_i_1_n_2 ,\sum_reg_0_6_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[11:8]),
        .O(sum_reg_0_60[11:8]),
        .S({\sum_reg_0_6[11]_i_2_n_0 ,\sum_reg_0_6[11]_i_3_n_0 ,\sum_reg_0_6[11]_i_4_n_0 ,\sum_reg_0_6[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[12]),
        .Q(sum_reg_0_6[12]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[12]_i_1 
       (.CI(\sum_reg_0_6_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_60[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[1]),
        .Q(sum_reg_0_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[2]),
        .Q(sum_reg_0_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[3]),
        .Q(sum_reg_0_6[3]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_6_reg[3]_i_1_n_0 ,\sum_reg_0_6_reg[3]_i_1_n_1 ,\sum_reg_0_6_reg[3]_i_1_n_2 ,\sum_reg_0_6_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[3:0]),
        .O(sum_reg_0_60[3:0]),
        .S({\sum_reg_0_6[3]_i_2_n_0 ,\sum_reg_0_6[3]_i_3_n_0 ,\sum_reg_0_6[3]_i_4_n_0 ,\sum_reg_0_6[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[4]),
        .Q(sum_reg_0_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[5]),
        .Q(sum_reg_0_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[6]),
        .Q(sum_reg_0_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[7]),
        .Q(sum_reg_0_6[7]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[7]_i_1 
       (.CI(\sum_reg_0_6_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[7]_i_1_n_0 ,\sum_reg_0_6_reg[7]_i_1_n_1 ,\sum_reg_0_6_reg[7]_i_1_n_2 ,\sum_reg_0_6_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[7:4]),
        .O(sum_reg_0_60[7:4]),
        .S({\sum_reg_0_6[7]_i_2_n_0 ,\sum_reg_0_6[7]_i_3_n_0 ,\sum_reg_0_6[7]_i_4_n_0 ,\sum_reg_0_6[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[8]),
        .Q(sum_reg_0_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[9]),
        .Q(sum_reg_0_6[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_2 
       (.I0(value_reg_14[11]),
        .I1(value_reg_15[11]),
        .O(\sum_reg_0_7[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_3 
       (.I0(value_reg_14[10]),
        .I1(value_reg_15[10]),
        .O(\sum_reg_0_7[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_4 
       (.I0(value_reg_14[9]),
        .I1(value_reg_15[9]),
        .O(\sum_reg_0_7[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_5 
       (.I0(value_reg_14[8]),
        .I1(value_reg_15[8]),
        .O(\sum_reg_0_7[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_2 
       (.I0(value_reg_14[3]),
        .I1(value_reg_15[3]),
        .O(\sum_reg_0_7[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_3 
       (.I0(value_reg_14[2]),
        .I1(value_reg_15[2]),
        .O(\sum_reg_0_7[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_4 
       (.I0(value_reg_14[1]),
        .I1(value_reg_15[1]),
        .O(\sum_reg_0_7[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_5 
       (.I0(value_reg_14[0]),
        .I1(value_reg_15[0]),
        .O(\sum_reg_0_7[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_2 
       (.I0(value_reg_14[7]),
        .I1(value_reg_15[7]),
        .O(\sum_reg_0_7[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_3 
       (.I0(value_reg_14[6]),
        .I1(value_reg_15[6]),
        .O(\sum_reg_0_7[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_4 
       (.I0(value_reg_14[5]),
        .I1(value_reg_15[5]),
        .O(\sum_reg_0_7[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_5 
       (.I0(value_reg_14[4]),
        .I1(value_reg_15[4]),
        .O(\sum_reg_0_7[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[0]),
        .Q(sum_reg_0_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[10]),
        .Q(sum_reg_0_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[11]),
        .Q(sum_reg_0_7[11]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[11]_i_1 
       (.CI(\sum_reg_0_7_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[11]_i_1_n_0 ,\sum_reg_0_7_reg[11]_i_1_n_1 ,\sum_reg_0_7_reg[11]_i_1_n_2 ,\sum_reg_0_7_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[11:8]),
        .O(sum_reg_0_70[11:8]),
        .S({\sum_reg_0_7[11]_i_2_n_0 ,\sum_reg_0_7[11]_i_3_n_0 ,\sum_reg_0_7[11]_i_4_n_0 ,\sum_reg_0_7[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[12]),
        .Q(sum_reg_0_7[12]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[12]_i_1 
       (.CI(\sum_reg_0_7_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_70[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[1]),
        .Q(sum_reg_0_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[2]),
        .Q(sum_reg_0_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[3]),
        .Q(sum_reg_0_7[3]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_7_reg[3]_i_1_n_0 ,\sum_reg_0_7_reg[3]_i_1_n_1 ,\sum_reg_0_7_reg[3]_i_1_n_2 ,\sum_reg_0_7_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[3:0]),
        .O(sum_reg_0_70[3:0]),
        .S({\sum_reg_0_7[3]_i_2_n_0 ,\sum_reg_0_7[3]_i_3_n_0 ,\sum_reg_0_7[3]_i_4_n_0 ,\sum_reg_0_7[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[4]),
        .Q(sum_reg_0_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[5]),
        .Q(sum_reg_0_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[6]),
        .Q(sum_reg_0_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[7]),
        .Q(sum_reg_0_7[7]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[7]_i_1 
       (.CI(\sum_reg_0_7_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[7]_i_1_n_0 ,\sum_reg_0_7_reg[7]_i_1_n_1 ,\sum_reg_0_7_reg[7]_i_1_n_2 ,\sum_reg_0_7_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[7:4]),
        .O(sum_reg_0_70[7:4]),
        .S({\sum_reg_0_7[7]_i_2_n_0 ,\sum_reg_0_7[7]_i_3_n_0 ,\sum_reg_0_7[7]_i_4_n_0 ,\sum_reg_0_7[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[8]),
        .Q(sum_reg_0_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[9]),
        .Q(sum_reg_0_7[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_2 
       (.I0(sum_reg_0_0[11]),
        .I1(sum_reg_0_1[11]),
        .O(\sum_reg_1_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_3 
       (.I0(sum_reg_0_0[10]),
        .I1(sum_reg_0_1[10]),
        .O(\sum_reg_1_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_4 
       (.I0(sum_reg_0_0[9]),
        .I1(sum_reg_0_1[9]),
        .O(\sum_reg_1_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_5 
       (.I0(sum_reg_0_0[8]),
        .I1(sum_reg_0_1[8]),
        .O(\sum_reg_1_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[13]_i_2 
       (.I0(sum_reg_0_0[12]),
        .I1(sum_reg_0_1[12]),
        .O(\sum_reg_1_0[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_2 
       (.I0(sum_reg_0_0[3]),
        .I1(sum_reg_0_1[3]),
        .O(\sum_reg_1_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_3 
       (.I0(sum_reg_0_0[2]),
        .I1(sum_reg_0_1[2]),
        .O(\sum_reg_1_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_4 
       (.I0(sum_reg_0_0[1]),
        .I1(sum_reg_0_1[1]),
        .O(\sum_reg_1_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_5 
       (.I0(sum_reg_0_0[0]),
        .I1(sum_reg_0_1[0]),
        .O(\sum_reg_1_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_2 
       (.I0(sum_reg_0_0[7]),
        .I1(sum_reg_0_1[7]),
        .O(\sum_reg_1_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_3 
       (.I0(sum_reg_0_0[6]),
        .I1(sum_reg_0_1[6]),
        .O(\sum_reg_1_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_4 
       (.I0(sum_reg_0_0[5]),
        .I1(sum_reg_0_1[5]),
        .O(\sum_reg_1_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_5 
       (.I0(sum_reg_0_0[4]),
        .I1(sum_reg_0_1[4]),
        .O(\sum_reg_1_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[0]),
        .Q(sum_reg_1_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[10]),
        .Q(sum_reg_1_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[11]),
        .Q(sum_reg_1_0[11]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[11]_i_1 
       (.CI(\sum_reg_1_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[11]_i_1_n_0 ,\sum_reg_1_0_reg[11]_i_1_n_1 ,\sum_reg_1_0_reg[11]_i_1_n_2 ,\sum_reg_1_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[11:8]),
        .O(sum_reg_1_00[11:8]),
        .S({\sum_reg_1_0[11]_i_2_n_0 ,\sum_reg_1_0[11]_i_3_n_0 ,\sum_reg_1_0[11]_i_4_n_0 ,\sum_reg_1_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[12]),
        .Q(sum_reg_1_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[13]),
        .Q(sum_reg_1_0[13]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[13]_i_1 
       (.CI(\sum_reg_1_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_00[13],\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_0[12]}),
        .O({\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_00[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_0[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[1]),
        .Q(sum_reg_1_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[2]),
        .Q(sum_reg_1_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[3]),
        .Q(sum_reg_1_0[3]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_0_reg[3]_i_1_n_0 ,\sum_reg_1_0_reg[3]_i_1_n_1 ,\sum_reg_1_0_reg[3]_i_1_n_2 ,\sum_reg_1_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[3:0]),
        .O(sum_reg_1_00[3:0]),
        .S({\sum_reg_1_0[3]_i_2_n_0 ,\sum_reg_1_0[3]_i_3_n_0 ,\sum_reg_1_0[3]_i_4_n_0 ,\sum_reg_1_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[4]),
        .Q(sum_reg_1_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[5]),
        .Q(sum_reg_1_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[6]),
        .Q(sum_reg_1_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[7]),
        .Q(sum_reg_1_0[7]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[7]_i_1 
       (.CI(\sum_reg_1_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[7]_i_1_n_0 ,\sum_reg_1_0_reg[7]_i_1_n_1 ,\sum_reg_1_0_reg[7]_i_1_n_2 ,\sum_reg_1_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[7:4]),
        .O(sum_reg_1_00[7:4]),
        .S({\sum_reg_1_0[7]_i_2_n_0 ,\sum_reg_1_0[7]_i_3_n_0 ,\sum_reg_1_0[7]_i_4_n_0 ,\sum_reg_1_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[8]),
        .Q(sum_reg_1_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[9]),
        .Q(sum_reg_1_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_2 
       (.I0(sum_reg_0_2[11]),
        .I1(sum_reg_0_3[11]),
        .O(\sum_reg_1_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_3 
       (.I0(sum_reg_0_2[10]),
        .I1(sum_reg_0_3[10]),
        .O(\sum_reg_1_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_4 
       (.I0(sum_reg_0_2[9]),
        .I1(sum_reg_0_3[9]),
        .O(\sum_reg_1_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_5 
       (.I0(sum_reg_0_2[8]),
        .I1(sum_reg_0_3[8]),
        .O(\sum_reg_1_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[13]_i_2 
       (.I0(sum_reg_0_2[12]),
        .I1(sum_reg_0_3[12]),
        .O(\sum_reg_1_1[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_2 
       (.I0(sum_reg_0_2[3]),
        .I1(sum_reg_0_3[3]),
        .O(\sum_reg_1_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_3 
       (.I0(sum_reg_0_2[2]),
        .I1(sum_reg_0_3[2]),
        .O(\sum_reg_1_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_4 
       (.I0(sum_reg_0_2[1]),
        .I1(sum_reg_0_3[1]),
        .O(\sum_reg_1_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_5 
       (.I0(sum_reg_0_2[0]),
        .I1(sum_reg_0_3[0]),
        .O(\sum_reg_1_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_2 
       (.I0(sum_reg_0_2[7]),
        .I1(sum_reg_0_3[7]),
        .O(\sum_reg_1_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_3 
       (.I0(sum_reg_0_2[6]),
        .I1(sum_reg_0_3[6]),
        .O(\sum_reg_1_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_4 
       (.I0(sum_reg_0_2[5]),
        .I1(sum_reg_0_3[5]),
        .O(\sum_reg_1_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_5 
       (.I0(sum_reg_0_2[4]),
        .I1(sum_reg_0_3[4]),
        .O(\sum_reg_1_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[0]),
        .Q(sum_reg_1_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[10]),
        .Q(sum_reg_1_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[11]),
        .Q(sum_reg_1_1[11]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[11]_i_1 
       (.CI(\sum_reg_1_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[11]_i_1_n_0 ,\sum_reg_1_1_reg[11]_i_1_n_1 ,\sum_reg_1_1_reg[11]_i_1_n_2 ,\sum_reg_1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[11:8]),
        .O(sum_reg_1_10[11:8]),
        .S({\sum_reg_1_1[11]_i_2_n_0 ,\sum_reg_1_1[11]_i_3_n_0 ,\sum_reg_1_1[11]_i_4_n_0 ,\sum_reg_1_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[12]),
        .Q(sum_reg_1_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[13]),
        .Q(sum_reg_1_1[13]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[13]_i_1 
       (.CI(\sum_reg_1_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_10[13],\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_2[12]}),
        .O({\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_10[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_1[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[1]),
        .Q(sum_reg_1_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[2]),
        .Q(sum_reg_1_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[3]),
        .Q(sum_reg_1_1[3]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_1_reg[3]_i_1_n_0 ,\sum_reg_1_1_reg[3]_i_1_n_1 ,\sum_reg_1_1_reg[3]_i_1_n_2 ,\sum_reg_1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[3:0]),
        .O(sum_reg_1_10[3:0]),
        .S({\sum_reg_1_1[3]_i_2_n_0 ,\sum_reg_1_1[3]_i_3_n_0 ,\sum_reg_1_1[3]_i_4_n_0 ,\sum_reg_1_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[4]),
        .Q(sum_reg_1_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[5]),
        .Q(sum_reg_1_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[6]),
        .Q(sum_reg_1_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[7]),
        .Q(sum_reg_1_1[7]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[7]_i_1 
       (.CI(\sum_reg_1_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[7]_i_1_n_0 ,\sum_reg_1_1_reg[7]_i_1_n_1 ,\sum_reg_1_1_reg[7]_i_1_n_2 ,\sum_reg_1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[7:4]),
        .O(sum_reg_1_10[7:4]),
        .S({\sum_reg_1_1[7]_i_2_n_0 ,\sum_reg_1_1[7]_i_3_n_0 ,\sum_reg_1_1[7]_i_4_n_0 ,\sum_reg_1_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[8]),
        .Q(sum_reg_1_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[9]),
        .Q(sum_reg_1_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_2 
       (.I0(sum_reg_0_4[11]),
        .I1(sum_reg_0_5[11]),
        .O(\sum_reg_1_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_3 
       (.I0(sum_reg_0_4[10]),
        .I1(sum_reg_0_5[10]),
        .O(\sum_reg_1_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_4 
       (.I0(sum_reg_0_4[9]),
        .I1(sum_reg_0_5[9]),
        .O(\sum_reg_1_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_5 
       (.I0(sum_reg_0_4[8]),
        .I1(sum_reg_0_5[8]),
        .O(\sum_reg_1_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[13]_i_2 
       (.I0(sum_reg_0_4[12]),
        .I1(sum_reg_0_5[12]),
        .O(\sum_reg_1_2[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_2 
       (.I0(sum_reg_0_4[3]),
        .I1(sum_reg_0_5[3]),
        .O(\sum_reg_1_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_3 
       (.I0(sum_reg_0_4[2]),
        .I1(sum_reg_0_5[2]),
        .O(\sum_reg_1_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_4 
       (.I0(sum_reg_0_4[1]),
        .I1(sum_reg_0_5[1]),
        .O(\sum_reg_1_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_5 
       (.I0(sum_reg_0_4[0]),
        .I1(sum_reg_0_5[0]),
        .O(\sum_reg_1_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_2 
       (.I0(sum_reg_0_4[7]),
        .I1(sum_reg_0_5[7]),
        .O(\sum_reg_1_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_3 
       (.I0(sum_reg_0_4[6]),
        .I1(sum_reg_0_5[6]),
        .O(\sum_reg_1_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_4 
       (.I0(sum_reg_0_4[5]),
        .I1(sum_reg_0_5[5]),
        .O(\sum_reg_1_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_5 
       (.I0(sum_reg_0_4[4]),
        .I1(sum_reg_0_5[4]),
        .O(\sum_reg_1_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[0]),
        .Q(sum_reg_1_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[10]),
        .Q(sum_reg_1_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[11]),
        .Q(sum_reg_1_2[11]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[11]_i_1 
       (.CI(\sum_reg_1_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[11]_i_1_n_0 ,\sum_reg_1_2_reg[11]_i_1_n_1 ,\sum_reg_1_2_reg[11]_i_1_n_2 ,\sum_reg_1_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[11:8]),
        .O(sum_reg_1_20[11:8]),
        .S({\sum_reg_1_2[11]_i_2_n_0 ,\sum_reg_1_2[11]_i_3_n_0 ,\sum_reg_1_2[11]_i_4_n_0 ,\sum_reg_1_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[12]),
        .Q(sum_reg_1_2[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[13]),
        .Q(sum_reg_1_2[13]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[13]_i_1 
       (.CI(\sum_reg_1_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_20[13],\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_4[12]}),
        .O({\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_20[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_2[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[1]),
        .Q(sum_reg_1_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[2]),
        .Q(sum_reg_1_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[3]),
        .Q(sum_reg_1_2[3]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_2_reg[3]_i_1_n_0 ,\sum_reg_1_2_reg[3]_i_1_n_1 ,\sum_reg_1_2_reg[3]_i_1_n_2 ,\sum_reg_1_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[3:0]),
        .O(sum_reg_1_20[3:0]),
        .S({\sum_reg_1_2[3]_i_2_n_0 ,\sum_reg_1_2[3]_i_3_n_0 ,\sum_reg_1_2[3]_i_4_n_0 ,\sum_reg_1_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[4]),
        .Q(sum_reg_1_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[5]),
        .Q(sum_reg_1_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[6]),
        .Q(sum_reg_1_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[7]),
        .Q(sum_reg_1_2[7]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[7]_i_1 
       (.CI(\sum_reg_1_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[7]_i_1_n_0 ,\sum_reg_1_2_reg[7]_i_1_n_1 ,\sum_reg_1_2_reg[7]_i_1_n_2 ,\sum_reg_1_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[7:4]),
        .O(sum_reg_1_20[7:4]),
        .S({\sum_reg_1_2[7]_i_2_n_0 ,\sum_reg_1_2[7]_i_3_n_0 ,\sum_reg_1_2[7]_i_4_n_0 ,\sum_reg_1_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[8]),
        .Q(sum_reg_1_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[9]),
        .Q(sum_reg_1_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_2 
       (.I0(sum_reg_0_6[11]),
        .I1(sum_reg_0_7[11]),
        .O(\sum_reg_1_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_3 
       (.I0(sum_reg_0_6[10]),
        .I1(sum_reg_0_7[10]),
        .O(\sum_reg_1_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_4 
       (.I0(sum_reg_0_6[9]),
        .I1(sum_reg_0_7[9]),
        .O(\sum_reg_1_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_5 
       (.I0(sum_reg_0_6[8]),
        .I1(sum_reg_0_7[8]),
        .O(\sum_reg_1_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[13]_i_2 
       (.I0(sum_reg_0_6[12]),
        .I1(sum_reg_0_7[12]),
        .O(\sum_reg_1_3[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_2 
       (.I0(sum_reg_0_6[3]),
        .I1(sum_reg_0_7[3]),
        .O(\sum_reg_1_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_3 
       (.I0(sum_reg_0_6[2]),
        .I1(sum_reg_0_7[2]),
        .O(\sum_reg_1_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_4 
       (.I0(sum_reg_0_6[1]),
        .I1(sum_reg_0_7[1]),
        .O(\sum_reg_1_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_5 
       (.I0(sum_reg_0_6[0]),
        .I1(sum_reg_0_7[0]),
        .O(\sum_reg_1_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_2 
       (.I0(sum_reg_0_6[7]),
        .I1(sum_reg_0_7[7]),
        .O(\sum_reg_1_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_3 
       (.I0(sum_reg_0_6[6]),
        .I1(sum_reg_0_7[6]),
        .O(\sum_reg_1_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_4 
       (.I0(sum_reg_0_6[5]),
        .I1(sum_reg_0_7[5]),
        .O(\sum_reg_1_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_5 
       (.I0(sum_reg_0_6[4]),
        .I1(sum_reg_0_7[4]),
        .O(\sum_reg_1_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[0]),
        .Q(sum_reg_1_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[10]),
        .Q(sum_reg_1_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[11]),
        .Q(sum_reg_1_3[11]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[11]_i_1 
       (.CI(\sum_reg_1_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[11]_i_1_n_0 ,\sum_reg_1_3_reg[11]_i_1_n_1 ,\sum_reg_1_3_reg[11]_i_1_n_2 ,\sum_reg_1_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[11:8]),
        .O(sum_reg_1_30[11:8]),
        .S({\sum_reg_1_3[11]_i_2_n_0 ,\sum_reg_1_3[11]_i_3_n_0 ,\sum_reg_1_3[11]_i_4_n_0 ,\sum_reg_1_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[12]),
        .Q(sum_reg_1_3[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[13]),
        .Q(sum_reg_1_3[13]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[13]_i_1 
       (.CI(\sum_reg_1_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_30[13],\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_6[12]}),
        .O({\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_30[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_3[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[1]),
        .Q(sum_reg_1_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[2]),
        .Q(sum_reg_1_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[3]),
        .Q(sum_reg_1_3[3]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_3_reg[3]_i_1_n_0 ,\sum_reg_1_3_reg[3]_i_1_n_1 ,\sum_reg_1_3_reg[3]_i_1_n_2 ,\sum_reg_1_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[3:0]),
        .O(sum_reg_1_30[3:0]),
        .S({\sum_reg_1_3[3]_i_2_n_0 ,\sum_reg_1_3[3]_i_3_n_0 ,\sum_reg_1_3[3]_i_4_n_0 ,\sum_reg_1_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[4]),
        .Q(sum_reg_1_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[5]),
        .Q(sum_reg_1_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[6]),
        .Q(sum_reg_1_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[7]),
        .Q(sum_reg_1_3[7]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[7]_i_1 
       (.CI(\sum_reg_1_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[7]_i_1_n_0 ,\sum_reg_1_3_reg[7]_i_1_n_1 ,\sum_reg_1_3_reg[7]_i_1_n_2 ,\sum_reg_1_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[7:4]),
        .O(sum_reg_1_30[7:4]),
        .S({\sum_reg_1_3[7]_i_2_n_0 ,\sum_reg_1_3[7]_i_3_n_0 ,\sum_reg_1_3[7]_i_4_n_0 ,\sum_reg_1_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[8]),
        .Q(sum_reg_1_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[9]),
        .Q(sum_reg_1_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_2 
       (.I0(sum_reg_1_0[11]),
        .I1(sum_reg_1_1[11]),
        .O(\sum_reg_2_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_3 
       (.I0(sum_reg_1_0[10]),
        .I1(sum_reg_1_1[10]),
        .O(\sum_reg_2_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_4 
       (.I0(sum_reg_1_0[9]),
        .I1(sum_reg_1_1[9]),
        .O(\sum_reg_2_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_5 
       (.I0(sum_reg_1_0[8]),
        .I1(sum_reg_1_1[8]),
        .O(\sum_reg_2_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_2 
       (.I0(sum_reg_1_0[13]),
        .I1(sum_reg_1_1[13]),
        .O(\sum_reg_2_0[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_3 
       (.I0(sum_reg_1_0[12]),
        .I1(sum_reg_1_1[12]),
        .O(\sum_reg_2_0[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_2 
       (.I0(sum_reg_1_0[3]),
        .I1(sum_reg_1_1[3]),
        .O(\sum_reg_2_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_3 
       (.I0(sum_reg_1_0[2]),
        .I1(sum_reg_1_1[2]),
        .O(\sum_reg_2_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_4 
       (.I0(sum_reg_1_0[1]),
        .I1(sum_reg_1_1[1]),
        .O(\sum_reg_2_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_5 
       (.I0(sum_reg_1_0[0]),
        .I1(sum_reg_1_1[0]),
        .O(\sum_reg_2_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_2 
       (.I0(sum_reg_1_0[7]),
        .I1(sum_reg_1_1[7]),
        .O(\sum_reg_2_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_3 
       (.I0(sum_reg_1_0[6]),
        .I1(sum_reg_1_1[6]),
        .O(\sum_reg_2_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_4 
       (.I0(sum_reg_1_0[5]),
        .I1(sum_reg_1_1[5]),
        .O(\sum_reg_2_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_5 
       (.I0(sum_reg_1_0[4]),
        .I1(sum_reg_1_1[4]),
        .O(\sum_reg_2_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[0]),
        .Q(sum_reg_2_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[10]),
        .Q(sum_reg_2_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[11]),
        .Q(sum_reg_2_0[11]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[11]_i_1 
       (.CI(\sum_reg_2_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[11]_i_1_n_0 ,\sum_reg_2_0_reg[11]_i_1_n_1 ,\sum_reg_2_0_reg[11]_i_1_n_2 ,\sum_reg_2_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[11:8]),
        .O(sum_reg_2_00[11:8]),
        .S({\sum_reg_2_0[11]_i_2_n_0 ,\sum_reg_2_0[11]_i_3_n_0 ,\sum_reg_2_0[11]_i_4_n_0 ,\sum_reg_2_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[12]),
        .Q(sum_reg_2_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[13]),
        .Q(sum_reg_2_0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[14]),
        .Q(sum_reg_2_0[14]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[14]_i_1 
       (.CI(\sum_reg_2_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_00[14],\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_0_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_0[13:12]}),
        .O({\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_00[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_0[14]_i_2_n_0 ,\sum_reg_2_0[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[1]),
        .Q(sum_reg_2_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[2]),
        .Q(sum_reg_2_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[3]),
        .Q(sum_reg_2_0[3]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_0_reg[3]_i_1_n_0 ,\sum_reg_2_0_reg[3]_i_1_n_1 ,\sum_reg_2_0_reg[3]_i_1_n_2 ,\sum_reg_2_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[3:0]),
        .O(sum_reg_2_00[3:0]),
        .S({\sum_reg_2_0[3]_i_2_n_0 ,\sum_reg_2_0[3]_i_3_n_0 ,\sum_reg_2_0[3]_i_4_n_0 ,\sum_reg_2_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[4]),
        .Q(sum_reg_2_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[5]),
        .Q(sum_reg_2_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[6]),
        .Q(sum_reg_2_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[7]),
        .Q(sum_reg_2_0[7]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[7]_i_1 
       (.CI(\sum_reg_2_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[7]_i_1_n_0 ,\sum_reg_2_0_reg[7]_i_1_n_1 ,\sum_reg_2_0_reg[7]_i_1_n_2 ,\sum_reg_2_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[7:4]),
        .O(sum_reg_2_00[7:4]),
        .S({\sum_reg_2_0[7]_i_2_n_0 ,\sum_reg_2_0[7]_i_3_n_0 ,\sum_reg_2_0[7]_i_4_n_0 ,\sum_reg_2_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[8]),
        .Q(sum_reg_2_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[9]),
        .Q(sum_reg_2_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_2 
       (.I0(sum_reg_1_2[11]),
        .I1(sum_reg_1_3[11]),
        .O(\sum_reg_2_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_3 
       (.I0(sum_reg_1_2[10]),
        .I1(sum_reg_1_3[10]),
        .O(\sum_reg_2_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_4 
       (.I0(sum_reg_1_2[9]),
        .I1(sum_reg_1_3[9]),
        .O(\sum_reg_2_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_5 
       (.I0(sum_reg_1_2[8]),
        .I1(sum_reg_1_3[8]),
        .O(\sum_reg_2_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_2 
       (.I0(sum_reg_1_2[13]),
        .I1(sum_reg_1_3[13]),
        .O(\sum_reg_2_1[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_3 
       (.I0(sum_reg_1_2[12]),
        .I1(sum_reg_1_3[12]),
        .O(\sum_reg_2_1[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_2 
       (.I0(sum_reg_1_2[3]),
        .I1(sum_reg_1_3[3]),
        .O(\sum_reg_2_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_3 
       (.I0(sum_reg_1_2[2]),
        .I1(sum_reg_1_3[2]),
        .O(\sum_reg_2_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_4 
       (.I0(sum_reg_1_2[1]),
        .I1(sum_reg_1_3[1]),
        .O(\sum_reg_2_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_5 
       (.I0(sum_reg_1_2[0]),
        .I1(sum_reg_1_3[0]),
        .O(\sum_reg_2_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_2 
       (.I0(sum_reg_1_2[7]),
        .I1(sum_reg_1_3[7]),
        .O(\sum_reg_2_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_3 
       (.I0(sum_reg_1_2[6]),
        .I1(sum_reg_1_3[6]),
        .O(\sum_reg_2_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_4 
       (.I0(sum_reg_1_2[5]),
        .I1(sum_reg_1_3[5]),
        .O(\sum_reg_2_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_5 
       (.I0(sum_reg_1_2[4]),
        .I1(sum_reg_1_3[4]),
        .O(\sum_reg_2_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[0]),
        .Q(sum_reg_2_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[10]),
        .Q(sum_reg_2_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[11]),
        .Q(sum_reg_2_1[11]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[11]_i_1 
       (.CI(\sum_reg_2_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[11]_i_1_n_0 ,\sum_reg_2_1_reg[11]_i_1_n_1 ,\sum_reg_2_1_reg[11]_i_1_n_2 ,\sum_reg_2_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[11:8]),
        .O(sum_reg_2_10[11:8]),
        .S({\sum_reg_2_1[11]_i_2_n_0 ,\sum_reg_2_1[11]_i_3_n_0 ,\sum_reg_2_1[11]_i_4_n_0 ,\sum_reg_2_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[12]),
        .Q(sum_reg_2_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[13]),
        .Q(sum_reg_2_1[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[14]),
        .Q(sum_reg_2_1[14]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[14]_i_1 
       (.CI(\sum_reg_2_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_10[14],\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_1_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_2[13:12]}),
        .O({\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_10[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_1[14]_i_2_n_0 ,\sum_reg_2_1[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[1]),
        .Q(sum_reg_2_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[2]),
        .Q(sum_reg_2_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[3]),
        .Q(sum_reg_2_1[3]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_1_reg[3]_i_1_n_0 ,\sum_reg_2_1_reg[3]_i_1_n_1 ,\sum_reg_2_1_reg[3]_i_1_n_2 ,\sum_reg_2_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[3:0]),
        .O(sum_reg_2_10[3:0]),
        .S({\sum_reg_2_1[3]_i_2_n_0 ,\sum_reg_2_1[3]_i_3_n_0 ,\sum_reg_2_1[3]_i_4_n_0 ,\sum_reg_2_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[4]),
        .Q(sum_reg_2_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[5]),
        .Q(sum_reg_2_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[6]),
        .Q(sum_reg_2_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[7]),
        .Q(sum_reg_2_1[7]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[7]_i_1 
       (.CI(\sum_reg_2_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[7]_i_1_n_0 ,\sum_reg_2_1_reg[7]_i_1_n_1 ,\sum_reg_2_1_reg[7]_i_1_n_2 ,\sum_reg_2_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[7:4]),
        .O(sum_reg_2_10[7:4]),
        .S({\sum_reg_2_1[7]_i_2_n_0 ,\sum_reg_2_1[7]_i_3_n_0 ,\sum_reg_2_1[7]_i_4_n_0 ,\sum_reg_2_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[8]),
        .Q(sum_reg_2_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[9]),
        .Q(sum_reg_2_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_2 
       (.I0(sum_reg_2_0[11]),
        .I1(sum_reg_2_1[11]),
        .O(\sum_reg_3_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_3 
       (.I0(sum_reg_2_0[10]),
        .I1(sum_reg_2_1[10]),
        .O(\sum_reg_3_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_4 
       (.I0(sum_reg_2_0[9]),
        .I1(sum_reg_2_1[9]),
        .O(\sum_reg_3_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_5 
       (.I0(sum_reg_2_0[8]),
        .I1(sum_reg_2_1[8]),
        .O(\sum_reg_3_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_2 
       (.I0(sum_reg_2_0[14]),
        .I1(sum_reg_2_1[14]),
        .O(\sum_reg_3_0[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_3 
       (.I0(sum_reg_2_0[13]),
        .I1(sum_reg_2_1[13]),
        .O(\sum_reg_3_0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_4 
       (.I0(sum_reg_2_0[12]),
        .I1(sum_reg_2_1[12]),
        .O(\sum_reg_3_0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_10 
       (.I0(sum_reg_2_0[0]),
        .I1(sum_reg_2_1[0]),
        .O(\sum_reg_3_0[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_3 
       (.I0(sum_reg_2_0[7]),
        .I1(sum_reg_2_1[7]),
        .O(\sum_reg_3_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_4 
       (.I0(sum_reg_2_0[6]),
        .I1(sum_reg_2_1[6]),
        .O(\sum_reg_3_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_5 
       (.I0(sum_reg_2_0[5]),
        .I1(sum_reg_2_1[5]),
        .O(\sum_reg_3_0[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_6 
       (.I0(sum_reg_2_0[4]),
        .I1(sum_reg_2_1[4]),
        .O(\sum_reg_3_0[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_7 
       (.I0(sum_reg_2_0[3]),
        .I1(sum_reg_2_1[3]),
        .O(\sum_reg_3_0[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_8 
       (.I0(sum_reg_2_0[2]),
        .I1(sum_reg_2_1[2]),
        .O(\sum_reg_3_0[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_9 
       (.I0(sum_reg_2_0[1]),
        .I1(sum_reg_2_1[1]),
        .O(\sum_reg_3_0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[11]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_3_0_reg[11]_i_1_n_0 ,\sum_reg_3_0_reg[11]_i_1_n_1 ,\sum_reg_3_0_reg[11]_i_1_n_2 ,\sum_reg_3_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[11:8]),
        .O(p_0_in[11:8]),
        .S({\sum_reg_3_0[11]_i_2_n_0 ,\sum_reg_3_0[11]_i_3_n_0 ,\sum_reg_3_0[11]_i_4_n_0 ,\sum_reg_3_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[11]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[15]_i_1 
       (.CI(\sum_reg_3_0_reg[11]_i_1_n_0 ),
        .CO({p_0_in[15],\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED [2],\sum_reg_3_0_reg[15]_i_1_n_2 ,\sum_reg_3_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sum_reg_2_0[14:12]}),
        .O({\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED [3],p_0_in[14:12]}),
        .S({1'b1,\sum_reg_3_0[15]_i_2_n_0 ,\sum_reg_3_0[15]_i_3_n_0 ,\sum_reg_3_0[15]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[7]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_2_n_0 ),
        .CO({\sum_reg_3_0_reg[7]_i_1_n_0 ,\sum_reg_3_0_reg[7]_i_1_n_1 ,\sum_reg_3_0_reg[7]_i_1_n_2 ,\sum_reg_3_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[7:4]),
        .O(p_0_in[7:4]),
        .S({\sum_reg_3_0[7]_i_3_n_0 ,\sum_reg_3_0[7]_i_4_n_0 ,\sum_reg_3_0[7]_i_5_n_0 ,\sum_reg_3_0[7]_i_6_n_0 }));
  CARRY4 \sum_reg_3_0_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\sum_reg_3_0_reg[7]_i_2_n_0 ,\sum_reg_3_0_reg[7]_i_2_n_1 ,\sum_reg_3_0_reg[7]_i_2_n_2 ,\sum_reg_3_0_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[3:0]),
        .O(\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\sum_reg_3_0[7]_i_7_n_0 ,\sum_reg_3_0[7]_i_8_n_0 ,\sum_reg_3_0[7]_i_9_n_0 ,\sum_reg_3_0[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(value_reg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(value_reg_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(value_reg_0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(value_reg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(value_reg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(value_reg_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(value_reg_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(value_reg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(value_reg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(value_reg_0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(value_reg_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(value_reg_0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[0]),
        .Q(value_reg_10[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[10]),
        .Q(value_reg_10[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[11]),
        .Q(value_reg_10[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[1]),
        .Q(value_reg_10[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[2]),
        .Q(value_reg_10[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[3]),
        .Q(value_reg_10[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[4]),
        .Q(value_reg_10[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[5]),
        .Q(value_reg_10[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[6]),
        .Q(value_reg_10[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[7]),
        .Q(value_reg_10[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[8]),
        .Q(value_reg_10[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[9]),
        .Q(value_reg_10[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[0]),
        .Q(value_reg_11[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[10]),
        .Q(value_reg_11[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[11]),
        .Q(value_reg_11[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[1]),
        .Q(value_reg_11[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[2]),
        .Q(value_reg_11[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[3]),
        .Q(value_reg_11[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[4]),
        .Q(value_reg_11[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[5]),
        .Q(value_reg_11[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[6]),
        .Q(value_reg_11[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[7]),
        .Q(value_reg_11[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[8]),
        .Q(value_reg_11[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[9]),
        .Q(value_reg_11[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[0]),
        .Q(value_reg_12[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[10]),
        .Q(value_reg_12[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[11]),
        .Q(value_reg_12[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[1]),
        .Q(value_reg_12[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[2]),
        .Q(value_reg_12[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[3]),
        .Q(value_reg_12[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[4]),
        .Q(value_reg_12[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[5]),
        .Q(value_reg_12[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[6]),
        .Q(value_reg_12[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[7]),
        .Q(value_reg_12[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[8]),
        .Q(value_reg_12[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[9]),
        .Q(value_reg_12[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[0]),
        .Q(value_reg_13[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[10]),
        .Q(value_reg_13[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[11]),
        .Q(value_reg_13[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[1]),
        .Q(value_reg_13[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[2]),
        .Q(value_reg_13[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[3]),
        .Q(value_reg_13[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[4]),
        .Q(value_reg_13[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[5]),
        .Q(value_reg_13[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[6]),
        .Q(value_reg_13[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[7]),
        .Q(value_reg_13[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[8]),
        .Q(value_reg_13[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[9]),
        .Q(value_reg_13[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[0]),
        .Q(value_reg_14[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[10]),
        .Q(value_reg_14[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[11]),
        .Q(value_reg_14[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[1]),
        .Q(value_reg_14[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[2]),
        .Q(value_reg_14[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[3]),
        .Q(value_reg_14[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[4]),
        .Q(value_reg_14[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[5]),
        .Q(value_reg_14[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[6]),
        .Q(value_reg_14[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[7]),
        .Q(value_reg_14[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[8]),
        .Q(value_reg_14[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[9]),
        .Q(value_reg_14[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[0]),
        .Q(value_reg_15[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[10]),
        .Q(value_reg_15[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[11]),
        .Q(value_reg_15[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[1]),
        .Q(value_reg_15[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[2]),
        .Q(value_reg_15[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[3]),
        .Q(value_reg_15[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[4]),
        .Q(value_reg_15[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[5]),
        .Q(value_reg_15[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[6]),
        .Q(value_reg_15[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[7]),
        .Q(value_reg_15[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[8]),
        .Q(value_reg_15[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[9]),
        .Q(value_reg_15[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[0]),
        .Q(value_reg_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[10]),
        .Q(value_reg_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[11]),
        .Q(value_reg_1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[1]),
        .Q(value_reg_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[2]),
        .Q(value_reg_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[3]),
        .Q(value_reg_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[4]),
        .Q(value_reg_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[5]),
        .Q(value_reg_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[6]),
        .Q(value_reg_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[7]),
        .Q(value_reg_1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[8]),
        .Q(value_reg_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[9]),
        .Q(value_reg_1[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[0]),
        .Q(value_reg_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[10]),
        .Q(value_reg_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[11]),
        .Q(value_reg_2[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[1]),
        .Q(value_reg_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[2]),
        .Q(value_reg_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[3]),
        .Q(value_reg_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[4]),
        .Q(value_reg_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[5]),
        .Q(value_reg_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[6]),
        .Q(value_reg_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[7]),
        .Q(value_reg_2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[8]),
        .Q(value_reg_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[9]),
        .Q(value_reg_2[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[0]),
        .Q(value_reg_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[10]),
        .Q(value_reg_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[11]),
        .Q(value_reg_3[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[1]),
        .Q(value_reg_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[2]),
        .Q(value_reg_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[3]),
        .Q(value_reg_3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[4]),
        .Q(value_reg_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[5]),
        .Q(value_reg_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[6]),
        .Q(value_reg_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[7]),
        .Q(value_reg_3[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[8]),
        .Q(value_reg_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[9]),
        .Q(value_reg_3[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[0]),
        .Q(value_reg_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[10]),
        .Q(value_reg_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[11]),
        .Q(value_reg_4[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[1]),
        .Q(value_reg_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[2]),
        .Q(value_reg_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[3]),
        .Q(value_reg_4[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[4]),
        .Q(value_reg_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[5]),
        .Q(value_reg_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[6]),
        .Q(value_reg_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[7]),
        .Q(value_reg_4[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[8]),
        .Q(value_reg_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[9]),
        .Q(value_reg_4[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[0]),
        .Q(value_reg_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[10]),
        .Q(value_reg_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[11]),
        .Q(value_reg_5[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[1]),
        .Q(value_reg_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[2]),
        .Q(value_reg_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[3]),
        .Q(value_reg_5[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[4]),
        .Q(value_reg_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[5]),
        .Q(value_reg_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[6]),
        .Q(value_reg_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[7]),
        .Q(value_reg_5[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[8]),
        .Q(value_reg_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[9]),
        .Q(value_reg_5[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[0]),
        .Q(value_reg_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[10]),
        .Q(value_reg_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[11]),
        .Q(value_reg_6[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[1]),
        .Q(value_reg_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[2]),
        .Q(value_reg_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[3]),
        .Q(value_reg_6[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[4]),
        .Q(value_reg_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[5]),
        .Q(value_reg_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[6]),
        .Q(value_reg_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[7]),
        .Q(value_reg_6[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[8]),
        .Q(value_reg_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[9]),
        .Q(value_reg_6[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[0]),
        .Q(value_reg_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[10]),
        .Q(value_reg_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[11]),
        .Q(value_reg_7[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[1]),
        .Q(value_reg_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[2]),
        .Q(value_reg_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[3]),
        .Q(value_reg_7[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[4]),
        .Q(value_reg_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[5]),
        .Q(value_reg_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[6]),
        .Q(value_reg_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[7]),
        .Q(value_reg_7[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[8]),
        .Q(value_reg_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[9]),
        .Q(value_reg_7[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[0]),
        .Q(value_reg_8[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[10]),
        .Q(value_reg_8[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[11]),
        .Q(value_reg_8[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[1]),
        .Q(value_reg_8[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[2]),
        .Q(value_reg_8[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[3]),
        .Q(value_reg_8[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[4]),
        .Q(value_reg_8[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[5]),
        .Q(value_reg_8[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[6]),
        .Q(value_reg_8[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[7]),
        .Q(value_reg_8[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[8]),
        .Q(value_reg_8[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[9]),
        .Q(value_reg_8[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[0]),
        .Q(value_reg_9[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[10]),
        .Q(value_reg_9[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[11]),
        .Q(value_reg_9[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[1]),
        .Q(value_reg_9[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[2]),
        .Q(value_reg_9[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[3]),
        .Q(value_reg_9[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[4]),
        .Q(value_reg_9[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[5]),
        .Q(value_reg_9[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[6]),
        .Q(value_reg_9[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[7]),
        .Q(value_reg_9[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[8]),
        .Q(value_reg_9[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[9]),
        .Q(value_reg_9[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "averaging" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_6
   (S,
    Q,
    DI,
    \sum_reg_3_0_reg[14]_0 ,
    \sum_reg_3_0_reg[14]_1 ,
    over_thld_reg_reg,
    SR,
    E,
    D,
    s00_axi_aclk);
  output [3:0]S;
  output [11:0]Q;
  output [3:0]DI;
  output [1:0]\sum_reg_3_0_reg[14]_0 ;
  output [1:0]\sum_reg_3_0_reg[14]_1 ;
  input [11:0]over_thld_reg_reg;
  input [0:0]SR;
  input [0:0]E;
  input [11:0]D;
  input s00_axi_aclk;

  wire [11:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [11:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [11:0]over_thld_reg_reg;
  wire [15:4]p_0_in;
  wire s00_axi_aclk;
  wire [12:0]sum_reg_0_0;
  wire [12:0]sum_reg_0_00;
  wire \sum_reg_0_0[11]_i_2_n_0 ;
  wire \sum_reg_0_0[11]_i_3_n_0 ;
  wire \sum_reg_0_0[11]_i_4_n_0 ;
  wire \sum_reg_0_0[11]_i_5_n_0 ;
  wire \sum_reg_0_0[3]_i_2_n_0 ;
  wire \sum_reg_0_0[3]_i_3_n_0 ;
  wire \sum_reg_0_0[3]_i_4_n_0 ;
  wire \sum_reg_0_0[3]_i_5_n_0 ;
  wire \sum_reg_0_0[7]_i_2_n_0 ;
  wire \sum_reg_0_0[7]_i_3_n_0 ;
  wire \sum_reg_0_0[7]_i_4_n_0 ;
  wire \sum_reg_0_0[7]_i_5_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_0_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_1;
  wire [12:0]sum_reg_0_10;
  wire \sum_reg_0_1[11]_i_2_n_0 ;
  wire \sum_reg_0_1[11]_i_3_n_0 ;
  wire \sum_reg_0_1[11]_i_4_n_0 ;
  wire \sum_reg_0_1[11]_i_5_n_0 ;
  wire \sum_reg_0_1[3]_i_2_n_0 ;
  wire \sum_reg_0_1[3]_i_3_n_0 ;
  wire \sum_reg_0_1[3]_i_4_n_0 ;
  wire \sum_reg_0_1[3]_i_5_n_0 ;
  wire \sum_reg_0_1[7]_i_2_n_0 ;
  wire \sum_reg_0_1[7]_i_3_n_0 ;
  wire \sum_reg_0_1[7]_i_4_n_0 ;
  wire \sum_reg_0_1[7]_i_5_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_1_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_2;
  wire [12:0]sum_reg_0_20;
  wire \sum_reg_0_2[11]_i_2_n_0 ;
  wire \sum_reg_0_2[11]_i_3_n_0 ;
  wire \sum_reg_0_2[11]_i_4_n_0 ;
  wire \sum_reg_0_2[11]_i_5_n_0 ;
  wire \sum_reg_0_2[3]_i_2_n_0 ;
  wire \sum_reg_0_2[3]_i_3_n_0 ;
  wire \sum_reg_0_2[3]_i_4_n_0 ;
  wire \sum_reg_0_2[3]_i_5_n_0 ;
  wire \sum_reg_0_2[7]_i_2_n_0 ;
  wire \sum_reg_0_2[7]_i_3_n_0 ;
  wire \sum_reg_0_2[7]_i_4_n_0 ;
  wire \sum_reg_0_2[7]_i_5_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_2_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_3;
  wire [12:0]sum_reg_0_30;
  wire \sum_reg_0_3[11]_i_2_n_0 ;
  wire \sum_reg_0_3[11]_i_3_n_0 ;
  wire \sum_reg_0_3[11]_i_4_n_0 ;
  wire \sum_reg_0_3[11]_i_5_n_0 ;
  wire \sum_reg_0_3[3]_i_2_n_0 ;
  wire \sum_reg_0_3[3]_i_3_n_0 ;
  wire \sum_reg_0_3[3]_i_4_n_0 ;
  wire \sum_reg_0_3[3]_i_5_n_0 ;
  wire \sum_reg_0_3[7]_i_2_n_0 ;
  wire \sum_reg_0_3[7]_i_3_n_0 ;
  wire \sum_reg_0_3[7]_i_4_n_0 ;
  wire \sum_reg_0_3[7]_i_5_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_3_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_4;
  wire [12:0]sum_reg_0_40;
  wire \sum_reg_0_4[11]_i_2_n_0 ;
  wire \sum_reg_0_4[11]_i_3_n_0 ;
  wire \sum_reg_0_4[11]_i_4_n_0 ;
  wire \sum_reg_0_4[11]_i_5_n_0 ;
  wire \sum_reg_0_4[3]_i_2_n_0 ;
  wire \sum_reg_0_4[3]_i_3_n_0 ;
  wire \sum_reg_0_4[3]_i_4_n_0 ;
  wire \sum_reg_0_4[3]_i_5_n_0 ;
  wire \sum_reg_0_4[7]_i_2_n_0 ;
  wire \sum_reg_0_4[7]_i_3_n_0 ;
  wire \sum_reg_0_4[7]_i_4_n_0 ;
  wire \sum_reg_0_4[7]_i_5_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_4_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_5;
  wire [12:0]sum_reg_0_50;
  wire \sum_reg_0_5[11]_i_2_n_0 ;
  wire \sum_reg_0_5[11]_i_3_n_0 ;
  wire \sum_reg_0_5[11]_i_4_n_0 ;
  wire \sum_reg_0_5[11]_i_5_n_0 ;
  wire \sum_reg_0_5[3]_i_2_n_0 ;
  wire \sum_reg_0_5[3]_i_3_n_0 ;
  wire \sum_reg_0_5[3]_i_4_n_0 ;
  wire \sum_reg_0_5[3]_i_5_n_0 ;
  wire \sum_reg_0_5[7]_i_2_n_0 ;
  wire \sum_reg_0_5[7]_i_3_n_0 ;
  wire \sum_reg_0_5[7]_i_4_n_0 ;
  wire \sum_reg_0_5[7]_i_5_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_5_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_6;
  wire [12:0]sum_reg_0_60;
  wire \sum_reg_0_6[11]_i_2_n_0 ;
  wire \sum_reg_0_6[11]_i_3_n_0 ;
  wire \sum_reg_0_6[11]_i_4_n_0 ;
  wire \sum_reg_0_6[11]_i_5_n_0 ;
  wire \sum_reg_0_6[3]_i_2_n_0 ;
  wire \sum_reg_0_6[3]_i_3_n_0 ;
  wire \sum_reg_0_6[3]_i_4_n_0 ;
  wire \sum_reg_0_6[3]_i_5_n_0 ;
  wire \sum_reg_0_6[7]_i_2_n_0 ;
  wire \sum_reg_0_6[7]_i_3_n_0 ;
  wire \sum_reg_0_6[7]_i_4_n_0 ;
  wire \sum_reg_0_6[7]_i_5_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_6_reg[7]_i_1_n_3 ;
  wire [12:0]sum_reg_0_7;
  wire [12:0]sum_reg_0_70;
  wire \sum_reg_0_7[11]_i_2_n_0 ;
  wire \sum_reg_0_7[11]_i_3_n_0 ;
  wire \sum_reg_0_7[11]_i_4_n_0 ;
  wire \sum_reg_0_7[11]_i_5_n_0 ;
  wire \sum_reg_0_7[3]_i_2_n_0 ;
  wire \sum_reg_0_7[3]_i_3_n_0 ;
  wire \sum_reg_0_7[3]_i_4_n_0 ;
  wire \sum_reg_0_7[3]_i_5_n_0 ;
  wire \sum_reg_0_7[7]_i_2_n_0 ;
  wire \sum_reg_0_7[7]_i_3_n_0 ;
  wire \sum_reg_0_7[7]_i_4_n_0 ;
  wire \sum_reg_0_7[7]_i_5_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[11]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[3]_i_1_n_3 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_0 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_1 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_2 ;
  wire \sum_reg_0_7_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_0;
  wire [13:0]sum_reg_1_00;
  wire \sum_reg_1_0[11]_i_2_n_0 ;
  wire \sum_reg_1_0[11]_i_3_n_0 ;
  wire \sum_reg_1_0[11]_i_4_n_0 ;
  wire \sum_reg_1_0[11]_i_5_n_0 ;
  wire \sum_reg_1_0[13]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_2_n_0 ;
  wire \sum_reg_1_0[3]_i_3_n_0 ;
  wire \sum_reg_1_0[3]_i_4_n_0 ;
  wire \sum_reg_1_0[3]_i_5_n_0 ;
  wire \sum_reg_1_0[7]_i_2_n_0 ;
  wire \sum_reg_1_0[7]_i_3_n_0 ;
  wire \sum_reg_1_0[7]_i_4_n_0 ;
  wire \sum_reg_1_0[7]_i_5_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_0_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_1;
  wire [13:0]sum_reg_1_10;
  wire \sum_reg_1_1[11]_i_2_n_0 ;
  wire \sum_reg_1_1[11]_i_3_n_0 ;
  wire \sum_reg_1_1[11]_i_4_n_0 ;
  wire \sum_reg_1_1[11]_i_5_n_0 ;
  wire \sum_reg_1_1[13]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_2_n_0 ;
  wire \sum_reg_1_1[3]_i_3_n_0 ;
  wire \sum_reg_1_1[3]_i_4_n_0 ;
  wire \sum_reg_1_1[3]_i_5_n_0 ;
  wire \sum_reg_1_1[7]_i_2_n_0 ;
  wire \sum_reg_1_1[7]_i_3_n_0 ;
  wire \sum_reg_1_1[7]_i_4_n_0 ;
  wire \sum_reg_1_1[7]_i_5_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_1_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_2;
  wire [13:0]sum_reg_1_20;
  wire \sum_reg_1_2[11]_i_2_n_0 ;
  wire \sum_reg_1_2[11]_i_3_n_0 ;
  wire \sum_reg_1_2[11]_i_4_n_0 ;
  wire \sum_reg_1_2[11]_i_5_n_0 ;
  wire \sum_reg_1_2[13]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_2_n_0 ;
  wire \sum_reg_1_2[3]_i_3_n_0 ;
  wire \sum_reg_1_2[3]_i_4_n_0 ;
  wire \sum_reg_1_2[3]_i_5_n_0 ;
  wire \sum_reg_1_2[7]_i_2_n_0 ;
  wire \sum_reg_1_2[7]_i_3_n_0 ;
  wire \sum_reg_1_2[7]_i_4_n_0 ;
  wire \sum_reg_1_2[7]_i_5_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_2_reg[7]_i_1_n_3 ;
  wire [13:0]sum_reg_1_3;
  wire [13:0]sum_reg_1_30;
  wire \sum_reg_1_3[11]_i_2_n_0 ;
  wire \sum_reg_1_3[11]_i_3_n_0 ;
  wire \sum_reg_1_3[11]_i_4_n_0 ;
  wire \sum_reg_1_3[11]_i_5_n_0 ;
  wire \sum_reg_1_3[13]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_2_n_0 ;
  wire \sum_reg_1_3[3]_i_3_n_0 ;
  wire \sum_reg_1_3[3]_i_4_n_0 ;
  wire \sum_reg_1_3[3]_i_5_n_0 ;
  wire \sum_reg_1_3[7]_i_2_n_0 ;
  wire \sum_reg_1_3[7]_i_3_n_0 ;
  wire \sum_reg_1_3[7]_i_4_n_0 ;
  wire \sum_reg_1_3[7]_i_5_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[11]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[3]_i_1_n_3 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_0 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_1 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_2 ;
  wire \sum_reg_1_3_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_0;
  wire [14:0]sum_reg_2_00;
  wire \sum_reg_2_0[11]_i_2_n_0 ;
  wire \sum_reg_2_0[11]_i_3_n_0 ;
  wire \sum_reg_2_0[11]_i_4_n_0 ;
  wire \sum_reg_2_0[11]_i_5_n_0 ;
  wire \sum_reg_2_0[14]_i_2_n_0 ;
  wire \sum_reg_2_0[14]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_2_n_0 ;
  wire \sum_reg_2_0[3]_i_3_n_0 ;
  wire \sum_reg_2_0[3]_i_4_n_0 ;
  wire \sum_reg_2_0[3]_i_5_n_0 ;
  wire \sum_reg_2_0[7]_i_2_n_0 ;
  wire \sum_reg_2_0[7]_i_3_n_0 ;
  wire \sum_reg_2_0[7]_i_4_n_0 ;
  wire \sum_reg_2_0[7]_i_5_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_0_reg[7]_i_1_n_3 ;
  wire [14:0]sum_reg_2_1;
  wire [14:0]sum_reg_2_10;
  wire \sum_reg_2_1[11]_i_2_n_0 ;
  wire \sum_reg_2_1[11]_i_3_n_0 ;
  wire \sum_reg_2_1[11]_i_4_n_0 ;
  wire \sum_reg_2_1[11]_i_5_n_0 ;
  wire \sum_reg_2_1[14]_i_2_n_0 ;
  wire \sum_reg_2_1[14]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_2_n_0 ;
  wire \sum_reg_2_1[3]_i_3_n_0 ;
  wire \sum_reg_2_1[3]_i_4_n_0 ;
  wire \sum_reg_2_1[3]_i_5_n_0 ;
  wire \sum_reg_2_1[7]_i_2_n_0 ;
  wire \sum_reg_2_1[7]_i_3_n_0 ;
  wire \sum_reg_2_1[7]_i_4_n_0 ;
  wire \sum_reg_2_1[7]_i_5_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[11]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[14]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[3]_i_1_n_3 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_0 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_1 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_2 ;
  wire \sum_reg_2_1_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0[11]_i_2_n_0 ;
  wire \sum_reg_3_0[11]_i_3_n_0 ;
  wire \sum_reg_3_0[11]_i_4_n_0 ;
  wire \sum_reg_3_0[11]_i_5_n_0 ;
  wire \sum_reg_3_0[15]_i_2_n_0 ;
  wire \sum_reg_3_0[15]_i_3_n_0 ;
  wire \sum_reg_3_0[15]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_10_n_0 ;
  wire \sum_reg_3_0[7]_i_3_n_0 ;
  wire \sum_reg_3_0[7]_i_4_n_0 ;
  wire \sum_reg_3_0[7]_i_5_n_0 ;
  wire \sum_reg_3_0[7]_i_6_n_0 ;
  wire \sum_reg_3_0[7]_i_7_n_0 ;
  wire \sum_reg_3_0[7]_i_8_n_0 ;
  wire \sum_reg_3_0[7]_i_9_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[11]_i_1_n_3 ;
  wire [1:0]\sum_reg_3_0_reg[14]_0 ;
  wire [1:0]\sum_reg_3_0_reg[14]_1 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[15]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_1_n_3 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_0 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_1 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_2 ;
  wire \sum_reg_3_0_reg[7]_i_2_n_3 ;
  wire [11:0]value_reg_0;
  wire [11:0]value_reg_1;
  wire [11:0]value_reg_10;
  wire [11:0]value_reg_11;
  wire [11:0]value_reg_12;
  wire [11:0]value_reg_13;
  wire [11:0]value_reg_14;
  wire [11:0]value_reg_15;
  wire [11:0]value_reg_2;
  wire [11:0]value_reg_3;
  wire [11:0]value_reg_4;
  wire [11:0]value_reg_5;
  wire [11:0]value_reg_6;
  wire [11:0]value_reg_7;
  wire [11:0]value_reg_8;
  wire [11:0]value_reg_9;
  wire [3:1]\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_1__5
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(over_thld_reg_reg[11]),
        .I3(Q[11]),
        .O(\sum_reg_3_0_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry__0_i_2__5
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(over_thld_reg_reg[9]),
        .I3(Q[9]),
        .O(\sum_reg_3_0_reg[14]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_3__5
       (.I0(Q[10]),
        .I1(over_thld_reg_reg[10]),
        .I2(Q[11]),
        .I3(over_thld_reg_reg[11]),
        .O(\sum_reg_3_0_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry__0_i_4__5
       (.I0(Q[8]),
        .I1(over_thld_reg_reg[8]),
        .I2(Q[9]),
        .I3(over_thld_reg_reg[9]),
        .O(\sum_reg_3_0_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_1__5
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(over_thld_reg_reg[7]),
        .I3(Q[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_2__5
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(over_thld_reg_reg[5]),
        .I3(Q[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_3__5
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(over_thld_reg_reg[3]),
        .I3(Q[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    over_thld_reg0_carry_i_4__5
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(over_thld_reg_reg[1]),
        .I3(Q[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_5__5
       (.I0(Q[6]),
        .I1(over_thld_reg_reg[6]),
        .I2(Q[7]),
        .I3(over_thld_reg_reg[7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_6__5
       (.I0(Q[4]),
        .I1(over_thld_reg_reg[4]),
        .I2(Q[5]),
        .I3(over_thld_reg_reg[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_7__5
       (.I0(Q[2]),
        .I1(over_thld_reg_reg[2]),
        .I2(Q[3]),
        .I3(over_thld_reg_reg[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    over_thld_reg0_carry_i_8__5
       (.I0(Q[0]),
        .I1(over_thld_reg_reg[0]),
        .I2(Q[1]),
        .I3(over_thld_reg_reg[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_2 
       (.I0(value_reg_0[11]),
        .I1(value_reg_1[11]),
        .O(\sum_reg_0_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_3 
       (.I0(value_reg_0[10]),
        .I1(value_reg_1[10]),
        .O(\sum_reg_0_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_4 
       (.I0(value_reg_0[9]),
        .I1(value_reg_1[9]),
        .O(\sum_reg_0_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[11]_i_5 
       (.I0(value_reg_0[8]),
        .I1(value_reg_1[8]),
        .O(\sum_reg_0_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_2 
       (.I0(value_reg_0[3]),
        .I1(value_reg_1[3]),
        .O(\sum_reg_0_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_3 
       (.I0(value_reg_0[2]),
        .I1(value_reg_1[2]),
        .O(\sum_reg_0_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_4 
       (.I0(value_reg_0[1]),
        .I1(value_reg_1[1]),
        .O(\sum_reg_0_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[3]_i_5 
       (.I0(value_reg_0[0]),
        .I1(value_reg_1[0]),
        .O(\sum_reg_0_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_2 
       (.I0(value_reg_0[7]),
        .I1(value_reg_1[7]),
        .O(\sum_reg_0_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_3 
       (.I0(value_reg_0[6]),
        .I1(value_reg_1[6]),
        .O(\sum_reg_0_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_4 
       (.I0(value_reg_0[5]),
        .I1(value_reg_1[5]),
        .O(\sum_reg_0_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_0[7]_i_5 
       (.I0(value_reg_0[4]),
        .I1(value_reg_1[4]),
        .O(\sum_reg_0_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[0]),
        .Q(sum_reg_0_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[10]),
        .Q(sum_reg_0_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[11]),
        .Q(sum_reg_0_0[11]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[11]_i_1 
       (.CI(\sum_reg_0_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[11]_i_1_n_0 ,\sum_reg_0_0_reg[11]_i_1_n_1 ,\sum_reg_0_0_reg[11]_i_1_n_2 ,\sum_reg_0_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[11:8]),
        .O(sum_reg_0_00[11:8]),
        .S({\sum_reg_0_0[11]_i_2_n_0 ,\sum_reg_0_0[11]_i_3_n_0 ,\sum_reg_0_0[11]_i_4_n_0 ,\sum_reg_0_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[12]),
        .Q(sum_reg_0_0[12]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[12]_i_1 
       (.CI(\sum_reg_0_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_00[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[1]),
        .Q(sum_reg_0_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[2]),
        .Q(sum_reg_0_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[3]),
        .Q(sum_reg_0_0[3]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_0_reg[3]_i_1_n_0 ,\sum_reg_0_0_reg[3]_i_1_n_1 ,\sum_reg_0_0_reg[3]_i_1_n_2 ,\sum_reg_0_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[3:0]),
        .O(sum_reg_0_00[3:0]),
        .S({\sum_reg_0_0[3]_i_2_n_0 ,\sum_reg_0_0[3]_i_3_n_0 ,\sum_reg_0_0[3]_i_4_n_0 ,\sum_reg_0_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[4]),
        .Q(sum_reg_0_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[5]),
        .Q(sum_reg_0_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[6]),
        .Q(sum_reg_0_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[7]),
        .Q(sum_reg_0_0[7]),
        .R(SR));
  CARRY4 \sum_reg_0_0_reg[7]_i_1 
       (.CI(\sum_reg_0_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_0_reg[7]_i_1_n_0 ,\sum_reg_0_0_reg[7]_i_1_n_1 ,\sum_reg_0_0_reg[7]_i_1_n_2 ,\sum_reg_0_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_0[7:4]),
        .O(sum_reg_0_00[7:4]),
        .S({\sum_reg_0_0[7]_i_2_n_0 ,\sum_reg_0_0[7]_i_3_n_0 ,\sum_reg_0_0[7]_i_4_n_0 ,\sum_reg_0_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[8]),
        .Q(sum_reg_0_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_00[9]),
        .Q(sum_reg_0_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_2 
       (.I0(value_reg_2[11]),
        .I1(value_reg_3[11]),
        .O(\sum_reg_0_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_3 
       (.I0(value_reg_2[10]),
        .I1(value_reg_3[10]),
        .O(\sum_reg_0_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_4 
       (.I0(value_reg_2[9]),
        .I1(value_reg_3[9]),
        .O(\sum_reg_0_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[11]_i_5 
       (.I0(value_reg_2[8]),
        .I1(value_reg_3[8]),
        .O(\sum_reg_0_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_2 
       (.I0(value_reg_2[3]),
        .I1(value_reg_3[3]),
        .O(\sum_reg_0_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_3 
       (.I0(value_reg_2[2]),
        .I1(value_reg_3[2]),
        .O(\sum_reg_0_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_4 
       (.I0(value_reg_2[1]),
        .I1(value_reg_3[1]),
        .O(\sum_reg_0_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[3]_i_5 
       (.I0(value_reg_2[0]),
        .I1(value_reg_3[0]),
        .O(\sum_reg_0_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_2 
       (.I0(value_reg_2[7]),
        .I1(value_reg_3[7]),
        .O(\sum_reg_0_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_3 
       (.I0(value_reg_2[6]),
        .I1(value_reg_3[6]),
        .O(\sum_reg_0_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_4 
       (.I0(value_reg_2[5]),
        .I1(value_reg_3[5]),
        .O(\sum_reg_0_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_1[7]_i_5 
       (.I0(value_reg_2[4]),
        .I1(value_reg_3[4]),
        .O(\sum_reg_0_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[0]),
        .Q(sum_reg_0_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[10]),
        .Q(sum_reg_0_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[11]),
        .Q(sum_reg_0_1[11]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[11]_i_1 
       (.CI(\sum_reg_0_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[11]_i_1_n_0 ,\sum_reg_0_1_reg[11]_i_1_n_1 ,\sum_reg_0_1_reg[11]_i_1_n_2 ,\sum_reg_0_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[11:8]),
        .O(sum_reg_0_10[11:8]),
        .S({\sum_reg_0_1[11]_i_2_n_0 ,\sum_reg_0_1[11]_i_3_n_0 ,\sum_reg_0_1[11]_i_4_n_0 ,\sum_reg_0_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[12]),
        .Q(sum_reg_0_1[12]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[12]_i_1 
       (.CI(\sum_reg_0_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_10[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[1]),
        .Q(sum_reg_0_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[2]),
        .Q(sum_reg_0_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[3]),
        .Q(sum_reg_0_1[3]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_1_reg[3]_i_1_n_0 ,\sum_reg_0_1_reg[3]_i_1_n_1 ,\sum_reg_0_1_reg[3]_i_1_n_2 ,\sum_reg_0_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[3:0]),
        .O(sum_reg_0_10[3:0]),
        .S({\sum_reg_0_1[3]_i_2_n_0 ,\sum_reg_0_1[3]_i_3_n_0 ,\sum_reg_0_1[3]_i_4_n_0 ,\sum_reg_0_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[4]),
        .Q(sum_reg_0_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[5]),
        .Q(sum_reg_0_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[6]),
        .Q(sum_reg_0_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[7]),
        .Q(sum_reg_0_1[7]),
        .R(SR));
  CARRY4 \sum_reg_0_1_reg[7]_i_1 
       (.CI(\sum_reg_0_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_1_reg[7]_i_1_n_0 ,\sum_reg_0_1_reg[7]_i_1_n_1 ,\sum_reg_0_1_reg[7]_i_1_n_2 ,\sum_reg_0_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_2[7:4]),
        .O(sum_reg_0_10[7:4]),
        .S({\sum_reg_0_1[7]_i_2_n_0 ,\sum_reg_0_1[7]_i_3_n_0 ,\sum_reg_0_1[7]_i_4_n_0 ,\sum_reg_0_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[8]),
        .Q(sum_reg_0_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_10[9]),
        .Q(sum_reg_0_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_2 
       (.I0(value_reg_4[11]),
        .I1(value_reg_5[11]),
        .O(\sum_reg_0_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_3 
       (.I0(value_reg_4[10]),
        .I1(value_reg_5[10]),
        .O(\sum_reg_0_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_4 
       (.I0(value_reg_4[9]),
        .I1(value_reg_5[9]),
        .O(\sum_reg_0_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[11]_i_5 
       (.I0(value_reg_4[8]),
        .I1(value_reg_5[8]),
        .O(\sum_reg_0_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_2 
       (.I0(value_reg_4[3]),
        .I1(value_reg_5[3]),
        .O(\sum_reg_0_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_3 
       (.I0(value_reg_4[2]),
        .I1(value_reg_5[2]),
        .O(\sum_reg_0_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_4 
       (.I0(value_reg_4[1]),
        .I1(value_reg_5[1]),
        .O(\sum_reg_0_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[3]_i_5 
       (.I0(value_reg_4[0]),
        .I1(value_reg_5[0]),
        .O(\sum_reg_0_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_2 
       (.I0(value_reg_4[7]),
        .I1(value_reg_5[7]),
        .O(\sum_reg_0_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_3 
       (.I0(value_reg_4[6]),
        .I1(value_reg_5[6]),
        .O(\sum_reg_0_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_4 
       (.I0(value_reg_4[5]),
        .I1(value_reg_5[5]),
        .O(\sum_reg_0_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_2[7]_i_5 
       (.I0(value_reg_4[4]),
        .I1(value_reg_5[4]),
        .O(\sum_reg_0_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[0]),
        .Q(sum_reg_0_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[10]),
        .Q(sum_reg_0_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[11]),
        .Q(sum_reg_0_2[11]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[11]_i_1 
       (.CI(\sum_reg_0_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[11]_i_1_n_0 ,\sum_reg_0_2_reg[11]_i_1_n_1 ,\sum_reg_0_2_reg[11]_i_1_n_2 ,\sum_reg_0_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[11:8]),
        .O(sum_reg_0_20[11:8]),
        .S({\sum_reg_0_2[11]_i_2_n_0 ,\sum_reg_0_2[11]_i_3_n_0 ,\sum_reg_0_2[11]_i_4_n_0 ,\sum_reg_0_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[12]),
        .Q(sum_reg_0_2[12]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[12]_i_1 
       (.CI(\sum_reg_0_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_20[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[1]),
        .Q(sum_reg_0_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[2]),
        .Q(sum_reg_0_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[3]),
        .Q(sum_reg_0_2[3]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_2_reg[3]_i_1_n_0 ,\sum_reg_0_2_reg[3]_i_1_n_1 ,\sum_reg_0_2_reg[3]_i_1_n_2 ,\sum_reg_0_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[3:0]),
        .O(sum_reg_0_20[3:0]),
        .S({\sum_reg_0_2[3]_i_2_n_0 ,\sum_reg_0_2[3]_i_3_n_0 ,\sum_reg_0_2[3]_i_4_n_0 ,\sum_reg_0_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[4]),
        .Q(sum_reg_0_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[5]),
        .Q(sum_reg_0_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[6]),
        .Q(sum_reg_0_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[7]),
        .Q(sum_reg_0_2[7]),
        .R(SR));
  CARRY4 \sum_reg_0_2_reg[7]_i_1 
       (.CI(\sum_reg_0_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_2_reg[7]_i_1_n_0 ,\sum_reg_0_2_reg[7]_i_1_n_1 ,\sum_reg_0_2_reg[7]_i_1_n_2 ,\sum_reg_0_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_4[7:4]),
        .O(sum_reg_0_20[7:4]),
        .S({\sum_reg_0_2[7]_i_2_n_0 ,\sum_reg_0_2[7]_i_3_n_0 ,\sum_reg_0_2[7]_i_4_n_0 ,\sum_reg_0_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[8]),
        .Q(sum_reg_0_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_20[9]),
        .Q(sum_reg_0_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_2 
       (.I0(value_reg_6[11]),
        .I1(value_reg_7[11]),
        .O(\sum_reg_0_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_3 
       (.I0(value_reg_6[10]),
        .I1(value_reg_7[10]),
        .O(\sum_reg_0_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_4 
       (.I0(value_reg_6[9]),
        .I1(value_reg_7[9]),
        .O(\sum_reg_0_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[11]_i_5 
       (.I0(value_reg_6[8]),
        .I1(value_reg_7[8]),
        .O(\sum_reg_0_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_2 
       (.I0(value_reg_6[3]),
        .I1(value_reg_7[3]),
        .O(\sum_reg_0_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_3 
       (.I0(value_reg_6[2]),
        .I1(value_reg_7[2]),
        .O(\sum_reg_0_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_4 
       (.I0(value_reg_6[1]),
        .I1(value_reg_7[1]),
        .O(\sum_reg_0_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[3]_i_5 
       (.I0(value_reg_6[0]),
        .I1(value_reg_7[0]),
        .O(\sum_reg_0_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_2 
       (.I0(value_reg_6[7]),
        .I1(value_reg_7[7]),
        .O(\sum_reg_0_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_3 
       (.I0(value_reg_6[6]),
        .I1(value_reg_7[6]),
        .O(\sum_reg_0_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_4 
       (.I0(value_reg_6[5]),
        .I1(value_reg_7[5]),
        .O(\sum_reg_0_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_3[7]_i_5 
       (.I0(value_reg_6[4]),
        .I1(value_reg_7[4]),
        .O(\sum_reg_0_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[0]),
        .Q(sum_reg_0_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[10]),
        .Q(sum_reg_0_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[11]),
        .Q(sum_reg_0_3[11]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[11]_i_1 
       (.CI(\sum_reg_0_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[11]_i_1_n_0 ,\sum_reg_0_3_reg[11]_i_1_n_1 ,\sum_reg_0_3_reg[11]_i_1_n_2 ,\sum_reg_0_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[11:8]),
        .O(sum_reg_0_30[11:8]),
        .S({\sum_reg_0_3[11]_i_2_n_0 ,\sum_reg_0_3[11]_i_3_n_0 ,\sum_reg_0_3[11]_i_4_n_0 ,\sum_reg_0_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[12]),
        .Q(sum_reg_0_3[12]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[12]_i_1 
       (.CI(\sum_reg_0_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_30[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[1]),
        .Q(sum_reg_0_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[2]),
        .Q(sum_reg_0_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[3]),
        .Q(sum_reg_0_3[3]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_3_reg[3]_i_1_n_0 ,\sum_reg_0_3_reg[3]_i_1_n_1 ,\sum_reg_0_3_reg[3]_i_1_n_2 ,\sum_reg_0_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[3:0]),
        .O(sum_reg_0_30[3:0]),
        .S({\sum_reg_0_3[3]_i_2_n_0 ,\sum_reg_0_3[3]_i_3_n_0 ,\sum_reg_0_3[3]_i_4_n_0 ,\sum_reg_0_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[4]),
        .Q(sum_reg_0_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[5]),
        .Q(sum_reg_0_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[6]),
        .Q(sum_reg_0_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[7]),
        .Q(sum_reg_0_3[7]),
        .R(SR));
  CARRY4 \sum_reg_0_3_reg[7]_i_1 
       (.CI(\sum_reg_0_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_3_reg[7]_i_1_n_0 ,\sum_reg_0_3_reg[7]_i_1_n_1 ,\sum_reg_0_3_reg[7]_i_1_n_2 ,\sum_reg_0_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_6[7:4]),
        .O(sum_reg_0_30[7:4]),
        .S({\sum_reg_0_3[7]_i_2_n_0 ,\sum_reg_0_3[7]_i_3_n_0 ,\sum_reg_0_3[7]_i_4_n_0 ,\sum_reg_0_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[8]),
        .Q(sum_reg_0_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_30[9]),
        .Q(sum_reg_0_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_2 
       (.I0(value_reg_8[11]),
        .I1(value_reg_9[11]),
        .O(\sum_reg_0_4[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_3 
       (.I0(value_reg_8[10]),
        .I1(value_reg_9[10]),
        .O(\sum_reg_0_4[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_4 
       (.I0(value_reg_8[9]),
        .I1(value_reg_9[9]),
        .O(\sum_reg_0_4[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[11]_i_5 
       (.I0(value_reg_8[8]),
        .I1(value_reg_9[8]),
        .O(\sum_reg_0_4[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_2 
       (.I0(value_reg_8[3]),
        .I1(value_reg_9[3]),
        .O(\sum_reg_0_4[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_3 
       (.I0(value_reg_8[2]),
        .I1(value_reg_9[2]),
        .O(\sum_reg_0_4[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_4 
       (.I0(value_reg_8[1]),
        .I1(value_reg_9[1]),
        .O(\sum_reg_0_4[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[3]_i_5 
       (.I0(value_reg_8[0]),
        .I1(value_reg_9[0]),
        .O(\sum_reg_0_4[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_2 
       (.I0(value_reg_8[7]),
        .I1(value_reg_9[7]),
        .O(\sum_reg_0_4[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_3 
       (.I0(value_reg_8[6]),
        .I1(value_reg_9[6]),
        .O(\sum_reg_0_4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_4 
       (.I0(value_reg_8[5]),
        .I1(value_reg_9[5]),
        .O(\sum_reg_0_4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_4[7]_i_5 
       (.I0(value_reg_8[4]),
        .I1(value_reg_9[4]),
        .O(\sum_reg_0_4[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[0]),
        .Q(sum_reg_0_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[10]),
        .Q(sum_reg_0_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[11]),
        .Q(sum_reg_0_4[11]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[11]_i_1 
       (.CI(\sum_reg_0_4_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[11]_i_1_n_0 ,\sum_reg_0_4_reg[11]_i_1_n_1 ,\sum_reg_0_4_reg[11]_i_1_n_2 ,\sum_reg_0_4_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[11:8]),
        .O(sum_reg_0_40[11:8]),
        .S({\sum_reg_0_4[11]_i_2_n_0 ,\sum_reg_0_4[11]_i_3_n_0 ,\sum_reg_0_4[11]_i_4_n_0 ,\sum_reg_0_4[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[12]),
        .Q(sum_reg_0_4[12]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[12]_i_1 
       (.CI(\sum_reg_0_4_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_40[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[1]),
        .Q(sum_reg_0_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[2]),
        .Q(sum_reg_0_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[3]),
        .Q(sum_reg_0_4[3]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_4_reg[3]_i_1_n_0 ,\sum_reg_0_4_reg[3]_i_1_n_1 ,\sum_reg_0_4_reg[3]_i_1_n_2 ,\sum_reg_0_4_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[3:0]),
        .O(sum_reg_0_40[3:0]),
        .S({\sum_reg_0_4[3]_i_2_n_0 ,\sum_reg_0_4[3]_i_3_n_0 ,\sum_reg_0_4[3]_i_4_n_0 ,\sum_reg_0_4[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[4]),
        .Q(sum_reg_0_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[5]),
        .Q(sum_reg_0_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[6]),
        .Q(sum_reg_0_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[7]),
        .Q(sum_reg_0_4[7]),
        .R(SR));
  CARRY4 \sum_reg_0_4_reg[7]_i_1 
       (.CI(\sum_reg_0_4_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_4_reg[7]_i_1_n_0 ,\sum_reg_0_4_reg[7]_i_1_n_1 ,\sum_reg_0_4_reg[7]_i_1_n_2 ,\sum_reg_0_4_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_8[7:4]),
        .O(sum_reg_0_40[7:4]),
        .S({\sum_reg_0_4[7]_i_2_n_0 ,\sum_reg_0_4[7]_i_3_n_0 ,\sum_reg_0_4[7]_i_4_n_0 ,\sum_reg_0_4[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[8]),
        .Q(sum_reg_0_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_40[9]),
        .Q(sum_reg_0_4[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_2 
       (.I0(value_reg_10[11]),
        .I1(value_reg_11[11]),
        .O(\sum_reg_0_5[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_3 
       (.I0(value_reg_10[10]),
        .I1(value_reg_11[10]),
        .O(\sum_reg_0_5[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_4 
       (.I0(value_reg_10[9]),
        .I1(value_reg_11[9]),
        .O(\sum_reg_0_5[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[11]_i_5 
       (.I0(value_reg_10[8]),
        .I1(value_reg_11[8]),
        .O(\sum_reg_0_5[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_2 
       (.I0(value_reg_10[3]),
        .I1(value_reg_11[3]),
        .O(\sum_reg_0_5[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_3 
       (.I0(value_reg_10[2]),
        .I1(value_reg_11[2]),
        .O(\sum_reg_0_5[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_4 
       (.I0(value_reg_10[1]),
        .I1(value_reg_11[1]),
        .O(\sum_reg_0_5[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[3]_i_5 
       (.I0(value_reg_10[0]),
        .I1(value_reg_11[0]),
        .O(\sum_reg_0_5[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_2 
       (.I0(value_reg_10[7]),
        .I1(value_reg_11[7]),
        .O(\sum_reg_0_5[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_3 
       (.I0(value_reg_10[6]),
        .I1(value_reg_11[6]),
        .O(\sum_reg_0_5[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_4 
       (.I0(value_reg_10[5]),
        .I1(value_reg_11[5]),
        .O(\sum_reg_0_5[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_5[7]_i_5 
       (.I0(value_reg_10[4]),
        .I1(value_reg_11[4]),
        .O(\sum_reg_0_5[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[0]),
        .Q(sum_reg_0_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[10]),
        .Q(sum_reg_0_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[11]),
        .Q(sum_reg_0_5[11]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[11]_i_1 
       (.CI(\sum_reg_0_5_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[11]_i_1_n_0 ,\sum_reg_0_5_reg[11]_i_1_n_1 ,\sum_reg_0_5_reg[11]_i_1_n_2 ,\sum_reg_0_5_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[11:8]),
        .O(sum_reg_0_50[11:8]),
        .S({\sum_reg_0_5[11]_i_2_n_0 ,\sum_reg_0_5[11]_i_3_n_0 ,\sum_reg_0_5[11]_i_4_n_0 ,\sum_reg_0_5[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[12]),
        .Q(sum_reg_0_5[12]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[12]_i_1 
       (.CI(\sum_reg_0_5_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_50[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[1]),
        .Q(sum_reg_0_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[2]),
        .Q(sum_reg_0_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[3]),
        .Q(sum_reg_0_5[3]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_5_reg[3]_i_1_n_0 ,\sum_reg_0_5_reg[3]_i_1_n_1 ,\sum_reg_0_5_reg[3]_i_1_n_2 ,\sum_reg_0_5_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[3:0]),
        .O(sum_reg_0_50[3:0]),
        .S({\sum_reg_0_5[3]_i_2_n_0 ,\sum_reg_0_5[3]_i_3_n_0 ,\sum_reg_0_5[3]_i_4_n_0 ,\sum_reg_0_5[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[4]),
        .Q(sum_reg_0_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[5]),
        .Q(sum_reg_0_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[6]),
        .Q(sum_reg_0_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[7]),
        .Q(sum_reg_0_5[7]),
        .R(SR));
  CARRY4 \sum_reg_0_5_reg[7]_i_1 
       (.CI(\sum_reg_0_5_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_5_reg[7]_i_1_n_0 ,\sum_reg_0_5_reg[7]_i_1_n_1 ,\sum_reg_0_5_reg[7]_i_1_n_2 ,\sum_reg_0_5_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_10[7:4]),
        .O(sum_reg_0_50[7:4]),
        .S({\sum_reg_0_5[7]_i_2_n_0 ,\sum_reg_0_5[7]_i_3_n_0 ,\sum_reg_0_5[7]_i_4_n_0 ,\sum_reg_0_5[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[8]),
        .Q(sum_reg_0_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_50[9]),
        .Q(sum_reg_0_5[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_2 
       (.I0(value_reg_12[11]),
        .I1(value_reg_13[11]),
        .O(\sum_reg_0_6[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_3 
       (.I0(value_reg_12[10]),
        .I1(value_reg_13[10]),
        .O(\sum_reg_0_6[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_4 
       (.I0(value_reg_12[9]),
        .I1(value_reg_13[9]),
        .O(\sum_reg_0_6[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[11]_i_5 
       (.I0(value_reg_12[8]),
        .I1(value_reg_13[8]),
        .O(\sum_reg_0_6[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_2 
       (.I0(value_reg_12[3]),
        .I1(value_reg_13[3]),
        .O(\sum_reg_0_6[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_3 
       (.I0(value_reg_12[2]),
        .I1(value_reg_13[2]),
        .O(\sum_reg_0_6[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_4 
       (.I0(value_reg_12[1]),
        .I1(value_reg_13[1]),
        .O(\sum_reg_0_6[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[3]_i_5 
       (.I0(value_reg_12[0]),
        .I1(value_reg_13[0]),
        .O(\sum_reg_0_6[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_2 
       (.I0(value_reg_12[7]),
        .I1(value_reg_13[7]),
        .O(\sum_reg_0_6[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_3 
       (.I0(value_reg_12[6]),
        .I1(value_reg_13[6]),
        .O(\sum_reg_0_6[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_4 
       (.I0(value_reg_12[5]),
        .I1(value_reg_13[5]),
        .O(\sum_reg_0_6[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_6[7]_i_5 
       (.I0(value_reg_12[4]),
        .I1(value_reg_13[4]),
        .O(\sum_reg_0_6[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[0]),
        .Q(sum_reg_0_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[10]),
        .Q(sum_reg_0_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[11]),
        .Q(sum_reg_0_6[11]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[11]_i_1 
       (.CI(\sum_reg_0_6_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[11]_i_1_n_0 ,\sum_reg_0_6_reg[11]_i_1_n_1 ,\sum_reg_0_6_reg[11]_i_1_n_2 ,\sum_reg_0_6_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[11:8]),
        .O(sum_reg_0_60[11:8]),
        .S({\sum_reg_0_6[11]_i_2_n_0 ,\sum_reg_0_6[11]_i_3_n_0 ,\sum_reg_0_6[11]_i_4_n_0 ,\sum_reg_0_6[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[12]),
        .Q(sum_reg_0_6[12]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[12]_i_1 
       (.CI(\sum_reg_0_6_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_60[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[1]),
        .Q(sum_reg_0_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[2]),
        .Q(sum_reg_0_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[3]),
        .Q(sum_reg_0_6[3]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_6_reg[3]_i_1_n_0 ,\sum_reg_0_6_reg[3]_i_1_n_1 ,\sum_reg_0_6_reg[3]_i_1_n_2 ,\sum_reg_0_6_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[3:0]),
        .O(sum_reg_0_60[3:0]),
        .S({\sum_reg_0_6[3]_i_2_n_0 ,\sum_reg_0_6[3]_i_3_n_0 ,\sum_reg_0_6[3]_i_4_n_0 ,\sum_reg_0_6[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[4]),
        .Q(sum_reg_0_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[5]),
        .Q(sum_reg_0_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[6]),
        .Q(sum_reg_0_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[7]),
        .Q(sum_reg_0_6[7]),
        .R(SR));
  CARRY4 \sum_reg_0_6_reg[7]_i_1 
       (.CI(\sum_reg_0_6_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_6_reg[7]_i_1_n_0 ,\sum_reg_0_6_reg[7]_i_1_n_1 ,\sum_reg_0_6_reg[7]_i_1_n_2 ,\sum_reg_0_6_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_12[7:4]),
        .O(sum_reg_0_60[7:4]),
        .S({\sum_reg_0_6[7]_i_2_n_0 ,\sum_reg_0_6[7]_i_3_n_0 ,\sum_reg_0_6[7]_i_4_n_0 ,\sum_reg_0_6[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[8]),
        .Q(sum_reg_0_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_60[9]),
        .Q(sum_reg_0_6[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_2 
       (.I0(value_reg_14[11]),
        .I1(value_reg_15[11]),
        .O(\sum_reg_0_7[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_3 
       (.I0(value_reg_14[10]),
        .I1(value_reg_15[10]),
        .O(\sum_reg_0_7[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_4 
       (.I0(value_reg_14[9]),
        .I1(value_reg_15[9]),
        .O(\sum_reg_0_7[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[11]_i_5 
       (.I0(value_reg_14[8]),
        .I1(value_reg_15[8]),
        .O(\sum_reg_0_7[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_2 
       (.I0(value_reg_14[3]),
        .I1(value_reg_15[3]),
        .O(\sum_reg_0_7[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_3 
       (.I0(value_reg_14[2]),
        .I1(value_reg_15[2]),
        .O(\sum_reg_0_7[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_4 
       (.I0(value_reg_14[1]),
        .I1(value_reg_15[1]),
        .O(\sum_reg_0_7[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[3]_i_5 
       (.I0(value_reg_14[0]),
        .I1(value_reg_15[0]),
        .O(\sum_reg_0_7[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_2 
       (.I0(value_reg_14[7]),
        .I1(value_reg_15[7]),
        .O(\sum_reg_0_7[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_3 
       (.I0(value_reg_14[6]),
        .I1(value_reg_15[6]),
        .O(\sum_reg_0_7[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_4 
       (.I0(value_reg_14[5]),
        .I1(value_reg_15[5]),
        .O(\sum_reg_0_7[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_0_7[7]_i_5 
       (.I0(value_reg_14[4]),
        .I1(value_reg_15[4]),
        .O(\sum_reg_0_7[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[0]),
        .Q(sum_reg_0_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[10]),
        .Q(sum_reg_0_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[11]),
        .Q(sum_reg_0_7[11]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[11]_i_1 
       (.CI(\sum_reg_0_7_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[11]_i_1_n_0 ,\sum_reg_0_7_reg[11]_i_1_n_1 ,\sum_reg_0_7_reg[11]_i_1_n_2 ,\sum_reg_0_7_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[11:8]),
        .O(sum_reg_0_70[11:8]),
        .S({\sum_reg_0_7[11]_i_2_n_0 ,\sum_reg_0_7[11]_i_3_n_0 ,\sum_reg_0_7[11]_i_4_n_0 ,\sum_reg_0_7[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[12]),
        .Q(sum_reg_0_7[12]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[12]_i_1 
       (.CI(\sum_reg_0_7_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED [3:1],sum_reg_0_70[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[1]),
        .Q(sum_reg_0_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[2]),
        .Q(sum_reg_0_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[3]),
        .Q(sum_reg_0_7[3]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_0_7_reg[3]_i_1_n_0 ,\sum_reg_0_7_reg[3]_i_1_n_1 ,\sum_reg_0_7_reg[3]_i_1_n_2 ,\sum_reg_0_7_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[3:0]),
        .O(sum_reg_0_70[3:0]),
        .S({\sum_reg_0_7[3]_i_2_n_0 ,\sum_reg_0_7[3]_i_3_n_0 ,\sum_reg_0_7[3]_i_4_n_0 ,\sum_reg_0_7[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[4]),
        .Q(sum_reg_0_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[5]),
        .Q(sum_reg_0_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[6]),
        .Q(sum_reg_0_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[7]),
        .Q(sum_reg_0_7[7]),
        .R(SR));
  CARRY4 \sum_reg_0_7_reg[7]_i_1 
       (.CI(\sum_reg_0_7_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_0_7_reg[7]_i_1_n_0 ,\sum_reg_0_7_reg[7]_i_1_n_1 ,\sum_reg_0_7_reg[7]_i_1_n_2 ,\sum_reg_0_7_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(value_reg_14[7:4]),
        .O(sum_reg_0_70[7:4]),
        .S({\sum_reg_0_7[7]_i_2_n_0 ,\sum_reg_0_7[7]_i_3_n_0 ,\sum_reg_0_7[7]_i_4_n_0 ,\sum_reg_0_7[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[8]),
        .Q(sum_reg_0_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_0_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_0_70[9]),
        .Q(sum_reg_0_7[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_2 
       (.I0(sum_reg_0_0[11]),
        .I1(sum_reg_0_1[11]),
        .O(\sum_reg_1_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_3 
       (.I0(sum_reg_0_0[10]),
        .I1(sum_reg_0_1[10]),
        .O(\sum_reg_1_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_4 
       (.I0(sum_reg_0_0[9]),
        .I1(sum_reg_0_1[9]),
        .O(\sum_reg_1_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[11]_i_5 
       (.I0(sum_reg_0_0[8]),
        .I1(sum_reg_0_1[8]),
        .O(\sum_reg_1_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[13]_i_2 
       (.I0(sum_reg_0_0[12]),
        .I1(sum_reg_0_1[12]),
        .O(\sum_reg_1_0[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_2 
       (.I0(sum_reg_0_0[3]),
        .I1(sum_reg_0_1[3]),
        .O(\sum_reg_1_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_3 
       (.I0(sum_reg_0_0[2]),
        .I1(sum_reg_0_1[2]),
        .O(\sum_reg_1_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_4 
       (.I0(sum_reg_0_0[1]),
        .I1(sum_reg_0_1[1]),
        .O(\sum_reg_1_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[3]_i_5 
       (.I0(sum_reg_0_0[0]),
        .I1(sum_reg_0_1[0]),
        .O(\sum_reg_1_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_2 
       (.I0(sum_reg_0_0[7]),
        .I1(sum_reg_0_1[7]),
        .O(\sum_reg_1_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_3 
       (.I0(sum_reg_0_0[6]),
        .I1(sum_reg_0_1[6]),
        .O(\sum_reg_1_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_4 
       (.I0(sum_reg_0_0[5]),
        .I1(sum_reg_0_1[5]),
        .O(\sum_reg_1_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_0[7]_i_5 
       (.I0(sum_reg_0_0[4]),
        .I1(sum_reg_0_1[4]),
        .O(\sum_reg_1_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[0]),
        .Q(sum_reg_1_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[10]),
        .Q(sum_reg_1_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[11]),
        .Q(sum_reg_1_0[11]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[11]_i_1 
       (.CI(\sum_reg_1_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[11]_i_1_n_0 ,\sum_reg_1_0_reg[11]_i_1_n_1 ,\sum_reg_1_0_reg[11]_i_1_n_2 ,\sum_reg_1_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[11:8]),
        .O(sum_reg_1_00[11:8]),
        .S({\sum_reg_1_0[11]_i_2_n_0 ,\sum_reg_1_0[11]_i_3_n_0 ,\sum_reg_1_0[11]_i_4_n_0 ,\sum_reg_1_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[12]),
        .Q(sum_reg_1_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[13]),
        .Q(sum_reg_1_0[13]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[13]_i_1 
       (.CI(\sum_reg_1_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_00[13],\NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_0[12]}),
        .O({\NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_00[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_0[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[1]),
        .Q(sum_reg_1_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[2]),
        .Q(sum_reg_1_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[3]),
        .Q(sum_reg_1_0[3]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_0_reg[3]_i_1_n_0 ,\sum_reg_1_0_reg[3]_i_1_n_1 ,\sum_reg_1_0_reg[3]_i_1_n_2 ,\sum_reg_1_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[3:0]),
        .O(sum_reg_1_00[3:0]),
        .S({\sum_reg_1_0[3]_i_2_n_0 ,\sum_reg_1_0[3]_i_3_n_0 ,\sum_reg_1_0[3]_i_4_n_0 ,\sum_reg_1_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[4]),
        .Q(sum_reg_1_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[5]),
        .Q(sum_reg_1_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[6]),
        .Q(sum_reg_1_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[7]),
        .Q(sum_reg_1_0[7]),
        .R(SR));
  CARRY4 \sum_reg_1_0_reg[7]_i_1 
       (.CI(\sum_reg_1_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_0_reg[7]_i_1_n_0 ,\sum_reg_1_0_reg[7]_i_1_n_1 ,\sum_reg_1_0_reg[7]_i_1_n_2 ,\sum_reg_1_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_0[7:4]),
        .O(sum_reg_1_00[7:4]),
        .S({\sum_reg_1_0[7]_i_2_n_0 ,\sum_reg_1_0[7]_i_3_n_0 ,\sum_reg_1_0[7]_i_4_n_0 ,\sum_reg_1_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[8]),
        .Q(sum_reg_1_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_00[9]),
        .Q(sum_reg_1_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_2 
       (.I0(sum_reg_0_2[11]),
        .I1(sum_reg_0_3[11]),
        .O(\sum_reg_1_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_3 
       (.I0(sum_reg_0_2[10]),
        .I1(sum_reg_0_3[10]),
        .O(\sum_reg_1_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_4 
       (.I0(sum_reg_0_2[9]),
        .I1(sum_reg_0_3[9]),
        .O(\sum_reg_1_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[11]_i_5 
       (.I0(sum_reg_0_2[8]),
        .I1(sum_reg_0_3[8]),
        .O(\sum_reg_1_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[13]_i_2 
       (.I0(sum_reg_0_2[12]),
        .I1(sum_reg_0_3[12]),
        .O(\sum_reg_1_1[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_2 
       (.I0(sum_reg_0_2[3]),
        .I1(sum_reg_0_3[3]),
        .O(\sum_reg_1_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_3 
       (.I0(sum_reg_0_2[2]),
        .I1(sum_reg_0_3[2]),
        .O(\sum_reg_1_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_4 
       (.I0(sum_reg_0_2[1]),
        .I1(sum_reg_0_3[1]),
        .O(\sum_reg_1_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[3]_i_5 
       (.I0(sum_reg_0_2[0]),
        .I1(sum_reg_0_3[0]),
        .O(\sum_reg_1_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_2 
       (.I0(sum_reg_0_2[7]),
        .I1(sum_reg_0_3[7]),
        .O(\sum_reg_1_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_3 
       (.I0(sum_reg_0_2[6]),
        .I1(sum_reg_0_3[6]),
        .O(\sum_reg_1_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_4 
       (.I0(sum_reg_0_2[5]),
        .I1(sum_reg_0_3[5]),
        .O(\sum_reg_1_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_1[7]_i_5 
       (.I0(sum_reg_0_2[4]),
        .I1(sum_reg_0_3[4]),
        .O(\sum_reg_1_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[0]),
        .Q(sum_reg_1_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[10]),
        .Q(sum_reg_1_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[11]),
        .Q(sum_reg_1_1[11]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[11]_i_1 
       (.CI(\sum_reg_1_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[11]_i_1_n_0 ,\sum_reg_1_1_reg[11]_i_1_n_1 ,\sum_reg_1_1_reg[11]_i_1_n_2 ,\sum_reg_1_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[11:8]),
        .O(sum_reg_1_10[11:8]),
        .S({\sum_reg_1_1[11]_i_2_n_0 ,\sum_reg_1_1[11]_i_3_n_0 ,\sum_reg_1_1[11]_i_4_n_0 ,\sum_reg_1_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[12]),
        .Q(sum_reg_1_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[13]),
        .Q(sum_reg_1_1[13]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[13]_i_1 
       (.CI(\sum_reg_1_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_10[13],\NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_2[12]}),
        .O({\NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_10[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_1[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[1]),
        .Q(sum_reg_1_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[2]),
        .Q(sum_reg_1_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[3]),
        .Q(sum_reg_1_1[3]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_1_reg[3]_i_1_n_0 ,\sum_reg_1_1_reg[3]_i_1_n_1 ,\sum_reg_1_1_reg[3]_i_1_n_2 ,\sum_reg_1_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[3:0]),
        .O(sum_reg_1_10[3:0]),
        .S({\sum_reg_1_1[3]_i_2_n_0 ,\sum_reg_1_1[3]_i_3_n_0 ,\sum_reg_1_1[3]_i_4_n_0 ,\sum_reg_1_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[4]),
        .Q(sum_reg_1_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[5]),
        .Q(sum_reg_1_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[6]),
        .Q(sum_reg_1_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[7]),
        .Q(sum_reg_1_1[7]),
        .R(SR));
  CARRY4 \sum_reg_1_1_reg[7]_i_1 
       (.CI(\sum_reg_1_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_1_reg[7]_i_1_n_0 ,\sum_reg_1_1_reg[7]_i_1_n_1 ,\sum_reg_1_1_reg[7]_i_1_n_2 ,\sum_reg_1_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_2[7:4]),
        .O(sum_reg_1_10[7:4]),
        .S({\sum_reg_1_1[7]_i_2_n_0 ,\sum_reg_1_1[7]_i_3_n_0 ,\sum_reg_1_1[7]_i_4_n_0 ,\sum_reg_1_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[8]),
        .Q(sum_reg_1_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_10[9]),
        .Q(sum_reg_1_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_2 
       (.I0(sum_reg_0_4[11]),
        .I1(sum_reg_0_5[11]),
        .O(\sum_reg_1_2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_3 
       (.I0(sum_reg_0_4[10]),
        .I1(sum_reg_0_5[10]),
        .O(\sum_reg_1_2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_4 
       (.I0(sum_reg_0_4[9]),
        .I1(sum_reg_0_5[9]),
        .O(\sum_reg_1_2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[11]_i_5 
       (.I0(sum_reg_0_4[8]),
        .I1(sum_reg_0_5[8]),
        .O(\sum_reg_1_2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[13]_i_2 
       (.I0(sum_reg_0_4[12]),
        .I1(sum_reg_0_5[12]),
        .O(\sum_reg_1_2[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_2 
       (.I0(sum_reg_0_4[3]),
        .I1(sum_reg_0_5[3]),
        .O(\sum_reg_1_2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_3 
       (.I0(sum_reg_0_4[2]),
        .I1(sum_reg_0_5[2]),
        .O(\sum_reg_1_2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_4 
       (.I0(sum_reg_0_4[1]),
        .I1(sum_reg_0_5[1]),
        .O(\sum_reg_1_2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[3]_i_5 
       (.I0(sum_reg_0_4[0]),
        .I1(sum_reg_0_5[0]),
        .O(\sum_reg_1_2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_2 
       (.I0(sum_reg_0_4[7]),
        .I1(sum_reg_0_5[7]),
        .O(\sum_reg_1_2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_3 
       (.I0(sum_reg_0_4[6]),
        .I1(sum_reg_0_5[6]),
        .O(\sum_reg_1_2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_4 
       (.I0(sum_reg_0_4[5]),
        .I1(sum_reg_0_5[5]),
        .O(\sum_reg_1_2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_2[7]_i_5 
       (.I0(sum_reg_0_4[4]),
        .I1(sum_reg_0_5[4]),
        .O(\sum_reg_1_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[0]),
        .Q(sum_reg_1_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[10]),
        .Q(sum_reg_1_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[11]),
        .Q(sum_reg_1_2[11]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[11]_i_1 
       (.CI(\sum_reg_1_2_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[11]_i_1_n_0 ,\sum_reg_1_2_reg[11]_i_1_n_1 ,\sum_reg_1_2_reg[11]_i_1_n_2 ,\sum_reg_1_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[11:8]),
        .O(sum_reg_1_20[11:8]),
        .S({\sum_reg_1_2[11]_i_2_n_0 ,\sum_reg_1_2[11]_i_3_n_0 ,\sum_reg_1_2[11]_i_4_n_0 ,\sum_reg_1_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[12]),
        .Q(sum_reg_1_2[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[13]),
        .Q(sum_reg_1_2[13]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[13]_i_1 
       (.CI(\sum_reg_1_2_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_20[13],\NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_4[12]}),
        .O({\NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_20[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_2[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[1]),
        .Q(sum_reg_1_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[2]),
        .Q(sum_reg_1_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[3]),
        .Q(sum_reg_1_2[3]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_2_reg[3]_i_1_n_0 ,\sum_reg_1_2_reg[3]_i_1_n_1 ,\sum_reg_1_2_reg[3]_i_1_n_2 ,\sum_reg_1_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[3:0]),
        .O(sum_reg_1_20[3:0]),
        .S({\sum_reg_1_2[3]_i_2_n_0 ,\sum_reg_1_2[3]_i_3_n_0 ,\sum_reg_1_2[3]_i_4_n_0 ,\sum_reg_1_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[4]),
        .Q(sum_reg_1_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[5]),
        .Q(sum_reg_1_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[6]),
        .Q(sum_reg_1_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[7]),
        .Q(sum_reg_1_2[7]),
        .R(SR));
  CARRY4 \sum_reg_1_2_reg[7]_i_1 
       (.CI(\sum_reg_1_2_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_2_reg[7]_i_1_n_0 ,\sum_reg_1_2_reg[7]_i_1_n_1 ,\sum_reg_1_2_reg[7]_i_1_n_2 ,\sum_reg_1_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_4[7:4]),
        .O(sum_reg_1_20[7:4]),
        .S({\sum_reg_1_2[7]_i_2_n_0 ,\sum_reg_1_2[7]_i_3_n_0 ,\sum_reg_1_2[7]_i_4_n_0 ,\sum_reg_1_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[8]),
        .Q(sum_reg_1_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_20[9]),
        .Q(sum_reg_1_2[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_2 
       (.I0(sum_reg_0_6[11]),
        .I1(sum_reg_0_7[11]),
        .O(\sum_reg_1_3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_3 
       (.I0(sum_reg_0_6[10]),
        .I1(sum_reg_0_7[10]),
        .O(\sum_reg_1_3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_4 
       (.I0(sum_reg_0_6[9]),
        .I1(sum_reg_0_7[9]),
        .O(\sum_reg_1_3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[11]_i_5 
       (.I0(sum_reg_0_6[8]),
        .I1(sum_reg_0_7[8]),
        .O(\sum_reg_1_3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[13]_i_2 
       (.I0(sum_reg_0_6[12]),
        .I1(sum_reg_0_7[12]),
        .O(\sum_reg_1_3[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_2 
       (.I0(sum_reg_0_6[3]),
        .I1(sum_reg_0_7[3]),
        .O(\sum_reg_1_3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_3 
       (.I0(sum_reg_0_6[2]),
        .I1(sum_reg_0_7[2]),
        .O(\sum_reg_1_3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_4 
       (.I0(sum_reg_0_6[1]),
        .I1(sum_reg_0_7[1]),
        .O(\sum_reg_1_3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[3]_i_5 
       (.I0(sum_reg_0_6[0]),
        .I1(sum_reg_0_7[0]),
        .O(\sum_reg_1_3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_2 
       (.I0(sum_reg_0_6[7]),
        .I1(sum_reg_0_7[7]),
        .O(\sum_reg_1_3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_3 
       (.I0(sum_reg_0_6[6]),
        .I1(sum_reg_0_7[6]),
        .O(\sum_reg_1_3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_4 
       (.I0(sum_reg_0_6[5]),
        .I1(sum_reg_0_7[5]),
        .O(\sum_reg_1_3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1_3[7]_i_5 
       (.I0(sum_reg_0_6[4]),
        .I1(sum_reg_0_7[4]),
        .O(\sum_reg_1_3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[0]),
        .Q(sum_reg_1_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[10]),
        .Q(sum_reg_1_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[11]),
        .Q(sum_reg_1_3[11]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[11]_i_1 
       (.CI(\sum_reg_1_3_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[11]_i_1_n_0 ,\sum_reg_1_3_reg[11]_i_1_n_1 ,\sum_reg_1_3_reg[11]_i_1_n_2 ,\sum_reg_1_3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[11:8]),
        .O(sum_reg_1_30[11:8]),
        .S({\sum_reg_1_3[11]_i_2_n_0 ,\sum_reg_1_3[11]_i_3_n_0 ,\sum_reg_1_3[11]_i_4_n_0 ,\sum_reg_1_3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[12]),
        .Q(sum_reg_1_3[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[13]),
        .Q(sum_reg_1_3[13]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[13]_i_1 
       (.CI(\sum_reg_1_3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [3:2],sum_reg_1_30[13],\NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sum_reg_0_6[12]}),
        .O({\NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED [3:1],sum_reg_1_30[12]}),
        .S({1'b0,1'b0,1'b1,\sum_reg_1_3[13]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[1]),
        .Q(sum_reg_1_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[2]),
        .Q(sum_reg_1_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[3]),
        .Q(sum_reg_1_3[3]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1_3_reg[3]_i_1_n_0 ,\sum_reg_1_3_reg[3]_i_1_n_1 ,\sum_reg_1_3_reg[3]_i_1_n_2 ,\sum_reg_1_3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[3:0]),
        .O(sum_reg_1_30[3:0]),
        .S({\sum_reg_1_3[3]_i_2_n_0 ,\sum_reg_1_3[3]_i_3_n_0 ,\sum_reg_1_3[3]_i_4_n_0 ,\sum_reg_1_3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[4]),
        .Q(sum_reg_1_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[5]),
        .Q(sum_reg_1_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[6]),
        .Q(sum_reg_1_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[7]),
        .Q(sum_reg_1_3[7]),
        .R(SR));
  CARRY4 \sum_reg_1_3_reg[7]_i_1 
       (.CI(\sum_reg_1_3_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_1_3_reg[7]_i_1_n_0 ,\sum_reg_1_3_reg[7]_i_1_n_1 ,\sum_reg_1_3_reg[7]_i_1_n_2 ,\sum_reg_1_3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_0_6[7:4]),
        .O(sum_reg_1_30[7:4]),
        .S({\sum_reg_1_3[7]_i_2_n_0 ,\sum_reg_1_3[7]_i_3_n_0 ,\sum_reg_1_3[7]_i_4_n_0 ,\sum_reg_1_3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[8]),
        .Q(sum_reg_1_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_1_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_1_30[9]),
        .Q(sum_reg_1_3[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_2 
       (.I0(sum_reg_1_0[11]),
        .I1(sum_reg_1_1[11]),
        .O(\sum_reg_2_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_3 
       (.I0(sum_reg_1_0[10]),
        .I1(sum_reg_1_1[10]),
        .O(\sum_reg_2_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_4 
       (.I0(sum_reg_1_0[9]),
        .I1(sum_reg_1_1[9]),
        .O(\sum_reg_2_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[11]_i_5 
       (.I0(sum_reg_1_0[8]),
        .I1(sum_reg_1_1[8]),
        .O(\sum_reg_2_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_2 
       (.I0(sum_reg_1_0[13]),
        .I1(sum_reg_1_1[13]),
        .O(\sum_reg_2_0[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[14]_i_3 
       (.I0(sum_reg_1_0[12]),
        .I1(sum_reg_1_1[12]),
        .O(\sum_reg_2_0[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_2 
       (.I0(sum_reg_1_0[3]),
        .I1(sum_reg_1_1[3]),
        .O(\sum_reg_2_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_3 
       (.I0(sum_reg_1_0[2]),
        .I1(sum_reg_1_1[2]),
        .O(\sum_reg_2_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_4 
       (.I0(sum_reg_1_0[1]),
        .I1(sum_reg_1_1[1]),
        .O(\sum_reg_2_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[3]_i_5 
       (.I0(sum_reg_1_0[0]),
        .I1(sum_reg_1_1[0]),
        .O(\sum_reg_2_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_2 
       (.I0(sum_reg_1_0[7]),
        .I1(sum_reg_1_1[7]),
        .O(\sum_reg_2_0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_3 
       (.I0(sum_reg_1_0[6]),
        .I1(sum_reg_1_1[6]),
        .O(\sum_reg_2_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_4 
       (.I0(sum_reg_1_0[5]),
        .I1(sum_reg_1_1[5]),
        .O(\sum_reg_2_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_0[7]_i_5 
       (.I0(sum_reg_1_0[4]),
        .I1(sum_reg_1_1[4]),
        .O(\sum_reg_2_0[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[0]),
        .Q(sum_reg_2_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[10]),
        .Q(sum_reg_2_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[11]),
        .Q(sum_reg_2_0[11]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[11]_i_1 
       (.CI(\sum_reg_2_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[11]_i_1_n_0 ,\sum_reg_2_0_reg[11]_i_1_n_1 ,\sum_reg_2_0_reg[11]_i_1_n_2 ,\sum_reg_2_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[11:8]),
        .O(sum_reg_2_00[11:8]),
        .S({\sum_reg_2_0[11]_i_2_n_0 ,\sum_reg_2_0[11]_i_3_n_0 ,\sum_reg_2_0[11]_i_4_n_0 ,\sum_reg_2_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[12]),
        .Q(sum_reg_2_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[13]),
        .Q(sum_reg_2_0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[14]),
        .Q(sum_reg_2_0[14]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[14]_i_1 
       (.CI(\sum_reg_2_0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_00[14],\NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_0_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_0[13:12]}),
        .O({\NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_00[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_0[14]_i_2_n_0 ,\sum_reg_2_0[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[1]),
        .Q(sum_reg_2_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[2]),
        .Q(sum_reg_2_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[3]),
        .Q(sum_reg_2_0[3]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_0_reg[3]_i_1_n_0 ,\sum_reg_2_0_reg[3]_i_1_n_1 ,\sum_reg_2_0_reg[3]_i_1_n_2 ,\sum_reg_2_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[3:0]),
        .O(sum_reg_2_00[3:0]),
        .S({\sum_reg_2_0[3]_i_2_n_0 ,\sum_reg_2_0[3]_i_3_n_0 ,\sum_reg_2_0[3]_i_4_n_0 ,\sum_reg_2_0[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[4]),
        .Q(sum_reg_2_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[5]),
        .Q(sum_reg_2_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[6]),
        .Q(sum_reg_2_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[7]),
        .Q(sum_reg_2_0[7]),
        .R(SR));
  CARRY4 \sum_reg_2_0_reg[7]_i_1 
       (.CI(\sum_reg_2_0_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_0_reg[7]_i_1_n_0 ,\sum_reg_2_0_reg[7]_i_1_n_1 ,\sum_reg_2_0_reg[7]_i_1_n_2 ,\sum_reg_2_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_0[7:4]),
        .O(sum_reg_2_00[7:4]),
        .S({\sum_reg_2_0[7]_i_2_n_0 ,\sum_reg_2_0[7]_i_3_n_0 ,\sum_reg_2_0[7]_i_4_n_0 ,\sum_reg_2_0[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[8]),
        .Q(sum_reg_2_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_00[9]),
        .Q(sum_reg_2_0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_2 
       (.I0(sum_reg_1_2[11]),
        .I1(sum_reg_1_3[11]),
        .O(\sum_reg_2_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_3 
       (.I0(sum_reg_1_2[10]),
        .I1(sum_reg_1_3[10]),
        .O(\sum_reg_2_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_4 
       (.I0(sum_reg_1_2[9]),
        .I1(sum_reg_1_3[9]),
        .O(\sum_reg_2_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[11]_i_5 
       (.I0(sum_reg_1_2[8]),
        .I1(sum_reg_1_3[8]),
        .O(\sum_reg_2_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_2 
       (.I0(sum_reg_1_2[13]),
        .I1(sum_reg_1_3[13]),
        .O(\sum_reg_2_1[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[14]_i_3 
       (.I0(sum_reg_1_2[12]),
        .I1(sum_reg_1_3[12]),
        .O(\sum_reg_2_1[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_2 
       (.I0(sum_reg_1_2[3]),
        .I1(sum_reg_1_3[3]),
        .O(\sum_reg_2_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_3 
       (.I0(sum_reg_1_2[2]),
        .I1(sum_reg_1_3[2]),
        .O(\sum_reg_2_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_4 
       (.I0(sum_reg_1_2[1]),
        .I1(sum_reg_1_3[1]),
        .O(\sum_reg_2_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[3]_i_5 
       (.I0(sum_reg_1_2[0]),
        .I1(sum_reg_1_3[0]),
        .O(\sum_reg_2_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_2 
       (.I0(sum_reg_1_2[7]),
        .I1(sum_reg_1_3[7]),
        .O(\sum_reg_2_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_3 
       (.I0(sum_reg_1_2[6]),
        .I1(sum_reg_1_3[6]),
        .O(\sum_reg_2_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_4 
       (.I0(sum_reg_1_2[5]),
        .I1(sum_reg_1_3[5]),
        .O(\sum_reg_2_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_2_1[7]_i_5 
       (.I0(sum_reg_1_2[4]),
        .I1(sum_reg_1_3[4]),
        .O(\sum_reg_2_1[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[0]),
        .Q(sum_reg_2_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[10]),
        .Q(sum_reg_2_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[11]),
        .Q(sum_reg_2_1[11]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[11]_i_1 
       (.CI(\sum_reg_2_1_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[11]_i_1_n_0 ,\sum_reg_2_1_reg[11]_i_1_n_1 ,\sum_reg_2_1_reg[11]_i_1_n_2 ,\sum_reg_2_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[11:8]),
        .O(sum_reg_2_10[11:8]),
        .S({\sum_reg_2_1[11]_i_2_n_0 ,\sum_reg_2_1[11]_i_3_n_0 ,\sum_reg_2_1[11]_i_4_n_0 ,\sum_reg_2_1[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[12]),
        .Q(sum_reg_2_1[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[13]),
        .Q(sum_reg_2_1[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[14]),
        .Q(sum_reg_2_1[14]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[14]_i_1 
       (.CI(\sum_reg_2_1_reg[11]_i_1_n_0 ),
        .CO({\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [3],sum_reg_2_10[14],\NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED [1],\sum_reg_2_1_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sum_reg_1_2[13:12]}),
        .O({\NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED [3:2],sum_reg_2_10[13:12]}),
        .S({1'b0,1'b1,\sum_reg_2_1[14]_i_2_n_0 ,\sum_reg_2_1[14]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[1]),
        .Q(sum_reg_2_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[2]),
        .Q(sum_reg_2_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[3]),
        .Q(sum_reg_2_1[3]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_2_1_reg[3]_i_1_n_0 ,\sum_reg_2_1_reg[3]_i_1_n_1 ,\sum_reg_2_1_reg[3]_i_1_n_2 ,\sum_reg_2_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[3:0]),
        .O(sum_reg_2_10[3:0]),
        .S({\sum_reg_2_1[3]_i_2_n_0 ,\sum_reg_2_1[3]_i_3_n_0 ,\sum_reg_2_1[3]_i_4_n_0 ,\sum_reg_2_1[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[4]),
        .Q(sum_reg_2_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[5]),
        .Q(sum_reg_2_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[6]),
        .Q(sum_reg_2_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[7]),
        .Q(sum_reg_2_1[7]),
        .R(SR));
  CARRY4 \sum_reg_2_1_reg[7]_i_1 
       (.CI(\sum_reg_2_1_reg[3]_i_1_n_0 ),
        .CO({\sum_reg_2_1_reg[7]_i_1_n_0 ,\sum_reg_2_1_reg[7]_i_1_n_1 ,\sum_reg_2_1_reg[7]_i_1_n_2 ,\sum_reg_2_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_1_2[7:4]),
        .O(sum_reg_2_10[7:4]),
        .S({\sum_reg_2_1[7]_i_2_n_0 ,\sum_reg_2_1[7]_i_3_n_0 ,\sum_reg_2_1[7]_i_4_n_0 ,\sum_reg_2_1[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[8]),
        .Q(sum_reg_2_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_2_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sum_reg_2_10[9]),
        .Q(sum_reg_2_1[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_2 
       (.I0(sum_reg_2_0[11]),
        .I1(sum_reg_2_1[11]),
        .O(\sum_reg_3_0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_3 
       (.I0(sum_reg_2_0[10]),
        .I1(sum_reg_2_1[10]),
        .O(\sum_reg_3_0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_4 
       (.I0(sum_reg_2_0[9]),
        .I1(sum_reg_2_1[9]),
        .O(\sum_reg_3_0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[11]_i_5 
       (.I0(sum_reg_2_0[8]),
        .I1(sum_reg_2_1[8]),
        .O(\sum_reg_3_0[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_2 
       (.I0(sum_reg_2_0[14]),
        .I1(sum_reg_2_1[14]),
        .O(\sum_reg_3_0[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_3 
       (.I0(sum_reg_2_0[13]),
        .I1(sum_reg_2_1[13]),
        .O(\sum_reg_3_0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[15]_i_4 
       (.I0(sum_reg_2_0[12]),
        .I1(sum_reg_2_1[12]),
        .O(\sum_reg_3_0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_10 
       (.I0(sum_reg_2_0[0]),
        .I1(sum_reg_2_1[0]),
        .O(\sum_reg_3_0[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_3 
       (.I0(sum_reg_2_0[7]),
        .I1(sum_reg_2_1[7]),
        .O(\sum_reg_3_0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_4 
       (.I0(sum_reg_2_0[6]),
        .I1(sum_reg_2_1[6]),
        .O(\sum_reg_3_0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_5 
       (.I0(sum_reg_2_0[5]),
        .I1(sum_reg_2_1[5]),
        .O(\sum_reg_3_0[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_6 
       (.I0(sum_reg_2_0[4]),
        .I1(sum_reg_2_1[4]),
        .O(\sum_reg_3_0[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_7 
       (.I0(sum_reg_2_0[3]),
        .I1(sum_reg_2_1[3]),
        .O(\sum_reg_3_0[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_8 
       (.I0(sum_reg_2_0[2]),
        .I1(sum_reg_2_1[2]),
        .O(\sum_reg_3_0[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_3_0[7]_i_9 
       (.I0(sum_reg_2_0[1]),
        .I1(sum_reg_2_1[1]),
        .O(\sum_reg_3_0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[7]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[11]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_1_n_0 ),
        .CO({\sum_reg_3_0_reg[11]_i_1_n_0 ,\sum_reg_3_0_reg[11]_i_1_n_1 ,\sum_reg_3_0_reg[11]_i_1_n_2 ,\sum_reg_3_0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[11:8]),
        .O(p_0_in[11:8]),
        .S({\sum_reg_3_0[11]_i_2_n_0 ,\sum_reg_3_0[11]_i_3_n_0 ,\sum_reg_3_0[11]_i_4_n_0 ,\sum_reg_3_0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[11]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[15]_i_1 
       (.CI(\sum_reg_3_0_reg[11]_i_1_n_0 ),
        .CO({p_0_in[15],\NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED [2],\sum_reg_3_0_reg[15]_i_1_n_2 ,\sum_reg_3_0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sum_reg_2_0[14:12]}),
        .O({\NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED [3],p_0_in[14:12]}),
        .S({1'b1,\sum_reg_3_0[15]_i_2_n_0 ,\sum_reg_3_0[15]_i_3_n_0 ,\sum_reg_3_0[15]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \sum_reg_3_0_reg[7]_i_1 
       (.CI(\sum_reg_3_0_reg[7]_i_2_n_0 ),
        .CO({\sum_reg_3_0_reg[7]_i_1_n_0 ,\sum_reg_3_0_reg[7]_i_1_n_1 ,\sum_reg_3_0_reg[7]_i_1_n_2 ,\sum_reg_3_0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[7:4]),
        .O(p_0_in[7:4]),
        .S({\sum_reg_3_0[7]_i_3_n_0 ,\sum_reg_3_0[7]_i_4_n_0 ,\sum_reg_3_0[7]_i_5_n_0 ,\sum_reg_3_0[7]_i_6_n_0 }));
  CARRY4 \sum_reg_3_0_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\sum_reg_3_0_reg[7]_i_2_n_0 ,\sum_reg_3_0_reg[7]_i_2_n_1 ,\sum_reg_3_0_reg[7]_i_2_n_2 ,\sum_reg_3_0_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(sum_reg_2_0[3:0]),
        .O(\NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\sum_reg_3_0[7]_i_7_n_0 ,\sum_reg_3_0[7]_i_8_n_0 ,\sum_reg_3_0[7]_i_9_n_0 ,\sum_reg_3_0[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sum_reg_3_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(value_reg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(value_reg_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(value_reg_0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(value_reg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(value_reg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(value_reg_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(value_reg_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(value_reg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(value_reg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(value_reg_0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(value_reg_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(value_reg_0[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[0]),
        .Q(value_reg_10[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[10]),
        .Q(value_reg_10[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[11]),
        .Q(value_reg_10[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[1]),
        .Q(value_reg_10[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[2]),
        .Q(value_reg_10[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[3]),
        .Q(value_reg_10[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[4]),
        .Q(value_reg_10[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[5]),
        .Q(value_reg_10[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[6]),
        .Q(value_reg_10[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[7]),
        .Q(value_reg_10[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[8]),
        .Q(value_reg_10[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_10_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_9[9]),
        .Q(value_reg_10[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[0]),
        .Q(value_reg_11[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[10]),
        .Q(value_reg_11[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[11]),
        .Q(value_reg_11[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[1]),
        .Q(value_reg_11[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[2]),
        .Q(value_reg_11[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[3]),
        .Q(value_reg_11[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[4]),
        .Q(value_reg_11[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[5]),
        .Q(value_reg_11[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[6]),
        .Q(value_reg_11[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[7]),
        .Q(value_reg_11[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[8]),
        .Q(value_reg_11[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_11_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_10[9]),
        .Q(value_reg_11[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[0]),
        .Q(value_reg_12[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[10]),
        .Q(value_reg_12[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[11]),
        .Q(value_reg_12[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[1]),
        .Q(value_reg_12[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[2]),
        .Q(value_reg_12[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[3]),
        .Q(value_reg_12[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[4]),
        .Q(value_reg_12[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[5]),
        .Q(value_reg_12[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[6]),
        .Q(value_reg_12[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[7]),
        .Q(value_reg_12[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[8]),
        .Q(value_reg_12[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_12_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_11[9]),
        .Q(value_reg_12[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[0]),
        .Q(value_reg_13[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[10]),
        .Q(value_reg_13[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[11]),
        .Q(value_reg_13[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[1]),
        .Q(value_reg_13[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[2]),
        .Q(value_reg_13[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[3]),
        .Q(value_reg_13[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[4]),
        .Q(value_reg_13[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[5]),
        .Q(value_reg_13[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[6]),
        .Q(value_reg_13[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[7]),
        .Q(value_reg_13[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[8]),
        .Q(value_reg_13[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_13_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_12[9]),
        .Q(value_reg_13[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[0]),
        .Q(value_reg_14[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[10]),
        .Q(value_reg_14[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[11]),
        .Q(value_reg_14[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[1]),
        .Q(value_reg_14[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[2]),
        .Q(value_reg_14[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[3]),
        .Q(value_reg_14[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[4]),
        .Q(value_reg_14[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[5]),
        .Q(value_reg_14[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[6]),
        .Q(value_reg_14[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[7]),
        .Q(value_reg_14[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[8]),
        .Q(value_reg_14[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_14_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_13[9]),
        .Q(value_reg_14[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[0]),
        .Q(value_reg_15[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[10]),
        .Q(value_reg_15[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[11]),
        .Q(value_reg_15[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[1]),
        .Q(value_reg_15[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[2]),
        .Q(value_reg_15[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[3]),
        .Q(value_reg_15[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[4]),
        .Q(value_reg_15[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[5]),
        .Q(value_reg_15[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[6]),
        .Q(value_reg_15[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[7]),
        .Q(value_reg_15[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[8]),
        .Q(value_reg_15[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_15_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_14[9]),
        .Q(value_reg_15[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[0]),
        .Q(value_reg_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[10]),
        .Q(value_reg_1[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[11]),
        .Q(value_reg_1[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[1]),
        .Q(value_reg_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[2]),
        .Q(value_reg_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[3]),
        .Q(value_reg_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[4]),
        .Q(value_reg_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[5]),
        .Q(value_reg_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[6]),
        .Q(value_reg_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[7]),
        .Q(value_reg_1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[8]),
        .Q(value_reg_1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_0[9]),
        .Q(value_reg_1[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[0]),
        .Q(value_reg_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[10]),
        .Q(value_reg_2[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[11]),
        .Q(value_reg_2[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[1]),
        .Q(value_reg_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[2]),
        .Q(value_reg_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[3]),
        .Q(value_reg_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[4]),
        .Q(value_reg_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[5]),
        .Q(value_reg_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[6]),
        .Q(value_reg_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[7]),
        .Q(value_reg_2[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[8]),
        .Q(value_reg_2[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_1[9]),
        .Q(value_reg_2[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[0]),
        .Q(value_reg_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[10]),
        .Q(value_reg_3[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[11]),
        .Q(value_reg_3[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[1]),
        .Q(value_reg_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[2]),
        .Q(value_reg_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[3]),
        .Q(value_reg_3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[4]),
        .Q(value_reg_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[5]),
        .Q(value_reg_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[6]),
        .Q(value_reg_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[7]),
        .Q(value_reg_3[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[8]),
        .Q(value_reg_3[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_2[9]),
        .Q(value_reg_3[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[0]),
        .Q(value_reg_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[10]),
        .Q(value_reg_4[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[11]),
        .Q(value_reg_4[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[1]),
        .Q(value_reg_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[2]),
        .Q(value_reg_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[3]),
        .Q(value_reg_4[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[4]),
        .Q(value_reg_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[5]),
        .Q(value_reg_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[6]),
        .Q(value_reg_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[7]),
        .Q(value_reg_4[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[8]),
        .Q(value_reg_4[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_3[9]),
        .Q(value_reg_4[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[0]),
        .Q(value_reg_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[10]),
        .Q(value_reg_5[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[11]),
        .Q(value_reg_5[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[1]),
        .Q(value_reg_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[2]),
        .Q(value_reg_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[3]),
        .Q(value_reg_5[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[4]),
        .Q(value_reg_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[5]),
        .Q(value_reg_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[6]),
        .Q(value_reg_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[7]),
        .Q(value_reg_5[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[8]),
        .Q(value_reg_5[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_4[9]),
        .Q(value_reg_5[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[0]),
        .Q(value_reg_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[10]),
        .Q(value_reg_6[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[11]),
        .Q(value_reg_6[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[1]),
        .Q(value_reg_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[2]),
        .Q(value_reg_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[3]),
        .Q(value_reg_6[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[4]),
        .Q(value_reg_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[5]),
        .Q(value_reg_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[6]),
        .Q(value_reg_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[7]),
        .Q(value_reg_6[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[8]),
        .Q(value_reg_6[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_5[9]),
        .Q(value_reg_6[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[0]),
        .Q(value_reg_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[10]),
        .Q(value_reg_7[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[11]),
        .Q(value_reg_7[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[1]),
        .Q(value_reg_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[2]),
        .Q(value_reg_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[3]),
        .Q(value_reg_7[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[4]),
        .Q(value_reg_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[5]),
        .Q(value_reg_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[6]),
        .Q(value_reg_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[7]),
        .Q(value_reg_7[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[8]),
        .Q(value_reg_7[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_6[9]),
        .Q(value_reg_7[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[0]),
        .Q(value_reg_8[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[10]),
        .Q(value_reg_8[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[11]),
        .Q(value_reg_8[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[1]),
        .Q(value_reg_8[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[2]),
        .Q(value_reg_8[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[3]),
        .Q(value_reg_8[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[4]),
        .Q(value_reg_8[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[5]),
        .Q(value_reg_8[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[6]),
        .Q(value_reg_8[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[7]),
        .Q(value_reg_8[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[8]),
        .Q(value_reg_8[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_7[9]),
        .Q(value_reg_8[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[0]),
        .Q(value_reg_9[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[10]),
        .Q(value_reg_9[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[11]),
        .Q(value_reg_9[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[1]),
        .Q(value_reg_9[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[2]),
        .Q(value_reg_9[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[3]),
        .Q(value_reg_9[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[4]),
        .Q(value_reg_9[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[5]),
        .Q(value_reg_9[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[6]),
        .Q(value_reg_9[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[7]),
        .Q(value_reg_9[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[8]),
        .Q(value_reg_9[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \value_reg_9_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(value_reg_8[9]),
        .Q(value_reg_9[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator
   (oc_st_28v_l1,
    over_thld_reg_reg_0,
    s00_axi_aclk,
    DI,
    S,
    over_thld_reg_reg_1,
    over_thld_reg_reg_2);
  output oc_st_28v_l1;
  input over_thld_reg_reg_0;
  input s00_axi_aclk;
  input [3:0]DI;
  input [3:0]S;
  input [1:0]over_thld_reg_reg_1;
  input [1:0]over_thld_reg_reg_2;

  wire [3:0]DI;
  wire [3:0]S;
  wire oc_st_28v_l1;
  wire over_thld_reg0_carry__0_n_3;
  wire over_thld_reg0_carry_n_0;
  wire over_thld_reg0_carry_n_1;
  wire over_thld_reg0_carry_n_2;
  wire over_thld_reg0_carry_n_3;
  wire over_thld_reg_reg_0;
  wire [1:0]over_thld_reg_reg_1;
  wire [1:0]over_thld_reg_reg_2;
  wire p_1_in;
  wire s00_axi_aclk;
  wire [3:0]NLW_over_thld_reg0_carry_O_UNCONNECTED;
  wire [3:2]NLW_over_thld_reg0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_over_thld_reg0_carry__0_O_UNCONNECTED;

  CARRY4 over_thld_reg0_carry
       (.CI(1'b0),
        .CO({over_thld_reg0_carry_n_0,over_thld_reg0_carry_n_1,over_thld_reg0_carry_n_2,over_thld_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_over_thld_reg0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 over_thld_reg0_carry__0
       (.CI(over_thld_reg0_carry_n_0),
        .CO({NLW_over_thld_reg0_carry__0_CO_UNCONNECTED[3:2],p_1_in,over_thld_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,over_thld_reg_reg_1}),
        .O(NLW_over_thld_reg0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,over_thld_reg_reg_2}));
  FDRE #(
    .INIT(1'b0)) 
    over_thld_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(oc_st_28v_l1),
        .R(over_thld_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "comparator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_10
   (oc_st_28v_s3,
    over_thld_reg_reg_0,
    s00_axi_aclk,
    DI,
    S,
    over_thld_reg_reg_1,
    over_thld_reg_reg_2);
  output oc_st_28v_s3;
  input over_thld_reg_reg_0;
  input s00_axi_aclk;
  input [3:0]DI;
  input [3:0]S;
  input [1:0]over_thld_reg_reg_1;
  input [1:0]over_thld_reg_reg_2;

  wire [3:0]DI;
  wire [3:0]S;
  wire oc_st_28v_s3;
  wire over_thld_reg0_carry__0_n_3;
  wire over_thld_reg0_carry_n_0;
  wire over_thld_reg0_carry_n_1;
  wire over_thld_reg0_carry_n_2;
  wire over_thld_reg0_carry_n_3;
  wire over_thld_reg_reg_0;
  wire [1:0]over_thld_reg_reg_1;
  wire [1:0]over_thld_reg_reg_2;
  wire p_1_in;
  wire s00_axi_aclk;
  wire [3:0]NLW_over_thld_reg0_carry_O_UNCONNECTED;
  wire [3:2]NLW_over_thld_reg0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_over_thld_reg0_carry__0_O_UNCONNECTED;

  CARRY4 over_thld_reg0_carry
       (.CI(1'b0),
        .CO({over_thld_reg0_carry_n_0,over_thld_reg0_carry_n_1,over_thld_reg0_carry_n_2,over_thld_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_over_thld_reg0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 over_thld_reg0_carry__0
       (.CI(over_thld_reg0_carry_n_0),
        .CO({NLW_over_thld_reg0_carry__0_CO_UNCONNECTED[3:2],p_1_in,over_thld_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,over_thld_reg_reg_1}),
        .O(NLW_over_thld_reg0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,over_thld_reg_reg_2}));
  FDRE #(
    .INIT(1'b0)) 
    over_thld_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(oc_st_28v_s3),
        .R(over_thld_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "comparator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_11
   (oc_st_28v_s4,
    over_thld_reg_reg_0,
    s00_axi_aclk,
    DI,
    S,
    over_thld_reg_reg_1,
    over_thld_reg_reg_2);
  output oc_st_28v_s4;
  input over_thld_reg_reg_0;
  input s00_axi_aclk;
  input [3:0]DI;
  input [3:0]S;
  input [1:0]over_thld_reg_reg_1;
  input [1:0]over_thld_reg_reg_2;

  wire [3:0]DI;
  wire [3:0]S;
  wire oc_st_28v_s4;
  wire over_thld_reg0_carry__0_n_3;
  wire over_thld_reg0_carry_n_0;
  wire over_thld_reg0_carry_n_1;
  wire over_thld_reg0_carry_n_2;
  wire over_thld_reg0_carry_n_3;
  wire over_thld_reg_reg_0;
  wire [1:0]over_thld_reg_reg_1;
  wire [1:0]over_thld_reg_reg_2;
  wire p_1_in;
  wire s00_axi_aclk;
  wire [3:0]NLW_over_thld_reg0_carry_O_UNCONNECTED;
  wire [3:2]NLW_over_thld_reg0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_over_thld_reg0_carry__0_O_UNCONNECTED;

  CARRY4 over_thld_reg0_carry
       (.CI(1'b0),
        .CO({over_thld_reg0_carry_n_0,over_thld_reg0_carry_n_1,over_thld_reg0_carry_n_2,over_thld_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_over_thld_reg0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 over_thld_reg0_carry__0
       (.CI(over_thld_reg0_carry_n_0),
        .CO({NLW_over_thld_reg0_carry__0_CO_UNCONNECTED[3:2],p_1_in,over_thld_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,over_thld_reg_reg_1}),
        .O(NLW_over_thld_reg0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,over_thld_reg_reg_2}));
  FDRE #(
    .INIT(1'b0)) 
    over_thld_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(oc_st_28v_s4),
        .R(over_thld_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "comparator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_12
   (oc_st_5v_s,
    over_thld_reg_reg_0,
    s00_axi_aclk,
    DI,
    S,
    over_thld_reg_reg_1,
    over_thld_reg_reg_2);
  output oc_st_5v_s;
  input over_thld_reg_reg_0;
  input s00_axi_aclk;
  input [3:0]DI;
  input [3:0]S;
  input [1:0]over_thld_reg_reg_1;
  input [1:0]over_thld_reg_reg_2;

  wire [3:0]DI;
  wire [3:0]S;
  wire oc_st_5v_s;
  wire over_thld_reg0_carry__0_n_3;
  wire over_thld_reg0_carry_n_0;
  wire over_thld_reg0_carry_n_1;
  wire over_thld_reg0_carry_n_2;
  wire over_thld_reg0_carry_n_3;
  wire over_thld_reg_reg_0;
  wire [1:0]over_thld_reg_reg_1;
  wire [1:0]over_thld_reg_reg_2;
  wire p_1_in;
  wire s00_axi_aclk;
  wire [3:0]NLW_over_thld_reg0_carry_O_UNCONNECTED;
  wire [3:2]NLW_over_thld_reg0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_over_thld_reg0_carry__0_O_UNCONNECTED;

  CARRY4 over_thld_reg0_carry
       (.CI(1'b0),
        .CO({over_thld_reg0_carry_n_0,over_thld_reg0_carry_n_1,over_thld_reg0_carry_n_2,over_thld_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_over_thld_reg0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 over_thld_reg0_carry__0
       (.CI(over_thld_reg0_carry_n_0),
        .CO({NLW_over_thld_reg0_carry__0_CO_UNCONNECTED[3:2],p_1_in,over_thld_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,over_thld_reg_reg_1}),
        .O(NLW_over_thld_reg0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,over_thld_reg_reg_2}));
  FDRE #(
    .INIT(1'b0)) 
    over_thld_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(oc_st_5v_s),
        .R(over_thld_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "comparator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_7
   (oc_st_28v_l2,
    over_thld_reg_reg_0,
    s00_axi_aclk,
    DI,
    S,
    over_thld_reg_reg_1,
    over_thld_reg_reg_2);
  output oc_st_28v_l2;
  input over_thld_reg_reg_0;
  input s00_axi_aclk;
  input [3:0]DI;
  input [3:0]S;
  input [1:0]over_thld_reg_reg_1;
  input [1:0]over_thld_reg_reg_2;

  wire [3:0]DI;
  wire [3:0]S;
  wire oc_st_28v_l2;
  wire over_thld_reg0_carry__0_n_3;
  wire over_thld_reg0_carry_n_0;
  wire over_thld_reg0_carry_n_1;
  wire over_thld_reg0_carry_n_2;
  wire over_thld_reg0_carry_n_3;
  wire over_thld_reg_reg_0;
  wire [1:0]over_thld_reg_reg_1;
  wire [1:0]over_thld_reg_reg_2;
  wire p_1_in;
  wire s00_axi_aclk;
  wire [3:0]NLW_over_thld_reg0_carry_O_UNCONNECTED;
  wire [3:2]NLW_over_thld_reg0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_over_thld_reg0_carry__0_O_UNCONNECTED;

  CARRY4 over_thld_reg0_carry
       (.CI(1'b0),
        .CO({over_thld_reg0_carry_n_0,over_thld_reg0_carry_n_1,over_thld_reg0_carry_n_2,over_thld_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_over_thld_reg0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 over_thld_reg0_carry__0
       (.CI(over_thld_reg0_carry_n_0),
        .CO({NLW_over_thld_reg0_carry__0_CO_UNCONNECTED[3:2],p_1_in,over_thld_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,over_thld_reg_reg_1}),
        .O(NLW_over_thld_reg0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,over_thld_reg_reg_2}));
  FDRE #(
    .INIT(1'b0)) 
    over_thld_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(oc_st_28v_l2),
        .R(over_thld_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "comparator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_8
   (oc_st_28v_s1,
    over_thld_reg_reg_0,
    s00_axi_aclk,
    DI,
    S,
    over_thld_reg_reg_1,
    over_thld_reg_reg_2);
  output oc_st_28v_s1;
  input over_thld_reg_reg_0;
  input s00_axi_aclk;
  input [3:0]DI;
  input [3:0]S;
  input [1:0]over_thld_reg_reg_1;
  input [1:0]over_thld_reg_reg_2;

  wire [3:0]DI;
  wire [3:0]S;
  wire oc_st_28v_s1;
  wire over_thld_reg0_carry__0_n_3;
  wire over_thld_reg0_carry_n_0;
  wire over_thld_reg0_carry_n_1;
  wire over_thld_reg0_carry_n_2;
  wire over_thld_reg0_carry_n_3;
  wire over_thld_reg_reg_0;
  wire [1:0]over_thld_reg_reg_1;
  wire [1:0]over_thld_reg_reg_2;
  wire p_1_in;
  wire s00_axi_aclk;
  wire [3:0]NLW_over_thld_reg0_carry_O_UNCONNECTED;
  wire [3:2]NLW_over_thld_reg0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_over_thld_reg0_carry__0_O_UNCONNECTED;

  CARRY4 over_thld_reg0_carry
       (.CI(1'b0),
        .CO({over_thld_reg0_carry_n_0,over_thld_reg0_carry_n_1,over_thld_reg0_carry_n_2,over_thld_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_over_thld_reg0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 over_thld_reg0_carry__0
       (.CI(over_thld_reg0_carry_n_0),
        .CO({NLW_over_thld_reg0_carry__0_CO_UNCONNECTED[3:2],p_1_in,over_thld_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,over_thld_reg_reg_1}),
        .O(NLW_over_thld_reg0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,over_thld_reg_reg_2}));
  FDRE #(
    .INIT(1'b0)) 
    over_thld_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(oc_st_28v_s1),
        .R(over_thld_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "comparator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_9
   (oc_st_28v_s2,
    over_thld_reg_reg_0,
    s00_axi_aclk,
    DI,
    S,
    over_thld_reg_reg_1,
    over_thld_reg_reg_2);
  output oc_st_28v_s2;
  input over_thld_reg_reg_0;
  input s00_axi_aclk;
  input [3:0]DI;
  input [3:0]S;
  input [1:0]over_thld_reg_reg_1;
  input [1:0]over_thld_reg_reg_2;

  wire [3:0]DI;
  wire [3:0]S;
  wire oc_st_28v_s2;
  wire over_thld_reg0_carry__0_n_3;
  wire over_thld_reg0_carry_n_0;
  wire over_thld_reg0_carry_n_1;
  wire over_thld_reg0_carry_n_2;
  wire over_thld_reg0_carry_n_3;
  wire over_thld_reg_reg_0;
  wire [1:0]over_thld_reg_reg_1;
  wire [1:0]over_thld_reg_reg_2;
  wire p_1_in;
  wire s00_axi_aclk;
  wire [3:0]NLW_over_thld_reg0_carry_O_UNCONNECTED;
  wire [3:2]NLW_over_thld_reg0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_over_thld_reg0_carry__0_O_UNCONNECTED;

  CARRY4 over_thld_reg0_carry
       (.CI(1'b0),
        .CO({over_thld_reg0_carry_n_0,over_thld_reg0_carry_n_1,over_thld_reg0_carry_n_2,over_thld_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_over_thld_reg0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 over_thld_reg0_carry__0
       (.CI(over_thld_reg0_carry_n_0),
        .CO({NLW_over_thld_reg0_carry__0_CO_UNCONNECTED[3:2],p_1_in,over_thld_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,over_thld_reg_reg_1}),
        .O(NLW_over_thld_reg0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,over_thld_reg_reg_2}));
  FDRE #(
    .INIT(1'b0)) 
    over_thld_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(oc_st_28v_s2),
        .R(over_thld_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms
   (s00_axi_aresetn_0,
    SR,
    s00_axi_aclk,
    s00_axi_aresetn);
  output [0:0]s00_axi_aresetn_0;
  input [0:0]SR;
  input s00_axi_aclk;
  input s00_axi_aresetn;

  wire [0:0]SR;
  wire [31:0]clk_count;
  wire clk_count0_carry__0_n_0;
  wire clk_count0_carry__0_n_1;
  wire clk_count0_carry__0_n_2;
  wire clk_count0_carry__0_n_3;
  wire clk_count0_carry__1_n_0;
  wire clk_count0_carry__1_n_1;
  wire clk_count0_carry__1_n_2;
  wire clk_count0_carry__1_n_3;
  wire clk_count0_carry__2_n_0;
  wire clk_count0_carry__2_n_1;
  wire clk_count0_carry__2_n_2;
  wire clk_count0_carry__2_n_3;
  wire clk_count0_carry__3_n_0;
  wire clk_count0_carry__3_n_1;
  wire clk_count0_carry__3_n_2;
  wire clk_count0_carry__3_n_3;
  wire clk_count0_carry__4_n_0;
  wire clk_count0_carry__4_n_1;
  wire clk_count0_carry__4_n_2;
  wire clk_count0_carry__4_n_3;
  wire clk_count0_carry__5_n_0;
  wire clk_count0_carry__5_n_1;
  wire clk_count0_carry__5_n_2;
  wire clk_count0_carry__5_n_3;
  wire clk_count0_carry__6_n_2;
  wire clk_count0_carry__6_n_3;
  wire clk_count0_carry_n_0;
  wire clk_count0_carry_n_1;
  wire clk_count0_carry_n_2;
  wire clk_count0_carry_n_3;
  wire \clk_count[31]_i_10_n_0 ;
  wire \clk_count[31]_i_3_n_0 ;
  wire \clk_count[31]_i_4_n_0 ;
  wire \clk_count[31]_i_5_n_0 ;
  wire \clk_count[31]_i_6_n_0 ;
  wire \clk_count[31]_i_7_n_0 ;
  wire \clk_count[31]_i_8_n_0 ;
  wire \clk_count[31]_i_9_n_0 ;
  wire \clk_count_reg_n_0_[0] ;
  wire \clk_count_reg_n_0_[10] ;
  wire \clk_count_reg_n_0_[11] ;
  wire \clk_count_reg_n_0_[12] ;
  wire \clk_count_reg_n_0_[13] ;
  wire \clk_count_reg_n_0_[14] ;
  wire \clk_count_reg_n_0_[15] ;
  wire \clk_count_reg_n_0_[16] ;
  wire \clk_count_reg_n_0_[17] ;
  wire \clk_count_reg_n_0_[18] ;
  wire \clk_count_reg_n_0_[19] ;
  wire \clk_count_reg_n_0_[1] ;
  wire \clk_count_reg_n_0_[20] ;
  wire \clk_count_reg_n_0_[21] ;
  wire \clk_count_reg_n_0_[22] ;
  wire \clk_count_reg_n_0_[23] ;
  wire \clk_count_reg_n_0_[24] ;
  wire \clk_count_reg_n_0_[25] ;
  wire \clk_count_reg_n_0_[26] ;
  wire \clk_count_reg_n_0_[27] ;
  wire \clk_count_reg_n_0_[28] ;
  wire \clk_count_reg_n_0_[29] ;
  wire \clk_count_reg_n_0_[2] ;
  wire \clk_count_reg_n_0_[30] ;
  wire \clk_count_reg_n_0_[31] ;
  wire \clk_count_reg_n_0_[3] ;
  wire \clk_count_reg_n_0_[4] ;
  wire \clk_count_reg_n_0_[5] ;
  wire \clk_count_reg_n_0_[6] ;
  wire \clk_count_reg_n_0_[7] ;
  wire \clk_count_reg_n_0_[8] ;
  wire \clk_count_reg_n_0_[9] ;
  wire [31:1]data0;
  wire delayed_reg_i_1_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]s00_axi_aresetn_0;
  wire som_en_28v_l1_delayed;
  wire [3:2]NLW_clk_count0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_clk_count0_carry__6_O_UNCONNECTED;

  CARRY4 clk_count0_carry
       (.CI(1'b0),
        .CO({clk_count0_carry_n_0,clk_count0_carry_n_1,clk_count0_carry_n_2,clk_count0_carry_n_3}),
        .CYINIT(\clk_count_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\clk_count_reg_n_0_[4] ,\clk_count_reg_n_0_[3] ,\clk_count_reg_n_0_[2] ,\clk_count_reg_n_0_[1] }));
  CARRY4 clk_count0_carry__0
       (.CI(clk_count0_carry_n_0),
        .CO({clk_count0_carry__0_n_0,clk_count0_carry__0_n_1,clk_count0_carry__0_n_2,clk_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\clk_count_reg_n_0_[8] ,\clk_count_reg_n_0_[7] ,\clk_count_reg_n_0_[6] ,\clk_count_reg_n_0_[5] }));
  CARRY4 clk_count0_carry__1
       (.CI(clk_count0_carry__0_n_0),
        .CO({clk_count0_carry__1_n_0,clk_count0_carry__1_n_1,clk_count0_carry__1_n_2,clk_count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\clk_count_reg_n_0_[12] ,\clk_count_reg_n_0_[11] ,\clk_count_reg_n_0_[10] ,\clk_count_reg_n_0_[9] }));
  CARRY4 clk_count0_carry__2
       (.CI(clk_count0_carry__1_n_0),
        .CO({clk_count0_carry__2_n_0,clk_count0_carry__2_n_1,clk_count0_carry__2_n_2,clk_count0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S({\clk_count_reg_n_0_[16] ,\clk_count_reg_n_0_[15] ,\clk_count_reg_n_0_[14] ,\clk_count_reg_n_0_[13] }));
  CARRY4 clk_count0_carry__3
       (.CI(clk_count0_carry__2_n_0),
        .CO({clk_count0_carry__3_n_0,clk_count0_carry__3_n_1,clk_count0_carry__3_n_2,clk_count0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S({\clk_count_reg_n_0_[20] ,\clk_count_reg_n_0_[19] ,\clk_count_reg_n_0_[18] ,\clk_count_reg_n_0_[17] }));
  CARRY4 clk_count0_carry__4
       (.CI(clk_count0_carry__3_n_0),
        .CO({clk_count0_carry__4_n_0,clk_count0_carry__4_n_1,clk_count0_carry__4_n_2,clk_count0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S({\clk_count_reg_n_0_[24] ,\clk_count_reg_n_0_[23] ,\clk_count_reg_n_0_[22] ,\clk_count_reg_n_0_[21] }));
  CARRY4 clk_count0_carry__5
       (.CI(clk_count0_carry__4_n_0),
        .CO({clk_count0_carry__5_n_0,clk_count0_carry__5_n_1,clk_count0_carry__5_n_2,clk_count0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[28:25]),
        .S({\clk_count_reg_n_0_[28] ,\clk_count_reg_n_0_[27] ,\clk_count_reg_n_0_[26] ,\clk_count_reg_n_0_[25] }));
  CARRY4 clk_count0_carry__6
       (.CI(clk_count0_carry__5_n_0),
        .CO({NLW_clk_count0_carry__6_CO_UNCONNECTED[3:2],clk_count0_carry__6_n_2,clk_count0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_clk_count0_carry__6_O_UNCONNECTED[3],data0[31:29]}),
        .S({1'b0,\clk_count_reg_n_0_[31] ,\clk_count_reg_n_0_[30] ,\clk_count_reg_n_0_[29] }));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \clk_count[0]_i_1 
       (.I0(\clk_count[31]_i_5_n_0 ),
        .I1(\clk_count[31]_i_4_n_0 ),
        .I2(\clk_count[31]_i_3_n_0 ),
        .I3(\clk_count_reg_n_0_[0] ),
        .O(clk_count[0]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[10]_i_1 
       (.I0(data0[10]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3_n_0 ),
        .I3(\clk_count[31]_i_4_n_0 ),
        .I4(\clk_count[31]_i_5_n_0 ),
        .O(clk_count[10]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[11]_i_1 
       (.I0(data0[11]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3_n_0 ),
        .I3(\clk_count[31]_i_4_n_0 ),
        .I4(\clk_count[31]_i_5_n_0 ),
        .O(clk_count[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[12]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[12]),
        .O(clk_count[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[13]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[13]),
        .O(clk_count[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[14]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[14]),
        .O(clk_count[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[15]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[15]),
        .O(clk_count[15]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[16]_i_1 
       (.I0(data0[16]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3_n_0 ),
        .I3(\clk_count[31]_i_4_n_0 ),
        .I4(\clk_count[31]_i_5_n_0 ),
        .O(clk_count[16]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[17]_i_1 
       (.I0(data0[17]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3_n_0 ),
        .I3(\clk_count[31]_i_4_n_0 ),
        .I4(\clk_count[31]_i_5_n_0 ),
        .O(clk_count[17]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[18]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[18]),
        .O(clk_count[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[19]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[19]),
        .O(clk_count[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[1]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[1]),
        .O(clk_count[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[20]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[20]),
        .O(clk_count[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[21]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[21]),
        .O(clk_count[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[22]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[22]),
        .O(clk_count[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[23]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[23]),
        .O(clk_count[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[24]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[24]),
        .O(clk_count[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[25]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[25]),
        .O(clk_count[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[26]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[26]),
        .O(clk_count[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[27]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[27]),
        .O(clk_count[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[28]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[28]),
        .O(clk_count[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[29]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[29]),
        .O(clk_count[29]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[2]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[2]),
        .O(clk_count[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[30]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[30]),
        .O(clk_count[30]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_10 
       (.I0(\clk_count_reg_n_0_[27] ),
        .I1(\clk_count_reg_n_0_[26] ),
        .I2(\clk_count_reg_n_0_[29] ),
        .I3(\clk_count_reg_n_0_[28] ),
        .O(\clk_count[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[31]_i_2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[31]),
        .O(clk_count[31]));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \clk_count[31]_i_3 
       (.I0(\clk_count_reg_n_0_[12] ),
        .I1(\clk_count_reg_n_0_[13] ),
        .I2(\clk_count_reg_n_0_[10] ),
        .I3(\clk_count_reg_n_0_[11] ),
        .I4(\clk_count[31]_i_6_n_0 ),
        .O(\clk_count[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_count[31]_i_4 
       (.I0(\clk_count_reg_n_0_[4] ),
        .I1(\clk_count_reg_n_0_[5] ),
        .I2(\clk_count_reg_n_0_[2] ),
        .I3(\clk_count_reg_n_0_[3] ),
        .I4(\clk_count[31]_i_7_n_0 ),
        .O(\clk_count[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \clk_count[31]_i_5 
       (.I0(\clk_count[31]_i_8_n_0 ),
        .I1(\clk_count[31]_i_9_n_0 ),
        .I2(\clk_count_reg_n_0_[31] ),
        .I3(\clk_count_reg_n_0_[30] ),
        .I4(\clk_count_reg_n_0_[1] ),
        .I5(\clk_count[31]_i_10_n_0 ),
        .O(\clk_count[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \clk_count[31]_i_6 
       (.I0(\clk_count_reg_n_0_[15] ),
        .I1(\clk_count_reg_n_0_[14] ),
        .I2(\clk_count_reg_n_0_[17] ),
        .I3(\clk_count_reg_n_0_[16] ),
        .O(\clk_count[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \clk_count[31]_i_7 
       (.I0(\clk_count_reg_n_0_[6] ),
        .I1(\clk_count_reg_n_0_[7] ),
        .I2(\clk_count_reg_n_0_[8] ),
        .I3(\clk_count_reg_n_0_[9] ),
        .O(\clk_count[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_8 
       (.I0(\clk_count_reg_n_0_[23] ),
        .I1(\clk_count_reg_n_0_[22] ),
        .I2(\clk_count_reg_n_0_[25] ),
        .I3(\clk_count_reg_n_0_[24] ),
        .O(\clk_count[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_9 
       (.I0(\clk_count_reg_n_0_[19] ),
        .I1(\clk_count_reg_n_0_[18] ),
        .I2(\clk_count_reg_n_0_[21] ),
        .I3(\clk_count_reg_n_0_[20] ),
        .O(\clk_count[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[3]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[3]),
        .O(clk_count[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[4]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[4]),
        .O(clk_count[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[5]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[5]),
        .O(clk_count[5]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[6]_i_1 
       (.I0(data0[6]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3_n_0 ),
        .I3(\clk_count[31]_i_4_n_0 ),
        .I4(\clk_count[31]_i_5_n_0 ),
        .O(clk_count[6]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[7]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[7]),
        .O(clk_count[7]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[8]_i_1 
       (.I0(data0[8]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3_n_0 ),
        .I3(\clk_count[31]_i_4_n_0 ),
        .I4(\clk_count[31]_i_5_n_0 ),
        .O(clk_count[8]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[9]_i_1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3_n_0 ),
        .I2(\clk_count[31]_i_4_n_0 ),
        .I3(\clk_count[31]_i_5_n_0 ),
        .I4(data0[9]),
        .O(clk_count[9]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[0]),
        .Q(\clk_count_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[10]),
        .Q(\clk_count_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[11]),
        .Q(\clk_count_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[12]),
        .Q(\clk_count_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[13]),
        .Q(\clk_count_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[14]),
        .Q(\clk_count_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[15]),
        .Q(\clk_count_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[16]),
        .Q(\clk_count_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[17]),
        .Q(\clk_count_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[18]),
        .Q(\clk_count_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[19]),
        .Q(\clk_count_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[1]),
        .Q(\clk_count_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[20]),
        .Q(\clk_count_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[21]),
        .Q(\clk_count_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[22]),
        .Q(\clk_count_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[23]),
        .Q(\clk_count_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[24]),
        .Q(\clk_count_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[25]),
        .Q(\clk_count_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[26]),
        .Q(\clk_count_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[27]),
        .Q(\clk_count_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[28]),
        .Q(\clk_count_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[29]),
        .Q(\clk_count_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[2]),
        .Q(\clk_count_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[30]),
        .Q(\clk_count_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[31]),
        .Q(\clk_count_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[3]),
        .Q(\clk_count_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[4]),
        .Q(\clk_count_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[5]),
        .Q(\clk_count_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[6]),
        .Q(\clk_count_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[7]),
        .Q(\clk_count_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[8]),
        .Q(\clk_count_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[9]),
        .Q(\clk_count_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    delayed_reg_i_1
       (.I0(som_en_28v_l1_delayed),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3_n_0 ),
        .I3(\clk_count[31]_i_4_n_0 ),
        .I4(\clk_count[31]_i_5_n_0 ),
        .O(delayed_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    delayed_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delayed_reg_i_1_n_0),
        .Q(som_en_28v_l1_delayed),
        .R(SR));
  LUT2 #(
    .INIT(4'h7)) 
    \value_reg_0[11]_i_1 
       (.I0(s00_axi_aresetn),
        .I1(som_en_28v_l1_delayed),
        .O(s00_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "delay_ms" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_13
   (s00_axi_aresetn_0,
    SR,
    s00_axi_aclk,
    s00_axi_aresetn);
  output [0:0]s00_axi_aresetn_0;
  input [0:0]SR;
  input s00_axi_aclk;
  input s00_axi_aresetn;

  wire [0:0]SR;
  wire [31:0]clk_count;
  wire clk_count0_carry__0_n_0;
  wire clk_count0_carry__0_n_1;
  wire clk_count0_carry__0_n_2;
  wire clk_count0_carry__0_n_3;
  wire clk_count0_carry__1_n_0;
  wire clk_count0_carry__1_n_1;
  wire clk_count0_carry__1_n_2;
  wire clk_count0_carry__1_n_3;
  wire clk_count0_carry__2_n_0;
  wire clk_count0_carry__2_n_1;
  wire clk_count0_carry__2_n_2;
  wire clk_count0_carry__2_n_3;
  wire clk_count0_carry__3_n_0;
  wire clk_count0_carry__3_n_1;
  wire clk_count0_carry__3_n_2;
  wire clk_count0_carry__3_n_3;
  wire clk_count0_carry__4_n_0;
  wire clk_count0_carry__4_n_1;
  wire clk_count0_carry__4_n_2;
  wire clk_count0_carry__4_n_3;
  wire clk_count0_carry__5_n_0;
  wire clk_count0_carry__5_n_1;
  wire clk_count0_carry__5_n_2;
  wire clk_count0_carry__5_n_3;
  wire clk_count0_carry__6_n_2;
  wire clk_count0_carry__6_n_3;
  wire clk_count0_carry_n_0;
  wire clk_count0_carry_n_1;
  wire clk_count0_carry_n_2;
  wire clk_count0_carry_n_3;
  wire \clk_count[31]_i_10__0_n_0 ;
  wire \clk_count[31]_i_3__0_n_0 ;
  wire \clk_count[31]_i_4__0_n_0 ;
  wire \clk_count[31]_i_5__0_n_0 ;
  wire \clk_count[31]_i_6__0_n_0 ;
  wire \clk_count[31]_i_7__0_n_0 ;
  wire \clk_count[31]_i_8__0_n_0 ;
  wire \clk_count[31]_i_9__0_n_0 ;
  wire \clk_count_reg_n_0_[0] ;
  wire \clk_count_reg_n_0_[10] ;
  wire \clk_count_reg_n_0_[11] ;
  wire \clk_count_reg_n_0_[12] ;
  wire \clk_count_reg_n_0_[13] ;
  wire \clk_count_reg_n_0_[14] ;
  wire \clk_count_reg_n_0_[15] ;
  wire \clk_count_reg_n_0_[16] ;
  wire \clk_count_reg_n_0_[17] ;
  wire \clk_count_reg_n_0_[18] ;
  wire \clk_count_reg_n_0_[19] ;
  wire \clk_count_reg_n_0_[1] ;
  wire \clk_count_reg_n_0_[20] ;
  wire \clk_count_reg_n_0_[21] ;
  wire \clk_count_reg_n_0_[22] ;
  wire \clk_count_reg_n_0_[23] ;
  wire \clk_count_reg_n_0_[24] ;
  wire \clk_count_reg_n_0_[25] ;
  wire \clk_count_reg_n_0_[26] ;
  wire \clk_count_reg_n_0_[27] ;
  wire \clk_count_reg_n_0_[28] ;
  wire \clk_count_reg_n_0_[29] ;
  wire \clk_count_reg_n_0_[2] ;
  wire \clk_count_reg_n_0_[30] ;
  wire \clk_count_reg_n_0_[31] ;
  wire \clk_count_reg_n_0_[3] ;
  wire \clk_count_reg_n_0_[4] ;
  wire \clk_count_reg_n_0_[5] ;
  wire \clk_count_reg_n_0_[6] ;
  wire \clk_count_reg_n_0_[7] ;
  wire \clk_count_reg_n_0_[8] ;
  wire \clk_count_reg_n_0_[9] ;
  wire [31:1]data0;
  wire delayed_reg_i_1__0_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]s00_axi_aresetn_0;
  wire som_en_28v_l2_delayed;
  wire [3:2]NLW_clk_count0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_clk_count0_carry__6_O_UNCONNECTED;

  CARRY4 clk_count0_carry
       (.CI(1'b0),
        .CO({clk_count0_carry_n_0,clk_count0_carry_n_1,clk_count0_carry_n_2,clk_count0_carry_n_3}),
        .CYINIT(\clk_count_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\clk_count_reg_n_0_[4] ,\clk_count_reg_n_0_[3] ,\clk_count_reg_n_0_[2] ,\clk_count_reg_n_0_[1] }));
  CARRY4 clk_count0_carry__0
       (.CI(clk_count0_carry_n_0),
        .CO({clk_count0_carry__0_n_0,clk_count0_carry__0_n_1,clk_count0_carry__0_n_2,clk_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\clk_count_reg_n_0_[8] ,\clk_count_reg_n_0_[7] ,\clk_count_reg_n_0_[6] ,\clk_count_reg_n_0_[5] }));
  CARRY4 clk_count0_carry__1
       (.CI(clk_count0_carry__0_n_0),
        .CO({clk_count0_carry__1_n_0,clk_count0_carry__1_n_1,clk_count0_carry__1_n_2,clk_count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\clk_count_reg_n_0_[12] ,\clk_count_reg_n_0_[11] ,\clk_count_reg_n_0_[10] ,\clk_count_reg_n_0_[9] }));
  CARRY4 clk_count0_carry__2
       (.CI(clk_count0_carry__1_n_0),
        .CO({clk_count0_carry__2_n_0,clk_count0_carry__2_n_1,clk_count0_carry__2_n_2,clk_count0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S({\clk_count_reg_n_0_[16] ,\clk_count_reg_n_0_[15] ,\clk_count_reg_n_0_[14] ,\clk_count_reg_n_0_[13] }));
  CARRY4 clk_count0_carry__3
       (.CI(clk_count0_carry__2_n_0),
        .CO({clk_count0_carry__3_n_0,clk_count0_carry__3_n_1,clk_count0_carry__3_n_2,clk_count0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S({\clk_count_reg_n_0_[20] ,\clk_count_reg_n_0_[19] ,\clk_count_reg_n_0_[18] ,\clk_count_reg_n_0_[17] }));
  CARRY4 clk_count0_carry__4
       (.CI(clk_count0_carry__3_n_0),
        .CO({clk_count0_carry__4_n_0,clk_count0_carry__4_n_1,clk_count0_carry__4_n_2,clk_count0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S({\clk_count_reg_n_0_[24] ,\clk_count_reg_n_0_[23] ,\clk_count_reg_n_0_[22] ,\clk_count_reg_n_0_[21] }));
  CARRY4 clk_count0_carry__5
       (.CI(clk_count0_carry__4_n_0),
        .CO({clk_count0_carry__5_n_0,clk_count0_carry__5_n_1,clk_count0_carry__5_n_2,clk_count0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[28:25]),
        .S({\clk_count_reg_n_0_[28] ,\clk_count_reg_n_0_[27] ,\clk_count_reg_n_0_[26] ,\clk_count_reg_n_0_[25] }));
  CARRY4 clk_count0_carry__6
       (.CI(clk_count0_carry__5_n_0),
        .CO({NLW_clk_count0_carry__6_CO_UNCONNECTED[3:2],clk_count0_carry__6_n_2,clk_count0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_clk_count0_carry__6_O_UNCONNECTED[3],data0[31:29]}),
        .S({1'b0,\clk_count_reg_n_0_[31] ,\clk_count_reg_n_0_[30] ,\clk_count_reg_n_0_[29] }));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \clk_count[0]_i_1__0 
       (.I0(\clk_count[31]_i_5__0_n_0 ),
        .I1(\clk_count[31]_i_4__0_n_0 ),
        .I2(\clk_count[31]_i_3__0_n_0 ),
        .I3(\clk_count_reg_n_0_[0] ),
        .O(clk_count[0]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[10]_i_1__0 
       (.I0(data0[10]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__0_n_0 ),
        .I3(\clk_count[31]_i_4__0_n_0 ),
        .I4(\clk_count[31]_i_5__0_n_0 ),
        .O(clk_count[10]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[11]_i_1__0 
       (.I0(data0[11]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__0_n_0 ),
        .I3(\clk_count[31]_i_4__0_n_0 ),
        .I4(\clk_count[31]_i_5__0_n_0 ),
        .O(clk_count[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[12]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[12]),
        .O(clk_count[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[13]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[13]),
        .O(clk_count[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[14]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[14]),
        .O(clk_count[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[15]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[15]),
        .O(clk_count[15]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[16]_i_1__0 
       (.I0(data0[16]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__0_n_0 ),
        .I3(\clk_count[31]_i_4__0_n_0 ),
        .I4(\clk_count[31]_i_5__0_n_0 ),
        .O(clk_count[16]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[17]_i_1__0 
       (.I0(data0[17]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__0_n_0 ),
        .I3(\clk_count[31]_i_4__0_n_0 ),
        .I4(\clk_count[31]_i_5__0_n_0 ),
        .O(clk_count[17]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[18]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[18]),
        .O(clk_count[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[19]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[19]),
        .O(clk_count[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[1]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[1]),
        .O(clk_count[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[20]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[20]),
        .O(clk_count[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[21]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[21]),
        .O(clk_count[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[22]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[22]),
        .O(clk_count[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[23]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[23]),
        .O(clk_count[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[24]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[24]),
        .O(clk_count[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[25]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[25]),
        .O(clk_count[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[26]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[26]),
        .O(clk_count[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[27]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[27]),
        .O(clk_count[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[28]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[28]),
        .O(clk_count[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[29]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[29]),
        .O(clk_count[29]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[2]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[2]),
        .O(clk_count[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[30]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[30]),
        .O(clk_count[30]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_10__0 
       (.I0(\clk_count_reg_n_0_[27] ),
        .I1(\clk_count_reg_n_0_[26] ),
        .I2(\clk_count_reg_n_0_[29] ),
        .I3(\clk_count_reg_n_0_[28] ),
        .O(\clk_count[31]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[31]_i_2__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[31]),
        .O(clk_count[31]));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \clk_count[31]_i_3__0 
       (.I0(\clk_count_reg_n_0_[12] ),
        .I1(\clk_count_reg_n_0_[13] ),
        .I2(\clk_count_reg_n_0_[10] ),
        .I3(\clk_count_reg_n_0_[11] ),
        .I4(\clk_count[31]_i_6__0_n_0 ),
        .O(\clk_count[31]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_count[31]_i_4__0 
       (.I0(\clk_count_reg_n_0_[4] ),
        .I1(\clk_count_reg_n_0_[5] ),
        .I2(\clk_count_reg_n_0_[2] ),
        .I3(\clk_count_reg_n_0_[3] ),
        .I4(\clk_count[31]_i_7__0_n_0 ),
        .O(\clk_count[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \clk_count[31]_i_5__0 
       (.I0(\clk_count[31]_i_8__0_n_0 ),
        .I1(\clk_count[31]_i_9__0_n_0 ),
        .I2(\clk_count_reg_n_0_[31] ),
        .I3(\clk_count_reg_n_0_[30] ),
        .I4(\clk_count_reg_n_0_[1] ),
        .I5(\clk_count[31]_i_10__0_n_0 ),
        .O(\clk_count[31]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \clk_count[31]_i_6__0 
       (.I0(\clk_count_reg_n_0_[15] ),
        .I1(\clk_count_reg_n_0_[14] ),
        .I2(\clk_count_reg_n_0_[17] ),
        .I3(\clk_count_reg_n_0_[16] ),
        .O(\clk_count[31]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \clk_count[31]_i_7__0 
       (.I0(\clk_count_reg_n_0_[6] ),
        .I1(\clk_count_reg_n_0_[7] ),
        .I2(\clk_count_reg_n_0_[8] ),
        .I3(\clk_count_reg_n_0_[9] ),
        .O(\clk_count[31]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_8__0 
       (.I0(\clk_count_reg_n_0_[23] ),
        .I1(\clk_count_reg_n_0_[22] ),
        .I2(\clk_count_reg_n_0_[25] ),
        .I3(\clk_count_reg_n_0_[24] ),
        .O(\clk_count[31]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_9__0 
       (.I0(\clk_count_reg_n_0_[19] ),
        .I1(\clk_count_reg_n_0_[18] ),
        .I2(\clk_count_reg_n_0_[21] ),
        .I3(\clk_count_reg_n_0_[20] ),
        .O(\clk_count[31]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[3]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[3]),
        .O(clk_count[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[4]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[4]),
        .O(clk_count[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[5]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[5]),
        .O(clk_count[5]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[6]_i_1__0 
       (.I0(data0[6]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__0_n_0 ),
        .I3(\clk_count[31]_i_4__0_n_0 ),
        .I4(\clk_count[31]_i_5__0_n_0 ),
        .O(clk_count[6]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[7]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[7]),
        .O(clk_count[7]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[8]_i_1__0 
       (.I0(data0[8]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__0_n_0 ),
        .I3(\clk_count[31]_i_4__0_n_0 ),
        .I4(\clk_count[31]_i_5__0_n_0 ),
        .O(clk_count[8]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[9]_i_1__0 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__0_n_0 ),
        .I2(\clk_count[31]_i_4__0_n_0 ),
        .I3(\clk_count[31]_i_5__0_n_0 ),
        .I4(data0[9]),
        .O(clk_count[9]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[0]),
        .Q(\clk_count_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[10]),
        .Q(\clk_count_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[11]),
        .Q(\clk_count_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[12]),
        .Q(\clk_count_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[13]),
        .Q(\clk_count_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[14]),
        .Q(\clk_count_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[15]),
        .Q(\clk_count_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[16]),
        .Q(\clk_count_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[17]),
        .Q(\clk_count_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[18]),
        .Q(\clk_count_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[19]),
        .Q(\clk_count_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[1]),
        .Q(\clk_count_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[20]),
        .Q(\clk_count_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[21]),
        .Q(\clk_count_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[22]),
        .Q(\clk_count_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[23]),
        .Q(\clk_count_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[24]),
        .Q(\clk_count_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[25]),
        .Q(\clk_count_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[26]),
        .Q(\clk_count_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[27]),
        .Q(\clk_count_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[28]),
        .Q(\clk_count_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[29]),
        .Q(\clk_count_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[2]),
        .Q(\clk_count_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[30]),
        .Q(\clk_count_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[31]),
        .Q(\clk_count_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[3]),
        .Q(\clk_count_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[4]),
        .Q(\clk_count_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[5]),
        .Q(\clk_count_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[6]),
        .Q(\clk_count_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[7]),
        .Q(\clk_count_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[8]),
        .Q(\clk_count_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[9]),
        .Q(\clk_count_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    delayed_reg_i_1__0
       (.I0(som_en_28v_l2_delayed),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__0_n_0 ),
        .I3(\clk_count[31]_i_4__0_n_0 ),
        .I4(\clk_count[31]_i_5__0_n_0 ),
        .O(delayed_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    delayed_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delayed_reg_i_1__0_n_0),
        .Q(som_en_28v_l2_delayed),
        .R(SR));
  LUT2 #(
    .INIT(4'h7)) 
    \value_reg_0[11]_i_1__0 
       (.I0(s00_axi_aresetn),
        .I1(som_en_28v_l2_delayed),
        .O(s00_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "delay_ms" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_14
   (s00_axi_aresetn_0,
    SR,
    s00_axi_aclk,
    s00_axi_aresetn);
  output [0:0]s00_axi_aresetn_0;
  input [0:0]SR;
  input s00_axi_aclk;
  input s00_axi_aresetn;

  wire [0:0]SR;
  wire [31:0]clk_count;
  wire clk_count0_carry__0_n_0;
  wire clk_count0_carry__0_n_1;
  wire clk_count0_carry__0_n_2;
  wire clk_count0_carry__0_n_3;
  wire clk_count0_carry__1_n_0;
  wire clk_count0_carry__1_n_1;
  wire clk_count0_carry__1_n_2;
  wire clk_count0_carry__1_n_3;
  wire clk_count0_carry__2_n_0;
  wire clk_count0_carry__2_n_1;
  wire clk_count0_carry__2_n_2;
  wire clk_count0_carry__2_n_3;
  wire clk_count0_carry__3_n_0;
  wire clk_count0_carry__3_n_1;
  wire clk_count0_carry__3_n_2;
  wire clk_count0_carry__3_n_3;
  wire clk_count0_carry__4_n_0;
  wire clk_count0_carry__4_n_1;
  wire clk_count0_carry__4_n_2;
  wire clk_count0_carry__4_n_3;
  wire clk_count0_carry__5_n_0;
  wire clk_count0_carry__5_n_1;
  wire clk_count0_carry__5_n_2;
  wire clk_count0_carry__5_n_3;
  wire clk_count0_carry__6_n_2;
  wire clk_count0_carry__6_n_3;
  wire clk_count0_carry_n_0;
  wire clk_count0_carry_n_1;
  wire clk_count0_carry_n_2;
  wire clk_count0_carry_n_3;
  wire \clk_count[31]_i_10__1_n_0 ;
  wire \clk_count[31]_i_3__1_n_0 ;
  wire \clk_count[31]_i_4__1_n_0 ;
  wire \clk_count[31]_i_5__1_n_0 ;
  wire \clk_count[31]_i_6__1_n_0 ;
  wire \clk_count[31]_i_7__1_n_0 ;
  wire \clk_count[31]_i_8__1_n_0 ;
  wire \clk_count[31]_i_9__1_n_0 ;
  wire \clk_count_reg_n_0_[0] ;
  wire \clk_count_reg_n_0_[10] ;
  wire \clk_count_reg_n_0_[11] ;
  wire \clk_count_reg_n_0_[12] ;
  wire \clk_count_reg_n_0_[13] ;
  wire \clk_count_reg_n_0_[14] ;
  wire \clk_count_reg_n_0_[15] ;
  wire \clk_count_reg_n_0_[16] ;
  wire \clk_count_reg_n_0_[17] ;
  wire \clk_count_reg_n_0_[18] ;
  wire \clk_count_reg_n_0_[19] ;
  wire \clk_count_reg_n_0_[1] ;
  wire \clk_count_reg_n_0_[20] ;
  wire \clk_count_reg_n_0_[21] ;
  wire \clk_count_reg_n_0_[22] ;
  wire \clk_count_reg_n_0_[23] ;
  wire \clk_count_reg_n_0_[24] ;
  wire \clk_count_reg_n_0_[25] ;
  wire \clk_count_reg_n_0_[26] ;
  wire \clk_count_reg_n_0_[27] ;
  wire \clk_count_reg_n_0_[28] ;
  wire \clk_count_reg_n_0_[29] ;
  wire \clk_count_reg_n_0_[2] ;
  wire \clk_count_reg_n_0_[30] ;
  wire \clk_count_reg_n_0_[31] ;
  wire \clk_count_reg_n_0_[3] ;
  wire \clk_count_reg_n_0_[4] ;
  wire \clk_count_reg_n_0_[5] ;
  wire \clk_count_reg_n_0_[6] ;
  wire \clk_count_reg_n_0_[7] ;
  wire \clk_count_reg_n_0_[8] ;
  wire \clk_count_reg_n_0_[9] ;
  wire [31:1]data0;
  wire delayed_reg_i_1__1_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]s00_axi_aresetn_0;
  wire som_en_28v_s1_delayed;
  wire [3:2]NLW_clk_count0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_clk_count0_carry__6_O_UNCONNECTED;

  CARRY4 clk_count0_carry
       (.CI(1'b0),
        .CO({clk_count0_carry_n_0,clk_count0_carry_n_1,clk_count0_carry_n_2,clk_count0_carry_n_3}),
        .CYINIT(\clk_count_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\clk_count_reg_n_0_[4] ,\clk_count_reg_n_0_[3] ,\clk_count_reg_n_0_[2] ,\clk_count_reg_n_0_[1] }));
  CARRY4 clk_count0_carry__0
       (.CI(clk_count0_carry_n_0),
        .CO({clk_count0_carry__0_n_0,clk_count0_carry__0_n_1,clk_count0_carry__0_n_2,clk_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\clk_count_reg_n_0_[8] ,\clk_count_reg_n_0_[7] ,\clk_count_reg_n_0_[6] ,\clk_count_reg_n_0_[5] }));
  CARRY4 clk_count0_carry__1
       (.CI(clk_count0_carry__0_n_0),
        .CO({clk_count0_carry__1_n_0,clk_count0_carry__1_n_1,clk_count0_carry__1_n_2,clk_count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\clk_count_reg_n_0_[12] ,\clk_count_reg_n_0_[11] ,\clk_count_reg_n_0_[10] ,\clk_count_reg_n_0_[9] }));
  CARRY4 clk_count0_carry__2
       (.CI(clk_count0_carry__1_n_0),
        .CO({clk_count0_carry__2_n_0,clk_count0_carry__2_n_1,clk_count0_carry__2_n_2,clk_count0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S({\clk_count_reg_n_0_[16] ,\clk_count_reg_n_0_[15] ,\clk_count_reg_n_0_[14] ,\clk_count_reg_n_0_[13] }));
  CARRY4 clk_count0_carry__3
       (.CI(clk_count0_carry__2_n_0),
        .CO({clk_count0_carry__3_n_0,clk_count0_carry__3_n_1,clk_count0_carry__3_n_2,clk_count0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S({\clk_count_reg_n_0_[20] ,\clk_count_reg_n_0_[19] ,\clk_count_reg_n_0_[18] ,\clk_count_reg_n_0_[17] }));
  CARRY4 clk_count0_carry__4
       (.CI(clk_count0_carry__3_n_0),
        .CO({clk_count0_carry__4_n_0,clk_count0_carry__4_n_1,clk_count0_carry__4_n_2,clk_count0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S({\clk_count_reg_n_0_[24] ,\clk_count_reg_n_0_[23] ,\clk_count_reg_n_0_[22] ,\clk_count_reg_n_0_[21] }));
  CARRY4 clk_count0_carry__5
       (.CI(clk_count0_carry__4_n_0),
        .CO({clk_count0_carry__5_n_0,clk_count0_carry__5_n_1,clk_count0_carry__5_n_2,clk_count0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[28:25]),
        .S({\clk_count_reg_n_0_[28] ,\clk_count_reg_n_0_[27] ,\clk_count_reg_n_0_[26] ,\clk_count_reg_n_0_[25] }));
  CARRY4 clk_count0_carry__6
       (.CI(clk_count0_carry__5_n_0),
        .CO({NLW_clk_count0_carry__6_CO_UNCONNECTED[3:2],clk_count0_carry__6_n_2,clk_count0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_clk_count0_carry__6_O_UNCONNECTED[3],data0[31:29]}),
        .S({1'b0,\clk_count_reg_n_0_[31] ,\clk_count_reg_n_0_[30] ,\clk_count_reg_n_0_[29] }));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \clk_count[0]_i_1__1 
       (.I0(\clk_count[31]_i_5__1_n_0 ),
        .I1(\clk_count[31]_i_4__1_n_0 ),
        .I2(\clk_count[31]_i_3__1_n_0 ),
        .I3(\clk_count_reg_n_0_[0] ),
        .O(clk_count[0]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[10]_i_1__1 
       (.I0(data0[10]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__1_n_0 ),
        .I3(\clk_count[31]_i_4__1_n_0 ),
        .I4(\clk_count[31]_i_5__1_n_0 ),
        .O(clk_count[10]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[11]_i_1__1 
       (.I0(data0[11]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__1_n_0 ),
        .I3(\clk_count[31]_i_4__1_n_0 ),
        .I4(\clk_count[31]_i_5__1_n_0 ),
        .O(clk_count[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[12]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[12]),
        .O(clk_count[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[13]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[13]),
        .O(clk_count[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[14]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[14]),
        .O(clk_count[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[15]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[15]),
        .O(clk_count[15]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[16]_i_1__1 
       (.I0(data0[16]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__1_n_0 ),
        .I3(\clk_count[31]_i_4__1_n_0 ),
        .I4(\clk_count[31]_i_5__1_n_0 ),
        .O(clk_count[16]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[17]_i_1__1 
       (.I0(data0[17]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__1_n_0 ),
        .I3(\clk_count[31]_i_4__1_n_0 ),
        .I4(\clk_count[31]_i_5__1_n_0 ),
        .O(clk_count[17]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[18]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[18]),
        .O(clk_count[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[19]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[19]),
        .O(clk_count[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[1]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[1]),
        .O(clk_count[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[20]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[20]),
        .O(clk_count[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[21]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[21]),
        .O(clk_count[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[22]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[22]),
        .O(clk_count[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[23]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[23]),
        .O(clk_count[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[24]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[24]),
        .O(clk_count[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[25]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[25]),
        .O(clk_count[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[26]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[26]),
        .O(clk_count[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[27]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[27]),
        .O(clk_count[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[28]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[28]),
        .O(clk_count[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[29]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[29]),
        .O(clk_count[29]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[2]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[2]),
        .O(clk_count[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[30]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[30]),
        .O(clk_count[30]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_10__1 
       (.I0(\clk_count_reg_n_0_[27] ),
        .I1(\clk_count_reg_n_0_[26] ),
        .I2(\clk_count_reg_n_0_[29] ),
        .I3(\clk_count_reg_n_0_[28] ),
        .O(\clk_count[31]_i_10__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[31]_i_2__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[31]),
        .O(clk_count[31]));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \clk_count[31]_i_3__1 
       (.I0(\clk_count_reg_n_0_[12] ),
        .I1(\clk_count_reg_n_0_[13] ),
        .I2(\clk_count_reg_n_0_[10] ),
        .I3(\clk_count_reg_n_0_[11] ),
        .I4(\clk_count[31]_i_6__1_n_0 ),
        .O(\clk_count[31]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_count[31]_i_4__1 
       (.I0(\clk_count_reg_n_0_[4] ),
        .I1(\clk_count_reg_n_0_[5] ),
        .I2(\clk_count_reg_n_0_[2] ),
        .I3(\clk_count_reg_n_0_[3] ),
        .I4(\clk_count[31]_i_7__1_n_0 ),
        .O(\clk_count[31]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \clk_count[31]_i_5__1 
       (.I0(\clk_count[31]_i_8__1_n_0 ),
        .I1(\clk_count[31]_i_9__1_n_0 ),
        .I2(\clk_count_reg_n_0_[31] ),
        .I3(\clk_count_reg_n_0_[30] ),
        .I4(\clk_count_reg_n_0_[1] ),
        .I5(\clk_count[31]_i_10__1_n_0 ),
        .O(\clk_count[31]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \clk_count[31]_i_6__1 
       (.I0(\clk_count_reg_n_0_[15] ),
        .I1(\clk_count_reg_n_0_[14] ),
        .I2(\clk_count_reg_n_0_[17] ),
        .I3(\clk_count_reg_n_0_[16] ),
        .O(\clk_count[31]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \clk_count[31]_i_7__1 
       (.I0(\clk_count_reg_n_0_[6] ),
        .I1(\clk_count_reg_n_0_[7] ),
        .I2(\clk_count_reg_n_0_[8] ),
        .I3(\clk_count_reg_n_0_[9] ),
        .O(\clk_count[31]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_8__1 
       (.I0(\clk_count_reg_n_0_[23] ),
        .I1(\clk_count_reg_n_0_[22] ),
        .I2(\clk_count_reg_n_0_[25] ),
        .I3(\clk_count_reg_n_0_[24] ),
        .O(\clk_count[31]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_9__1 
       (.I0(\clk_count_reg_n_0_[19] ),
        .I1(\clk_count_reg_n_0_[18] ),
        .I2(\clk_count_reg_n_0_[21] ),
        .I3(\clk_count_reg_n_0_[20] ),
        .O(\clk_count[31]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[3]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[3]),
        .O(clk_count[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[4]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[4]),
        .O(clk_count[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[5]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[5]),
        .O(clk_count[5]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[6]_i_1__1 
       (.I0(data0[6]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__1_n_0 ),
        .I3(\clk_count[31]_i_4__1_n_0 ),
        .I4(\clk_count[31]_i_5__1_n_0 ),
        .O(clk_count[6]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[7]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[7]),
        .O(clk_count[7]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[8]_i_1__1 
       (.I0(data0[8]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__1_n_0 ),
        .I3(\clk_count[31]_i_4__1_n_0 ),
        .I4(\clk_count[31]_i_5__1_n_0 ),
        .O(clk_count[8]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[9]_i_1__1 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__1_n_0 ),
        .I2(\clk_count[31]_i_4__1_n_0 ),
        .I3(\clk_count[31]_i_5__1_n_0 ),
        .I4(data0[9]),
        .O(clk_count[9]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[0]),
        .Q(\clk_count_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[10]),
        .Q(\clk_count_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[11]),
        .Q(\clk_count_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[12]),
        .Q(\clk_count_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[13]),
        .Q(\clk_count_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[14]),
        .Q(\clk_count_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[15]),
        .Q(\clk_count_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[16]),
        .Q(\clk_count_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[17]),
        .Q(\clk_count_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[18]),
        .Q(\clk_count_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[19]),
        .Q(\clk_count_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[1]),
        .Q(\clk_count_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[20]),
        .Q(\clk_count_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[21]),
        .Q(\clk_count_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[22]),
        .Q(\clk_count_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[23]),
        .Q(\clk_count_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[24]),
        .Q(\clk_count_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[25]),
        .Q(\clk_count_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[26]),
        .Q(\clk_count_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[27]),
        .Q(\clk_count_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[28]),
        .Q(\clk_count_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[29]),
        .Q(\clk_count_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[2]),
        .Q(\clk_count_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[30]),
        .Q(\clk_count_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[31]),
        .Q(\clk_count_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[3]),
        .Q(\clk_count_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[4]),
        .Q(\clk_count_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[5]),
        .Q(\clk_count_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[6]),
        .Q(\clk_count_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[7]),
        .Q(\clk_count_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[8]),
        .Q(\clk_count_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[9]),
        .Q(\clk_count_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    delayed_reg_i_1__1
       (.I0(som_en_28v_s1_delayed),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__1_n_0 ),
        .I3(\clk_count[31]_i_4__1_n_0 ),
        .I4(\clk_count[31]_i_5__1_n_0 ),
        .O(delayed_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    delayed_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delayed_reg_i_1__1_n_0),
        .Q(som_en_28v_s1_delayed),
        .R(SR));
  LUT2 #(
    .INIT(4'h7)) 
    \value_reg_0[11]_i_1__1 
       (.I0(s00_axi_aresetn),
        .I1(som_en_28v_s1_delayed),
        .O(s00_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "delay_ms" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_15
   (s00_axi_aresetn_0,
    SR,
    s00_axi_aclk,
    s00_axi_aresetn);
  output [0:0]s00_axi_aresetn_0;
  input [0:0]SR;
  input s00_axi_aclk;
  input s00_axi_aresetn;

  wire [0:0]SR;
  wire [31:0]clk_count;
  wire clk_count0_carry__0_n_0;
  wire clk_count0_carry__0_n_1;
  wire clk_count0_carry__0_n_2;
  wire clk_count0_carry__0_n_3;
  wire clk_count0_carry__1_n_0;
  wire clk_count0_carry__1_n_1;
  wire clk_count0_carry__1_n_2;
  wire clk_count0_carry__1_n_3;
  wire clk_count0_carry__2_n_0;
  wire clk_count0_carry__2_n_1;
  wire clk_count0_carry__2_n_2;
  wire clk_count0_carry__2_n_3;
  wire clk_count0_carry__3_n_0;
  wire clk_count0_carry__3_n_1;
  wire clk_count0_carry__3_n_2;
  wire clk_count0_carry__3_n_3;
  wire clk_count0_carry__4_n_0;
  wire clk_count0_carry__4_n_1;
  wire clk_count0_carry__4_n_2;
  wire clk_count0_carry__4_n_3;
  wire clk_count0_carry__5_n_0;
  wire clk_count0_carry__5_n_1;
  wire clk_count0_carry__5_n_2;
  wire clk_count0_carry__5_n_3;
  wire clk_count0_carry__6_n_2;
  wire clk_count0_carry__6_n_3;
  wire clk_count0_carry_n_0;
  wire clk_count0_carry_n_1;
  wire clk_count0_carry_n_2;
  wire clk_count0_carry_n_3;
  wire \clk_count[31]_i_10__2_n_0 ;
  wire \clk_count[31]_i_3__2_n_0 ;
  wire \clk_count[31]_i_4__2_n_0 ;
  wire \clk_count[31]_i_5__2_n_0 ;
  wire \clk_count[31]_i_6__2_n_0 ;
  wire \clk_count[31]_i_7__2_n_0 ;
  wire \clk_count[31]_i_8__2_n_0 ;
  wire \clk_count[31]_i_9__2_n_0 ;
  wire \clk_count_reg_n_0_[0] ;
  wire \clk_count_reg_n_0_[10] ;
  wire \clk_count_reg_n_0_[11] ;
  wire \clk_count_reg_n_0_[12] ;
  wire \clk_count_reg_n_0_[13] ;
  wire \clk_count_reg_n_0_[14] ;
  wire \clk_count_reg_n_0_[15] ;
  wire \clk_count_reg_n_0_[16] ;
  wire \clk_count_reg_n_0_[17] ;
  wire \clk_count_reg_n_0_[18] ;
  wire \clk_count_reg_n_0_[19] ;
  wire \clk_count_reg_n_0_[1] ;
  wire \clk_count_reg_n_0_[20] ;
  wire \clk_count_reg_n_0_[21] ;
  wire \clk_count_reg_n_0_[22] ;
  wire \clk_count_reg_n_0_[23] ;
  wire \clk_count_reg_n_0_[24] ;
  wire \clk_count_reg_n_0_[25] ;
  wire \clk_count_reg_n_0_[26] ;
  wire \clk_count_reg_n_0_[27] ;
  wire \clk_count_reg_n_0_[28] ;
  wire \clk_count_reg_n_0_[29] ;
  wire \clk_count_reg_n_0_[2] ;
  wire \clk_count_reg_n_0_[30] ;
  wire \clk_count_reg_n_0_[31] ;
  wire \clk_count_reg_n_0_[3] ;
  wire \clk_count_reg_n_0_[4] ;
  wire \clk_count_reg_n_0_[5] ;
  wire \clk_count_reg_n_0_[6] ;
  wire \clk_count_reg_n_0_[7] ;
  wire \clk_count_reg_n_0_[8] ;
  wire \clk_count_reg_n_0_[9] ;
  wire [31:1]data0;
  wire delayed_reg_i_1__2_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]s00_axi_aresetn_0;
  wire som_en_28v_s2_delayed;
  wire [3:2]NLW_clk_count0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_clk_count0_carry__6_O_UNCONNECTED;

  CARRY4 clk_count0_carry
       (.CI(1'b0),
        .CO({clk_count0_carry_n_0,clk_count0_carry_n_1,clk_count0_carry_n_2,clk_count0_carry_n_3}),
        .CYINIT(\clk_count_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\clk_count_reg_n_0_[4] ,\clk_count_reg_n_0_[3] ,\clk_count_reg_n_0_[2] ,\clk_count_reg_n_0_[1] }));
  CARRY4 clk_count0_carry__0
       (.CI(clk_count0_carry_n_0),
        .CO({clk_count0_carry__0_n_0,clk_count0_carry__0_n_1,clk_count0_carry__0_n_2,clk_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\clk_count_reg_n_0_[8] ,\clk_count_reg_n_0_[7] ,\clk_count_reg_n_0_[6] ,\clk_count_reg_n_0_[5] }));
  CARRY4 clk_count0_carry__1
       (.CI(clk_count0_carry__0_n_0),
        .CO({clk_count0_carry__1_n_0,clk_count0_carry__1_n_1,clk_count0_carry__1_n_2,clk_count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\clk_count_reg_n_0_[12] ,\clk_count_reg_n_0_[11] ,\clk_count_reg_n_0_[10] ,\clk_count_reg_n_0_[9] }));
  CARRY4 clk_count0_carry__2
       (.CI(clk_count0_carry__1_n_0),
        .CO({clk_count0_carry__2_n_0,clk_count0_carry__2_n_1,clk_count0_carry__2_n_2,clk_count0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S({\clk_count_reg_n_0_[16] ,\clk_count_reg_n_0_[15] ,\clk_count_reg_n_0_[14] ,\clk_count_reg_n_0_[13] }));
  CARRY4 clk_count0_carry__3
       (.CI(clk_count0_carry__2_n_0),
        .CO({clk_count0_carry__3_n_0,clk_count0_carry__3_n_1,clk_count0_carry__3_n_2,clk_count0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S({\clk_count_reg_n_0_[20] ,\clk_count_reg_n_0_[19] ,\clk_count_reg_n_0_[18] ,\clk_count_reg_n_0_[17] }));
  CARRY4 clk_count0_carry__4
       (.CI(clk_count0_carry__3_n_0),
        .CO({clk_count0_carry__4_n_0,clk_count0_carry__4_n_1,clk_count0_carry__4_n_2,clk_count0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S({\clk_count_reg_n_0_[24] ,\clk_count_reg_n_0_[23] ,\clk_count_reg_n_0_[22] ,\clk_count_reg_n_0_[21] }));
  CARRY4 clk_count0_carry__5
       (.CI(clk_count0_carry__4_n_0),
        .CO({clk_count0_carry__5_n_0,clk_count0_carry__5_n_1,clk_count0_carry__5_n_2,clk_count0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[28:25]),
        .S({\clk_count_reg_n_0_[28] ,\clk_count_reg_n_0_[27] ,\clk_count_reg_n_0_[26] ,\clk_count_reg_n_0_[25] }));
  CARRY4 clk_count0_carry__6
       (.CI(clk_count0_carry__5_n_0),
        .CO({NLW_clk_count0_carry__6_CO_UNCONNECTED[3:2],clk_count0_carry__6_n_2,clk_count0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_clk_count0_carry__6_O_UNCONNECTED[3],data0[31:29]}),
        .S({1'b0,\clk_count_reg_n_0_[31] ,\clk_count_reg_n_0_[30] ,\clk_count_reg_n_0_[29] }));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \clk_count[0]_i_1__2 
       (.I0(\clk_count[31]_i_5__2_n_0 ),
        .I1(\clk_count[31]_i_4__2_n_0 ),
        .I2(\clk_count[31]_i_3__2_n_0 ),
        .I3(\clk_count_reg_n_0_[0] ),
        .O(clk_count[0]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[10]_i_1__2 
       (.I0(data0[10]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__2_n_0 ),
        .I3(\clk_count[31]_i_4__2_n_0 ),
        .I4(\clk_count[31]_i_5__2_n_0 ),
        .O(clk_count[10]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[11]_i_1__2 
       (.I0(data0[11]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__2_n_0 ),
        .I3(\clk_count[31]_i_4__2_n_0 ),
        .I4(\clk_count[31]_i_5__2_n_0 ),
        .O(clk_count[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[12]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[12]),
        .O(clk_count[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[13]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[13]),
        .O(clk_count[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[14]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[14]),
        .O(clk_count[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[15]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[15]),
        .O(clk_count[15]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[16]_i_1__2 
       (.I0(data0[16]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__2_n_0 ),
        .I3(\clk_count[31]_i_4__2_n_0 ),
        .I4(\clk_count[31]_i_5__2_n_0 ),
        .O(clk_count[16]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[17]_i_1__2 
       (.I0(data0[17]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__2_n_0 ),
        .I3(\clk_count[31]_i_4__2_n_0 ),
        .I4(\clk_count[31]_i_5__2_n_0 ),
        .O(clk_count[17]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[18]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[18]),
        .O(clk_count[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[19]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[19]),
        .O(clk_count[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[1]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[1]),
        .O(clk_count[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[20]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[20]),
        .O(clk_count[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[21]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[21]),
        .O(clk_count[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[22]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[22]),
        .O(clk_count[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[23]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[23]),
        .O(clk_count[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[24]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[24]),
        .O(clk_count[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[25]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[25]),
        .O(clk_count[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[26]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[26]),
        .O(clk_count[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[27]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[27]),
        .O(clk_count[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[28]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[28]),
        .O(clk_count[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[29]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[29]),
        .O(clk_count[29]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[2]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[2]),
        .O(clk_count[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[30]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[30]),
        .O(clk_count[30]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_10__2 
       (.I0(\clk_count_reg_n_0_[27] ),
        .I1(\clk_count_reg_n_0_[26] ),
        .I2(\clk_count_reg_n_0_[29] ),
        .I3(\clk_count_reg_n_0_[28] ),
        .O(\clk_count[31]_i_10__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[31]_i_2__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[31]),
        .O(clk_count[31]));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \clk_count[31]_i_3__2 
       (.I0(\clk_count_reg_n_0_[12] ),
        .I1(\clk_count_reg_n_0_[13] ),
        .I2(\clk_count_reg_n_0_[10] ),
        .I3(\clk_count_reg_n_0_[11] ),
        .I4(\clk_count[31]_i_6__2_n_0 ),
        .O(\clk_count[31]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_count[31]_i_4__2 
       (.I0(\clk_count_reg_n_0_[4] ),
        .I1(\clk_count_reg_n_0_[5] ),
        .I2(\clk_count_reg_n_0_[2] ),
        .I3(\clk_count_reg_n_0_[3] ),
        .I4(\clk_count[31]_i_7__2_n_0 ),
        .O(\clk_count[31]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \clk_count[31]_i_5__2 
       (.I0(\clk_count[31]_i_8__2_n_0 ),
        .I1(\clk_count[31]_i_9__2_n_0 ),
        .I2(\clk_count_reg_n_0_[31] ),
        .I3(\clk_count_reg_n_0_[30] ),
        .I4(\clk_count_reg_n_0_[1] ),
        .I5(\clk_count[31]_i_10__2_n_0 ),
        .O(\clk_count[31]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \clk_count[31]_i_6__2 
       (.I0(\clk_count_reg_n_0_[15] ),
        .I1(\clk_count_reg_n_0_[14] ),
        .I2(\clk_count_reg_n_0_[17] ),
        .I3(\clk_count_reg_n_0_[16] ),
        .O(\clk_count[31]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \clk_count[31]_i_7__2 
       (.I0(\clk_count_reg_n_0_[6] ),
        .I1(\clk_count_reg_n_0_[7] ),
        .I2(\clk_count_reg_n_0_[8] ),
        .I3(\clk_count_reg_n_0_[9] ),
        .O(\clk_count[31]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_8__2 
       (.I0(\clk_count_reg_n_0_[23] ),
        .I1(\clk_count_reg_n_0_[22] ),
        .I2(\clk_count_reg_n_0_[25] ),
        .I3(\clk_count_reg_n_0_[24] ),
        .O(\clk_count[31]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_9__2 
       (.I0(\clk_count_reg_n_0_[19] ),
        .I1(\clk_count_reg_n_0_[18] ),
        .I2(\clk_count_reg_n_0_[21] ),
        .I3(\clk_count_reg_n_0_[20] ),
        .O(\clk_count[31]_i_9__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[3]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[3]),
        .O(clk_count[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[4]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[4]),
        .O(clk_count[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[5]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[5]),
        .O(clk_count[5]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[6]_i_1__2 
       (.I0(data0[6]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__2_n_0 ),
        .I3(\clk_count[31]_i_4__2_n_0 ),
        .I4(\clk_count[31]_i_5__2_n_0 ),
        .O(clk_count[6]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[7]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[7]),
        .O(clk_count[7]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[8]_i_1__2 
       (.I0(data0[8]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__2_n_0 ),
        .I3(\clk_count[31]_i_4__2_n_0 ),
        .I4(\clk_count[31]_i_5__2_n_0 ),
        .O(clk_count[8]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[9]_i_1__2 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__2_n_0 ),
        .I2(\clk_count[31]_i_4__2_n_0 ),
        .I3(\clk_count[31]_i_5__2_n_0 ),
        .I4(data0[9]),
        .O(clk_count[9]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[0]),
        .Q(\clk_count_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[10]),
        .Q(\clk_count_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[11]),
        .Q(\clk_count_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[12]),
        .Q(\clk_count_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[13]),
        .Q(\clk_count_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[14]),
        .Q(\clk_count_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[15]),
        .Q(\clk_count_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[16]),
        .Q(\clk_count_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[17]),
        .Q(\clk_count_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[18]),
        .Q(\clk_count_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[19]),
        .Q(\clk_count_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[1]),
        .Q(\clk_count_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[20]),
        .Q(\clk_count_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[21]),
        .Q(\clk_count_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[22]),
        .Q(\clk_count_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[23]),
        .Q(\clk_count_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[24]),
        .Q(\clk_count_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[25]),
        .Q(\clk_count_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[26]),
        .Q(\clk_count_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[27]),
        .Q(\clk_count_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[28]),
        .Q(\clk_count_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[29]),
        .Q(\clk_count_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[2]),
        .Q(\clk_count_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[30]),
        .Q(\clk_count_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[31]),
        .Q(\clk_count_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[3]),
        .Q(\clk_count_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[4]),
        .Q(\clk_count_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[5]),
        .Q(\clk_count_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[6]),
        .Q(\clk_count_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[7]),
        .Q(\clk_count_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[8]),
        .Q(\clk_count_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[9]),
        .Q(\clk_count_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    delayed_reg_i_1__2
       (.I0(som_en_28v_s2_delayed),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__2_n_0 ),
        .I3(\clk_count[31]_i_4__2_n_0 ),
        .I4(\clk_count[31]_i_5__2_n_0 ),
        .O(delayed_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    delayed_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delayed_reg_i_1__2_n_0),
        .Q(som_en_28v_s2_delayed),
        .R(SR));
  LUT2 #(
    .INIT(4'h7)) 
    \value_reg_0[11]_i_1__2 
       (.I0(s00_axi_aresetn),
        .I1(som_en_28v_s2_delayed),
        .O(s00_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "delay_ms" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_16
   (s00_axi_aresetn_0,
    SR,
    s00_axi_aclk,
    s00_axi_aresetn);
  output [0:0]s00_axi_aresetn_0;
  input [0:0]SR;
  input s00_axi_aclk;
  input s00_axi_aresetn;

  wire [0:0]SR;
  wire [31:0]clk_count;
  wire clk_count0_carry__0_n_0;
  wire clk_count0_carry__0_n_1;
  wire clk_count0_carry__0_n_2;
  wire clk_count0_carry__0_n_3;
  wire clk_count0_carry__1_n_0;
  wire clk_count0_carry__1_n_1;
  wire clk_count0_carry__1_n_2;
  wire clk_count0_carry__1_n_3;
  wire clk_count0_carry__2_n_0;
  wire clk_count0_carry__2_n_1;
  wire clk_count0_carry__2_n_2;
  wire clk_count0_carry__2_n_3;
  wire clk_count0_carry__3_n_0;
  wire clk_count0_carry__3_n_1;
  wire clk_count0_carry__3_n_2;
  wire clk_count0_carry__3_n_3;
  wire clk_count0_carry__4_n_0;
  wire clk_count0_carry__4_n_1;
  wire clk_count0_carry__4_n_2;
  wire clk_count0_carry__4_n_3;
  wire clk_count0_carry__5_n_0;
  wire clk_count0_carry__5_n_1;
  wire clk_count0_carry__5_n_2;
  wire clk_count0_carry__5_n_3;
  wire clk_count0_carry__6_n_2;
  wire clk_count0_carry__6_n_3;
  wire clk_count0_carry_n_0;
  wire clk_count0_carry_n_1;
  wire clk_count0_carry_n_2;
  wire clk_count0_carry_n_3;
  wire \clk_count[31]_i_10__3_n_0 ;
  wire \clk_count[31]_i_3__3_n_0 ;
  wire \clk_count[31]_i_4__3_n_0 ;
  wire \clk_count[31]_i_5__3_n_0 ;
  wire \clk_count[31]_i_6__3_n_0 ;
  wire \clk_count[31]_i_7__3_n_0 ;
  wire \clk_count[31]_i_8__3_n_0 ;
  wire \clk_count[31]_i_9__3_n_0 ;
  wire \clk_count_reg_n_0_[0] ;
  wire \clk_count_reg_n_0_[10] ;
  wire \clk_count_reg_n_0_[11] ;
  wire \clk_count_reg_n_0_[12] ;
  wire \clk_count_reg_n_0_[13] ;
  wire \clk_count_reg_n_0_[14] ;
  wire \clk_count_reg_n_0_[15] ;
  wire \clk_count_reg_n_0_[16] ;
  wire \clk_count_reg_n_0_[17] ;
  wire \clk_count_reg_n_0_[18] ;
  wire \clk_count_reg_n_0_[19] ;
  wire \clk_count_reg_n_0_[1] ;
  wire \clk_count_reg_n_0_[20] ;
  wire \clk_count_reg_n_0_[21] ;
  wire \clk_count_reg_n_0_[22] ;
  wire \clk_count_reg_n_0_[23] ;
  wire \clk_count_reg_n_0_[24] ;
  wire \clk_count_reg_n_0_[25] ;
  wire \clk_count_reg_n_0_[26] ;
  wire \clk_count_reg_n_0_[27] ;
  wire \clk_count_reg_n_0_[28] ;
  wire \clk_count_reg_n_0_[29] ;
  wire \clk_count_reg_n_0_[2] ;
  wire \clk_count_reg_n_0_[30] ;
  wire \clk_count_reg_n_0_[31] ;
  wire \clk_count_reg_n_0_[3] ;
  wire \clk_count_reg_n_0_[4] ;
  wire \clk_count_reg_n_0_[5] ;
  wire \clk_count_reg_n_0_[6] ;
  wire \clk_count_reg_n_0_[7] ;
  wire \clk_count_reg_n_0_[8] ;
  wire \clk_count_reg_n_0_[9] ;
  wire [31:1]data0;
  wire delayed_reg_i_1__3_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]s00_axi_aresetn_0;
  wire som_en_28v_s3_delayed;
  wire [3:2]NLW_clk_count0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_clk_count0_carry__6_O_UNCONNECTED;

  CARRY4 clk_count0_carry
       (.CI(1'b0),
        .CO({clk_count0_carry_n_0,clk_count0_carry_n_1,clk_count0_carry_n_2,clk_count0_carry_n_3}),
        .CYINIT(\clk_count_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\clk_count_reg_n_0_[4] ,\clk_count_reg_n_0_[3] ,\clk_count_reg_n_0_[2] ,\clk_count_reg_n_0_[1] }));
  CARRY4 clk_count0_carry__0
       (.CI(clk_count0_carry_n_0),
        .CO({clk_count0_carry__0_n_0,clk_count0_carry__0_n_1,clk_count0_carry__0_n_2,clk_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\clk_count_reg_n_0_[8] ,\clk_count_reg_n_0_[7] ,\clk_count_reg_n_0_[6] ,\clk_count_reg_n_0_[5] }));
  CARRY4 clk_count0_carry__1
       (.CI(clk_count0_carry__0_n_0),
        .CO({clk_count0_carry__1_n_0,clk_count0_carry__1_n_1,clk_count0_carry__1_n_2,clk_count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\clk_count_reg_n_0_[12] ,\clk_count_reg_n_0_[11] ,\clk_count_reg_n_0_[10] ,\clk_count_reg_n_0_[9] }));
  CARRY4 clk_count0_carry__2
       (.CI(clk_count0_carry__1_n_0),
        .CO({clk_count0_carry__2_n_0,clk_count0_carry__2_n_1,clk_count0_carry__2_n_2,clk_count0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S({\clk_count_reg_n_0_[16] ,\clk_count_reg_n_0_[15] ,\clk_count_reg_n_0_[14] ,\clk_count_reg_n_0_[13] }));
  CARRY4 clk_count0_carry__3
       (.CI(clk_count0_carry__2_n_0),
        .CO({clk_count0_carry__3_n_0,clk_count0_carry__3_n_1,clk_count0_carry__3_n_2,clk_count0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S({\clk_count_reg_n_0_[20] ,\clk_count_reg_n_0_[19] ,\clk_count_reg_n_0_[18] ,\clk_count_reg_n_0_[17] }));
  CARRY4 clk_count0_carry__4
       (.CI(clk_count0_carry__3_n_0),
        .CO({clk_count0_carry__4_n_0,clk_count0_carry__4_n_1,clk_count0_carry__4_n_2,clk_count0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S({\clk_count_reg_n_0_[24] ,\clk_count_reg_n_0_[23] ,\clk_count_reg_n_0_[22] ,\clk_count_reg_n_0_[21] }));
  CARRY4 clk_count0_carry__5
       (.CI(clk_count0_carry__4_n_0),
        .CO({clk_count0_carry__5_n_0,clk_count0_carry__5_n_1,clk_count0_carry__5_n_2,clk_count0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[28:25]),
        .S({\clk_count_reg_n_0_[28] ,\clk_count_reg_n_0_[27] ,\clk_count_reg_n_0_[26] ,\clk_count_reg_n_0_[25] }));
  CARRY4 clk_count0_carry__6
       (.CI(clk_count0_carry__5_n_0),
        .CO({NLW_clk_count0_carry__6_CO_UNCONNECTED[3:2],clk_count0_carry__6_n_2,clk_count0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_clk_count0_carry__6_O_UNCONNECTED[3],data0[31:29]}),
        .S({1'b0,\clk_count_reg_n_0_[31] ,\clk_count_reg_n_0_[30] ,\clk_count_reg_n_0_[29] }));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \clk_count[0]_i_1__3 
       (.I0(\clk_count[31]_i_5__3_n_0 ),
        .I1(\clk_count[31]_i_4__3_n_0 ),
        .I2(\clk_count[31]_i_3__3_n_0 ),
        .I3(\clk_count_reg_n_0_[0] ),
        .O(clk_count[0]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[10]_i_1__3 
       (.I0(data0[10]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__3_n_0 ),
        .I3(\clk_count[31]_i_4__3_n_0 ),
        .I4(\clk_count[31]_i_5__3_n_0 ),
        .O(clk_count[10]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[11]_i_1__3 
       (.I0(data0[11]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__3_n_0 ),
        .I3(\clk_count[31]_i_4__3_n_0 ),
        .I4(\clk_count[31]_i_5__3_n_0 ),
        .O(clk_count[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[12]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[12]),
        .O(clk_count[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[13]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[13]),
        .O(clk_count[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[14]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[14]),
        .O(clk_count[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[15]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[15]),
        .O(clk_count[15]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[16]_i_1__3 
       (.I0(data0[16]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__3_n_0 ),
        .I3(\clk_count[31]_i_4__3_n_0 ),
        .I4(\clk_count[31]_i_5__3_n_0 ),
        .O(clk_count[16]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[17]_i_1__3 
       (.I0(data0[17]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__3_n_0 ),
        .I3(\clk_count[31]_i_4__3_n_0 ),
        .I4(\clk_count[31]_i_5__3_n_0 ),
        .O(clk_count[17]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[18]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[18]),
        .O(clk_count[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[19]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[19]),
        .O(clk_count[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[1]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[1]),
        .O(clk_count[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[20]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[20]),
        .O(clk_count[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[21]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[21]),
        .O(clk_count[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[22]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[22]),
        .O(clk_count[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[23]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[23]),
        .O(clk_count[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[24]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[24]),
        .O(clk_count[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[25]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[25]),
        .O(clk_count[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[26]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[26]),
        .O(clk_count[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[27]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[27]),
        .O(clk_count[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[28]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[28]),
        .O(clk_count[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[29]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[29]),
        .O(clk_count[29]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[2]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[2]),
        .O(clk_count[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[30]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[30]),
        .O(clk_count[30]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_10__3 
       (.I0(\clk_count_reg_n_0_[27] ),
        .I1(\clk_count_reg_n_0_[26] ),
        .I2(\clk_count_reg_n_0_[29] ),
        .I3(\clk_count_reg_n_0_[28] ),
        .O(\clk_count[31]_i_10__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[31]_i_2__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[31]),
        .O(clk_count[31]));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \clk_count[31]_i_3__3 
       (.I0(\clk_count_reg_n_0_[12] ),
        .I1(\clk_count_reg_n_0_[13] ),
        .I2(\clk_count_reg_n_0_[10] ),
        .I3(\clk_count_reg_n_0_[11] ),
        .I4(\clk_count[31]_i_6__3_n_0 ),
        .O(\clk_count[31]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_count[31]_i_4__3 
       (.I0(\clk_count_reg_n_0_[4] ),
        .I1(\clk_count_reg_n_0_[5] ),
        .I2(\clk_count_reg_n_0_[2] ),
        .I3(\clk_count_reg_n_0_[3] ),
        .I4(\clk_count[31]_i_7__3_n_0 ),
        .O(\clk_count[31]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \clk_count[31]_i_5__3 
       (.I0(\clk_count[31]_i_8__3_n_0 ),
        .I1(\clk_count[31]_i_9__3_n_0 ),
        .I2(\clk_count_reg_n_0_[31] ),
        .I3(\clk_count_reg_n_0_[30] ),
        .I4(\clk_count_reg_n_0_[1] ),
        .I5(\clk_count[31]_i_10__3_n_0 ),
        .O(\clk_count[31]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \clk_count[31]_i_6__3 
       (.I0(\clk_count_reg_n_0_[15] ),
        .I1(\clk_count_reg_n_0_[14] ),
        .I2(\clk_count_reg_n_0_[17] ),
        .I3(\clk_count_reg_n_0_[16] ),
        .O(\clk_count[31]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \clk_count[31]_i_7__3 
       (.I0(\clk_count_reg_n_0_[6] ),
        .I1(\clk_count_reg_n_0_[7] ),
        .I2(\clk_count_reg_n_0_[8] ),
        .I3(\clk_count_reg_n_0_[9] ),
        .O(\clk_count[31]_i_7__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_8__3 
       (.I0(\clk_count_reg_n_0_[23] ),
        .I1(\clk_count_reg_n_0_[22] ),
        .I2(\clk_count_reg_n_0_[25] ),
        .I3(\clk_count_reg_n_0_[24] ),
        .O(\clk_count[31]_i_8__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_9__3 
       (.I0(\clk_count_reg_n_0_[19] ),
        .I1(\clk_count_reg_n_0_[18] ),
        .I2(\clk_count_reg_n_0_[21] ),
        .I3(\clk_count_reg_n_0_[20] ),
        .O(\clk_count[31]_i_9__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[3]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[3]),
        .O(clk_count[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[4]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[4]),
        .O(clk_count[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[5]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[5]),
        .O(clk_count[5]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[6]_i_1__3 
       (.I0(data0[6]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__3_n_0 ),
        .I3(\clk_count[31]_i_4__3_n_0 ),
        .I4(\clk_count[31]_i_5__3_n_0 ),
        .O(clk_count[6]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[7]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[7]),
        .O(clk_count[7]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[8]_i_1__3 
       (.I0(data0[8]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__3_n_0 ),
        .I3(\clk_count[31]_i_4__3_n_0 ),
        .I4(\clk_count[31]_i_5__3_n_0 ),
        .O(clk_count[8]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[9]_i_1__3 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__3_n_0 ),
        .I2(\clk_count[31]_i_4__3_n_0 ),
        .I3(\clk_count[31]_i_5__3_n_0 ),
        .I4(data0[9]),
        .O(clk_count[9]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[0]),
        .Q(\clk_count_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[10]),
        .Q(\clk_count_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[11]),
        .Q(\clk_count_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[12]),
        .Q(\clk_count_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[13]),
        .Q(\clk_count_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[14]),
        .Q(\clk_count_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[15]),
        .Q(\clk_count_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[16]),
        .Q(\clk_count_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[17]),
        .Q(\clk_count_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[18]),
        .Q(\clk_count_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[19]),
        .Q(\clk_count_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[1]),
        .Q(\clk_count_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[20]),
        .Q(\clk_count_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[21]),
        .Q(\clk_count_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[22]),
        .Q(\clk_count_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[23]),
        .Q(\clk_count_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[24]),
        .Q(\clk_count_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[25]),
        .Q(\clk_count_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[26]),
        .Q(\clk_count_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[27]),
        .Q(\clk_count_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[28]),
        .Q(\clk_count_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[29]),
        .Q(\clk_count_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[2]),
        .Q(\clk_count_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[30]),
        .Q(\clk_count_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[31]),
        .Q(\clk_count_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[3]),
        .Q(\clk_count_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[4]),
        .Q(\clk_count_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[5]),
        .Q(\clk_count_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[6]),
        .Q(\clk_count_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[7]),
        .Q(\clk_count_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[8]),
        .Q(\clk_count_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[9]),
        .Q(\clk_count_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    delayed_reg_i_1__3
       (.I0(som_en_28v_s3_delayed),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__3_n_0 ),
        .I3(\clk_count[31]_i_4__3_n_0 ),
        .I4(\clk_count[31]_i_5__3_n_0 ),
        .O(delayed_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    delayed_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delayed_reg_i_1__3_n_0),
        .Q(som_en_28v_s3_delayed),
        .R(SR));
  LUT2 #(
    .INIT(4'h7)) 
    \value_reg_0[11]_i_1__3 
       (.I0(s00_axi_aresetn),
        .I1(som_en_28v_s3_delayed),
        .O(s00_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "delay_ms" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_17
   (s00_axi_aresetn_0,
    SR,
    s00_axi_aclk,
    s00_axi_aresetn);
  output [0:0]s00_axi_aresetn_0;
  input [0:0]SR;
  input s00_axi_aclk;
  input s00_axi_aresetn;

  wire [0:0]SR;
  wire [31:0]clk_count;
  wire clk_count0_carry__0_n_0;
  wire clk_count0_carry__0_n_1;
  wire clk_count0_carry__0_n_2;
  wire clk_count0_carry__0_n_3;
  wire clk_count0_carry__1_n_0;
  wire clk_count0_carry__1_n_1;
  wire clk_count0_carry__1_n_2;
  wire clk_count0_carry__1_n_3;
  wire clk_count0_carry__2_n_0;
  wire clk_count0_carry__2_n_1;
  wire clk_count0_carry__2_n_2;
  wire clk_count0_carry__2_n_3;
  wire clk_count0_carry__3_n_0;
  wire clk_count0_carry__3_n_1;
  wire clk_count0_carry__3_n_2;
  wire clk_count0_carry__3_n_3;
  wire clk_count0_carry__4_n_0;
  wire clk_count0_carry__4_n_1;
  wire clk_count0_carry__4_n_2;
  wire clk_count0_carry__4_n_3;
  wire clk_count0_carry__5_n_0;
  wire clk_count0_carry__5_n_1;
  wire clk_count0_carry__5_n_2;
  wire clk_count0_carry__5_n_3;
  wire clk_count0_carry__6_n_2;
  wire clk_count0_carry__6_n_3;
  wire clk_count0_carry_n_0;
  wire clk_count0_carry_n_1;
  wire clk_count0_carry_n_2;
  wire clk_count0_carry_n_3;
  wire \clk_count[31]_i_10__4_n_0 ;
  wire \clk_count[31]_i_3__4_n_0 ;
  wire \clk_count[31]_i_4__4_n_0 ;
  wire \clk_count[31]_i_5__4_n_0 ;
  wire \clk_count[31]_i_6__4_n_0 ;
  wire \clk_count[31]_i_7__4_n_0 ;
  wire \clk_count[31]_i_8__4_n_0 ;
  wire \clk_count[31]_i_9__4_n_0 ;
  wire \clk_count_reg_n_0_[0] ;
  wire \clk_count_reg_n_0_[10] ;
  wire \clk_count_reg_n_0_[11] ;
  wire \clk_count_reg_n_0_[12] ;
  wire \clk_count_reg_n_0_[13] ;
  wire \clk_count_reg_n_0_[14] ;
  wire \clk_count_reg_n_0_[15] ;
  wire \clk_count_reg_n_0_[16] ;
  wire \clk_count_reg_n_0_[17] ;
  wire \clk_count_reg_n_0_[18] ;
  wire \clk_count_reg_n_0_[19] ;
  wire \clk_count_reg_n_0_[1] ;
  wire \clk_count_reg_n_0_[20] ;
  wire \clk_count_reg_n_0_[21] ;
  wire \clk_count_reg_n_0_[22] ;
  wire \clk_count_reg_n_0_[23] ;
  wire \clk_count_reg_n_0_[24] ;
  wire \clk_count_reg_n_0_[25] ;
  wire \clk_count_reg_n_0_[26] ;
  wire \clk_count_reg_n_0_[27] ;
  wire \clk_count_reg_n_0_[28] ;
  wire \clk_count_reg_n_0_[29] ;
  wire \clk_count_reg_n_0_[2] ;
  wire \clk_count_reg_n_0_[30] ;
  wire \clk_count_reg_n_0_[31] ;
  wire \clk_count_reg_n_0_[3] ;
  wire \clk_count_reg_n_0_[4] ;
  wire \clk_count_reg_n_0_[5] ;
  wire \clk_count_reg_n_0_[6] ;
  wire \clk_count_reg_n_0_[7] ;
  wire \clk_count_reg_n_0_[8] ;
  wire \clk_count_reg_n_0_[9] ;
  wire [31:1]data0;
  wire delayed_reg_i_1__4_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]s00_axi_aresetn_0;
  wire som_en_28v_s4_delayed;
  wire [3:2]NLW_clk_count0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_clk_count0_carry__6_O_UNCONNECTED;

  CARRY4 clk_count0_carry
       (.CI(1'b0),
        .CO({clk_count0_carry_n_0,clk_count0_carry_n_1,clk_count0_carry_n_2,clk_count0_carry_n_3}),
        .CYINIT(\clk_count_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\clk_count_reg_n_0_[4] ,\clk_count_reg_n_0_[3] ,\clk_count_reg_n_0_[2] ,\clk_count_reg_n_0_[1] }));
  CARRY4 clk_count0_carry__0
       (.CI(clk_count0_carry_n_0),
        .CO({clk_count0_carry__0_n_0,clk_count0_carry__0_n_1,clk_count0_carry__0_n_2,clk_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\clk_count_reg_n_0_[8] ,\clk_count_reg_n_0_[7] ,\clk_count_reg_n_0_[6] ,\clk_count_reg_n_0_[5] }));
  CARRY4 clk_count0_carry__1
       (.CI(clk_count0_carry__0_n_0),
        .CO({clk_count0_carry__1_n_0,clk_count0_carry__1_n_1,clk_count0_carry__1_n_2,clk_count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\clk_count_reg_n_0_[12] ,\clk_count_reg_n_0_[11] ,\clk_count_reg_n_0_[10] ,\clk_count_reg_n_0_[9] }));
  CARRY4 clk_count0_carry__2
       (.CI(clk_count0_carry__1_n_0),
        .CO({clk_count0_carry__2_n_0,clk_count0_carry__2_n_1,clk_count0_carry__2_n_2,clk_count0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S({\clk_count_reg_n_0_[16] ,\clk_count_reg_n_0_[15] ,\clk_count_reg_n_0_[14] ,\clk_count_reg_n_0_[13] }));
  CARRY4 clk_count0_carry__3
       (.CI(clk_count0_carry__2_n_0),
        .CO({clk_count0_carry__3_n_0,clk_count0_carry__3_n_1,clk_count0_carry__3_n_2,clk_count0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S({\clk_count_reg_n_0_[20] ,\clk_count_reg_n_0_[19] ,\clk_count_reg_n_0_[18] ,\clk_count_reg_n_0_[17] }));
  CARRY4 clk_count0_carry__4
       (.CI(clk_count0_carry__3_n_0),
        .CO({clk_count0_carry__4_n_0,clk_count0_carry__4_n_1,clk_count0_carry__4_n_2,clk_count0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S({\clk_count_reg_n_0_[24] ,\clk_count_reg_n_0_[23] ,\clk_count_reg_n_0_[22] ,\clk_count_reg_n_0_[21] }));
  CARRY4 clk_count0_carry__5
       (.CI(clk_count0_carry__4_n_0),
        .CO({clk_count0_carry__5_n_0,clk_count0_carry__5_n_1,clk_count0_carry__5_n_2,clk_count0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[28:25]),
        .S({\clk_count_reg_n_0_[28] ,\clk_count_reg_n_0_[27] ,\clk_count_reg_n_0_[26] ,\clk_count_reg_n_0_[25] }));
  CARRY4 clk_count0_carry__6
       (.CI(clk_count0_carry__5_n_0),
        .CO({NLW_clk_count0_carry__6_CO_UNCONNECTED[3:2],clk_count0_carry__6_n_2,clk_count0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_clk_count0_carry__6_O_UNCONNECTED[3],data0[31:29]}),
        .S({1'b0,\clk_count_reg_n_0_[31] ,\clk_count_reg_n_0_[30] ,\clk_count_reg_n_0_[29] }));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \clk_count[0]_i_1__4 
       (.I0(\clk_count[31]_i_5__4_n_0 ),
        .I1(\clk_count[31]_i_4__4_n_0 ),
        .I2(\clk_count[31]_i_3__4_n_0 ),
        .I3(\clk_count_reg_n_0_[0] ),
        .O(clk_count[0]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[10]_i_1__4 
       (.I0(data0[10]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__4_n_0 ),
        .I3(\clk_count[31]_i_4__4_n_0 ),
        .I4(\clk_count[31]_i_5__4_n_0 ),
        .O(clk_count[10]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[11]_i_1__4 
       (.I0(data0[11]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__4_n_0 ),
        .I3(\clk_count[31]_i_4__4_n_0 ),
        .I4(\clk_count[31]_i_5__4_n_0 ),
        .O(clk_count[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[12]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[12]),
        .O(clk_count[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[13]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[13]),
        .O(clk_count[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[14]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[14]),
        .O(clk_count[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[15]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[15]),
        .O(clk_count[15]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[16]_i_1__4 
       (.I0(data0[16]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__4_n_0 ),
        .I3(\clk_count[31]_i_4__4_n_0 ),
        .I4(\clk_count[31]_i_5__4_n_0 ),
        .O(clk_count[16]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[17]_i_1__4 
       (.I0(data0[17]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__4_n_0 ),
        .I3(\clk_count[31]_i_4__4_n_0 ),
        .I4(\clk_count[31]_i_5__4_n_0 ),
        .O(clk_count[17]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[18]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[18]),
        .O(clk_count[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[19]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[19]),
        .O(clk_count[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[1]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[1]),
        .O(clk_count[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[20]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[20]),
        .O(clk_count[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[21]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[21]),
        .O(clk_count[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[22]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[22]),
        .O(clk_count[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[23]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[23]),
        .O(clk_count[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[24]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[24]),
        .O(clk_count[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[25]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[25]),
        .O(clk_count[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[26]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[26]),
        .O(clk_count[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[27]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[27]),
        .O(clk_count[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[28]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[28]),
        .O(clk_count[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[29]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[29]),
        .O(clk_count[29]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[2]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[2]),
        .O(clk_count[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[30]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[30]),
        .O(clk_count[30]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_10__4 
       (.I0(\clk_count_reg_n_0_[27] ),
        .I1(\clk_count_reg_n_0_[26] ),
        .I2(\clk_count_reg_n_0_[29] ),
        .I3(\clk_count_reg_n_0_[28] ),
        .O(\clk_count[31]_i_10__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[31]_i_2__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[31]),
        .O(clk_count[31]));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \clk_count[31]_i_3__4 
       (.I0(\clk_count_reg_n_0_[12] ),
        .I1(\clk_count_reg_n_0_[13] ),
        .I2(\clk_count_reg_n_0_[10] ),
        .I3(\clk_count_reg_n_0_[11] ),
        .I4(\clk_count[31]_i_6__4_n_0 ),
        .O(\clk_count[31]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_count[31]_i_4__4 
       (.I0(\clk_count_reg_n_0_[4] ),
        .I1(\clk_count_reg_n_0_[5] ),
        .I2(\clk_count_reg_n_0_[2] ),
        .I3(\clk_count_reg_n_0_[3] ),
        .I4(\clk_count[31]_i_7__4_n_0 ),
        .O(\clk_count[31]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \clk_count[31]_i_5__4 
       (.I0(\clk_count[31]_i_8__4_n_0 ),
        .I1(\clk_count[31]_i_9__4_n_0 ),
        .I2(\clk_count_reg_n_0_[31] ),
        .I3(\clk_count_reg_n_0_[30] ),
        .I4(\clk_count_reg_n_0_[1] ),
        .I5(\clk_count[31]_i_10__4_n_0 ),
        .O(\clk_count[31]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \clk_count[31]_i_6__4 
       (.I0(\clk_count_reg_n_0_[15] ),
        .I1(\clk_count_reg_n_0_[14] ),
        .I2(\clk_count_reg_n_0_[17] ),
        .I3(\clk_count_reg_n_0_[16] ),
        .O(\clk_count[31]_i_6__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \clk_count[31]_i_7__4 
       (.I0(\clk_count_reg_n_0_[6] ),
        .I1(\clk_count_reg_n_0_[7] ),
        .I2(\clk_count_reg_n_0_[8] ),
        .I3(\clk_count_reg_n_0_[9] ),
        .O(\clk_count[31]_i_7__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_8__4 
       (.I0(\clk_count_reg_n_0_[23] ),
        .I1(\clk_count_reg_n_0_[22] ),
        .I2(\clk_count_reg_n_0_[25] ),
        .I3(\clk_count_reg_n_0_[24] ),
        .O(\clk_count[31]_i_8__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_9__4 
       (.I0(\clk_count_reg_n_0_[19] ),
        .I1(\clk_count_reg_n_0_[18] ),
        .I2(\clk_count_reg_n_0_[21] ),
        .I3(\clk_count_reg_n_0_[20] ),
        .O(\clk_count[31]_i_9__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[3]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[3]),
        .O(clk_count[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[4]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[4]),
        .O(clk_count[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[5]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[5]),
        .O(clk_count[5]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[6]_i_1__4 
       (.I0(data0[6]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__4_n_0 ),
        .I3(\clk_count[31]_i_4__4_n_0 ),
        .I4(\clk_count[31]_i_5__4_n_0 ),
        .O(clk_count[6]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[7]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[7]),
        .O(clk_count[7]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[8]_i_1__4 
       (.I0(data0[8]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__4_n_0 ),
        .I3(\clk_count[31]_i_4__4_n_0 ),
        .I4(\clk_count[31]_i_5__4_n_0 ),
        .O(clk_count[8]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[9]_i_1__4 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__4_n_0 ),
        .I2(\clk_count[31]_i_4__4_n_0 ),
        .I3(\clk_count[31]_i_5__4_n_0 ),
        .I4(data0[9]),
        .O(clk_count[9]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[0]),
        .Q(\clk_count_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[10]),
        .Q(\clk_count_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[11]),
        .Q(\clk_count_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[12]),
        .Q(\clk_count_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[13]),
        .Q(\clk_count_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[14]),
        .Q(\clk_count_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[15]),
        .Q(\clk_count_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[16]),
        .Q(\clk_count_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[17]),
        .Q(\clk_count_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[18]),
        .Q(\clk_count_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[19]),
        .Q(\clk_count_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[1]),
        .Q(\clk_count_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[20]),
        .Q(\clk_count_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[21]),
        .Q(\clk_count_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[22]),
        .Q(\clk_count_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[23]),
        .Q(\clk_count_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[24]),
        .Q(\clk_count_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[25]),
        .Q(\clk_count_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[26]),
        .Q(\clk_count_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[27]),
        .Q(\clk_count_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[28]),
        .Q(\clk_count_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[29]),
        .Q(\clk_count_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[2]),
        .Q(\clk_count_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[30]),
        .Q(\clk_count_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[31]),
        .Q(\clk_count_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[3]),
        .Q(\clk_count_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[4]),
        .Q(\clk_count_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[5]),
        .Q(\clk_count_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[6]),
        .Q(\clk_count_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[7]),
        .Q(\clk_count_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[8]),
        .Q(\clk_count_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[9]),
        .Q(\clk_count_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    delayed_reg_i_1__4
       (.I0(som_en_28v_s4_delayed),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__4_n_0 ),
        .I3(\clk_count[31]_i_4__4_n_0 ),
        .I4(\clk_count[31]_i_5__4_n_0 ),
        .O(delayed_reg_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    delayed_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delayed_reg_i_1__4_n_0),
        .Q(som_en_28v_s4_delayed),
        .R(SR));
  LUT2 #(
    .INIT(4'h7)) 
    \value_reg_0[11]_i_1__4 
       (.I0(s00_axi_aresetn),
        .I1(som_en_28v_s4_delayed),
        .O(s00_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "delay_ms" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_18
   (s00_axi_aresetn_0,
    SR,
    s00_axi_aclk,
    s00_axi_aresetn);
  output [0:0]s00_axi_aresetn_0;
  input [0:0]SR;
  input s00_axi_aclk;
  input s00_axi_aresetn;

  wire [0:0]SR;
  wire [31:0]clk_count;
  wire clk_count0_carry__0_n_0;
  wire clk_count0_carry__0_n_1;
  wire clk_count0_carry__0_n_2;
  wire clk_count0_carry__0_n_3;
  wire clk_count0_carry__1_n_0;
  wire clk_count0_carry__1_n_1;
  wire clk_count0_carry__1_n_2;
  wire clk_count0_carry__1_n_3;
  wire clk_count0_carry__2_n_0;
  wire clk_count0_carry__2_n_1;
  wire clk_count0_carry__2_n_2;
  wire clk_count0_carry__2_n_3;
  wire clk_count0_carry__3_n_0;
  wire clk_count0_carry__3_n_1;
  wire clk_count0_carry__3_n_2;
  wire clk_count0_carry__3_n_3;
  wire clk_count0_carry__4_n_0;
  wire clk_count0_carry__4_n_1;
  wire clk_count0_carry__4_n_2;
  wire clk_count0_carry__4_n_3;
  wire clk_count0_carry__5_n_0;
  wire clk_count0_carry__5_n_1;
  wire clk_count0_carry__5_n_2;
  wire clk_count0_carry__5_n_3;
  wire clk_count0_carry__6_n_2;
  wire clk_count0_carry__6_n_3;
  wire clk_count0_carry_n_0;
  wire clk_count0_carry_n_1;
  wire clk_count0_carry_n_2;
  wire clk_count0_carry_n_3;
  wire \clk_count[31]_i_10__5_n_0 ;
  wire \clk_count[31]_i_3__5_n_0 ;
  wire \clk_count[31]_i_4__5_n_0 ;
  wire \clk_count[31]_i_5__5_n_0 ;
  wire \clk_count[31]_i_6__5_n_0 ;
  wire \clk_count[31]_i_7__5_n_0 ;
  wire \clk_count[31]_i_8__5_n_0 ;
  wire \clk_count[31]_i_9__5_n_0 ;
  wire \clk_count_reg_n_0_[0] ;
  wire \clk_count_reg_n_0_[10] ;
  wire \clk_count_reg_n_0_[11] ;
  wire \clk_count_reg_n_0_[12] ;
  wire \clk_count_reg_n_0_[13] ;
  wire \clk_count_reg_n_0_[14] ;
  wire \clk_count_reg_n_0_[15] ;
  wire \clk_count_reg_n_0_[16] ;
  wire \clk_count_reg_n_0_[17] ;
  wire \clk_count_reg_n_0_[18] ;
  wire \clk_count_reg_n_0_[19] ;
  wire \clk_count_reg_n_0_[1] ;
  wire \clk_count_reg_n_0_[20] ;
  wire \clk_count_reg_n_0_[21] ;
  wire \clk_count_reg_n_0_[22] ;
  wire \clk_count_reg_n_0_[23] ;
  wire \clk_count_reg_n_0_[24] ;
  wire \clk_count_reg_n_0_[25] ;
  wire \clk_count_reg_n_0_[26] ;
  wire \clk_count_reg_n_0_[27] ;
  wire \clk_count_reg_n_0_[28] ;
  wire \clk_count_reg_n_0_[29] ;
  wire \clk_count_reg_n_0_[2] ;
  wire \clk_count_reg_n_0_[30] ;
  wire \clk_count_reg_n_0_[31] ;
  wire \clk_count_reg_n_0_[3] ;
  wire \clk_count_reg_n_0_[4] ;
  wire \clk_count_reg_n_0_[5] ;
  wire \clk_count_reg_n_0_[6] ;
  wire \clk_count_reg_n_0_[7] ;
  wire \clk_count_reg_n_0_[8] ;
  wire \clk_count_reg_n_0_[9] ;
  wire [31:1]data0;
  wire delayed_reg_i_1__5_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]s00_axi_aresetn_0;
  wire som_en_5v_s_delayed;
  wire [3:2]NLW_clk_count0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_clk_count0_carry__6_O_UNCONNECTED;

  CARRY4 clk_count0_carry
       (.CI(1'b0),
        .CO({clk_count0_carry_n_0,clk_count0_carry_n_1,clk_count0_carry_n_2,clk_count0_carry_n_3}),
        .CYINIT(\clk_count_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\clk_count_reg_n_0_[4] ,\clk_count_reg_n_0_[3] ,\clk_count_reg_n_0_[2] ,\clk_count_reg_n_0_[1] }));
  CARRY4 clk_count0_carry__0
       (.CI(clk_count0_carry_n_0),
        .CO({clk_count0_carry__0_n_0,clk_count0_carry__0_n_1,clk_count0_carry__0_n_2,clk_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\clk_count_reg_n_0_[8] ,\clk_count_reg_n_0_[7] ,\clk_count_reg_n_0_[6] ,\clk_count_reg_n_0_[5] }));
  CARRY4 clk_count0_carry__1
       (.CI(clk_count0_carry__0_n_0),
        .CO({clk_count0_carry__1_n_0,clk_count0_carry__1_n_1,clk_count0_carry__1_n_2,clk_count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S({\clk_count_reg_n_0_[12] ,\clk_count_reg_n_0_[11] ,\clk_count_reg_n_0_[10] ,\clk_count_reg_n_0_[9] }));
  CARRY4 clk_count0_carry__2
       (.CI(clk_count0_carry__1_n_0),
        .CO({clk_count0_carry__2_n_0,clk_count0_carry__2_n_1,clk_count0_carry__2_n_2,clk_count0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S({\clk_count_reg_n_0_[16] ,\clk_count_reg_n_0_[15] ,\clk_count_reg_n_0_[14] ,\clk_count_reg_n_0_[13] }));
  CARRY4 clk_count0_carry__3
       (.CI(clk_count0_carry__2_n_0),
        .CO({clk_count0_carry__3_n_0,clk_count0_carry__3_n_1,clk_count0_carry__3_n_2,clk_count0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S({\clk_count_reg_n_0_[20] ,\clk_count_reg_n_0_[19] ,\clk_count_reg_n_0_[18] ,\clk_count_reg_n_0_[17] }));
  CARRY4 clk_count0_carry__4
       (.CI(clk_count0_carry__3_n_0),
        .CO({clk_count0_carry__4_n_0,clk_count0_carry__4_n_1,clk_count0_carry__4_n_2,clk_count0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S({\clk_count_reg_n_0_[24] ,\clk_count_reg_n_0_[23] ,\clk_count_reg_n_0_[22] ,\clk_count_reg_n_0_[21] }));
  CARRY4 clk_count0_carry__5
       (.CI(clk_count0_carry__4_n_0),
        .CO({clk_count0_carry__5_n_0,clk_count0_carry__5_n_1,clk_count0_carry__5_n_2,clk_count0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[28:25]),
        .S({\clk_count_reg_n_0_[28] ,\clk_count_reg_n_0_[27] ,\clk_count_reg_n_0_[26] ,\clk_count_reg_n_0_[25] }));
  CARRY4 clk_count0_carry__6
       (.CI(clk_count0_carry__5_n_0),
        .CO({NLW_clk_count0_carry__6_CO_UNCONNECTED[3:2],clk_count0_carry__6_n_2,clk_count0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_clk_count0_carry__6_O_UNCONNECTED[3],data0[31:29]}),
        .S({1'b0,\clk_count_reg_n_0_[31] ,\clk_count_reg_n_0_[30] ,\clk_count_reg_n_0_[29] }));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \clk_count[0]_i_1__5 
       (.I0(\clk_count[31]_i_5__5_n_0 ),
        .I1(\clk_count[31]_i_4__5_n_0 ),
        .I2(\clk_count[31]_i_3__5_n_0 ),
        .I3(\clk_count_reg_n_0_[0] ),
        .O(clk_count[0]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[10]_i_1__5 
       (.I0(data0[10]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__5_n_0 ),
        .I3(\clk_count[31]_i_4__5_n_0 ),
        .I4(\clk_count[31]_i_5__5_n_0 ),
        .O(clk_count[10]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[11]_i_1__5 
       (.I0(data0[11]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__5_n_0 ),
        .I3(\clk_count[31]_i_4__5_n_0 ),
        .I4(\clk_count[31]_i_5__5_n_0 ),
        .O(clk_count[11]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[12]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[12]),
        .O(clk_count[12]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[13]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[13]),
        .O(clk_count[13]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[14]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[14]),
        .O(clk_count[14]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[15]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[15]),
        .O(clk_count[15]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[16]_i_1__5 
       (.I0(data0[16]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__5_n_0 ),
        .I3(\clk_count[31]_i_4__5_n_0 ),
        .I4(\clk_count[31]_i_5__5_n_0 ),
        .O(clk_count[16]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[17]_i_1__5 
       (.I0(data0[17]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__5_n_0 ),
        .I3(\clk_count[31]_i_4__5_n_0 ),
        .I4(\clk_count[31]_i_5__5_n_0 ),
        .O(clk_count[17]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[18]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[18]),
        .O(clk_count[18]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[19]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[19]),
        .O(clk_count[19]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[1]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[1]),
        .O(clk_count[1]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[20]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[20]),
        .O(clk_count[20]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[21]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[21]),
        .O(clk_count[21]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[22]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[22]),
        .O(clk_count[22]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[23]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[23]),
        .O(clk_count[23]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[24]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[24]),
        .O(clk_count[24]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[25]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[25]),
        .O(clk_count[25]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[26]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[26]),
        .O(clk_count[26]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[27]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[27]),
        .O(clk_count[27]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[28]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[28]),
        .O(clk_count[28]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[29]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[29]),
        .O(clk_count[29]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[2]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[2]),
        .O(clk_count[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[30]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[30]),
        .O(clk_count[30]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_10__5 
       (.I0(\clk_count_reg_n_0_[27] ),
        .I1(\clk_count_reg_n_0_[26] ),
        .I2(\clk_count_reg_n_0_[29] ),
        .I3(\clk_count_reg_n_0_[28] ),
        .O(\clk_count[31]_i_10__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[31]_i_2__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[31]),
        .O(clk_count[31]));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \clk_count[31]_i_3__5 
       (.I0(\clk_count_reg_n_0_[12] ),
        .I1(\clk_count_reg_n_0_[13] ),
        .I2(\clk_count_reg_n_0_[10] ),
        .I3(\clk_count_reg_n_0_[11] ),
        .I4(\clk_count[31]_i_6__5_n_0 ),
        .O(\clk_count[31]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_count[31]_i_4__5 
       (.I0(\clk_count_reg_n_0_[4] ),
        .I1(\clk_count_reg_n_0_[5] ),
        .I2(\clk_count_reg_n_0_[2] ),
        .I3(\clk_count_reg_n_0_[3] ),
        .I4(\clk_count[31]_i_7__5_n_0 ),
        .O(\clk_count[31]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \clk_count[31]_i_5__5 
       (.I0(\clk_count[31]_i_8__5_n_0 ),
        .I1(\clk_count[31]_i_9__5_n_0 ),
        .I2(\clk_count_reg_n_0_[31] ),
        .I3(\clk_count_reg_n_0_[30] ),
        .I4(\clk_count_reg_n_0_[1] ),
        .I5(\clk_count[31]_i_10__5_n_0 ),
        .O(\clk_count[31]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \clk_count[31]_i_6__5 
       (.I0(\clk_count_reg_n_0_[15] ),
        .I1(\clk_count_reg_n_0_[14] ),
        .I2(\clk_count_reg_n_0_[17] ),
        .I3(\clk_count_reg_n_0_[16] ),
        .O(\clk_count[31]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \clk_count[31]_i_7__5 
       (.I0(\clk_count_reg_n_0_[6] ),
        .I1(\clk_count_reg_n_0_[7] ),
        .I2(\clk_count_reg_n_0_[8] ),
        .I3(\clk_count_reg_n_0_[9] ),
        .O(\clk_count[31]_i_7__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_8__5 
       (.I0(\clk_count_reg_n_0_[23] ),
        .I1(\clk_count_reg_n_0_[22] ),
        .I2(\clk_count_reg_n_0_[25] ),
        .I3(\clk_count_reg_n_0_[24] ),
        .O(\clk_count[31]_i_8__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_count[31]_i_9__5 
       (.I0(\clk_count_reg_n_0_[19] ),
        .I1(\clk_count_reg_n_0_[18] ),
        .I2(\clk_count_reg_n_0_[21] ),
        .I3(\clk_count_reg_n_0_[20] ),
        .O(\clk_count[31]_i_9__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[3]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[3]),
        .O(clk_count[3]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[4]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[4]),
        .O(clk_count[4]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[5]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[5]),
        .O(clk_count[5]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[6]_i_1__5 
       (.I0(data0[6]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__5_n_0 ),
        .I3(\clk_count[31]_i_4__5_n_0 ),
        .I4(\clk_count[31]_i_5__5_n_0 ),
        .O(clk_count[6]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[7]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[7]),
        .O(clk_count[7]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \clk_count[8]_i_1__5 
       (.I0(data0[8]),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__5_n_0 ),
        .I3(\clk_count[31]_i_4__5_n_0 ),
        .I4(\clk_count[31]_i_5__5_n_0 ),
        .O(clk_count[8]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \clk_count[9]_i_1__5 
       (.I0(\clk_count_reg_n_0_[0] ),
        .I1(\clk_count[31]_i_3__5_n_0 ),
        .I2(\clk_count[31]_i_4__5_n_0 ),
        .I3(\clk_count[31]_i_5__5_n_0 ),
        .I4(data0[9]),
        .O(clk_count[9]));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[0]),
        .Q(\clk_count_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[10]),
        .Q(\clk_count_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[11]),
        .Q(\clk_count_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[12]),
        .Q(\clk_count_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[13]),
        .Q(\clk_count_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[14]),
        .Q(\clk_count_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[15]),
        .Q(\clk_count_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[16]),
        .Q(\clk_count_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[17]),
        .Q(\clk_count_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[18]),
        .Q(\clk_count_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[19]),
        .Q(\clk_count_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[1]),
        .Q(\clk_count_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[20]),
        .Q(\clk_count_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[21]),
        .Q(\clk_count_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[22]),
        .Q(\clk_count_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[23]),
        .Q(\clk_count_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[24]),
        .Q(\clk_count_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[25]),
        .Q(\clk_count_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[26]),
        .Q(\clk_count_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[27]),
        .Q(\clk_count_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[28]),
        .Q(\clk_count_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[29]),
        .Q(\clk_count_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[2]),
        .Q(\clk_count_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[30]),
        .Q(\clk_count_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[31]),
        .Q(\clk_count_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[3]),
        .Q(\clk_count_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[4]),
        .Q(\clk_count_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[5]),
        .Q(\clk_count_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[6]),
        .Q(\clk_count_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[7]),
        .Q(\clk_count_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[8]),
        .Q(\clk_count_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \clk_count_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(clk_count[9]),
        .Q(\clk_count_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    delayed_reg_i_1__5
       (.I0(som_en_5v_s_delayed),
        .I1(\clk_count_reg_n_0_[0] ),
        .I2(\clk_count[31]_i_3__5_n_0 ),
        .I3(\clk_count[31]_i_4__5_n_0 ),
        .I4(\clk_count[31]_i_5__5_n_0 ),
        .O(delayed_reg_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    delayed_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(delayed_reg_i_1__5_n_0),
        .Q(som_en_5v_s_delayed),
        .R(SR));
  LUT2 #(
    .INIT(4'h7)) 
    \value_reg_0[11]_i_1__5 
       (.I0(s00_axi_aresetn),
        .I1(som_en_5v_s_delayed),
        .O(s00_axi_aresetn_0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_Current_turning_off_0_0,Current_turning_off_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "Current_turning_off_v1_0,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (som_en_28v_l1,
    som_en_28v_l2,
    som_en_28v_s1,
    som_en_28v_s2,
    som_en_28v_s3,
    som_en_28v_s4,
    som_en_5v_s,
    fpga_en_28v_l1,
    fpga_en_28v_l2,
    fpga_en_28v_s1,
    fpga_en_28v_s2,
    fpga_en_28v_s3,
    fpga_en_28v_s4,
    fpga_en_5v_s,
    spi_cs_n_0,
    spi_sclk_0,
    spi_mosi_0,
    spi_miso_0,
    spi_cs_n_1,
    spi_sclk_1,
    spi_mosi_1,
    spi_miso_1,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  input som_en_28v_l1;
  input som_en_28v_l2;
  input som_en_28v_s1;
  input som_en_28v_s2;
  input som_en_28v_s3;
  input som_en_28v_s4;
  input som_en_5v_s;
  output fpga_en_28v_l1;
  output fpga_en_28v_l2;
  output fpga_en_28v_s1;
  output fpga_en_28v_s2;
  output fpga_en_28v_s3;
  output fpga_en_28v_s4;
  output fpga_en_5v_s;
  output spi_cs_n_0;
  output spi_sclk_0;
  output spi_mosi_0;
  input spi_miso_0;
  output spi_cs_n_1;
  output spi_sclk_1;
  output spi_mosi_1;
  input spi_miso_1;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [5:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [5:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 16, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_CLK_COMMON_0_ax\ni_periph_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_CLK_COMMON_0_axi_periph_clk, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire fpga_en_28v_l1;
  wire fpga_en_28v_l2;
  wire fpga_en_28v_s1;
  wire fpga_en_28v_s2;
  wire fpga_en_28v_s3;
  wire fpga_en_28v_s4;
  wire fpga_en_5v_s;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire som_en_28v_l1;
  wire som_en_28v_l2;
  wire som_en_28v_s1;
  wire som_en_28v_s2;
  wire som_en_28v_s3;
  wire som_en_28v_s4;
  wire som_en_5v_s;
  wire spi_cs_n_0;
  wire spi_cs_n_1;
  wire spi_miso_0;
  wire spi_miso_1;
  wire spi_mosi_0;
  wire spi_mosi_1;
  wire spi_sclk_0;
  wire spi_sclk_1;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Current_turning_off_v1_0 inst
       (.fpga_en_28v_l1(fpga_en_28v_l1),
        .fpga_en_28v_l2(fpga_en_28v_l2),
        .fpga_en_28v_s1(fpga_en_28v_s1),
        .fpga_en_28v_s2(fpga_en_28v_s2),
        .fpga_en_28v_s3(fpga_en_28v_s3),
        .fpga_en_28v_s4(fpga_en_28v_s4),
        .fpga_en_5v_s(fpga_en_5v_s),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[5:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arready(s00_axi_arready),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[5:2]),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .som_en_28v_l1(som_en_28v_l1),
        .som_en_28v_l2(som_en_28v_l2),
        .som_en_28v_s1(som_en_28v_s1),
        .som_en_28v_s2(som_en_28v_s2),
        .som_en_28v_s3(som_en_28v_s3),
        .som_en_28v_s4(som_en_28v_s4),
        .som_en_5v_s(som_en_5v_s),
        .spi_cs_n_0(spi_cs_n_0),
        .spi_cs_n_1(spi_cs_n_1),
        .spi_miso_0(spi_miso_0),
        .spi_miso_1(spi_miso_1),
        .spi_mosi_0(spi_mosi_0),
        .spi_mosi_1(spi_mosi_1),
        .spi_sclk_0(spi_sclk_0),
        .spi_sclk_1(spi_sclk_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis
   (fpga_en_28v_l1,
    fpga_output_reg_reg_0,
    s00_axi_aclk);
  output fpga_en_28v_l1;
  input fpga_output_reg_reg_0;
  input s00_axi_aclk;

  wire fpga_en_28v_l1;
  wire fpga_output_reg_reg_0;
  wire s00_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    fpga_output_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(fpga_output_reg_reg_0),
        .Q(fpga_en_28v_l1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fpga_out_dis" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_19
   (fpga_en_28v_l2,
    fpga_output_reg_reg_0,
    s00_axi_aclk);
  output fpga_en_28v_l2;
  input fpga_output_reg_reg_0;
  input s00_axi_aclk;

  wire fpga_en_28v_l2;
  wire fpga_output_reg_reg_0;
  wire s00_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    fpga_output_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(fpga_output_reg_reg_0),
        .Q(fpga_en_28v_l2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fpga_out_dis" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_20
   (fpga_en_28v_s1,
    fpga_output_reg_reg_0,
    s00_axi_aclk);
  output fpga_en_28v_s1;
  input fpga_output_reg_reg_0;
  input s00_axi_aclk;

  wire fpga_en_28v_s1;
  wire fpga_output_reg_reg_0;
  wire s00_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    fpga_output_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(fpga_output_reg_reg_0),
        .Q(fpga_en_28v_s1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fpga_out_dis" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_21
   (fpga_en_28v_s2,
    fpga_output_reg_reg_0,
    s00_axi_aclk);
  output fpga_en_28v_s2;
  input fpga_output_reg_reg_0;
  input s00_axi_aclk;

  wire fpga_en_28v_s2;
  wire fpga_output_reg_reg_0;
  wire s00_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    fpga_output_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(fpga_output_reg_reg_0),
        .Q(fpga_en_28v_s2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fpga_out_dis" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_22
   (fpga_en_28v_s3,
    fpga_output_reg_reg_0,
    s00_axi_aclk);
  output fpga_en_28v_s3;
  input fpga_output_reg_reg_0;
  input s00_axi_aclk;

  wire fpga_en_28v_s3;
  wire fpga_output_reg_reg_0;
  wire s00_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    fpga_output_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(fpga_output_reg_reg_0),
        .Q(fpga_en_28v_s3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fpga_out_dis" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_23
   (fpga_en_28v_s4,
    fpga_output_reg_reg_0,
    s00_axi_aclk);
  output fpga_en_28v_s4;
  input fpga_output_reg_reg_0;
  input s00_axi_aclk;

  wire fpga_en_28v_s4;
  wire fpga_output_reg_reg_0;
  wire s00_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    fpga_output_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(fpga_output_reg_reg_0),
        .Q(fpga_en_28v_s4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fpga_out_dis" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_24
   (fpga_en_5v_s,
    fpga_output_reg_reg_0,
    s00_axi_aclk);
  output fpga_en_5v_s;
  input fpga_output_reg_reg_0;
  input s00_axi_aclk;

  wire fpga_en_5v_s;
  wire fpga_output_reg_reg_0;
  wire s00_axi_aclk;

  FDRE #(
    .INIT(1'b0)) 
    fpga_output_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(fpga_output_reg_reg_0),
        .Q(fpga_en_5v_s),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master
   (spi_sclk_1,
    spi_mosi_1,
    CS_n_reg_reg,
    E,
    s00_axi_aresetn_0,
    s00_axi_aresetn_1,
    s00_axi_aresetn_2,
    s00_axi_aresetn_3,
    s00_axi_aresetn_4,
    TX_DV_reg_reg,
    s00_axi_aresetn_5,
    o_RX_DV_reg_0,
    o_RX_DV_reg_1,
    o_RX_DV_reg_2,
    o_RX_DV_reg_3,
    RX_Byte,
    s00_axi_aclk,
    \r_SPI_Clk_Edges_reg[0]_0 ,
    r_TX_DV_reg_0,
    spi_cs_n_1,
    Q,
    s00_axi_aresetn,
    \adc_valid_ch0_reg_reg[0] ,
    adc_valid_28v_s1,
    \adc_valid_ch1_reg_reg[0] ,
    adc_valid_28v_s4,
    \adc_valid_ch2_reg_reg[0] ,
    adc_valid_28v_s3,
    \adc_valid_ch3_reg_reg[0] ,
    adc_valid_5v_s,
    \r_TX_Byte_reg[6]_0 ,
    \o_RX_Byte_reg[0]_0 );
  output spi_sclk_1;
  output spi_mosi_1;
  output CS_n_reg_reg;
  output [0:0]E;
  output [0:0]s00_axi_aresetn_0;
  output [0:0]s00_axi_aresetn_1;
  output [0:0]s00_axi_aresetn_2;
  output [0:0]s00_axi_aresetn_3;
  output [0:0]s00_axi_aresetn_4;
  output [0:0]TX_DV_reg_reg;
  output s00_axi_aresetn_5;
  output o_RX_DV_reg_0;
  output o_RX_DV_reg_1;
  output o_RX_DV_reg_2;
  output o_RX_DV_reg_3;
  output [7:0]RX_Byte;
  input s00_axi_aclk;
  input \r_SPI_Clk_Edges_reg[0]_0 ;
  input r_TX_DV_reg_0;
  input spi_cs_n_1;
  input [3:0]Q;
  input s00_axi_aresetn;
  input \adc_valid_ch0_reg_reg[0] ;
  input adc_valid_28v_s1;
  input \adc_valid_ch1_reg_reg[0] ;
  input adc_valid_28v_s4;
  input \adc_valid_ch2_reg_reg[0] ;
  input adc_valid_28v_s3;
  input \adc_valid_ch3_reg_reg[0] ;
  input adc_valid_5v_s;
  input [3:0]\r_TX_Byte_reg[6]_0 ;
  input [0:0]\o_RX_Byte_reg[0]_0 ;

  wire CS_n_reg_reg;
  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]RX_Byte;
  wire RX_DV;
  wire TX_DV_reg__0;
  wire [0:0]TX_DV_reg_reg;
  wire TX_Ready;
  wire adc_valid_28v_s1;
  wire adc_valid_28v_s3;
  wire adc_valid_28v_s4;
  wire adc_valid_5v_s;
  wire \adc_valid_ch0_reg_reg[0] ;
  wire \adc_valid_ch1_reg_reg[0] ;
  wire \adc_valid_ch2_reg_reg[0] ;
  wire \adc_valid_ch3_reg_reg[0] ;
  wire \o_RX_Byte[0]_i_1__0_n_0 ;
  wire \o_RX_Byte[1]_i_1__0_n_0 ;
  wire \o_RX_Byte[2]_i_1__0_n_0 ;
  wire \o_RX_Byte[3]_i_1__0_n_0 ;
  wire \o_RX_Byte[4]_i_1__0_n_0 ;
  wire \o_RX_Byte[4]_i_2__0_n_0 ;
  wire \o_RX_Byte[5]_i_1__0_n_0 ;
  wire \o_RX_Byte[5]_i_2__0_n_0 ;
  wire \o_RX_Byte[6]_i_1__0_n_0 ;
  wire \o_RX_Byte[6]_i_2__0_n_0 ;
  wire \o_RX_Byte[7]_i_1__0_n_0 ;
  wire \o_RX_Byte[7]_i_2__0_n_0 ;
  wire [0:0]\o_RX_Byte_reg[0]_0 ;
  wire o_RX_DV5_out;
  wire o_RX_DV_reg_0;
  wire o_RX_DV_reg_1;
  wire o_RX_DV_reg_2;
  wire o_RX_DV_reg_3;
  wire o_SPI_MOSI_i_1__0_n_0;
  wire o_SPI_MOSI_i_2__0_n_0;
  wire o_SPI_MOSI_i_3__0_n_0;
  wire o_TX_Ready1__3;
  wire o_TX_Ready_i_1__0_n_0;
  wire r_Leading_Edge7_out;
  wire r_Leading_Edge_i_2__0_n_0;
  wire r_Leading_Edge_reg_n_0;
  wire \r_RX_Bit_Count[0]_i_1__0_n_0 ;
  wire \r_RX_Bit_Count[1]_i_1__0_n_0 ;
  wire \r_RX_Bit_Count[2]_i_1__0_n_0 ;
  wire \r_RX_Bit_Count_reg_n_0_[0] ;
  wire \r_RX_Bit_Count_reg_n_0_[1] ;
  wire \r_RX_Bit_Count_reg_n_0_[2] ;
  wire r_SPI_Clk;
  wire r_SPI_Clk_0;
  wire [5:0]r_SPI_Clk_Count;
  wire \r_SPI_Clk_Count[0]_i_1__0_n_0 ;
  wire \r_SPI_Clk_Count[1]_i_1__0_n_0 ;
  wire \r_SPI_Clk_Count[2]_i_1__0_n_0 ;
  wire \r_SPI_Clk_Count[3]_i_1__0_n_0 ;
  wire \r_SPI_Clk_Count[4]_i_1__0_n_0 ;
  wire \r_SPI_Clk_Count[5]_i_1__0_n_0 ;
  wire \r_SPI_Clk_Count[5]_i_2__0_n_0 ;
  wire \r_SPI_Clk_Edges[0]_i_1__0_n_0 ;
  wire \r_SPI_Clk_Edges[1]_i_1__0_n_0 ;
  wire \r_SPI_Clk_Edges[2]_i_1__0_n_0 ;
  wire \r_SPI_Clk_Edges[3]_i_1__0_n_0 ;
  wire \r_SPI_Clk_Edges[4]_i_1__0_n_0 ;
  wire \r_SPI_Clk_Edges[4]_i_2__0_n_0 ;
  wire [4:0]r_SPI_Clk_Edges_reg;
  wire \r_SPI_Clk_Edges_reg[0]_0 ;
  wire r_SPI_Clk_i_1__0_n_0;
  wire \r_TX_Bit_Count[0]_i_1__0_n_0 ;
  wire \r_TX_Bit_Count[1]_i_1__0_n_0 ;
  wire \r_TX_Bit_Count[2]_i_1__0_n_0 ;
  wire \r_TX_Bit_Count_reg_n_0_[0] ;
  wire \r_TX_Bit_Count_reg_n_0_[1] ;
  wire \r_TX_Bit_Count_reg_n_0_[2] ;
  wire [3:0]\r_TX_Byte_reg[6]_0 ;
  wire \r_TX_Byte_reg_n_0_[0] ;
  wire \r_TX_Byte_reg_n_0_[4] ;
  wire \r_TX_Byte_reg_n_0_[5] ;
  wire \r_TX_Byte_reg_n_0_[6] ;
  wire r_TX_DV;
  wire r_TX_DV_reg_0;
  wire r_Trailing_Edge3_out;
  wire r_Trailing_Edge_i_2__0_n_0;
  wire r_Trailing_Edge_reg_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]s00_axi_aresetn_0;
  wire [0:0]s00_axi_aresetn_1;
  wire [0:0]s00_axi_aresetn_2;
  wire [0:0]s00_axi_aresetn_3;
  wire [0:0]s00_axi_aresetn_4;
  wire s00_axi_aresetn_5;
  wire spi_cs_n_1;
  wire spi_mosi_1;
  wire spi_sclk_1;

  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    CS_n_reg_i_1__0
       (.I0(spi_cs_n_1),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(TX_Ready),
        .O(CS_n_reg_reg));
  LUT6 #(
    .INIT(64'h044404440444444C)) 
    \FSM_sequential_State_reg[3]_i_1__0 
       (.I0(r_TX_DV_reg_0),
        .I1(TX_Ready),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(TX_DV_reg_reg));
  LUT6 #(
    .INIT(64'h0008822000000000)) 
    \RX_Byte_tmp_reg[6]_i_1__0 
       (.I0(s00_axi_aresetn),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(RX_DV),
        .O(s00_axi_aresetn_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_Byte_reg[6]_i_1__0 
       (.I0(s00_axi_aresetn),
        .I1(TX_DV_reg_reg),
        .O(s00_axi_aresetn_4));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    TX_DV_reg_i_1__0
       (.I0(TX_DV_reg_reg),
        .I1(s00_axi_aresetn),
        .I2(TX_DV_reg__0),
        .I3(r_TX_DV_reg_0),
        .O(s00_axi_aresetn_5));
  LUT6 #(
    .INIT(64'h0EEE0EEE0EEEEEEA)) 
    TX_DV_reg_i_2__0
       (.I0(TX_Ready),
        .I1(r_TX_DV_reg_0),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(TX_DV_reg__0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \adc_data_ch0_reg[11]_i_1__0 
       (.I0(s00_axi_aresetn),
        .I1(RX_DV),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \adc_data_ch1_reg[11]_i_1__0 
       (.I0(s00_axi_aresetn),
        .I1(RX_DV),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(s00_axi_aresetn_1));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \adc_data_ch2_reg[11]_i_1__0 
       (.I0(s00_axi_aresetn),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(RX_DV),
        .I5(Q[2]),
        .O(s00_axi_aresetn_2));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \adc_data_ch3_reg[11]_i_1 
       (.I0(s00_axi_aresetn),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(RX_DV),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(s00_axi_aresetn_3));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \adc_valid_ch0_reg[0]_i_1__0 
       (.I0(RX_DV),
        .I1(s00_axi_aresetn),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc_valid_ch0_reg_reg[0] ),
        .I5(adc_valid_28v_s1),
        .O(o_RX_DV_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \adc_valid_ch1_reg[0]_i_1__0 
       (.I0(RX_DV),
        .I1(s00_axi_aresetn),
        .I2(\adc_valid_ch1_reg_reg[0] ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(adc_valid_28v_s4),
        .O(o_RX_DV_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \adc_valid_ch2_reg[0]_i_1__0 
       (.I0(RX_DV),
        .I1(s00_axi_aresetn),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\adc_valid_ch2_reg_reg[0] ),
        .I5(adc_valid_28v_s3),
        .O(o_RX_DV_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \adc_valid_ch3_reg[0]_i_1 
       (.I0(RX_DV),
        .I1(s00_axi_aresetn),
        .I2(\adc_valid_ch3_reg_reg[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(adc_valid_5v_s),
        .O(o_RX_DV_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \o_RX_Byte[0]_i_1__0 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[4]_i_2__0_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[0]),
        .O(\o_RX_Byte[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \o_RX_Byte[1]_i_1__0 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[5]_i_2__0_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[1]),
        .O(\o_RX_Byte[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \o_RX_Byte[2]_i_1__0 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[6]_i_2__0_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[2]),
        .O(\o_RX_Byte[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \o_RX_Byte[3]_i_1__0 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[7]_i_2__0_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[3]),
        .O(\o_RX_Byte[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \o_RX_Byte[4]_i_1__0 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[4]_i_2__0_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[4]),
        .O(\o_RX_Byte[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \o_RX_Byte[4]_i_2__0 
       (.I0(\r_RX_Bit_Count_reg_n_0_[1] ),
        .I1(\r_RX_Bit_Count_reg_n_0_[0] ),
        .O(\o_RX_Byte[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \o_RX_Byte[5]_i_1__0 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[5]_i_2__0_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[5]),
        .O(\o_RX_Byte[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \o_RX_Byte[5]_i_2__0 
       (.I0(\r_RX_Bit_Count_reg_n_0_[1] ),
        .I1(\r_RX_Bit_Count_reg_n_0_[0] ),
        .O(\o_RX_Byte[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \o_RX_Byte[6]_i_1__0 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[6]_i_2__0_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[6]),
        .O(\o_RX_Byte[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \o_RX_Byte[6]_i_2__0 
       (.I0(\r_RX_Bit_Count_reg_n_0_[0] ),
        .I1(\r_RX_Bit_Count_reg_n_0_[1] ),
        .O(\o_RX_Byte[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \o_RX_Byte[7]_i_1__0 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[7]_i_2__0_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[7]),
        .O(\o_RX_Byte[7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \o_RX_Byte[7]_i_2__0 
       (.I0(\r_RX_Bit_Count_reg_n_0_[1] ),
        .I1(\r_RX_Bit_Count_reg_n_0_[0] ),
        .O(\o_RX_Byte[7]_i_2__0_n_0 ));
  FDCE \o_RX_Byte_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[0]_i_1__0_n_0 ),
        .Q(RX_Byte[0]));
  FDCE \o_RX_Byte_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[1]_i_1__0_n_0 ),
        .Q(RX_Byte[1]));
  FDCE \o_RX_Byte_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[2]_i_1__0_n_0 ),
        .Q(RX_Byte[2]));
  FDCE \o_RX_Byte_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[3]_i_1__0_n_0 ),
        .Q(RX_Byte[3]));
  FDCE \o_RX_Byte_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[4]_i_1__0_n_0 ),
        .Q(RX_Byte[4]));
  FDCE \o_RX_Byte_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[5]_i_1__0_n_0 ),
        .Q(RX_Byte[5]));
  FDCE \o_RX_Byte_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[6]_i_1__0_n_0 ),
        .Q(RX_Byte[6]));
  FDCE \o_RX_Byte_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[7]_i_1__0_n_0 ),
        .Q(RX_Byte[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    o_RX_DV_i_1__0
       (.I0(\r_RX_Bit_Count_reg_n_0_[1] ),
        .I1(\r_RX_Bit_Count_reg_n_0_[0] ),
        .I2(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I3(TX_Ready),
        .I4(r_Leading_Edge_reg_n_0),
        .O(o_RX_DV5_out));
  FDCE o_RX_DV_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(o_RX_DV5_out),
        .Q(RX_DV));
  FDCE o_SPI_Clk_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(r_SPI_Clk),
        .Q(spi_sclk_1));
  LUT6 #(
    .INIT(64'hEF40FFFFEF400000)) 
    o_SPI_MOSI_i_1__0
       (.I0(r_TX_DV),
        .I1(o_SPI_MOSI_i_2__0_n_0),
        .I2(\r_TX_Bit_Count_reg_n_0_[2] ),
        .I3(\r_TX_Byte_reg_n_0_[0] ),
        .I4(o_SPI_MOSI_i_3__0_n_0),
        .I5(spi_mosi_1),
        .O(o_SPI_MOSI_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    o_SPI_MOSI_i_2__0
       (.I0(\r_TX_Byte_reg_n_0_[0] ),
        .I1(\r_TX_Byte_reg_n_0_[6] ),
        .I2(\r_TX_Bit_Count_reg_n_0_[1] ),
        .I3(\r_TX_Byte_reg_n_0_[5] ),
        .I4(\r_TX_Bit_Count_reg_n_0_[0] ),
        .I5(\r_TX_Byte_reg_n_0_[4] ),
        .O(o_SPI_MOSI_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    o_SPI_MOSI_i_3__0
       (.I0(r_Trailing_Edge_reg_n_0),
        .I1(r_TX_DV),
        .I2(TX_Ready),
        .O(o_SPI_MOSI_i_3__0_n_0));
  FDCE o_SPI_MOSI_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(o_SPI_MOSI_i_1__0_n_0),
        .Q(spi_mosi_1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    o_TX_Ready_i_1__0
       (.I0(r_TX_DV_reg_0),
        .I1(r_SPI_Clk_Edges_reg[3]),
        .I2(r_SPI_Clk_Edges_reg[2]),
        .I3(r_SPI_Clk_Edges_reg[0]),
        .I4(r_SPI_Clk_Edges_reg[4]),
        .I5(r_SPI_Clk_Edges_reg[1]),
        .O(o_TX_Ready_i_1__0_n_0));
  FDCE o_TX_Ready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(o_TX_Ready_i_1__0_n_0),
        .Q(TX_Ready));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    r_Leading_Edge_i_1__0
       (.I0(\r_SPI_Clk_Count[5]_i_1__0_n_0 ),
        .I1(r_Leading_Edge_i_2__0_n_0),
        .O(r_Leading_Edge7_out));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    r_Leading_Edge_i_2__0
       (.I0(r_SPI_Clk_Count[2]),
        .I1(r_SPI_Clk_Count[3]),
        .I2(r_SPI_Clk_Count[0]),
        .I3(r_SPI_Clk_Count[1]),
        .I4(r_SPI_Clk_Count[4]),
        .I5(r_SPI_Clk_Count[5]),
        .O(r_Leading_Edge_i_2__0_n_0));
  FDCE r_Leading_Edge_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(r_Leading_Edge7_out),
        .Q(r_Leading_Edge_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \r_RX_Bit_Count[0]_i_1__0 
       (.I0(TX_Ready),
        .I1(r_Leading_Edge_reg_n_0),
        .I2(\r_RX_Bit_Count_reg_n_0_[0] ),
        .O(\r_RX_Bit_Count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEFDC)) 
    \r_RX_Bit_Count[1]_i_1__0 
       (.I0(\r_RX_Bit_Count_reg_n_0_[0] ),
        .I1(TX_Ready),
        .I2(r_Leading_Edge_reg_n_0),
        .I3(\r_RX_Bit_Count_reg_n_0_[1] ),
        .O(\r_RX_Bit_Count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFEFFF1F0)) 
    \r_RX_Bit_Count[2]_i_1__0 
       (.I0(\r_RX_Bit_Count_reg_n_0_[0] ),
        .I1(\r_RX_Bit_Count_reg_n_0_[1] ),
        .I2(TX_Ready),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(\r_RX_Bit_Count_reg_n_0_[2] ),
        .O(\r_RX_Bit_Count[2]_i_1__0_n_0 ));
  FDPE \r_RX_Bit_Count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_RX_Bit_Count[0]_i_1__0_n_0 ),
        .PRE(\r_SPI_Clk_Edges_reg[0]_0 ),
        .Q(\r_RX_Bit_Count_reg_n_0_[0] ));
  FDPE \r_RX_Bit_Count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_RX_Bit_Count[1]_i_1__0_n_0 ),
        .PRE(\r_SPI_Clk_Edges_reg[0]_0 ),
        .Q(\r_RX_Bit_Count_reg_n_0_[1] ));
  FDPE \r_RX_Bit_Count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_RX_Bit_Count[2]_i_1__0_n_0 ),
        .PRE(\r_SPI_Clk_Edges_reg[0]_0 ),
        .Q(\r_RX_Bit_Count_reg_n_0_[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_SPI_Clk_Count[0]_i_1__0 
       (.I0(r_SPI_Clk_Count[0]),
        .O(\r_SPI_Clk_Count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_SPI_Clk_Count[1]_i_1__0 
       (.I0(r_SPI_Clk_Count[1]),
        .I1(r_SPI_Clk_Count[0]),
        .O(\r_SPI_Clk_Count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \r_SPI_Clk_Count[2]_i_1__0 
       (.I0(r_SPI_Clk_Count[2]),
        .I1(r_SPI_Clk_Count[1]),
        .I2(r_SPI_Clk_Count[0]),
        .O(\r_SPI_Clk_Count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \r_SPI_Clk_Count[3]_i_1__0 
       (.I0(r_SPI_Clk_Count[3]),
        .I1(r_SPI_Clk_Count[2]),
        .I2(r_SPI_Clk_Count[0]),
        .I3(r_SPI_Clk_Count[1]),
        .O(\r_SPI_Clk_Count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \r_SPI_Clk_Count[4]_i_1__0 
       (.I0(r_SPI_Clk_Count[4]),
        .I1(r_SPI_Clk_Count[3]),
        .I2(r_SPI_Clk_Count[1]),
        .I3(r_SPI_Clk_Count[0]),
        .I4(r_SPI_Clk_Count[2]),
        .O(\r_SPI_Clk_Count[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \r_SPI_Clk_Count[5]_i_1__0 
       (.I0(r_SPI_Clk_Edges_reg[3]),
        .I1(r_SPI_Clk_Edges_reg[2]),
        .I2(r_SPI_Clk_Edges_reg[0]),
        .I3(r_SPI_Clk_Edges_reg[4]),
        .I4(r_SPI_Clk_Edges_reg[1]),
        .I5(r_TX_DV_reg_0),
        .O(\r_SPI_Clk_Count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \r_SPI_Clk_Count[5]_i_2__0 
       (.I0(r_SPI_Clk_Count[3]),
        .I1(r_SPI_Clk_Count[1]),
        .I2(r_SPI_Clk_Count[0]),
        .I3(r_SPI_Clk_Count[4]),
        .I4(r_SPI_Clk_Count[2]),
        .I5(r_SPI_Clk_Count[5]),
        .O(\r_SPI_Clk_Count[5]_i_2__0_n_0 ));
  FDCE \r_SPI_Clk_Count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Count[5]_i_1__0_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Count[0]_i_1__0_n_0 ),
        .Q(r_SPI_Clk_Count[0]));
  FDCE \r_SPI_Clk_Count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Count[5]_i_1__0_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Count[1]_i_1__0_n_0 ),
        .Q(r_SPI_Clk_Count[1]));
  FDCE \r_SPI_Clk_Count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Count[5]_i_1__0_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Count[2]_i_1__0_n_0 ),
        .Q(r_SPI_Clk_Count[2]));
  FDCE \r_SPI_Clk_Count_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Count[5]_i_1__0_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Count[3]_i_1__0_n_0 ),
        .Q(r_SPI_Clk_Count[3]));
  FDCE \r_SPI_Clk_Count_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Count[5]_i_1__0_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Count[4]_i_1__0_n_0 ),
        .Q(r_SPI_Clk_Count[4]));
  FDCE \r_SPI_Clk_Count_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Count[5]_i_1__0_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Count[5]_i_2__0_n_0 ),
        .Q(r_SPI_Clk_Count[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \r_SPI_Clk_Edges[0]_i_1__0 
       (.I0(r_SPI_Clk_Edges_reg[0]),
        .I1(r_TX_DV_reg_0),
        .O(\r_SPI_Clk_Edges[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \r_SPI_Clk_Edges[1]_i_1__0 
       (.I0(r_SPI_Clk_Edges_reg[1]),
        .I1(r_SPI_Clk_Edges_reg[0]),
        .I2(r_TX_DV_reg_0),
        .O(\r_SPI_Clk_Edges[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h00A9)) 
    \r_SPI_Clk_Edges[2]_i_1__0 
       (.I0(r_SPI_Clk_Edges_reg[2]),
        .I1(r_SPI_Clk_Edges_reg[0]),
        .I2(r_SPI_Clk_Edges_reg[1]),
        .I3(r_TX_DV_reg_0),
        .O(\r_SPI_Clk_Edges[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h0000AAA9)) 
    \r_SPI_Clk_Edges[3]_i_1__0 
       (.I0(r_SPI_Clk_Edges_reg[3]),
        .I1(r_SPI_Clk_Edges_reg[1]),
        .I2(r_SPI_Clk_Edges_reg[0]),
        .I3(r_SPI_Clk_Edges_reg[2]),
        .I4(r_TX_DV_reg_0),
        .O(\r_SPI_Clk_Edges[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \r_SPI_Clk_Edges[4]_i_1__0 
       (.I0(r_TX_DV_reg_0),
        .I1(r_SPI_Clk_0),
        .I2(o_TX_Ready1__3),
        .O(\r_SPI_Clk_Edges[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEB)) 
    \r_SPI_Clk_Edges[4]_i_2__0 
       (.I0(r_TX_DV_reg_0),
        .I1(r_SPI_Clk_Edges_reg[4]),
        .I2(r_SPI_Clk_Edges_reg[2]),
        .I3(r_SPI_Clk_Edges_reg[0]),
        .I4(r_SPI_Clk_Edges_reg[1]),
        .I5(r_SPI_Clk_Edges_reg[3]),
        .O(\r_SPI_Clk_Edges[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \r_SPI_Clk_Edges[4]_i_3__0 
       (.I0(r_SPI_Clk_Count[2]),
        .I1(r_SPI_Clk_Count[3]),
        .I2(r_SPI_Clk_Count[0]),
        .I3(r_SPI_Clk_Count[1]),
        .I4(r_SPI_Clk_Count[4]),
        .O(r_SPI_Clk_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \r_SPI_Clk_Edges[4]_i_4__0 
       (.I0(r_SPI_Clk_Edges_reg[1]),
        .I1(r_SPI_Clk_Edges_reg[4]),
        .I2(r_SPI_Clk_Edges_reg[0]),
        .I3(r_SPI_Clk_Edges_reg[2]),
        .I4(r_SPI_Clk_Edges_reg[3]),
        .O(o_TX_Ready1__3));
  FDCE \r_SPI_Clk_Edges_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Edges[4]_i_1__0_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Edges[0]_i_1__0_n_0 ),
        .Q(r_SPI_Clk_Edges_reg[0]));
  FDCE \r_SPI_Clk_Edges_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Edges[4]_i_1__0_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Edges[1]_i_1__0_n_0 ),
        .Q(r_SPI_Clk_Edges_reg[1]));
  FDCE \r_SPI_Clk_Edges_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Edges[4]_i_1__0_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Edges[2]_i_1__0_n_0 ),
        .Q(r_SPI_Clk_Edges_reg[2]));
  FDCE \r_SPI_Clk_Edges_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Edges[4]_i_1__0_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Edges[3]_i_1__0_n_0 ),
        .Q(r_SPI_Clk_Edges_reg[3]));
  FDCE \r_SPI_Clk_Edges_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Edges[4]_i_1__0_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Edges[4]_i_2__0_n_0 ),
        .Q(r_SPI_Clk_Edges_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h78)) 
    r_SPI_Clk_i_1__0
       (.I0(r_SPI_Clk_0),
        .I1(\r_SPI_Clk_Count[5]_i_1__0_n_0 ),
        .I2(r_SPI_Clk),
        .O(r_SPI_Clk_i_1__0_n_0));
  FDCE r_SPI_Clk_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(r_SPI_Clk_i_1__0_n_0),
        .Q(r_SPI_Clk));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hABAE)) 
    \r_TX_Bit_Count[0]_i_1__0 
       (.I0(TX_Ready),
        .I1(r_Trailing_Edge_reg_n_0),
        .I2(r_TX_DV),
        .I3(\r_TX_Bit_Count_reg_n_0_[0] ),
        .O(\r_TX_Bit_Count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFEFFFDC)) 
    \r_TX_Bit_Count[1]_i_1__0 
       (.I0(\r_TX_Bit_Count_reg_n_0_[0] ),
        .I1(TX_Ready),
        .I2(r_Trailing_Edge_reg_n_0),
        .I3(r_TX_DV),
        .I4(\r_TX_Bit_Count_reg_n_0_[1] ),
        .O(\r_TX_Bit_Count[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFF1F0)) 
    \r_TX_Bit_Count[2]_i_1__0 
       (.I0(\r_TX_Bit_Count_reg_n_0_[1] ),
        .I1(\r_TX_Bit_Count_reg_n_0_[0] ),
        .I2(TX_Ready),
        .I3(r_Trailing_Edge_reg_n_0),
        .I4(r_TX_DV),
        .I5(\r_TX_Bit_Count_reg_n_0_[2] ),
        .O(\r_TX_Bit_Count[2]_i_1__0_n_0 ));
  FDPE \r_TX_Bit_Count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_TX_Bit_Count[0]_i_1__0_n_0 ),
        .PRE(\r_SPI_Clk_Edges_reg[0]_0 ),
        .Q(\r_TX_Bit_Count_reg_n_0_[0] ));
  FDPE \r_TX_Bit_Count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_TX_Bit_Count[1]_i_1__0_n_0 ),
        .PRE(\r_SPI_Clk_Edges_reg[0]_0 ),
        .Q(\r_TX_Bit_Count_reg_n_0_[1] ));
  FDPE \r_TX_Bit_Count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_TX_Bit_Count[2]_i_1__0_n_0 ),
        .PRE(\r_SPI_Clk_Edges_reg[0]_0 ),
        .Q(\r_TX_Bit_Count_reg_n_0_[2] ));
  FDCE \r_TX_Byte_reg[0] 
       (.C(s00_axi_aclk),
        .CE(r_TX_DV_reg_0),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_TX_Byte_reg[6]_0 [0]),
        .Q(\r_TX_Byte_reg_n_0_[0] ));
  FDCE \r_TX_Byte_reg[4] 
       (.C(s00_axi_aclk),
        .CE(r_TX_DV_reg_0),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_TX_Byte_reg[6]_0 [1]),
        .Q(\r_TX_Byte_reg_n_0_[4] ));
  FDCE \r_TX_Byte_reg[5] 
       (.C(s00_axi_aclk),
        .CE(r_TX_DV_reg_0),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_TX_Byte_reg[6]_0 [2]),
        .Q(\r_TX_Byte_reg_n_0_[5] ));
  FDCE \r_TX_Byte_reg[6] 
       (.C(s00_axi_aclk),
        .CE(r_TX_DV_reg_0),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_TX_Byte_reg[6]_0 [3]),
        .Q(\r_TX_Byte_reg_n_0_[6] ));
  FDCE r_TX_DV_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(r_TX_DV_reg_0),
        .Q(r_TX_DV));
  LUT5 #(
    .INIT(32'h20000000)) 
    r_Trailing_Edge_i_1__0
       (.I0(\r_SPI_Clk_Count[5]_i_1__0_n_0 ),
        .I1(r_Trailing_Edge_i_2__0_n_0),
        .I2(r_SPI_Clk_Count[4]),
        .I3(r_SPI_Clk_Count[5]),
        .I4(r_SPI_Clk_Count[3]),
        .O(r_Trailing_Edge3_out));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    r_Trailing_Edge_i_2__0
       (.I0(r_SPI_Clk_Count[1]),
        .I1(r_SPI_Clk_Count[0]),
        .I2(r_SPI_Clk_Count[2]),
        .O(r_Trailing_Edge_i_2__0_n_0));
  FDCE r_Trailing_Edge_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(r_Trailing_Edge3_out),
        .Q(r_Trailing_Edge_reg_n_0));
endmodule

(* ORIG_REF_NAME = "spi_master" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master_33
   (spi_sclk_0,
    spi_mosi_0,
    CS_n_reg_reg,
    E,
    s00_axi_aresetn_0,
    s00_axi_aresetn_1,
    s00_axi_aresetn_2,
    s00_axi_aresetn_3,
    TX_DV_reg_reg,
    s00_axi_aresetn_4,
    o_RX_DV_reg_0,
    o_RX_DV_reg_1,
    o_RX_DV_reg_2,
    RX_Byte,
    s00_axi_aclk,
    \r_SPI_Clk_Edges_reg[0]_0 ,
    r_TX_DV_reg_0,
    spi_cs_n_0,
    Q,
    s00_axi_aresetn,
    \adc_valid_ch0_reg_reg[0] ,
    adc_valid_28v_l2,
    \adc_valid_ch1_reg_reg[0] ,
    adc_valid_28v_l1,
    \adc_valid_ch2_reg_reg[0] ,
    adc_valid_28v_s2,
    \r_TX_Byte_reg[6]_0 ,
    \o_RX_Byte_reg[0]_0 );
  output spi_sclk_0;
  output spi_mosi_0;
  output CS_n_reg_reg;
  output [0:0]E;
  output [0:0]s00_axi_aresetn_0;
  output [0:0]s00_axi_aresetn_1;
  output [0:0]s00_axi_aresetn_2;
  output [0:0]s00_axi_aresetn_3;
  output [0:0]TX_DV_reg_reg;
  output s00_axi_aresetn_4;
  output o_RX_DV_reg_0;
  output o_RX_DV_reg_1;
  output o_RX_DV_reg_2;
  output [7:0]RX_Byte;
  input s00_axi_aclk;
  input \r_SPI_Clk_Edges_reg[0]_0 ;
  input r_TX_DV_reg_0;
  input spi_cs_n_0;
  input [3:0]Q;
  input s00_axi_aresetn;
  input \adc_valid_ch0_reg_reg[0] ;
  input adc_valid_28v_l2;
  input \adc_valid_ch1_reg_reg[0] ;
  input adc_valid_28v_l1;
  input \adc_valid_ch2_reg_reg[0] ;
  input adc_valid_28v_s2;
  input [3:0]\r_TX_Byte_reg[6]_0 ;
  input [0:0]\o_RX_Byte_reg[0]_0 ;

  wire CS_n_reg_reg;
  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]RX_Byte;
  wire RX_DV;
  wire TX_DV_reg__0;
  wire [0:0]TX_DV_reg_reg;
  wire TX_Ready;
  wire adc_valid_28v_l1;
  wire adc_valid_28v_l2;
  wire adc_valid_28v_s2;
  wire \adc_valid_ch0_reg_reg[0] ;
  wire \adc_valid_ch1_reg_reg[0] ;
  wire \adc_valid_ch2_reg_reg[0] ;
  wire \o_RX_Byte[0]_i_1_n_0 ;
  wire \o_RX_Byte[1]_i_1_n_0 ;
  wire \o_RX_Byte[2]_i_1_n_0 ;
  wire \o_RX_Byte[3]_i_1_n_0 ;
  wire \o_RX_Byte[4]_i_1_n_0 ;
  wire \o_RX_Byte[4]_i_2_n_0 ;
  wire \o_RX_Byte[5]_i_1_n_0 ;
  wire \o_RX_Byte[5]_i_2_n_0 ;
  wire \o_RX_Byte[6]_i_1_n_0 ;
  wire \o_RX_Byte[6]_i_2_n_0 ;
  wire \o_RX_Byte[7]_i_1_n_0 ;
  wire \o_RX_Byte[7]_i_2_n_0 ;
  wire [0:0]\o_RX_Byte_reg[0]_0 ;
  wire o_RX_DV5_out;
  wire o_RX_DV_reg_0;
  wire o_RX_DV_reg_1;
  wire o_RX_DV_reg_2;
  wire o_SPI_MOSI_i_1_n_0;
  wire o_SPI_MOSI_i_2_n_0;
  wire o_SPI_MOSI_i_3_n_0;
  wire o_TX_Ready1__3;
  wire o_TX_Ready_i_1_n_0;
  wire r_Leading_Edge7_out;
  wire r_Leading_Edge_i_2_n_0;
  wire r_Leading_Edge_reg_n_0;
  wire \r_RX_Bit_Count[0]_i_1_n_0 ;
  wire \r_RX_Bit_Count[1]_i_1_n_0 ;
  wire \r_RX_Bit_Count[2]_i_1_n_0 ;
  wire \r_RX_Bit_Count_reg_n_0_[0] ;
  wire \r_RX_Bit_Count_reg_n_0_[1] ;
  wire \r_RX_Bit_Count_reg_n_0_[2] ;
  wire r_SPI_Clk;
  wire r_SPI_Clk_0;
  wire [5:0]r_SPI_Clk_Count;
  wire \r_SPI_Clk_Count[0]_i_1_n_0 ;
  wire \r_SPI_Clk_Count[1]_i_1_n_0 ;
  wire \r_SPI_Clk_Count[2]_i_1_n_0 ;
  wire \r_SPI_Clk_Count[3]_i_1_n_0 ;
  wire \r_SPI_Clk_Count[4]_i_1_n_0 ;
  wire \r_SPI_Clk_Count[5]_i_1_n_0 ;
  wire \r_SPI_Clk_Count[5]_i_2_n_0 ;
  wire \r_SPI_Clk_Edges[0]_i_1_n_0 ;
  wire \r_SPI_Clk_Edges[1]_i_1_n_0 ;
  wire \r_SPI_Clk_Edges[2]_i_1_n_0 ;
  wire \r_SPI_Clk_Edges[3]_i_1_n_0 ;
  wire \r_SPI_Clk_Edges[4]_i_1_n_0 ;
  wire \r_SPI_Clk_Edges[4]_i_2_n_0 ;
  wire [4:0]r_SPI_Clk_Edges_reg;
  wire \r_SPI_Clk_Edges_reg[0]_0 ;
  wire r_SPI_Clk_i_1_n_0;
  wire \r_TX_Bit_Count[0]_i_1_n_0 ;
  wire \r_TX_Bit_Count[1]_i_1_n_0 ;
  wire \r_TX_Bit_Count[2]_i_1_n_0 ;
  wire \r_TX_Bit_Count_reg_n_0_[0] ;
  wire \r_TX_Bit_Count_reg_n_0_[1] ;
  wire \r_TX_Bit_Count_reg_n_0_[2] ;
  wire [3:0]\r_TX_Byte_reg[6]_0 ;
  wire \r_TX_Byte_reg_n_0_[0] ;
  wire \r_TX_Byte_reg_n_0_[4] ;
  wire \r_TX_Byte_reg_n_0_[5] ;
  wire \r_TX_Byte_reg_n_0_[6] ;
  wire r_TX_DV;
  wire r_TX_DV_reg_0;
  wire r_Trailing_Edge3_out;
  wire r_Trailing_Edge_i_2_n_0;
  wire r_Trailing_Edge_reg_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]s00_axi_aresetn_0;
  wire [0:0]s00_axi_aresetn_1;
  wire [0:0]s00_axi_aresetn_2;
  wire [0:0]s00_axi_aresetn_3;
  wire s00_axi_aresetn_4;
  wire spi_cs_n_0;
  wire spi_mosi_0;
  wire spi_sclk_0;

  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    CS_n_reg_i_1
       (.I0(spi_cs_n_0),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(TX_Ready),
        .O(CS_n_reg_reg));
  LUT6 #(
    .INIT(64'h044404440444444C)) 
    \FSM_sequential_State_reg[3]_i_1 
       (.I0(r_TX_DV_reg_0),
        .I1(TX_Ready),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(TX_DV_reg_reg));
  LUT6 #(
    .INIT(64'h0008822000000000)) 
    \RX_Byte_tmp_reg[6]_i_1 
       (.I0(s00_axi_aresetn),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(RX_DV),
        .O(s00_axi_aresetn_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_Byte_reg[6]_i_1 
       (.I0(s00_axi_aresetn),
        .I1(TX_DV_reg_reg),
        .O(s00_axi_aresetn_3));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    TX_DV_reg_i_1
       (.I0(TX_DV_reg_reg),
        .I1(s00_axi_aresetn),
        .I2(TX_DV_reg__0),
        .I3(r_TX_DV_reg_0),
        .O(s00_axi_aresetn_4));
  LUT6 #(
    .INIT(64'h0EEE0EEE0EEEEEEA)) 
    TX_DV_reg_i_2
       (.I0(TX_Ready),
        .I1(r_TX_DV_reg_0),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(TX_DV_reg__0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \adc_data_ch0_reg[11]_i_1 
       (.I0(s00_axi_aresetn),
        .I1(RX_DV),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \adc_data_ch1_reg[11]_i_1 
       (.I0(s00_axi_aresetn),
        .I1(RX_DV),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(s00_axi_aresetn_1));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \adc_data_ch2_reg[11]_i_1 
       (.I0(s00_axi_aresetn),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(RX_DV),
        .I5(Q[2]),
        .O(s00_axi_aresetn_2));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \adc_valid_ch0_reg[0]_i_1 
       (.I0(RX_DV),
        .I1(s00_axi_aresetn),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\adc_valid_ch0_reg_reg[0] ),
        .I5(adc_valid_28v_l2),
        .O(o_RX_DV_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \adc_valid_ch1_reg[0]_i_1 
       (.I0(RX_DV),
        .I1(s00_axi_aresetn),
        .I2(\adc_valid_ch1_reg_reg[0] ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(adc_valid_28v_l1),
        .O(o_RX_DV_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \adc_valid_ch2_reg[0]_i_1 
       (.I0(RX_DV),
        .I1(s00_axi_aresetn),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\adc_valid_ch2_reg_reg[0] ),
        .I5(adc_valid_28v_s2),
        .O(o_RX_DV_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \o_RX_Byte[0]_i_1 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[4]_i_2_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[0]),
        .O(\o_RX_Byte[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \o_RX_Byte[1]_i_1 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[5]_i_2_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[1]),
        .O(\o_RX_Byte[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \o_RX_Byte[2]_i_1 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[6]_i_2_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[2]),
        .O(\o_RX_Byte[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \o_RX_Byte[3]_i_1 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[7]_i_2_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[3]),
        .O(\o_RX_Byte[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \o_RX_Byte[4]_i_1 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[4]_i_2_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[4]),
        .O(\o_RX_Byte[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \o_RX_Byte[4]_i_2 
       (.I0(\r_RX_Bit_Count_reg_n_0_[1] ),
        .I1(\r_RX_Bit_Count_reg_n_0_[0] ),
        .O(\o_RX_Byte[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \o_RX_Byte[5]_i_1 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[5]_i_2_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[5]),
        .O(\o_RX_Byte[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \o_RX_Byte[5]_i_2 
       (.I0(\r_RX_Bit_Count_reg_n_0_[1] ),
        .I1(\r_RX_Bit_Count_reg_n_0_[0] ),
        .O(\o_RX_Byte[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \o_RX_Byte[6]_i_1 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[6]_i_2_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[6]),
        .O(\o_RX_Byte[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \o_RX_Byte[6]_i_2 
       (.I0(\r_RX_Bit_Count_reg_n_0_[0] ),
        .I1(\r_RX_Bit_Count_reg_n_0_[1] ),
        .O(\o_RX_Byte[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \o_RX_Byte[7]_i_1 
       (.I0(\o_RX_Byte_reg[0]_0 ),
        .I1(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I2(\o_RX_Byte[7]_i_2_n_0 ),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(TX_Ready),
        .I5(RX_Byte[7]),
        .O(\o_RX_Byte[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \o_RX_Byte[7]_i_2 
       (.I0(\r_RX_Bit_Count_reg_n_0_[1] ),
        .I1(\r_RX_Bit_Count_reg_n_0_[0] ),
        .O(\o_RX_Byte[7]_i_2_n_0 ));
  FDCE \o_RX_Byte_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[0]_i_1_n_0 ),
        .Q(RX_Byte[0]));
  FDCE \o_RX_Byte_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[1]_i_1_n_0 ),
        .Q(RX_Byte[1]));
  FDCE \o_RX_Byte_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[2]_i_1_n_0 ),
        .Q(RX_Byte[2]));
  FDCE \o_RX_Byte_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[3]_i_1_n_0 ),
        .Q(RX_Byte[3]));
  FDCE \o_RX_Byte_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[4]_i_1_n_0 ),
        .Q(RX_Byte[4]));
  FDCE \o_RX_Byte_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[5]_i_1_n_0 ),
        .Q(RX_Byte[5]));
  FDCE \o_RX_Byte_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[6]_i_1_n_0 ),
        .Q(RX_Byte[6]));
  FDCE \o_RX_Byte_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\o_RX_Byte[7]_i_1_n_0 ),
        .Q(RX_Byte[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    o_RX_DV_i_1
       (.I0(\r_RX_Bit_Count_reg_n_0_[1] ),
        .I1(\r_RX_Bit_Count_reg_n_0_[0] ),
        .I2(\r_RX_Bit_Count_reg_n_0_[2] ),
        .I3(TX_Ready),
        .I4(r_Leading_Edge_reg_n_0),
        .O(o_RX_DV5_out));
  FDCE o_RX_DV_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(o_RX_DV5_out),
        .Q(RX_DV));
  FDCE o_SPI_Clk_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(r_SPI_Clk),
        .Q(spi_sclk_0));
  LUT6 #(
    .INIT(64'hEF40FFFFEF400000)) 
    o_SPI_MOSI_i_1
       (.I0(r_TX_DV),
        .I1(o_SPI_MOSI_i_2_n_0),
        .I2(\r_TX_Bit_Count_reg_n_0_[2] ),
        .I3(\r_TX_Byte_reg_n_0_[0] ),
        .I4(o_SPI_MOSI_i_3_n_0),
        .I5(spi_mosi_0),
        .O(o_SPI_MOSI_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    o_SPI_MOSI_i_2
       (.I0(\r_TX_Byte_reg_n_0_[0] ),
        .I1(\r_TX_Byte_reg_n_0_[6] ),
        .I2(\r_TX_Bit_Count_reg_n_0_[1] ),
        .I3(\r_TX_Byte_reg_n_0_[5] ),
        .I4(\r_TX_Bit_Count_reg_n_0_[0] ),
        .I5(\r_TX_Byte_reg_n_0_[4] ),
        .O(o_SPI_MOSI_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    o_SPI_MOSI_i_3
       (.I0(r_Trailing_Edge_reg_n_0),
        .I1(r_TX_DV),
        .I2(TX_Ready),
        .O(o_SPI_MOSI_i_3_n_0));
  FDCE o_SPI_MOSI_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(o_SPI_MOSI_i_1_n_0),
        .Q(spi_mosi_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    o_TX_Ready_i_1
       (.I0(r_TX_DV_reg_0),
        .I1(r_SPI_Clk_Edges_reg[3]),
        .I2(r_SPI_Clk_Edges_reg[2]),
        .I3(r_SPI_Clk_Edges_reg[0]),
        .I4(r_SPI_Clk_Edges_reg[4]),
        .I5(r_SPI_Clk_Edges_reg[1]),
        .O(o_TX_Ready_i_1_n_0));
  FDCE o_TX_Ready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(o_TX_Ready_i_1_n_0),
        .Q(TX_Ready));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    r_Leading_Edge_i_1
       (.I0(\r_SPI_Clk_Count[5]_i_1_n_0 ),
        .I1(r_Leading_Edge_i_2_n_0),
        .O(r_Leading_Edge7_out));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    r_Leading_Edge_i_2
       (.I0(r_SPI_Clk_Count[2]),
        .I1(r_SPI_Clk_Count[3]),
        .I2(r_SPI_Clk_Count[0]),
        .I3(r_SPI_Clk_Count[1]),
        .I4(r_SPI_Clk_Count[4]),
        .I5(r_SPI_Clk_Count[5]),
        .O(r_Leading_Edge_i_2_n_0));
  FDCE r_Leading_Edge_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(r_Leading_Edge7_out),
        .Q(r_Leading_Edge_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \r_RX_Bit_Count[0]_i_1 
       (.I0(TX_Ready),
        .I1(r_Leading_Edge_reg_n_0),
        .I2(\r_RX_Bit_Count_reg_n_0_[0] ),
        .O(\r_RX_Bit_Count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEFDC)) 
    \r_RX_Bit_Count[1]_i_1 
       (.I0(\r_RX_Bit_Count_reg_n_0_[0] ),
        .I1(TX_Ready),
        .I2(r_Leading_Edge_reg_n_0),
        .I3(\r_RX_Bit_Count_reg_n_0_[1] ),
        .O(\r_RX_Bit_Count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFEFFF1F0)) 
    \r_RX_Bit_Count[2]_i_1 
       (.I0(\r_RX_Bit_Count_reg_n_0_[0] ),
        .I1(\r_RX_Bit_Count_reg_n_0_[1] ),
        .I2(TX_Ready),
        .I3(r_Leading_Edge_reg_n_0),
        .I4(\r_RX_Bit_Count_reg_n_0_[2] ),
        .O(\r_RX_Bit_Count[2]_i_1_n_0 ));
  FDPE \r_RX_Bit_Count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_RX_Bit_Count[0]_i_1_n_0 ),
        .PRE(\r_SPI_Clk_Edges_reg[0]_0 ),
        .Q(\r_RX_Bit_Count_reg_n_0_[0] ));
  FDPE \r_RX_Bit_Count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_RX_Bit_Count[1]_i_1_n_0 ),
        .PRE(\r_SPI_Clk_Edges_reg[0]_0 ),
        .Q(\r_RX_Bit_Count_reg_n_0_[1] ));
  FDPE \r_RX_Bit_Count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_RX_Bit_Count[2]_i_1_n_0 ),
        .PRE(\r_SPI_Clk_Edges_reg[0]_0 ),
        .Q(\r_RX_Bit_Count_reg_n_0_[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_SPI_Clk_Count[0]_i_1 
       (.I0(r_SPI_Clk_Count[0]),
        .O(\r_SPI_Clk_Count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_SPI_Clk_Count[1]_i_1 
       (.I0(r_SPI_Clk_Count[1]),
        .I1(r_SPI_Clk_Count[0]),
        .O(\r_SPI_Clk_Count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \r_SPI_Clk_Count[2]_i_1 
       (.I0(r_SPI_Clk_Count[2]),
        .I1(r_SPI_Clk_Count[1]),
        .I2(r_SPI_Clk_Count[0]),
        .O(\r_SPI_Clk_Count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \r_SPI_Clk_Count[3]_i_1 
       (.I0(r_SPI_Clk_Count[3]),
        .I1(r_SPI_Clk_Count[2]),
        .I2(r_SPI_Clk_Count[0]),
        .I3(r_SPI_Clk_Count[1]),
        .O(\r_SPI_Clk_Count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \r_SPI_Clk_Count[4]_i_1 
       (.I0(r_SPI_Clk_Count[4]),
        .I1(r_SPI_Clk_Count[3]),
        .I2(r_SPI_Clk_Count[1]),
        .I3(r_SPI_Clk_Count[0]),
        .I4(r_SPI_Clk_Count[2]),
        .O(\r_SPI_Clk_Count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \r_SPI_Clk_Count[5]_i_1 
       (.I0(r_SPI_Clk_Edges_reg[3]),
        .I1(r_SPI_Clk_Edges_reg[2]),
        .I2(r_SPI_Clk_Edges_reg[0]),
        .I3(r_SPI_Clk_Edges_reg[4]),
        .I4(r_SPI_Clk_Edges_reg[1]),
        .I5(r_TX_DV_reg_0),
        .O(\r_SPI_Clk_Count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \r_SPI_Clk_Count[5]_i_2 
       (.I0(r_SPI_Clk_Count[3]),
        .I1(r_SPI_Clk_Count[1]),
        .I2(r_SPI_Clk_Count[0]),
        .I3(r_SPI_Clk_Count[4]),
        .I4(r_SPI_Clk_Count[2]),
        .I5(r_SPI_Clk_Count[5]),
        .O(\r_SPI_Clk_Count[5]_i_2_n_0 ));
  FDCE \r_SPI_Clk_Count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Count[5]_i_1_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Count[0]_i_1_n_0 ),
        .Q(r_SPI_Clk_Count[0]));
  FDCE \r_SPI_Clk_Count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Count[5]_i_1_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Count[1]_i_1_n_0 ),
        .Q(r_SPI_Clk_Count[1]));
  FDCE \r_SPI_Clk_Count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Count[5]_i_1_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Count[2]_i_1_n_0 ),
        .Q(r_SPI_Clk_Count[2]));
  FDCE \r_SPI_Clk_Count_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Count[5]_i_1_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Count[3]_i_1_n_0 ),
        .Q(r_SPI_Clk_Count[3]));
  FDCE \r_SPI_Clk_Count_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Count[5]_i_1_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Count[4]_i_1_n_0 ),
        .Q(r_SPI_Clk_Count[4]));
  FDCE \r_SPI_Clk_Count_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Count[5]_i_1_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Count[5]_i_2_n_0 ),
        .Q(r_SPI_Clk_Count[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \r_SPI_Clk_Edges[0]_i_1 
       (.I0(r_SPI_Clk_Edges_reg[0]),
        .I1(r_TX_DV_reg_0),
        .O(\r_SPI_Clk_Edges[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \r_SPI_Clk_Edges[1]_i_1 
       (.I0(r_SPI_Clk_Edges_reg[1]),
        .I1(r_SPI_Clk_Edges_reg[0]),
        .I2(r_TX_DV_reg_0),
        .O(\r_SPI_Clk_Edges[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00A9)) 
    \r_SPI_Clk_Edges[2]_i_1 
       (.I0(r_SPI_Clk_Edges_reg[2]),
        .I1(r_SPI_Clk_Edges_reg[0]),
        .I2(r_SPI_Clk_Edges_reg[1]),
        .I3(r_TX_DV_reg_0),
        .O(\r_SPI_Clk_Edges[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0000AAA9)) 
    \r_SPI_Clk_Edges[3]_i_1 
       (.I0(r_SPI_Clk_Edges_reg[3]),
        .I1(r_SPI_Clk_Edges_reg[1]),
        .I2(r_SPI_Clk_Edges_reg[0]),
        .I3(r_SPI_Clk_Edges_reg[2]),
        .I4(r_TX_DV_reg_0),
        .O(\r_SPI_Clk_Edges[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \r_SPI_Clk_Edges[4]_i_1 
       (.I0(r_TX_DV_reg_0),
        .I1(r_SPI_Clk_0),
        .I2(o_TX_Ready1__3),
        .O(\r_SPI_Clk_Edges[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEB)) 
    \r_SPI_Clk_Edges[4]_i_2 
       (.I0(r_TX_DV_reg_0),
        .I1(r_SPI_Clk_Edges_reg[4]),
        .I2(r_SPI_Clk_Edges_reg[2]),
        .I3(r_SPI_Clk_Edges_reg[0]),
        .I4(r_SPI_Clk_Edges_reg[1]),
        .I5(r_SPI_Clk_Edges_reg[3]),
        .O(\r_SPI_Clk_Edges[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \r_SPI_Clk_Edges[4]_i_3 
       (.I0(r_SPI_Clk_Count[2]),
        .I1(r_SPI_Clk_Count[3]),
        .I2(r_SPI_Clk_Count[0]),
        .I3(r_SPI_Clk_Count[1]),
        .I4(r_SPI_Clk_Count[4]),
        .O(r_SPI_Clk_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \r_SPI_Clk_Edges[4]_i_4 
       (.I0(r_SPI_Clk_Edges_reg[1]),
        .I1(r_SPI_Clk_Edges_reg[4]),
        .I2(r_SPI_Clk_Edges_reg[0]),
        .I3(r_SPI_Clk_Edges_reg[2]),
        .I4(r_SPI_Clk_Edges_reg[3]),
        .O(o_TX_Ready1__3));
  FDCE \r_SPI_Clk_Edges_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Edges[4]_i_1_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Edges[0]_i_1_n_0 ),
        .Q(r_SPI_Clk_Edges_reg[0]));
  FDCE \r_SPI_Clk_Edges_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Edges[4]_i_1_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Edges[1]_i_1_n_0 ),
        .Q(r_SPI_Clk_Edges_reg[1]));
  FDCE \r_SPI_Clk_Edges_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Edges[4]_i_1_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Edges[2]_i_1_n_0 ),
        .Q(r_SPI_Clk_Edges_reg[2]));
  FDCE \r_SPI_Clk_Edges_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Edges[4]_i_1_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Edges[3]_i_1_n_0 ),
        .Q(r_SPI_Clk_Edges_reg[3]));
  FDCE \r_SPI_Clk_Edges_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\r_SPI_Clk_Edges[4]_i_1_n_0 ),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_SPI_Clk_Edges[4]_i_2_n_0 ),
        .Q(r_SPI_Clk_Edges_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    r_SPI_Clk_i_1
       (.I0(r_SPI_Clk_0),
        .I1(\r_SPI_Clk_Count[5]_i_1_n_0 ),
        .I2(r_SPI_Clk),
        .O(r_SPI_Clk_i_1_n_0));
  FDCE r_SPI_Clk_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(r_SPI_Clk_i_1_n_0),
        .Q(r_SPI_Clk));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hABAE)) 
    \r_TX_Bit_Count[0]_i_1 
       (.I0(TX_Ready),
        .I1(r_Trailing_Edge_reg_n_0),
        .I2(r_TX_DV),
        .I3(\r_TX_Bit_Count_reg_n_0_[0] ),
        .O(\r_TX_Bit_Count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFEFFFDC)) 
    \r_TX_Bit_Count[1]_i_1 
       (.I0(\r_TX_Bit_Count_reg_n_0_[0] ),
        .I1(TX_Ready),
        .I2(r_Trailing_Edge_reg_n_0),
        .I3(r_TX_DV),
        .I4(\r_TX_Bit_Count_reg_n_0_[1] ),
        .O(\r_TX_Bit_Count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFF1F0)) 
    \r_TX_Bit_Count[2]_i_1 
       (.I0(\r_TX_Bit_Count_reg_n_0_[1] ),
        .I1(\r_TX_Bit_Count_reg_n_0_[0] ),
        .I2(TX_Ready),
        .I3(r_Trailing_Edge_reg_n_0),
        .I4(r_TX_DV),
        .I5(\r_TX_Bit_Count_reg_n_0_[2] ),
        .O(\r_TX_Bit_Count[2]_i_1_n_0 ));
  FDPE \r_TX_Bit_Count_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_TX_Bit_Count[0]_i_1_n_0 ),
        .PRE(\r_SPI_Clk_Edges_reg[0]_0 ),
        .Q(\r_TX_Bit_Count_reg_n_0_[0] ));
  FDPE \r_TX_Bit_Count_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_TX_Bit_Count[1]_i_1_n_0 ),
        .PRE(\r_SPI_Clk_Edges_reg[0]_0 ),
        .Q(\r_TX_Bit_Count_reg_n_0_[1] ));
  FDPE \r_TX_Bit_Count_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\r_TX_Bit_Count[2]_i_1_n_0 ),
        .PRE(\r_SPI_Clk_Edges_reg[0]_0 ),
        .Q(\r_TX_Bit_Count_reg_n_0_[2] ));
  FDCE \r_TX_Byte_reg[0] 
       (.C(s00_axi_aclk),
        .CE(r_TX_DV_reg_0),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_TX_Byte_reg[6]_0 [0]),
        .Q(\r_TX_Byte_reg_n_0_[0] ));
  FDCE \r_TX_Byte_reg[4] 
       (.C(s00_axi_aclk),
        .CE(r_TX_DV_reg_0),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_TX_Byte_reg[6]_0 [1]),
        .Q(\r_TX_Byte_reg_n_0_[4] ));
  FDCE \r_TX_Byte_reg[5] 
       (.C(s00_axi_aclk),
        .CE(r_TX_DV_reg_0),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_TX_Byte_reg[6]_0 [2]),
        .Q(\r_TX_Byte_reg_n_0_[5] ));
  FDCE \r_TX_Byte_reg[6] 
       (.C(s00_axi_aclk),
        .CE(r_TX_DV_reg_0),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(\r_TX_Byte_reg[6]_0 [3]),
        .Q(\r_TX_Byte_reg_n_0_[6] ));
  FDCE r_TX_DV_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(r_TX_DV_reg_0),
        .Q(r_TX_DV));
  LUT5 #(
    .INIT(32'h20000000)) 
    r_Trailing_Edge_i_1
       (.I0(\r_SPI_Clk_Count[5]_i_1_n_0 ),
        .I1(r_Trailing_Edge_i_2_n_0),
        .I2(r_SPI_Clk_Count[4]),
        .I3(r_SPI_Clk_Count[5]),
        .I4(r_SPI_Clk_Count[3]),
        .O(r_Trailing_Edge3_out));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    r_Trailing_Edge_i_2
       (.I0(r_SPI_Clk_Count[1]),
        .I1(r_SPI_Clk_Count[0]),
        .I2(r_SPI_Clk_Count[2]),
        .O(r_Trailing_Edge_i_2_n_0));
  FDCE r_Trailing_Edge_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(\r_SPI_Clk_Edges_reg[0]_0 ),
        .D(r_Trailing_Edge3_out),
        .Q(r_Trailing_Edge_reg_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync
   (SR,
    \sync_reg[1]_0 ,
    s00_axi_aresetn,
    oc_st_28v_l1,
    \sync_reg[0]_0 ,
    s00_axi_aclk,
    som_en_28v_l1);
  output [0:0]SR;
  output \sync_reg[1]_0 ;
  input s00_axi_aresetn;
  input oc_st_28v_l1;
  input \sync_reg[0]_0 ;
  input s00_axi_aclk;
  input som_en_28v_l1;

  wire [0:0]SR;
  wire oc_st_28v_l1;
  wire [1:1]p_1_in;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire som_en_28v_l1;
  wire som_en_28v_l1_sync;
  wire \sync_reg[0]_0 ;
  wire \sync_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \clk_count[31]_i_1 
       (.I0(s00_axi_aresetn),
        .I1(som_en_28v_l1_sync),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h08)) 
    fpga_output_reg_i_1
       (.I0(som_en_28v_l1_sync),
        .I1(s00_axi_aresetn),
        .I2(oc_st_28v_l1),
        .O(\sync_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(som_en_28v_l1),
        .Q(p_1_in),
        .R(\sync_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(som_en_28v_l1_sync),
        .R(\sync_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_25
   (SR,
    \sync_reg[1]_0 ,
    s00_axi_aresetn,
    oc_st_28v_l2,
    \sync_reg[0]_0 ,
    s00_axi_aclk,
    som_en_28v_l2);
  output [0:0]SR;
  output \sync_reg[1]_0 ;
  input s00_axi_aresetn;
  input oc_st_28v_l2;
  input \sync_reg[0]_0 ;
  input s00_axi_aclk;
  input som_en_28v_l2;

  wire [0:0]SR;
  wire oc_st_28v_l2;
  wire [1:1]p_1_in__0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire som_en_28v_l2;
  wire som_en_28v_l2_sync;
  wire \sync_reg[0]_0 ;
  wire \sync_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \clk_count[31]_i_1__0 
       (.I0(s00_axi_aresetn),
        .I1(som_en_28v_l2_sync),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h08)) 
    fpga_output_reg_i_1__0
       (.I0(som_en_28v_l2_sync),
        .I1(s00_axi_aresetn),
        .I2(oc_st_28v_l2),
        .O(\sync_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(som_en_28v_l2),
        .Q(p_1_in__0),
        .R(\sync_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in__0),
        .Q(som_en_28v_l2_sync),
        .R(\sync_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_26
   (SR,
    \sync_reg[1]_0 ,
    s00_axi_aresetn,
    oc_st_28v_s1,
    \sync_reg[0]_0 ,
    s00_axi_aclk,
    som_en_28v_s1);
  output [0:0]SR;
  output \sync_reg[1]_0 ;
  input s00_axi_aresetn;
  input oc_st_28v_s1;
  input \sync_reg[0]_0 ;
  input s00_axi_aclk;
  input som_en_28v_s1;

  wire [0:0]SR;
  wire oc_st_28v_s1;
  wire [1:1]p_1_in__1;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire som_en_28v_s1;
  wire som_en_28v_s1_sync;
  wire \sync_reg[0]_0 ;
  wire \sync_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \clk_count[31]_i_1__1 
       (.I0(s00_axi_aresetn),
        .I1(som_en_28v_s1_sync),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h08)) 
    fpga_output_reg_i_1__1
       (.I0(som_en_28v_s1_sync),
        .I1(s00_axi_aresetn),
        .I2(oc_st_28v_s1),
        .O(\sync_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(som_en_28v_s1),
        .Q(p_1_in__1),
        .R(\sync_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in__1),
        .Q(som_en_28v_s1_sync),
        .R(\sync_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_27
   (SR,
    \sync_reg[1]_0 ,
    s00_axi_aresetn,
    oc_st_28v_s2,
    \sync_reg[0]_0 ,
    s00_axi_aclk,
    som_en_28v_s2);
  output [0:0]SR;
  output \sync_reg[1]_0 ;
  input s00_axi_aresetn;
  input oc_st_28v_s2;
  input \sync_reg[0]_0 ;
  input s00_axi_aclk;
  input som_en_28v_s2;

  wire [0:0]SR;
  wire oc_st_28v_s2;
  wire [1:1]p_1_in__2;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire som_en_28v_s2;
  wire som_en_28v_s2_sync;
  wire \sync_reg[0]_0 ;
  wire \sync_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \clk_count[31]_i_1__2 
       (.I0(s00_axi_aresetn),
        .I1(som_en_28v_s2_sync),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h08)) 
    fpga_output_reg_i_1__2
       (.I0(som_en_28v_s2_sync),
        .I1(s00_axi_aresetn),
        .I2(oc_st_28v_s2),
        .O(\sync_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(som_en_28v_s2),
        .Q(p_1_in__2),
        .R(\sync_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in__2),
        .Q(som_en_28v_s2_sync),
        .R(\sync_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_28
   (SR,
    \sync_reg[1]_0 ,
    s00_axi_aresetn,
    oc_st_28v_s3,
    \sync_reg[0]_0 ,
    s00_axi_aclk,
    som_en_28v_s3);
  output [0:0]SR;
  output \sync_reg[1]_0 ;
  input s00_axi_aresetn;
  input oc_st_28v_s3;
  input \sync_reg[0]_0 ;
  input s00_axi_aclk;
  input som_en_28v_s3;

  wire [0:0]SR;
  wire oc_st_28v_s3;
  wire [1:1]p_1_in__3;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire som_en_28v_s3;
  wire som_en_28v_s3_sync;
  wire \sync_reg[0]_0 ;
  wire \sync_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \clk_count[31]_i_1__3 
       (.I0(s00_axi_aresetn),
        .I1(som_en_28v_s3_sync),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h08)) 
    fpga_output_reg_i_1__3
       (.I0(som_en_28v_s3_sync),
        .I1(s00_axi_aresetn),
        .I2(oc_st_28v_s3),
        .O(\sync_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(som_en_28v_s3),
        .Q(p_1_in__3),
        .R(\sync_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in__3),
        .Q(som_en_28v_s3_sync),
        .R(\sync_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_29
   (SR,
    \sync_reg[1]_0 ,
    s00_axi_aresetn,
    oc_st_28v_s4,
    \sync_reg[0]_0 ,
    s00_axi_aclk,
    som_en_28v_s4);
  output [0:0]SR;
  output \sync_reg[1]_0 ;
  input s00_axi_aresetn;
  input oc_st_28v_s4;
  input \sync_reg[0]_0 ;
  input s00_axi_aclk;
  input som_en_28v_s4;

  wire [0:0]SR;
  wire oc_st_28v_s4;
  wire [1:1]p_1_in__4;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire som_en_28v_s4;
  wire som_en_28v_s4_sync;
  wire \sync_reg[0]_0 ;
  wire \sync_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \clk_count[31]_i_1__4 
       (.I0(s00_axi_aresetn),
        .I1(som_en_28v_s4_sync),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h08)) 
    fpga_output_reg_i_1__4
       (.I0(som_en_28v_s4_sync),
        .I1(s00_axi_aresetn),
        .I2(oc_st_28v_s4),
        .O(\sync_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(som_en_28v_s4),
        .Q(p_1_in__4),
        .R(\sync_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in__4),
        .Q(som_en_28v_s4_sync),
        .R(\sync_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_30
   (SR,
    \sync_reg[1]_0 ,
    s00_axi_aresetn,
    oc_st_5v_s,
    \sync_reg[0]_0 ,
    s00_axi_aclk,
    som_en_5v_s);
  output [0:0]SR;
  output \sync_reg[1]_0 ;
  input s00_axi_aresetn;
  input oc_st_5v_s;
  input \sync_reg[0]_0 ;
  input s00_axi_aclk;
  input som_en_5v_s;

  wire [0:0]SR;
  wire oc_st_5v_s;
  wire [1:1]p_1_in__5;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire som_en_5v_s;
  wire som_en_5v_s_sync;
  wire \sync_reg[0]_0 ;
  wire \sync_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \clk_count[31]_i_1__5 
       (.I0(s00_axi_aresetn),
        .I1(som_en_5v_s_sync),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h08)) 
    fpga_output_reg_i_1__5
       (.I0(som_en_5v_s_sync),
        .I1(s00_axi_aresetn),
        .I2(oc_st_5v_s),
        .O(\sync_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(som_en_5v_s),
        .Q(p_1_in__5),
        .R(\sync_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in__5),
        .Q(som_en_5v_s_sync),
        .R(\sync_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_31
   (Q,
    \sync_reg[0]_0 ,
    s00_axi_aclk,
    spi_miso_0);
  output [0:0]Q;
  input \sync_reg[0]_0 ;
  input s00_axi_aclk;
  input spi_miso_0;

  wire [0:0]Q;
  wire [1:1]p_1_in__6;
  wire s00_axi_aclk;
  wire spi_miso_0;
  wire \sync_reg[0]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_miso_0),
        .Q(p_1_in__6),
        .R(\sync_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in__6),
        .Q(Q),
        .R(\sync_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_32
   (Q,
    \sync_reg[0]_0 ,
    s00_axi_aclk,
    spi_miso_1);
  output [0:0]Q;
  input \sync_reg[0]_0 ;
  input s00_axi_aclk;
  input spi_miso_1;

  wire [0:0]Q;
  wire [1:1]p_1_in__7;
  wire s00_axi_aclk;
  wire spi_miso_1;
  wire \sync_reg[0]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(spi_miso_1),
        .Q(p_1_in__7),
        .R(\sync_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sync_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(p_1_in__7),
        .Q(Q),
        .R(\sync_reg[0]_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
