============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     10373
   Run Date =   Thu Jun 27 17:34:00 2024

   Run on =     LAPTOP-6R8AHER8
============================================================
RUN-1002 : start command "open_project LED_light.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(71)
HDL-1007 : analyze verilog file ../../../src/rtl/FPGA/fpga_ed4g.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../../src/rtl/FPGA/fpga_ed4g.sv(34)
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/test_pattern.sv
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4D20EG176"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :            OPTION            |            IO            |   SETTING   
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P140/P168/P166/P165/S5  |    gpio    
ARC-1001 :             done             |           P10            |    gpio    
ARC-1001 :           program_b          |           P134           |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |     P46/P44/P47/P43      |  dedicate  
ARC-1001 : ----------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/LED_light_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../LED_light.sdc"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_clock -name SYSCLK -period 40 -waveform 0 20  -add"
RUN-1102 : create_clock: clock name: SYSCLK, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_PLL_150M/pll_inst.clkc[0]} -source [get_ports {sysclk_i}] -master_clock {SYSCLK} -multiply_by 6.0000 [get_pins {u_PLL_150M/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_pins u_PLL_150M/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_PLL_150M/pll_inst.clkc[0] -source  -master_clock SYSCLK -multiply_by 6.0000 "
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_pins u_PLL_150M/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name clk_150m -source  -master_clock SYSCLK "
RUN-1105 : Rename Clock: clock u_PLL_150M/pll_inst.clkc[0] was renamed, new name is clk_150m.
RUN-1002 : start command "config_chipwatcher ../../debug_150m.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 43 trigger nets, 43 data nets.
KIT-1004 : Chipwatcher code = 1111011000101100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir E:/Anlogic/TD5.6.2/cw/ -file LED_light_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file LED_light_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in LED_light_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_DIN_NUM=43,BUS_CTRL_NUM=118,BUS_WIDTH='{32'sb010011,32'sb0101,32'sb01011,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010011,32'sb011000,32'sb0100011,32'sb0100111,32'sb0101000,32'sb0101001,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0101010,32'sb0111000,32'sb01010010,32'sb01011110,32'sb01100100,32'sb01101010,32'sb01110000}) in E:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=140) in E:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=140) in E:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in E:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_DIN_NUM=43,BUS_CTRL_NUM=118,BUS_WIDTH='{32'sb010011,32'sb0101,32'sb01011,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010011,32'sb011000,32'sb0100011,32'sb0100111,32'sb0101000,32'sb0101001,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0101010,32'sb0111000,32'sb01010010,32'sb01011110,32'sb01100100,32'sb01101010,32'sb01110000}) in E:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_DIN_NUM=43,BUS_CTRL_NUM=118,BUS_WIDTH='{32'sb010011,32'sb0101,32'sb01011,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010011,32'sb011000,32'sb0100011,32'sb0100111,32'sb0101000,32'sb0101001,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0101010,32'sb0111000,32'sb01010010,32'sb01011110,32'sb01100100,32'sb01101010,32'sb01110000}) in E:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010011) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0101) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01011) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in E:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "fpga_ed4g"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_DIN_NUM=43,BUS_CTRL_NUM=118,BUS_WIDTH='{32'sb010011,32'sb0101,32'sb01011,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010011,32'sb011000,32'sb0100011,32'sb0100111,32'sb0101000,32'sb0101001,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0101010,32'sb0111000,32'sb01010010,32'sb01011110,32'sb01100100,32'sb01101010,32'sb01110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=140)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=140)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_DIN_NUM=43,BUS_CTRL_NUM=118,BUS_WIDTH='{32'sb010011,32'sb0101,32'sb01011,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010011,32'sb011000,32'sb0100011,32'sb0100111,32'sb0101000,32'sb0101001,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0101010,32'sb0111000,32'sb01010010,32'sb01011110,32'sb01100100,32'sb01101010,32'sb01110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_DIN_NUM=43,BUS_CTRL_NUM=118,BUS_WIDTH='{32'sb010011,32'sb0101,32'sb01011,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010011,32'sb011000,32'sb0100011,32'sb0100111,32'sb0101000,32'sb0101001,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0101010,32'sb0111000,32'sb01010010,32'sb01011110,32'sb01100100,32'sb01101010,32'sb01110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010011)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0101)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01011)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model fpga_ed4g
SYN-1032 : 2436/34 useful/useless nets, 1429/20 useful/useless insts
SYN-1016 : Merged 40 instances.
SYN-1032 : 2081/8 useful/useless nets, 1885/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2065/16 useful/useless nets, 1873/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 460 better
SYN-1014 : Optimize round 2
SYN-1032 : 1702/60 useful/useless nets, 1510/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 3 IOs to PADs
RUN-1002 : start command "update_pll_param -module fpga_ed4g"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1706/82 useful/useless nets, 1523/46 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 131 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 39 instances.
SYN-2501 : Optimize round 1, 80 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2215/3 useful/useless nets, 2032/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 7743, tnet num: 2215, tinst num: 2031, tnode num: 10397, tedge num: 11515.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 261 (3.49), #lev = 6 (1.81)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 262 (3.53), #lev = 5 (1.78)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 597 instances into 262 LUTs, name keeping = 72%.
SYN-1001 : Packing model "fpga_ed4g" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 425 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 130 adder to BLE ...
SYN-4008 : Packed 130 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.286912s wall, 0.640625s user + 0.093750s system = 0.734375s CPU (57.1%)

RUN-1004 : used memory is 126 MB, reserved memory is 89 MB, peak memory is 145 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net u_PLL_150M/clk0_out will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net u_LED_send/clk will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net u_LED_send/data_in[127] will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net _al_n1 will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net u_LED_send/data_in[126] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net data_in[127] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net u_LED_send/data_in[125] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net data_in[126] will be merged to another kept net data_in[124]
SYN-5055 WARNING: The kept net u_LED_send/data_in[124] will be merged to another kept net data_in[124]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net clk_150m driven by BUFG (319 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (297 clock/control pins, 0 other pins).
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 1190 instances
RUN-0007 : 406 luts, 630 seqs, 83 mslices, 52 lslices, 3 pads, 10 brams, 0 dsps
RUN-1001 : There are total 1374 nets
RUN-1001 : 799 nets have 2 pins
RUN-1001 : 474 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     177     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     29      
RUN-1001 :   Yes  |  No   |  Yes  |     422     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1188 instances, 406 luts, 630 seqs, 135 slices, 23 macros(135 instances: 83 mslices 52 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5847, tnet num: 1372, tinst num: 1188, tnode num: 8098, tedge num: 9628.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1372 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.095206s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (49.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 330394
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1188.
PHY-3001 : End clustering;  0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 283764, overlap = 22.5
PHY-3002 : Step(2): len = 238052, overlap = 22.5
PHY-3002 : Step(3): len = 211159, overlap = 22.5
PHY-3002 : Step(4): len = 191511, overlap = 22.5
PHY-3002 : Step(5): len = 174250, overlap = 22.5
PHY-3002 : Step(6): len = 160344, overlap = 22.5
PHY-3002 : Step(7): len = 148087, overlap = 22.5
PHY-3002 : Step(8): len = 135034, overlap = 22.5
PHY-3002 : Step(9): len = 121112, overlap = 20.25
PHY-3002 : Step(10): len = 111812, overlap = 20.25
PHY-3002 : Step(11): len = 103427, overlap = 18
PHY-3002 : Step(12): len = 91289.9, overlap = 18
PHY-3002 : Step(13): len = 85308.5, overlap = 18
PHY-3002 : Step(14): len = 79547.1, overlap = 18
PHY-3002 : Step(15): len = 68489.5, overlap = 22.5
PHY-3002 : Step(16): len = 63811.3, overlap = 22.5
PHY-3002 : Step(17): len = 59516.6, overlap = 22.5
PHY-3002 : Step(18): len = 52991.4, overlap = 22.5
PHY-3002 : Step(19): len = 49421.2, overlap = 22.875
PHY-3002 : Step(20): len = 44511.8, overlap = 22.9375
PHY-3002 : Step(21): len = 42425.3, overlap = 23.3125
PHY-3002 : Step(22): len = 38331.6, overlap = 23.5
PHY-3002 : Step(23): len = 36190.8, overlap = 23.875
PHY-3002 : Step(24): len = 34684.8, overlap = 23.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23916e-05
PHY-3002 : Step(25): len = 34627.3, overlap = 19.6875
PHY-3002 : Step(26): len = 34017.4, overlap = 20.125
PHY-3002 : Step(27): len = 33864.2, overlap = 15.6875
PHY-3002 : Step(28): len = 33007.5, overlap = 15.6875
PHY-3002 : Step(29): len = 32114.2, overlap = 20.125
PHY-3002 : Step(30): len = 31021.5, overlap = 20.125
PHY-3002 : Step(31): len = 30449, overlap = 17.9375
PHY-3002 : Step(32): len = 30233.2, overlap = 20.25
PHY-3002 : Step(33): len = 29652.1, overlap = 15.8438
PHY-3002 : Step(34): len = 29161.2, overlap = 16.0938
PHY-3002 : Step(35): len = 28564.5, overlap = 14.125
PHY-3002 : Step(36): len = 28106.4, overlap = 11.3125
PHY-3002 : Step(37): len = 27196, overlap = 19.5625
PHY-3002 : Step(38): len = 26350.5, overlap = 19.75
PHY-3002 : Step(39): len = 25661.1, overlap = 17.8125
PHY-3002 : Step(40): len = 25145.1, overlap = 11.4375
PHY-3002 : Step(41): len = 24538.4, overlap = 11.6875
PHY-3002 : Step(42): len = 24018.2, overlap = 11.875
PHY-3002 : Step(43): len = 23307, overlap = 13.8125
PHY-3002 : Step(44): len = 22789.5, overlap = 13.4375
PHY-3002 : Step(45): len = 22364.5, overlap = 15.625
PHY-3002 : Step(46): len = 22264.7, overlap = 15.625
PHY-3002 : Step(47): len = 22203.6, overlap = 15.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.47832e-05
PHY-3002 : Step(48): len = 22165.8, overlap = 10.8125
PHY-3002 : Step(49): len = 22137.6, overlap = 10.75
PHY-3002 : Step(50): len = 22104.8, overlap = 10.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.95664e-05
PHY-3002 : Step(51): len = 22131.7, overlap = 10.8125
PHY-3002 : Step(52): len = 22126.6, overlap = 10.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007879s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (198.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1372 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033521s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (46.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.18481e-05
PHY-3002 : Step(53): len = 23165.6, overlap = 16.75
PHY-3002 : Step(54): len = 23142.8, overlap = 16.8125
PHY-3002 : Step(55): len = 22873.5, overlap = 16.6875
PHY-3002 : Step(56): len = 22879.9, overlap = 16.5625
PHY-3002 : Step(57): len = 22910, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.36963e-05
PHY-3002 : Step(58): len = 22685.4, overlap = 16.1875
PHY-3002 : Step(59): len = 22710.4, overlap = 16.25
PHY-3002 : Step(60): len = 22751.6, overlap = 16.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000167393
PHY-3002 : Step(61): len = 22701.6, overlap = 18.5938
PHY-3002 : Step(62): len = 22756.6, overlap = 18.5312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1372 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039393s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7076e-05
PHY-3002 : Step(63): len = 22874.8, overlap = 57
PHY-3002 : Step(64): len = 23051.4, overlap = 56.0938
PHY-3002 : Step(65): len = 24846.8, overlap = 54
PHY-3002 : Step(66): len = 25278.2, overlap = 51.75
PHY-3002 : Step(67): len = 25185.1, overlap = 49
PHY-3002 : Step(68): len = 25262.9, overlap = 47.4688
PHY-3002 : Step(69): len = 25002.4, overlap = 47.8438
PHY-3002 : Step(70): len = 25079.4, overlap = 47.0938
PHY-3002 : Step(71): len = 25211.5, overlap = 45.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.4152e-05
PHY-3002 : Step(72): len = 25109.8, overlap = 46.5
PHY-3002 : Step(73): len = 25167.9, overlap = 46.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000188304
PHY-3002 : Step(74): len = 25575.5, overlap = 45.4062
PHY-3002 : Step(75): len = 25785.1, overlap = 45.4062
PHY-3002 : Step(76): len = 26403.6, overlap = 42.5
PHY-3002 : Step(77): len = 26943.8, overlap = 42.7812
PHY-3002 : Step(78): len = 26968, overlap = 39.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000376608
PHY-3002 : Step(79): len = 26726.7, overlap = 39.0938
PHY-3002 : Step(80): len = 26676.9, overlap = 39.4688
PHY-3002 : Step(81): len = 26222.8, overlap = 37.4375
PHY-3002 : Step(82): len = 26452.6, overlap = 34.9062
PHY-3002 : Step(83): len = 26583, overlap = 33.8125
PHY-3002 : Step(84): len = 26685.6, overlap = 32.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000753216
PHY-3002 : Step(85): len = 26645.4, overlap = 30.9688
PHY-3002 : Step(86): len = 26664.8, overlap = 30.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00150643
PHY-3002 : Step(87): len = 26963.8, overlap = 29.3125
PHY-3002 : Step(88): len = 27107.8, overlap = 27.875
PHY-3002 : Step(89): len = 27214.3, overlap = 27.2188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00301286
PHY-3002 : Step(90): len = 27072.9, overlap = 27.1875
PHY-3002 : Step(91): len = 27047.4, overlap = 27.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00602573
PHY-3002 : Step(92): len = 27260.2, overlap = 26.9688
PHY-3002 : Step(93): len = 27324, overlap = 25.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5847, tnet num: 1372, tinst num: 1188, tnode num: 8098, tedge num: 9628.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 61.94 peak overflow 2.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1374.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 31432, over cnt = 164(0%), over = 565, worst = 12
PHY-1001 : End global iterations;  0.056766s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (27.5%)

PHY-1001 : Congestion index: top1 = 35.95, top5 = 19.36, top10 = 11.53, top15 = 7.89.
PHY-1001 : End incremental global routing;  0.105778s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (44.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1372 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041673s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.5%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1180 has valid locations, 3 needs to be replaced
PHY-3001 : design contains 1190 instances, 408 luts, 630 seqs, 135 slices, 23 macros(135 instances: 83 mslices 52 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 27508.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5853, tnet num: 1374, tinst num: 1190, tnode num: 8104, tedge num: 9636.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1374 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.115226s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (54.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(94): len = 27476.8, overlap = 0.6875
PHY-3002 : Step(95): len = 27500, overlap = 0.6875
PHY-3002 : Step(96): len = 27514.4, overlap = 0.6875
PHY-3002 : Step(97): len = 27514.4, overlap = 0.6875
PHY-3002 : Step(98): len = 27488.5, overlap = 0.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1374 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033158s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(99): len = 27488.5, overlap = 25.5625
PHY-3002 : Step(100): len = 27488.5, overlap = 25.5625
PHY-3001 : Final: Len = 27488.5, Over = 25.5625
PHY-3001 : End incremental placement;  0.237497s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (46.1%)

OPT-1001 : Total overflow 61.94 peak overflow 2.00
OPT-1001 : End high-fanout net optimization;  0.412246s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (56.9%)

OPT-1001 : Current memory(MB): used = 182, reserve = 145, peak = 182.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 967/1376.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 31544, over cnt = 164(0%), over = 563, worst = 12
PHY-1002 : len = 35800, over cnt = 90(0%), over = 166, worst = 9
PHY-1002 : len = 37960, over cnt = 11(0%), over = 15, worst = 4
PHY-1002 : len = 38280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.081804s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.1%)

PHY-1001 : Congestion index: top1 = 32.72, top5 = 20.57, top10 = 13.09, top15 = 9.01.
OPT-1001 : End congestion update;  0.128634s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (36.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1374 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034732s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.0%)

OPT-0007 : Start: WNS 46 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 146 TNS 0 NUM_FEPS 0 with 10 cells processed and 500 slack improved
OPT-0007 : Iter 2: improved WNS 146 TNS 0 NUM_FEPS 0 with 5 cells processed and 100 slack improved
OPT-0007 : Iter 3: improved WNS 146 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.166607s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (56.3%)

OPT-1001 : Current memory(MB): used = 181, reserve = 144, peak = 182.
OPT-1001 : End physical optimization;  0.683007s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (57.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 408 LUT to BLE ...
SYN-4008 : Packed 408 LUT and 94 SEQ to BLE.
SYN-4003 : Packing 536 remaining SEQ's ...
SYN-4005 : Packed 303 SEQ with LUT/SLICE
SYN-4006 : 39 single LUT's are left
SYN-4006 : 233 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 641/883 primitive instances ...
PHY-3001 : End packing;  0.040556s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (38.5%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 510 instances
RUN-1001 : 246 mslices, 245 lslices, 3 pads, 10 brams, 0 dsps
RUN-1001 : There are total 1285 nets
RUN-1001 : 672 nets have 2 pins
RUN-1001 : 507 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 508 instances, 491 slices, 23 macros(135 instances: 83 mslices 52 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 28284, Over = 37
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5032, tnet num: 1283, tinst num: 508, tnode num: 6531, tedge num: 8469.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.115028s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (67.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.89378e-05
PHY-3002 : Step(101): len = 27722.7, overlap = 37
PHY-3002 : Step(102): len = 27397.4, overlap = 38
PHY-3002 : Step(103): len = 27191.8, overlap = 38
PHY-3002 : Step(104): len = 27103.1, overlap = 37.75
PHY-3002 : Step(105): len = 27059.9, overlap = 38
PHY-3002 : Step(106): len = 26970.5, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000117876
PHY-3002 : Step(107): len = 27334.2, overlap = 36.5
PHY-3002 : Step(108): len = 27689.4, overlap = 36.75
PHY-3002 : Step(109): len = 27685.5, overlap = 36.25
PHY-3002 : Step(110): len = 27706.7, overlap = 35.5
PHY-3002 : Step(111): len = 27736.4, overlap = 35.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000235751
PHY-3002 : Step(112): len = 28205.6, overlap = 35.25
PHY-3002 : Step(113): len = 28512.5, overlap = 34.5
PHY-3002 : Step(114): len = 28554.2, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.064988s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (72.1%)

PHY-3001 : Trial Legalized: Len = 39038.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029677s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000677622
PHY-3002 : Step(115): len = 36993.8, overlap = 3.5
PHY-3002 : Step(116): len = 35729.1, overlap = 4
PHY-3002 : Step(117): len = 33956.9, overlap = 8.5
PHY-3002 : Step(118): len = 32457.7, overlap = 10.25
PHY-3002 : Step(119): len = 31767.7, overlap = 11.5
PHY-3002 : Step(120): len = 31334, overlap = 14.5
PHY-3002 : Step(121): len = 30989.6, overlap = 14
PHY-3002 : Step(122): len = 30567.7, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00135524
PHY-3002 : Step(123): len = 30654.7, overlap = 14.5
PHY-3002 : Step(124): len = 30665.9, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00271049
PHY-3002 : Step(125): len = 30795.7, overlap = 15.25
PHY-3002 : Step(126): len = 30835, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 35475.5, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004156s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 3, maxDist = 2.
PHY-3001 : Final: Len = 35607.5, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5032, tnet num: 1283, tinst num: 508, tnode num: 6531, tedge num: 8469.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 76/1285.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 42352, over cnt = 149(0%), over = 204, worst = 5
PHY-1002 : len = 43328, over cnt = 62(0%), over = 65, worst = 2
PHY-1002 : len = 43936, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 43976, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 44104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.116049s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (26.9%)

PHY-1001 : Congestion index: top1 = 28.58, top5 = 21.11, top10 = 14.75, top15 = 10.41.
PHY-1001 : End incremental global routing;  0.167707s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (37.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043481s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.236302s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (33.1%)

OPT-1001 : Current memory(MB): used = 182, reserve = 145, peak = 182.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1107/1285.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 44104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004004s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.58, top5 = 21.11, top10 = 14.75, top15 = 10.41.
OPT-1001 : End congestion update;  0.050835s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (61.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034302s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (136.7%)

OPT-0007 : Start: WNS -12 TNS -12 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 501 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 508 instances, 491 slices, 23 macros(135 instances: 83 mslices 52 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Initial: Len = 35686, Over = 0
PHY-3001 : End spreading;  0.004118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 35686, Over = 0
PHY-3001 : End incremental legalization;  0.026311s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 1: improved WNS 202 TNS 0 NUM_FEPS 0 with 3 cells processed and 500 slack improved
OPT-0007 : Iter 2: improved WNS 202 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.118791s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (78.9%)

OPT-1001 : Current memory(MB): used = 186, reserve = 149, peak = 186.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026841s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1087/1285.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 44200, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 44248, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 44264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023011s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.9%)

PHY-1001 : Congestion index: top1 = 28.53, top5 = 21.28, top10 = 14.78, top15 = 10.42.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034337s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 202 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.068966
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 202ps with too many logic level 9 
RUN-1001 :       #2 path slack 291ps with logic level 8 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 501 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 508 instances, 491 slices, 23 macros(135 instances: 83 mslices 52 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Initial: Len = 35686, Over = 0
PHY-3001 : End spreading;  0.003569s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 35686, Over = 0
PHY-3001 : End incremental legalization;  0.028424s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025302s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.8%)

OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Start: WNS 202 TNS 0 NUM_FEPS 0 
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 501 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 508 instances, 491 slices, 23 macros(135 instances: 83 mslices 52 lslices)
PHY-3001 : End incremental placement; No cells to be placed.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  HFN count with highcritlevel  |  Duplicated count  
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |               0                |         0          
RUN-1001 :       MSLICE       |      0      |               0                |         0          
RUN-1001 : ------------------------------------------------------------------------------------
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1106/1285.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 44264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004356s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (358.7%)

PHY-1001 : Congestion index: top1 = 28.53, top5 = 21.28, top10 = 14.78, top15 = 10.42.
PHY-1001 : End incremental global routing;  0.052418s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (29.8%)

RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5032, tnet num: 1283, tinst num: 508, tnode num: 6531, tedge num: 8469.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125127s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (62.4%)

OPT-1001 : Current memory(MB): used = 184, reserve = 147, peak = 187.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1106/1285.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 44264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004502s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.53, top5 = 21.28, top10 = 14.78, top15 = 10.42.
OPT-1001 : End congestion update;  0.049144s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (63.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025358s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.2%)

OPT-0007 : Start: WNS 202 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 501 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 508 instances, 491 slices, 23 macros(135 instances: 83 mslices 52 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Initial: Len = 35712, Over = 0
PHY-3001 : End spreading;  0.004014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 35712, Over = 0
PHY-3001 : End incremental legalization;  0.027161s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 1: improved WNS 202 TNS 0 NUM_FEPS 0 with 1 cells processed and 50 slack improved
OPT-0007 : Iter 2: improved WNS 202 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.109347s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (57.2%)

OPT-1001 : Current memory(MB): used = 187, reserve = 150, peak = 187.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1102/1285.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 44272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006888s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.60, top5 = 21.25, top10 = 14.79, top15 = 10.42.
OPT-1001 : End congestion update;  0.052742s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (59.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025437s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 202 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 501 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 508 instances, 491 slices, 23 macros(135 instances: 83 mslices 52 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Initial: Len = 35740, Over = 0
PHY-3001 : End spreading;  0.004932s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 35740, Over = 0
PHY-3001 : End incremental legalization;  0.028121s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.6%)

OPT-0007 : Iter 1: improved WNS 302 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 302 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 302 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.121191s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.7%)

OPT-1001 : Current memory(MB): used = 188, reserve = 152, peak = 188.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025540s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 188, reserve = 152, peak = 188.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024667s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1100/1285.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 44288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006172s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.62, top5 = 21.26, top10 = 14.79, top15 = 10.42.
RUN-1001 : End congestion update;  0.052410s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (59.6%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.077301s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (40.4%)

OPT-1001 : Current memory(MB): used = 188, reserve = 151, peak = 188.
OPT-1001 : End physical optimization;  1.198397s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (50.8%)

RUN-1003 : finish command "place" in  4.315983s wall, 1.656250s user + 0.390625s system = 2.046875s CPU (47.4%)

RUN-1004 : used memory is 175 MB, reserved memory is 138 MB, peak memory is 188 MB
RUN-1002 : start command "export_db LED_light_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 510 instances
RUN-1001 : 246 mslices, 245 lslices, 3 pads, 10 brams, 0 dsps
RUN-1001 : There are total 1285 nets
RUN-1001 : 672 nets have 2 pins
RUN-1001 : 507 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5032, tnet num: 1283, tinst num: 508, tnode num: 6531, tedge num: 8469.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 246 mslices, 245 lslices, 3 pads, 10 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 41848, over cnt = 155(0%), over = 219, worst = 5
PHY-1002 : len = 42872, over cnt = 66(0%), over = 74, worst = 2
PHY-1002 : len = 43728, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 43800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.110324s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (28.3%)

PHY-1001 : Congestion index: top1 = 28.58, top5 = 21.13, top10 = 14.67, top15 = 10.30.
PHY-1001 : End global routing;  0.157257s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (49.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 203, reserve = 166, peak = 213.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 469, reserve = 436, peak = 469.
PHY-1001 : End build detailed router design. 3.268837s wall, 2.062500s user + 0.046875s system = 2.109375s CPU (64.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 26408, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.620880s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (55.4%)

PHY-1001 : Current memory(MB): used = 501, reserve = 469, peak = 501.
PHY-1001 : End phase 1; 0.626573s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (57.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 175760, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 501, reserve = 469, peak = 501.
PHY-1001 : End initial routed; 0.979420s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (41.5%)

PHY-1001 : Update timing.....
PHY-1001 : 131/1168(11%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.016   |  -4.080   |   3   
RUN-1001 :   Hold   |   0.104   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.154002s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (81.2%)

PHY-1001 : Current memory(MB): used = 503, reserve = 471, peak = 503.
PHY-1001 : End phase 2; 1.133481s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (46.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 30 pins with SWNS -1.507ns STNS -2.557ns FEP 3.
PHY-1001 : End OPT Iter 1; 0.055284s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.8%)

PHY-1022 : len = 175872, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.064792s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (72.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 175712, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.046190s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (67.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 175760, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.020476s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 175704, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.022861s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.3%)

PHY-1001 : Update timing.....
PHY-1001 : 118/1168(10%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.738   |  -3.250   |   3   
RUN-1001 :   Hold   |   0.104   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.159887s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 8 nets
PHY-1001 : End commit to database; 0.151519s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (51.6%)

PHY-1001 : Current memory(MB): used = 515, reserve = 483, peak = 515.
PHY-1001 : End phase 3; 0.604401s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (59.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -1.462ns STNS -2.437ns FEP 2.
PHY-1001 : End OPT Iter 1; 0.060044s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (78.1%)

PHY-1022 : len = 175704, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.069382s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (67.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.462ns, -2.437ns, 2}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 175640, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.018464s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 117/1168(10%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.462   |  -2.437   |   2   
RUN-1001 :   Hold   |   0.104   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.149744s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (62.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 10 feed throughs used by 10 nets
PHY-1001 : End commit to database; 0.144181s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (86.7%)

PHY-1001 : Current memory(MB): used = 515, reserve = 484, peak = 515.
PHY-1001 : End phase 4; 0.398040s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (66.7%)

PHY-1003 : Routed, final wirelength = 175640
PHY-1001 : Current memory(MB): used = 515, reserve = 484, peak = 515.
PHY-1001 : End export database. 0.008322s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (187.7%)

PHY-1001 : End detail routing;  6.226944s wall, 3.687500s user + 0.078125s system = 3.765625s CPU (60.5%)

RUN-1003 : finish command "route" in  6.564053s wall, 3.890625s user + 0.078125s system = 3.968750s CPU (60.5%)

RUN-1004 : used memory is 471 MB, reserved memory is 439 MB, peak memory is 515 MB
RUN-1002 : start command "report_area -io_info -file LED_light_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4D20EG176***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      707   out of  19600    3.61%
#reg                      633   out of  19600    3.23%
#le                       939
  #lut only               306   out of    939   32.59%
  #reg only               232   out of    939   24.71%
  #lut&reg                401   out of    939   42.71%
#dsp                        0   out of     29    0.00%
#bram                      10   out of     64   15.62%
  #bram9k                  10
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    130    2.31%
  #ireg                     0
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        u_PLL_150M/clk0_buf    GCLK               pll                u_PLL_150M/pll_inst.clkc0    188
#2        config_inst_syn_9      GCLK               config             config_inst.jtck             165
#3        sysclk_i_dup_1         GCLK               io                 sysclk_i_syn_2.di            16


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT        P63        LVCMOS25          N/A          PULLUP      NONE    
    cko        OUTPUT        P83        LVCMOS25           8            NONE       OREG    
    sdo        OUTPUT        P82        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |fpga_ed4g      |939    |572     |135     |635     |10      |0       |
|  u_LED_send                        |LED_send       |194    |140     |15      |160     |0       |0       |
|  u_PLL_150M                        |PLL_150M       |1      |1       |0       |0       |0       |0       |
|  u_test_pattern                    |test_pattern   |28     |17      |5       |20      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |671    |405     |107     |422     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |671    |405     |107     |422     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |294    |152     |0       |282     |0       |0       |
|        reg_inst                    |register       |291    |149     |0       |279     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |377    |253     |107     |140     |0       |0       |
|        bus_inst                    |bus_top        |166    |109     |50      |59      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |61     |35      |22      |21      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |22     |14      |8       |10      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |61     |45      |14      |14      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |14     |8       |6       |6       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |121    |92      |29      |52      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       669   
    #2          2       393   
    #3          3        72   
    #4          4        42   
    #5        5-10       64   
    #6        11-50      31   
    #7       51-100      4    
    #8       101-500     2    
  Average     2.64            

RUN-1002 : start command "export_db LED_light_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 5032, tnet num: 1283, tinst num: 508, tnode num: 6531, tedge num: 8469.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file LED_light_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 3 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in LED_light_phy.timing, timing summary in LED_light_phy.tsm.
RUN-1002 : start command "export_bid LED_light_inst.bid"
PRG-1000 : <!-- HMAC is: aef76893d406a4719398e79467224eb949a6476960dbb592de7ae68d8788e78c -->
RUN-1002 : start command "bitgen -bit LED_light.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 508
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1285, pip num: 12058
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 10
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1169 valid insts, and 31330 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011011101111011000101100
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_light.bit.
RUN-1003 : finish command "bitgen -bit LED_light.bit" in  2.075957s wall, 11.953125s user + 0.046875s system = 12.000000s CPU (578.0%)

RUN-1004 : used memory is 483 MB, reserved memory is 452 MB, peak memory is 646 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240627_173400.log"
