# 5-Stage-Pipelined-Processor
A 5-stage pipelined RISC-like processor implemented in VHDL with Harvard architecture. Features include a custom ISA, exception handling, and pipeline hazard resolution. Designed for FPGA deployment on the DE1-SoC board.
