<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Advanced HDL Techniques - Zepto Logic Technologies</title>
  <style>
    body {
      font-family: 'Arial', sans-serif;
      background-color: #f9f9f9;
      color: #333;
      margin: 0;
      padding: 0;
    }
    header {
      background-color: #003087;
      color: #fff;
      padding: 1.5rem 2rem;
      text-align: center;
    }
    header h1 {
      margin: 0;
      font-size: 2rem;
    }
    .container {
      max-width: 1000px;
      margin: 2rem auto;
      background: #fff;
      padding: 2rem;
      border-radius: 10px;
      box-shadow: 0 4px 8px rgba(0,0,0,0.1);
    }
    h2, h3 {
      color: #003087;
    }
    ul {
      margin-left: 1.5rem;
    }
    footer {
      background-color: #003087;
      color: white;
      text-align: center;
      padding: 1rem;
      margin-top: 3rem;
    }
    footer a {
      color: white;
      text-decoration: none;
      margin: 0 0.8rem;
      font-size: 0.9rem;
    }
    footer a:hover {
      color: #ff4d4d;
    }
  </style>
</head>
<body>

  <header>
    <h1>Advanced HDL Techniques</h1>
  </header>

  <div class="container">
    <h2>Course Title: Advanced HDL Techniques</h2>

    <h3>Introduction</h3>
    <p>This course focuses on writing efficient, scalable, and reusable HDL code using advanced Verilog/VHDL constructs. You'll learn best practices and patterns that lead to high-quality RTL design suitable for synthesis, verification, and long-term maintenance.</p>

    <h3>Importance</h3>
    <p>Advanced coding techniques improve design readability, reusability, and performance. As systems grow in complexity, mastering these skills is essential for robust hardware development.</p>

    <h3>Why Choose This Course?</h3>
    <ul>
      <li>Learn parameterized design, generate statements, and finite state machine (FSM) coding.</li>
      <li>Apply pipelining, parallelism, and modular design approaches.</li>
      <li>Understand synthesis implications of coding styles.</li>
      <li>Ideal for those preparing for real-world RTL projects or interviews.</li>
    </ul>

    <h3>Outcomes & Advantages</h3>
    <ul>
      <li>Write industry-standard, optimized HDL.</li>
      <li>Design configurable and modular systems.</li>
      <li>Improve simulation performance and synthesis results.</li>
      <li>Prepares you for complex FPGA or ASIC design tasks.</li>
    </ul>

    <h3>Duration</h3>
    <p><strong>3 to 4 weeks</strong></p>

    <h3>Mode</h3>
    <p>Online / Offline</p>

    <h3>Includes</h3>
    <p>RTL optimization tasks, code reviews, and FSM design challenges.</p>
  </div>

  <footer>
    <p>Â© 2025 Zepto Logic Technologies. All rights reserved. | 
      <a href="#privacy">Privacy Policy</a> | 
      <a href="#refund">Refund Policy</a> | 
      <a href="#terms">Terms & Conditions</a>
    </p>
  </footer>

</body>
</html>
