Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 0a08c6ceaa914cae91a2341ac849d7d3 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L fifo_generator_v13_2_0 -L axis_data_fifo_v1_1_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot procTop_behav xil_defaultlib.procTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 260 differs from formal bit length 272 for port s_axis_tdata [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v:90]
WARNING: [VRFC 10-278] actual bit length 260 differs from formal bit length 272 for port m_axis_tdata [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v:93]
WARNING: [VRFC 10-597] element index -1 into diff_count is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:7763]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_s...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_p...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_CONV_VER(...
Compiling module fifo_generator_v13_2_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0(C_COMMON_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_data_fifo_v1_1_15.axis_data_fifo_v1_1_15_axis_data...
Compiling module xil_defaultlib.myFifo
Compiling module xil_defaultlib.scheduler_noc
Compiling module xil_defaultlib.nbyn_pe_main
Compiling module xil_defaultlib.nbyn_pe
Compiling module xil_defaultlib.procTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot procTop_behav
