<profile>

<section name = "Vivado HLS Report for 'FC_128_8_s'" level="0">
<item name = "Date">Tue Jun 11 19:36:22 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">ULTRA_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.714, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">433, 149234, 433, 149234, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1025, 1025, 3, 1, 1, 1024, yes</column>
<column name="- Loop 2">9, 9, 3, 1, 1, 8, yes</column>
<column name="- Loop 3">1175, 149225, 1175, -, -, 1 ~ 127, no</column>
<column name=" + Loop 3.1">129, 129, 3, 1, 1, 128, yes</column>
<column name=" + Loop 3.2">1041, 1041, 19, 1, 1, 1024, yes</column>
<column name="- Loop 4">416, 18560, 2, 1, 1, 416 ~ 18560, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, -, 0, 690</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 6, 333, 92</column>
<column name="Memory">16, -, 8, 1</column>
<column name="Multiplexer">-, -, -, 426</column>
<column name="Register">0, -, 1391, 224</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">5, 4, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ultra_mul_24ns_22VhK_U100">ultra_mul_24ns_22VhK, 0, 2, 118, 1</column>
<column name="ultra_mul_32s_32sbkb_U97">ultra_mul_32s_32sbkb, 0, 4, 215, 1</column>
<column name="ultra_mux_832_8_1_1_U98">ultra_mux_832_8_1_1, 0, 0, 0, 45</column>
<column name="ultra_mux_832_8_1_1_U99">ultra_mux_832_8_1_1, 0, 0, 0, 45</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ultra_mac_muladd_Shg_U103">ultra_mac_muladd_Shg, i0 * i1 + i2</column>
<column name="ultra_mul_mul_16scud_U101">ultra_mul_mul_16scud, i0 * i0</column>
<column name="ultra_mul_mul_16scud_U102">ultra_mul_mul_16scud, i0 * i1</column>
<column name="ultra_mul_mul_8s_WhU_U104">ultra_mul_mul_8s_WhU, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="B_V_5_0_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 8, 1, 1024</column>
<column name="B_V_5_1_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 8, 1, 1024</column>
<column name="B_V_5_2_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 8, 1, 1024</column>
<column name="B_V_5_3_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 8, 1, 1024</column>
<column name="B_V_5_4_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 8, 1, 1024</column>
<column name="B_V_5_5_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 8, 1, 1024</column>
<column name="B_V_5_6_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 8, 1, 1024</column>
<column name="B_V_5_7_U">FC_128_8_s_B_V_5_0, 1, 0, 0, 128, 8, 1, 1024</column>
<column name="bias_V_11_U">FC_128_8_s_bias_VUhA, 0, 8, 1, 8, 8, 1, 64</column>
<column name="A_V_5_0_U">FC_144_128_s_A_V_zec, 1, 0, 0, 16, 8, 1, 128</column>
<column name="A_V_5_1_U">FC_144_128_s_A_V_zec, 1, 0, 0, 16, 8, 1, 128</column>
<column name="A_V_5_2_U">FC_144_128_s_A_V_zec, 1, 0, 0, 16, 8, 1, 128</column>
<column name="A_V_5_3_U">FC_144_128_s_A_V_zec, 1, 0, 0, 16, 8, 1, 128</column>
<column name="A_V_5_4_U">FC_144_128_s_A_V_zec, 1, 0, 0, 16, 8, 1, 128</column>
<column name="A_V_5_5_U">FC_144_128_s_A_V_zec, 1, 0, 0, 16, 8, 1, 128</column>
<column name="A_V_5_6_U">FC_144_128_s_A_V_zec, 1, 0, 0, 16, 8, 1, 128</column>
<column name="A_V_5_7_U">FC_144_128_s_A_V_zec, 1, 0, 0, 16, 8, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="KER_bound_fu_799_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_10_fu_1242_p2">+, 0, 0, 13, 4, 1</column>
<column name="i_11_fu_886_p2">+, 0, 0, 13, 1, 4</column>
<column name="i_1_fu_839_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_8_fu_1276_p2">+, 0, 0, 13, 4, 1</column>
<column name="i_9_fu_812_p2">+, 0, 0, 38, 31, 1</column>
<column name="indvar_flatten_next7_fu_880_p2">+, 0, 0, 13, 11, 1</column>
<column name="indvar_flatten_next_fu_1194_p2">+, 0, 0, 13, 11, 1</column>
<column name="j_4_fu_1200_p2">+, 0, 0, 15, 1, 8</column>
<column name="j_5_fu_928_p2">+, 0, 0, 15, 1, 8</column>
<column name="num_img_3_fu_827_p2">+, 0, 0, 21, 15, 1</column>
<column name="r_V_4_tr_fu_1021_p2">+, 0, 0, 30, 23, 23</column>
<column name="neg_mul_fu_1132_p2">-, 0, 0, 52, 1, 45</column>
<column name="neg_ti_fu_1164_p2">-, 0, 0, 23, 1, 16</column>
<column name="p_neg_fu_1044_p2">-, 0, 0, 30, 1, 23</column>
<column name="tmp_51_fu_1069_p2">-, 0, 0, 24, 1, 17</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state43_pp2_stage0_iter18">and, 0, 0, 2, 1, 1</column>
<column name="exitcond2_fu_1270_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="exitcond4_fu_833_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="exitcond5_fu_892_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="exitcond_flatten8_fu_874_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="exitcond_flatten_fu_1188_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="exitcond_fu_1206_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="ifzero_fu_963_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="tmp_37_fu_771_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="tmp_39_fu_822_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_40_fu_807_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_fu_1113_p2">icmp, 0, 0, 18, 22, 6</column>
<column name="tmp_s_fu_766_p2">icmp, 0, 0, 13, 16, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state46_pp3_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state50_pp4_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="Outbuf_V_fu_1181_p3">select, 0, 0, 16, 1, 1</column>
<column name="arrayNo3_cast_mid2_v_fu_1220_p3">select, 0, 0, 8, 1, 8</column>
<column name="grp_fu_1303_p2">select, 0, 0, 23, 1, 1</column>
<column name="i_mid2_fu_1212_p3">select, 0, 0, 4, 1, 1</column>
<column name="j4_mid2_fu_898_p3">select, 0, 0, 8, 1, 1</column>
<column name="p_v_fu_1153_p3">select, 0, 0, 23, 1, 23</column>
<column name="tmp_47_mid2_v_fu_906_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_52_fu_1079_p3">select, 0, 0, 17, 1, 17</column>
<column name="tmp_61_fu_1174_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">129, 28, 1, 28</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter18">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i1_phi_fu_758_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_i3_phi_fu_691_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_j4_phi_fu_714_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_j_phi_fu_736_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_p_3_phi_fu_702_p4">9, 2, 23, 46</column>
<column name="bias_V_11_address0">15, 3, 3, 9</column>
<column name="i1_reg_754">9, 2, 4, 8</column>
<column name="i2_reg_665">9, 2, 8, 16</column>
<column name="i3_reg_687">9, 2, 4, 8</column>
<column name="i5_reg_643">9, 2, 31, 62</column>
<column name="i_reg_743">9, 2, 4, 8</column>
<column name="indvar_flatten6_reg_676">9, 2, 11, 22</column>
<column name="indvar_flatten_reg_721">9, 2, 11, 22</column>
<column name="j4_reg_710">9, 2, 8, 16</column>
<column name="j_reg_732">9, 2, 8, 16</column>
<column name="num_img_reg_654">9, 2, 15, 30</column>
<column name="p_3_reg_698">9, 2, 23, 46</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="stream_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="stream_out_V_V_blk_n">9, 2, 1, 2</column>
<column name="stream_out_V_V_din">15, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_V_5_0_load_reg_1559">8, 0, 8, 0</column>
<column name="A_V_5_1_load_reg_1564">8, 0, 8, 0</column>
<column name="A_V_5_2_load_reg_1569">8, 0, 8, 0</column>
<column name="A_V_5_3_load_reg_1574">8, 0, 8, 0</column>
<column name="A_V_5_4_load_reg_1579">8, 0, 8, 0</column>
<column name="A_V_5_5_load_reg_1584">8, 0, 8, 0</column>
<column name="A_V_5_6_load_reg_1589">8, 0, 8, 0</column>
<column name="A_V_5_7_load_reg_1594">8, 0, 8, 0</column>
<column name="B_V_5_0_load_reg_1599">8, 0, 8, 0</column>
<column name="B_V_5_1_load_reg_1604">8, 0, 8, 0</column>
<column name="B_V_5_2_load_reg_1609">8, 0, 8, 0</column>
<column name="B_V_5_3_load_reg_1614">8, 0, 8, 0</column>
<column name="B_V_5_4_load_reg_1619">8, 0, 8, 0</column>
<column name="B_V_5_5_load_reg_1624">8, 0, 8, 0</column>
<column name="B_V_5_6_load_reg_1629">8, 0, 8, 0</column>
<column name="B_V_5_7_load_reg_1634">8, 0, 8, 0</column>
<column name="KER_bound_reg_1384">32, 0, 32, 0</column>
<column name="Outbuf_V_reg_1737">16, 0, 16, 0</column>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter9">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="arrayNo3_cast_mid2_reg_1761">4, 0, 4, 0</column>
<column name="arrayNo3_cast_mid2_reg_1761_pp3_iter1_reg">4, 0, 4, 0</column>
<column name="arrayNo3_cast_mid2_v_reg_1756">8, 0, 8, 0</column>
<column name="arrayNo4_reg_1458">4, 0, 4, 0</column>
<column name="arrayNo_cast_reg_1416">4, 0, 4, 0</column>
<column name="arrayNo_cast_reg_1416_pp1_iter1_reg">4, 0, 4, 0</column>
<column name="bias_V_11_load_reg_1660">8, 0, 8, 0</column>
<column name="buf_V_reg_1654">23, 0, 23, 0</column>
<column name="exitcond2_reg_1787">1, 0, 1, 0</column>
<column name="exitcond2_reg_1787_pp4_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond5_reg_1446">1, 0, 1, 0</column>
<column name="exitcond_flatten8_reg_1437">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_1742">1, 0, 1, 0</column>
<column name="i1_reg_754">4, 0, 4, 0</column>
<column name="i1_reg_754_pp4_iter1_reg">4, 0, 4, 0</column>
<column name="i2_reg_665">8, 0, 8, 0</column>
<column name="i3_reg_687">4, 0, 4, 0</column>
<column name="i5_reg_643">31, 0, 31, 0</column>
<column name="i_8_reg_1791">4, 0, 4, 0</column>
<column name="i_mid2_reg_1751">4, 0, 4, 0</column>
<column name="i_mid2_reg_1751_pp3_iter1_reg">4, 0, 4, 0</column>
<column name="i_reg_743">4, 0, 4, 0</column>
<column name="ifzero_reg_1555">1, 0, 1, 0</column>
<column name="indvar_flatten6_reg_676">11, 0, 11, 0</column>
<column name="indvar_flatten_reg_721">11, 0, 11, 0</column>
<column name="j4_reg_710">8, 0, 8, 0</column>
<column name="j_5_reg_1469">8, 0, 8, 0</column>
<column name="j_reg_732">8, 0, 8, 0</column>
<column name="lhs_V_reg_1352">32, 0, 32, 0</column>
<column name="multiple_V_11">8, 0, 8, 0</column>
<column name="num_img_3_reg_1402">15, 0, 15, 0</column>
<column name="num_img_reg_654">15, 0, 15, 0</column>
<column name="p_3_reg_698">23, 0, 23, 0</column>
<column name="p_8_reg_1379">32, 0, 32, 0</column>
<column name="r_V_4_tr_reg_1665">23, 0, 23, 0</column>
<column name="r_V_5_reg_1700">22, 0, 22, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp1_reg_1369">32, 0, 32, 0</column>
<column name="tmp2_reg_1374">32, 0, 32, 0</column>
<column name="tmp_40_reg_1389">1, 0, 1, 0</column>
<column name="tmp_47_mid2_v_reg_1451">4, 0, 4, 0</column>
<column name="tmp_52_reg_1685">17, 0, 17, 0</column>
<column name="tmp_55_reg_1680">15, 0, 15, 0</column>
<column name="tmp_57_reg_1675">15, 0, 15, 0</column>
<column name="tmp_57_reg_1675_pp2_iter7_reg">15, 0, 15, 0</column>
<column name="tmp_63_reg_1765">4, 0, 4, 0</column>
<column name="tmp_63_reg_1765_pp3_iter1_reg">4, 0, 4, 0</column>
<column name="tmp_64_reg_1775">8, 0, 8, 0</column>
<column name="tmp_66_reg_1796">8, 0, 8, 0</column>
<column name="tmp_67_reg_1425">8, 0, 8, 0</column>
<column name="tmp_68_reg_1420">4, 0, 4, 0</column>
<column name="tmp_68_reg_1420_pp1_iter1_reg">4, 0, 4, 0</column>
<column name="tmp_69_reg_1463">4, 0, 4, 0</column>
<column name="tmp_70_reg_1670">1, 0, 1, 0</column>
<column name="tmp_70_reg_1670_pp2_iter7_reg">1, 0, 1, 0</column>
<column name="tmp_71_reg_1722">45, 0, 45, 0</column>
<column name="tmp_72_reg_1706">1, 0, 1, 0</column>
<column name="tmp_73_reg_1732">18, 0, 18, 0</column>
<column name="tmp_74_reg_1727">19, 0, 19, 0</column>
<column name="tmp_74_reg_1727_pp2_iter16_reg">19, 0, 19, 0</column>
<column name="tmp_V_44_reg_1324">16, 0, 16, 0</column>
<column name="tmp_V_46_reg_1329">16, 0, 16, 0</column>
<column name="tmp_V_48_reg_1334">16, 0, 16, 0</column>
<column name="tmp_V_52_reg_1339">16, 0, 16, 0</column>
<column name="tmp_V_reg_1318">16, 0, 16, 0</column>
<column name="tmp_i_reg_1717">1, 0, 1, 0</column>
<column name="arrayNo4_reg_1458">64, 32, 4, 0</column>
<column name="exitcond5_reg_1446">64, 32, 1, 0</column>
<column name="exitcond_flatten8_reg_1437">64, 32, 1, 0</column>
<column name="ifzero_reg_1555">64, 32, 1, 0</column>
<column name="tmp_47_mid2_v_reg_1451">64, 32, 4, 0</column>
<column name="tmp_72_reg_1706">64, 32, 1, 0</column>
<column name="tmp_i_reg_1717">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, FC&lt;128, 8&gt;, return value</column>
<column name="stream_in_V_V_dout">in, 16, ap_fifo, stream_in_V_V, pointer</column>
<column name="stream_in_V_V_empty_n">in, 1, ap_fifo, stream_in_V_V, pointer</column>
<column name="stream_in_V_V_read">out, 1, ap_fifo, stream_in_V_V, pointer</column>
<column name="stream_out_V_V_din">out, 16, ap_fifo, stream_out_V_V, pointer</column>
<column name="stream_out_V_V_full_n">in, 1, ap_fifo, stream_out_V_V, pointer</column>
<column name="stream_out_V_V_write">out, 1, ap_fifo, stream_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
