
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001a4dc  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000da8  40000000  0001a4dc  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000480c  40000da8  40000da8  00028da8  2**2
                  ALLOC
  3 .stack        00001980  40005600  40005600  00028db0  2**4
                  CONTENTS
  4 .comment      000007e9  00000000  00000000  0002a730  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000004d0  00000000  00000000  0002af20  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00001e75  00000000  00000000  0002b3f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000a90c  00000000  00000000  0002d265  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001a0f  00000000  00000000  00037b71  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002a59  00000000  00000000  00039580  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000014c8  00000000  00000000  0003bfdc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001b8d  00000000  00000000  0003d4a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002c17  00000000  00000000  0003f031  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000358  00000000  00000000  00041c48  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__Vectors>:
// Exception Vectors
// Mapped to Address 0.
// Absolute addressing mode must be used.

__Vectors:        LDR     PC,Reset_Addr         
       0:	e59ff018 	ldr	pc, [pc, #24]	; 20 <T_Bit>
                LDR     PC,Undef_Addr
       4:	e59ff018 	ldr	pc, [pc, #24]	; 24 <PLLCFG_Val>
                LDR     PC,SWI_Addr
       8:	e59ff018 	ldr	pc, [pc, #24]	; 28 <SWI_Addr>
                LDR     PC,PAbt_Addr
       c:	e59ff018 	ldr	pc, [pc, #24]	; 2c <PAbt_Addr>
                LDR     PC,DAbt_Addr
      10:	e59ff018 	ldr	pc, [pc, #24]	; 30 <VIC_vect_offs>
                NOP                            /* Reserved Vector */
      14:	e1a00000 	nop			(mov r0,r0)
//                LDR     PC,IRQ_Addr
//                LDR     PC,[PC, #-0x0FF0]      /* Vector from VicVectAddr */
                LDR     PC,IRQ_Wrapper_Addr
      18:	e59ff018 	ldr	pc, [pc, #24]	; 38 <IRQ_Wrapper_Addr>
                LDR     PC,FIQ_Addr
      1c:	e59ff018 	ldr	pc, [pc, #24]	; 3c <FIQ_Addr>

00000020 <Reset_Addr>:
      20:	00000168 	andeq	r0, r0, r8, ror #2

00000024 <Undef_Addr>:
      24:	00000040 	andeq	r0, r0, r0, asr #32

00000028 <SWI_Addr>:
      28:	00000098 	muleq	r0, r8, r0

0000002c <PAbt_Addr>:
      2c:	00000044 	andeq	r0, r0, r4, asr #32

00000030 <DAbt_Addr>:
      30:	00000048 	andeq	r0, r0, r8, asr #32
      34:	00000000 	andeq	r0, r0, r0

00000038 <IRQ_Wrapper_Addr>:
      38:	00000050 	andeq	r0, r0, r0, asr r0

0000003c <FIQ_Addr>:
      3c:	0000004c 	andeq	r0, r0, ip, asr #32

00000040 <Undef_Handler>:

Reset_Addr:       .word     Reset_Handler
Undef_Addr:       .word     Undef_Handler
// SWI_Addr:         .word     SWI_Handler
// SWI_Wrapper_Addr: .word     SWI_Wrapper
SWI_Addr:         .word     SoftwareInterrupt      /* in swi_handler.S */
PAbt_Addr:        .word     PAbt_Handler
DAbt_Addr:        .word     DAbt_Handler
                  .word     0                      /* Reserved Address */
// IRQ_Addr:         .word     __IRQ_Handler
IRQ_Wrapper_Addr: .word    __IRQ_Wrapper
FIQ_Addr:         .word     FIQ_Handler

Undef_Handler:  B       Undef_Handler
      40:	eafffffe 	b	40 <F_Bit>

00000044 <PAbt_Handler>:
/* SWI_Handler:    B       SWI_Handler */
PAbt_Handler:   B       PAbt_Handler
      44:	eafffffe 	b	44 <PAbt_Handler>

00000048 <DAbt_Handler>:
DAbt_Handler:   B       DAbt_Handler
      48:	eafffffe 	b	48 <DAbt_Handler>

0000004c <FIQ_Handler>:
/* IRQ_Handler:    B       IRQ_Handler */
FIQ_Handler:    B       FIQ_Handler
      4c:	eafffffe 	b	4c <FIQ_Handler>

00000050 <__IRQ_Wrapper>:

.size   __Vectors, . - __Vectors



.arm
.section .init, "ax"

.if (VECTREMAPPED)
/* mthomas: Dummy used during startup - mind the nops since the 
   flash-utility will overwrite the "reserved vector"-address
   with the checksum */
				B Reset_Handler
				NOP
				NOP
				NOP
				NOP
				NOP  /* Reserved Address */
				NOP
				NOP
.endif

.arm
.section .init, "ax"
.global __startup
.func __startup
__startup:

Reset_Handler:  

.if (VPBDIV_SETUP)
                LDR     R0, =VPBDIV
                LDR     R1, =VPBDIV_Val
                STR     R1, [R0]
.endif


.if (PLL_SETUP)
                LDR     R0, =PLL_BASE
                MOV     R1, #0xAA
                MOV     R2, #0x55

// Configure and Enable PLL
                MOV     R3, #PLLCFG_Val
                STR     R3, [R0, #PLLCFG_OFS] 
                MOV     R3, #PLLCON_PLLE
                STR     R3, [R0, #PLLCON_OFS]
                STR     R1, [R0, #PLLFEED_OFS]
                STR     R2, [R0, #PLLFEED_OFS]

// Wait until PLL Locked
PLL_Loop:       LDR     R3, [R0, #PLLSTAT_OFS]
                ANDS    R3, R3, #PLLSTAT_PLOCK
                BEQ     PLL_Loop

// Switch to PLL Clock
                MOV     R3, #(PLLCON_PLLE | PLLCON_PLLC)
                STR     R3, [R0, #PLLCON_OFS]
                STR     R1, [R0, #PLLFEED_OFS]
                STR     R2, [R0, #PLLFEED_OFS]
.endif


.if (MAM_SETUP)
                LDR     R0, =MAM_BASE
                MOV     R1, #MAMTIM_Val
                STR     R1, [R0, #MAMTIM_OFS] 
                MOV     R1, #MAMCR_Val
                STR     R1, [R0, #MAMCR_OFS] 
.endif


// Memory Mapping
                .set MEMMAP, 0xE01FC040  /* Memory Mapping Control */

.if (REMAP)
                LDR     R0, =MEMMAP
.if     (EXTMEM_MODE)                
                MOV     R1, #3
.elseif (RAM_MODE) || (VECTREMAPPED)
.print "MEMMAP to 2 on init"
                MOV     R1, #2
.else
                MOV     R1, #1
.endif
                STR     R1, [R0]
.endif

// Setup Stack for each mode
                LDR     R0, =Top_Stack

// Enter Undefined Instruction Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_UND|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #UND_Stack_Size

// Enter Abort Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_ABT|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #ABT_Stack_Size

// Enter FIQ Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_FIQ|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #FIQ_Stack_Size

// Enter IRQ Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_IRQ|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #IRQ_Stack_Size

// Enter Supervisor Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_SVC|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #SVC_Stack_Size

// Enter User Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_USR /* Interrupts enabled */
//				MSR     CPSR_c, #Mode_USR|I_Bit|F_Bit /* Interrupts disabled */
                MOV     SP, R0


.if (RAM_MODE==0)
/* Relocate .data section (Copy from ROM to RAM) */
                LDR     R1, =_etext 
                LDR     R2, =_data 
                LDR     R3, =_edata 
                CMP     R2, R3
                BEQ     DataIsEmpty
LoopRel:        CMP     R2, R3 
                LDRLO   R0, [R1], #4 
                STRLO   R0, [R2], #4 
                BLO     LoopRel 
DataIsEmpty:
.endif
 
/* Clear .bss section (Zero init) */
                MOV     R0, #0 
                LDR     R1, =__bss_start__ 
                LDR     R2, =__bss_end__ 
                CMP     R1,R2
                BEQ     BSSIsEmpty
LoopZI:         CMP     R1, R2 
                STRLO   R0, [R1], #4 
                BLO     LoopZI 
BSSIsEmpty:


// call C++ constructors of global objects
		LDR 	r0, =__ctors_start__
		LDR 	r1, =__ctors_end__
ctor_loop:
		CMP 	r0, r1
		BEQ 	ctor_end
		LDR 	r2, [r0], #4
		STMFD 	sp!, {r0-r1}
		MOV 	lr, pc
		MOV 	pc, r2
		LDMFD 	sp!, {r0-r1}
		B 		ctor_loop
ctor_end:

// Enter the C code
                //LDR     R0,=INIT
                LDR     R0,=main
                TST     R0,#1             // Bit-0 set: main is Thumb
                LDREQ   LR,=__exit_ARM    // ARM Mode
                LDRNE   LR,=__exit_THUMB  // Thumb Mode
                BX      R0

.size   __startup, . - __startup
.endfunc

.arm
.global __exit_ARM
.func __exit_ARM
__exit_ARM:
                B       __exit_ARM
.size   __exit_ARM, . - __exit_ARM
.endfunc

.thumb
.global __exit_THUMB
.func __exit_THUMB
__exit_THUMB:
                B       __exit_THUMB
.size   __exit_THUMB, . - __exit_THUMB
.endfunc


/* mthomas: the following code is inspired by various examples and
   documents from ARM, Atmel, Anglia Designs and others */


.text
.arm

.if (VECTREMAPPED)
.print "Handlers in section .vectmapped -> .data"
.section .vectmapped, "ax"
.else
.print "Handlers in section .vectorg -> .code/.text"
.section .vectorg, "ax"
.endif

.set VIC_base_addr, 0xFFFFF000
.set VIC_vect_offs, 0x30

        .arm
        .global __IRQ_Wrapper
        .func   __IRQ_Wrapper
__IRQ_Wrapper:
/*- Manage Exception Entry  */
/*- Adjust and save LR_irq in IRQ stack  */
            sub         lr, lr, #4
      50:	e24ee004 	sub	lr, lr, #4	; 0x4
            stmfd       sp!, {lr}
      54:	e92d4000 	stmdb	sp!, {lr}

/*- Save SPSR need to be saved for nested interrupt */
            mrs         r14, SPSR
      58:	e14fe000 	mrs	lr, SPSR
            stmfd       sp!, {r14}
      5c:	e92d4000 	stmdb	sp!, {lr}

/*- Save and r0 in IRQ stack  */
            stmfd       sp!, {r0}
      60:	e92d0001 	stmdb	sp!, {r0}

/*- Write in the IVR to support Protect Mode  */
/*- No effect in Normal Mode  */
/*- De-assert the NIRQ and clear the source in Protect Mode */
/* R14 = LR */
            ldr         r14, =VIC_base_addr
      64:	e59fe028 	ldr	lr, [pc, #40]	; 94 <.text+0x94>
            ldr         r0 , [r14, #VIC_vect_offs]
      68:	e59e0030 	ldr	r0, [lr, #48]
            /*str         r14, [r14, #VIC_vect_offs]*/

/*- Enable Interrupt and Switch in Supervisor Mode */
            msr         CPSR_c, #I_Bit | Mode_SVC
      6c:	e321f093 	msr	CPSR_c, #147	; 0x93

/*- Save scratch/used registers and LR in User Stack */
            /*stmfd       sp!, { r1-r3, r12, r14}*/
            stmfd       sp!, { r1-r12, r14 }
      70:	e92d5ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

/*- Branch to the routine pointed by the VIC-Vector-Address  */
            mov         r14, pc
      74:	e1a0e00f 	mov	lr, pc
            bx          r0
      78:	e12fff10 	bx	r0
/*- Restore scratch/used registers and LR from User Stack*/
            /* ldmia       sp!, { r1-r3, r12, r14} */
            ldmia       sp!, { r1-r12, r14 }
      7c:	e8bd5ffe 	ldmia	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

/*- Disable Interrupt and switch back in IRQ mode */
            msr         CPSR_c, #I_Bit | Mode_IRQ
      80:	e321f092 	msr	CPSR_c, #146	; 0x92

#if 0
/* VICVectAddr=0 is already done in the ISRs of the Philips-Examples 
   so commented out here */
/*- Mark the End of Interrupt on the VIC */
            ldr         r14, =VIC_base_addr
            str         r14, [r14, #VIC_vect_offs]
#endif

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r0}
      84:	e8bd0001 	ldmia	sp!, {r0}

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r14}
      88:	e8bd4000 	ldmia	sp!, {lr}
            msr         SPSR_cxsf, r14
      8c:	e16ff00e 	msr	SPSR_fsxc, lr

/*- Restore adjusted  LR_irq from IRQ stack directly in the PC */
            ldmia       sp!, {pc}^
      90:	e8fd8000 	ldmia	sp!, {pc}^
      94:	fffff000 	undefined instruction 0xfffff000

00000098 <SoftwareInterrupt>:
.global SoftwareInterrupt
.func   SoftwareInterrupt
SoftwareInterrupt:
SWI_HandlerMT:
	STMFD   sp!, {r4, lr}      /* store regs. */
      98:	e92d4010 	stmdb	sp!, {r4, lr}
	MRS     r4, spsr
      9c:	e14f4000 	mrs	r4, SPSR
	TST     r4, #T_Bit             /* test for thumb */
      a0:	e3140020 	tst	r4, #32	; 0x20
	LDRNEH  r4, [lr, #-2]          /* NE->thumb - get swi instruction code */
      a4:	115e40b2 	ldrneh	r4, [lr, #-2]
	BICNE   r4, r4, #0xff00        /* NE->thumb - clear top 8 bits leaving swi "comment field"=number */
      a8:	13c44cff 	bicne	r4, r4, #65280	; 0xff00
	LDREQ   r4, [lr, #-4]          /* EQ->arm - get swi instruction code */
      ac:	051e4004 	ldreq	r4, [lr, #-4]
	BICEQ   r4, r4, #0xff000000    /* EQ->arm - clear top 8 bits leaving swi "comment field"=number */
      b0:	03c444ff 	biceq	r4, r4, #-16777216	; 0xff000000
	CMP     r4, #MAX_SWI           /* range-check */
      b4:	e3540006 	cmp	r4, #6	; 0x6
	LDRLS   pc, [pc, r4, LSL #2]   /* jump to routine if <= MAX (LS) */
      b8:	979ff104 	ldrls	pc, [pc, r4, lsl #2]

000000bc <SWIOutOfRange>:
SWIOutOfRange:
	B       SWIOutOfRange
      bc:	eafffffe 	b	bc <SWIOutOfRange>

000000c0 <SwiTableStart>:
      c0:	000000dc 	ldreqd	r0, [r0], -ip
      c4:	000000ec 	andeq	r0, r0, ip, ror #1
      c8:	000000fc 	streqd	r0, [r0], -ip
      cc:	00000110 	andeq	r0, r0, r0, lsl r1
      d0:	00000124 	andeq	r0, r0, r4, lsr #2
      d4:	0000012c 	andeq	r0, r0, ip, lsr #2
      d8:	00000148 	andeq	r0, r0, r8, asr #2

000000dc <IRQDisable>:

/* Jump-Table */
SwiTableStart:
	.word IRQDisable	// 0
	.word IRQEnable		// 1
	.word FIQDisable	// 2
	.word FIQEnable		// 3
	.word CPSRget		// 4
	.word IRQRestore	// 5
	.word FIQRestore	// 6
SwiTableEnd:
.set MAX_SWI, ((SwiTableEnd-SwiTableStart)/4)-1

IRQDisable:
	MRS     r0, SPSR                        /* Get SPSR = return value */
      dc:	e14f0000 	mrs	r0, SPSR
	ORR     r4, r0, #I_Bit                  /* I_Bit set */
      e0:	e3804080 	orr	r4, r0, #128	; 0x80
	MSR     SPSR_c, r4                      /* Set SPSR */
      e4:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
      e8:	ea00001d 	b	164 <EndofSWI>

000000ec <IRQEnable>:

IRQEnable:
	MRS     r0, SPSR                        /* Get SPSR = return value */
      ec:	e14f0000 	mrs	r0, SPSR
	BIC     r4, r0, #I_Bit                  /* I_Bit clear */
      f0:	e3c04080 	bic	r4, r0, #128	; 0x80
	MSR     SPSR_c, r4                      /* Set SPSR */
      f4:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI                       
      f8:	ea000019 	b	164 <EndofSWI>

000000fc <FIQDisable>:

FIQDisable:
	MRS     r0, SPSR
      fc:	e14f0000 	mrs	r0, SPSR
	ORR     r4, r0, #F_Bit
     100:	e3804040 	orr	r4, r0, #64	; 0x40
	AND     r0, r0, #F_Bit
     104:	e2000040 	and	r0, r0, #64	; 0x40
	MSR     SPSR_c, r4
     108:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     10c:	ea000014 	b	164 <EndofSWI>

00000110 <FIQEnable>:

FIQEnable:
	MRS     r0, SPSR
     110:	e14f0000 	mrs	r0, SPSR
	BIC     r4, r0, #F_Bit
     114:	e3c04040 	bic	r4, r0, #64	; 0x40
	AND     r0, r0, #F_Bit
     118:	e2000040 	and	r0, r0, #64	; 0x40
	MSR     SPSR_c, r4
     11c:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     120:	ea00000f 	b	164 <EndofSWI>

00000124 <CPSRget>:

CPSRget:
	// LDR r0, =0xdeadbeef
	MRS     r0, SPSR                        /* Get SPSR */
     124:	e14f0000 	mrs	r0, SPSR
	B       EndofSWI                       
     128:	ea00000d 	b	164 <EndofSWI>

0000012c <IRQRestore>:

IRQRestore:
	MRS     r4, SPSR                        /* Get SPSR */
     12c:	e14f4000 	mrs	r4, SPSR
	AND     r0, r0, #I_Bit
     130:	e2000080 	and	r0, r0, #128	; 0x80
	TST     r0, #I_Bit             /* Test input for I_Bit */
     134:	e3100080 	tst	r0, #128	; 0x80
	BICEQ   r4, r4, #I_Bit
     138:	03c44080 	biceq	r4, r4, #128	; 0x80
	ORRNE   r4, r4, #I_Bit
     13c:	13844080 	orrne	r4, r4, #128	; 0x80
	MSR     SPSR_c, r4
     140:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     144:	ea000006 	b	164 <EndofSWI>

00000148 <FIQRestore>:

FIQRestore:
	MRS     r4, SPSR                        /* Get SPSR */
     148:	e14f4000 	mrs	r4, SPSR
	AND     r0, r0, #F_Bit
     14c:	e2000040 	and	r0, r0, #64	; 0x40
	TST     r0, #F_Bit             /* Test input for F_Bit */
     150:	e3100040 	tst	r0, #64	; 0x40
	BICEQ   r4, r4, #F_Bit
     154:	03c44040 	biceq	r4, r4, #64	; 0x40
	ORRNE   r4, r4, #F_Bit
     158:	13844040 	orrne	r4, r4, #64	; 0x40
	MSR     SPSR_c, r4
     15c:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     160:	eaffffff 	b	164 <EndofSWI>

00000164 <EndofSWI>:

EndofSWI:
	LDMFD   sp!, {r4,pc}^
     164:	e8fd8010 	ldmia	sp!, {r4, pc}^

00000168 <__startup>:
     168:	e59f0128 	ldr	r0, [pc, #296]	; 298 <.text+0x298>
     16c:	e3a01000 	mov	r1, #0	; 0x0
     170:	e5801000 	str	r1, [r0]
     174:	e59f0120 	ldr	r0, [pc, #288]	; 29c <.text+0x29c>
     178:	e3a010aa 	mov	r1, #170	; 0xaa
     17c:	e3a02055 	mov	r2, #85	; 0x55
     180:	e3a03024 	mov	r3, #36	; 0x24
     184:	e5803004 	str	r3, [r0, #4]
     188:	e3a03001 	mov	r3, #1	; 0x1
     18c:	e5803000 	str	r3, [r0]
     190:	e580100c 	str	r1, [r0, #12]
     194:	e580200c 	str	r2, [r0, #12]

00000198 <PLL_Loop>:
     198:	e5903008 	ldr	r3, [r0, #8]
     19c:	e2133b01 	ands	r3, r3, #1024	; 0x400
     1a0:	0afffffc 	beq	198 <PLL_Loop>
     1a4:	e3a03003 	mov	r3, #3	; 0x3
     1a8:	e5803000 	str	r3, [r0]
     1ac:	e580100c 	str	r1, [r0, #12]
     1b0:	e580200c 	str	r2, [r0, #12]
     1b4:	e59f00e4 	ldr	r0, [pc, #228]	; 2a0 <.text+0x2a0>
     1b8:	e3a01004 	mov	r1, #4	; 0x4
     1bc:	e5801004 	str	r1, [r0, #4]
     1c0:	e3a01002 	mov	r1, #2	; 0x2
     1c4:	e5801000 	str	r1, [r0]
     1c8:	e59f00d4 	ldr	r0, [pc, #212]	; 2a4 <.text+0x2a4>
     1cc:	e321f0db 	msr	CPSR_c, #219	; 0xdb
     1d0:	e1a0d000 	mov	sp, r0
     1d4:	e2400080 	sub	r0, r0, #128	; 0x80
     1d8:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
     1dc:	e1a0d000 	mov	sp, r0
     1e0:	e2400080 	sub	r0, r0, #128	; 0x80
     1e4:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
     1e8:	e1a0d000 	mov	sp, r0
     1ec:	e2400080 	sub	r0, r0, #128	; 0x80
     1f0:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
     1f4:	e1a0d000 	mov	sp, r0
     1f8:	e2400b02 	sub	r0, r0, #2048	; 0x800
     1fc:	e321f0d3 	msr	CPSR_c, #211	; 0xd3
     200:	e1a0d000 	mov	sp, r0
     204:	e2400b02 	sub	r0, r0, #2048	; 0x800
     208:	e321f010 	msr	CPSR_c, #16	; 0x10
     20c:	e1a0d000 	mov	sp, r0
     210:	e59f1090 	ldr	r1, [pc, #144]	; 2a8 <.text+0x2a8>
     214:	e59f2090 	ldr	r2, [pc, #144]	; 2ac <.text+0x2ac>
     218:	e59f3090 	ldr	r3, [pc, #144]	; 2b0 <.text+0x2b0>
     21c:	e1520003 	cmp	r2, r3
     220:	0a000003 	beq	234 <DataIsEmpty>

00000224 <LoopRel>:
     224:	e1520003 	cmp	r2, r3
     228:	34910004 	ldrcc	r0, [r1], #4
     22c:	34820004 	strcc	r0, [r2], #4
     230:	3afffffb 	bcc	224 <LoopRel>

00000234 <DataIsEmpty>:
     234:	e3a00000 	mov	r0, #0	; 0x0
     238:	e59f1074 	ldr	r1, [pc, #116]	; 2b4 <.text+0x2b4>
     23c:	e59f2074 	ldr	r2, [pc, #116]	; 2b8 <.text+0x2b8>
     240:	e1510002 	cmp	r1, r2
     244:	0a000002 	beq	254 <BSSIsEmpty>

00000248 <LoopZI>:
     248:	e1510002 	cmp	r1, r2
     24c:	34810004 	strcc	r0, [r1], #4
     250:	3afffffc 	bcc	248 <LoopZI>

00000254 <BSSIsEmpty>:
     254:	e59f0060 	ldr	r0, [pc, #96]	; 2bc <.text+0x2bc>
     258:	e59f1060 	ldr	r1, [pc, #96]	; 2c0 <.text+0x2c0>

0000025c <ctor_loop>:
     25c:	e1500001 	cmp	r0, r1
     260:	0a000005 	beq	27c <ctor_end>
     264:	e4902004 	ldr	r2, [r0], #4
     268:	e92d0003 	stmdb	sp!, {r0, r1}
     26c:	e1a0e00f 	mov	lr, pc
     270:	e1a0f002 	mov	pc, r2
     274:	e8bd0003 	ldmia	sp!, {r0, r1}
     278:	eafffff7 	b	25c <ctor_loop>

0000027c <ctor_end>:
     27c:	e59f0040 	ldr	r0, [pc, #64]	; 2c4 <.text+0x2c4>
     280:	e3100001 	tst	r0, #1	; 0x1
     284:	059fe03c 	ldreq	lr, [pc, #60]	; 2c8 <.text+0x2c8>
     288:	159fe03c 	ldrne	lr, [pc, #60]	; 2cc <.text+0x2cc>
     28c:	e12fff10 	bx	r0

00000290 <__exit_ARM>:
     290:	eafffffe 	b	290 <__exit_ARM>

00000294 <__exit_THUMB>:
     294:	e7fe      	b.n	294 <__exit_THUMB>
     296:	0000      	lsls	r0, r0, #0
     298:	c100      	stmia	r1!, {}
     29a:	e01f      	b.n	2dc <FiqRestore+0x4>
     29c:	c080      	stmia	r0!, {r7}
     29e:	e01f      	b.n	2e0 <IntGetCPSR>
     2a0:	c000      	stmia	r0!, {}
     2a2:	e01f      	b.n	2e4 <IntGetCPSR+0x4>
     2a4:	6f80      	ldr	r0, [r0, #120]
     2a6:	4000      	ands	r0, r0
     2a8:	a4dc      	add	r4, pc, #880	(adr r4,61c <HL2LL_write_cycle+0x1f8>)
     2aa:	0001      	lsls	r1, r0, #0
     2ac:	0000      	lsls	r0, r0, #0
     2ae:	4000      	ands	r0, r0
     2b0:	0da8      	lsrs	r0, r5, #22
     2b2:	4000      	ands	r0, r0
     2b4:	0da8      	lsrs	r0, r5, #22
     2b6:	4000      	ands	r0, r0
     2b8:	55b4      	strb	r4, [r6, r6]
     2ba:	4000      	ands	r0, r0
     2bc:	a4dc      	add	r4, pc, #880	(adr r4,630 <HL2LL_write_cycle+0x20c>)
     2be:	0001      	lsls	r1, r0, #0
     2c0:	a4dc      	add	r4, pc, #880	(adr r4,634 <HL2LL_write_cycle+0x210>)
     2c2:	0001      	lsls	r1, r0, #0
     2c4:	6154      	str	r4, [r2, #20]
     2c6:	0000      	lsls	r0, r0, #0
     2c8:	0290      	lsls	r0, r2, #10
     2ca:	0000      	lsls	r0, r0, #0
     2cc:	0294      	lsls	r4, r2, #10
	...

000002d0 <IntRestore>:
.endfunc


/**********************************************************************
 *  Call SWI to restore IRQ
 *  Function : void IntEnable(uint32_t)
 *  Parameters:      None
 *  input  :         newstate
 *                   if I_bit in newstate cleared->IRQ on  -> clear I_BIT
 *                   if I_bit in newstate set    ->IRQ off -> set I_Bit
 *  output :         None
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntRestore
.func   IntRestore
IntRestore:
		SWI     SWI_IRQ_REST
     2d0:	ef000005 	svc	0x00000005
		BX      lr
     2d4:	e12fff1e 	bx	lr

000002d8 <FiqRestore>:
.endfunc

/**********************************************************************
 *  Call SWI to restore FIQ
 *  Function : void IntEnable(uint32_t)
 *  Parameters:      None
 *  input  :         newstate
 *                   if F_bit in newstate cleared->FIQ on  -> clear F_BIT
 *                   if F_bit in newstate set    ->FIQ off -> set F_Bit
 *  output :         None
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global FiqRestore
.func   FiqRestore
FiqRestore:
		SWI     SWI_FIQ_REST
     2d8:	ef000006 	svc	0x00000006
		BX      lr
     2dc:	e12fff1e 	bx	lr

000002e0 <IntGetCPSR>:
.endfunc

/**********************************************************************
 *  Call SWI to read IRQ/FIQ-status
 *  Function : uint32_t IntEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         CPSR (SPSR_SVC)
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntGetCPSR
.func   IntGetCPSR
IntGetCPSR:
		SWI     SWI_GET_CPSR
     2e0:	ef000004 	svc	0x00000004
		BX      lr
     2e4:	e12fff1e 	bx	lr

000002e8 <IntEnable>:
.endfunc

/**********************************************************************
 *  Call SWI to enable IRQ
 *  Function : uint32_t IntEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         previous status
 *                   I_Bit clear if IRQs were enabled
 *                   I_Bit set   if IRQs were disabled
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntEnable
.func   IntEnable
IntEnable:
        SWI     SWI_IRQ_EN
     2e8:	ef000001 	svc	0x00000001
        BX      lr
     2ec:	e12fff1e 	bx	lr

000002f0 <IntDisable>:
.endfunc /* end of IntEnable */

/**********************************************************************
 *  Call SWI to disable IRQ
 *  Function : uint32_t IntDisable(void)
 *  Parameters     : None
 *  input          : None
 *  output :         previous status
 *                   I_Bit clear if IRQs were enabled
 *                   I_Bit set   if IRQs were disabled
 **********************************************************************/
.arm
.global IntDisable
.section .text, "ax"
.func   IntDisable
IntDisable:
        SWI     SWI_IRQ_DIS
     2f0:	ef000000 	svc	0x00000000
        BX      lr
     2f4:	e12fff1e 	bx	lr

000002f8 <FiqEnable>:
.endfunc /* end of IntDisable */

/**********************************************************************
 *  Call SWI to enable FIQ
 *  Function : uint32_t FiqEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         previous status
 *                   F_Bit clear if FIQs were enabled
 *                   F_Bit set   if FIQs were disabled
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global FiqEnable
.func   FiqEnable
FiqEnable:
        SWI     SWI_FIQ_EN
     2f8:	ef000003 	svc	0x00000003
        BX      lr
     2fc:	e12fff1e 	bx	lr

00000300 <FiqDisable>:
.endfunc

/**********************************************************************
 *  Call SWI to disable FIQ
 *  Function : uint32_t FiqDisable(void)
 *  Parameters     : None
 *  input          : None
 *  output :         previous status
 *                   F_Bit clear if FIQs were enabled
 *                   F_Bit set   if FIQs were disabled
 **********************************************************************/
.arm
.global FiqDisable
.section .text, "ax"
.func   FiqDisable
FiqDisable:
        SWI     SWI_FIQ_DIS
     300:	ef000002 	svc	0x00000002
        BX      lr
     304:	e12fff1e 	bx	lr

00000308 <LL_write_ctrl_data>:
	SPIWRData[1] = '*';

	spi_chksum = 0xAAAA;

	if (!page) {
     308:	e31000ff 	tst	r0, #255	; 0xff
     30c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
     310:	e59fc0f8 	ldr	ip, [pc, #248]	; 410 <.text+0x410>
     314:	e59f50f8 	ldr	r5, [pc, #248]	; 414 <.text+0x414>
     318:	e3e03c55 	mvn	r3, #21760	; 0x5500
		for (i = 2; i < 40; i++) {
     31c:	159f00f4 	ldrne	r0, [pc, #244]	; 418 <.text+0x418>
     320:	e3a0102a 	mov	r1, #42	; 0x2a
     324:	e2433055 	sub	r3, r3, #85	; 0x55
     328:	e3a0203e 	mov	r2, #62	; 0x3e
     32c:	e5c51001 	strb	r1, [r5, #1]
     330:	e5c52000 	strb	r2, [r5]
     334:	e1cc30b0 	strh	r3, [ip]
     338:	11a01005 	movne	r1, r5
     33c:	1280e014 	addne	lr, r0, #20	; 0x14
     340:	1a000019 	bne	3ac <LL_write_ctrl_data+0xa4>
     344:	e59f00cc 	ldr	r0, [pc, #204]	; 418 <.text+0x418>
     348:	e1a01005 	mov	r1, r5
     34c:	e280e026 	add	lr, r0, #38	; 0x26
			SPIWRData[i] = *dataptr++;
     350:	e4d02001 	ldrb	r2, [r0], #1
			spi_chksum += SPIWRData[i];
     354:	e1dc30b0 	ldrh	r3, [ip]
     358:	e0833002 	add	r3, r3, r2
     35c:	e1a03803 	mov	r3, r3, lsl #16
     360:	e1a03823 	mov	r3, r3, lsr #16
     364:	e15e0000 	cmp	lr, r0
     368:	e5c12002 	strb	r2, [r1, #2]
     36c:	e1cc30b0 	strh	r3, [ip]
     370:	e2811001 	add	r1, r1, #1	; 0x1
     374:	1afffff5 	bne	350 <LL_write_ctrl_data+0x48>
		}
	} else {
		for (i = 2; i < 22; i++) {
			SPIWRData[i] = *dataptr++;
			spi_chksum += SPIWRData[i];
		}
		dataptr += 18;
		for (i = 22; i < 40; i++) {
			SPIWRData[i] = *dataptr++;
			spi_chksum += SPIWRData[i];
		}
	}

	SPIWRData[40] = spi_chksum; //chksum LSB
     378:	e1dc00b0 	ldrh	r0, [ip]
	SPIWRData[41] = (spi_chksum >> 8); //chksum MSB
     37c:	e1dc30b0 	ldrh	r3, [ip]
     380:	e1a03423 	mov	r3, r3, lsr #8
     384:	e5c53029 	strb	r3, [r5, #41]

	SPIWR_num_bytes = 42;
     388:	e59f308c 	ldr	r3, [pc, #140]	; 41c <.text+0x41c>
     38c:	e3a0202a 	mov	r2, #42	; 0x2a
     390:	e5832000 	str	r2, [r3]
	data_sent_to_LL = 0;
     394:	e59f3084 	ldr	r3, [pc, #132]	; 420 <.text+0x420>
     398:	e3a01000 	mov	r1, #0	; 0x0
     39c:	e5c31000 	strb	r1, [r3]
     3a0:	e5c50028 	strb	r0, [r5, #40]
}
     3a4:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
     3a8:	e12fff1e 	bx	lr
     3ac:	e4d02001 	ldrb	r2, [r0], #1
     3b0:	e1dc30b0 	ldrh	r3, [ip]
     3b4:	e0833002 	add	r3, r3, r2
     3b8:	e1a03803 	mov	r3, r3, lsl #16
     3bc:	e1a03823 	mov	r3, r3, lsr #16
     3c0:	e150000e 	cmp	r0, lr
     3c4:	e5c12002 	strb	r2, [r1, #2]
     3c8:	e1cc30b0 	strh	r3, [ip]
     3cc:	e2811001 	add	r1, r1, #1	; 0x1
     3d0:	1afffff5 	bne	3ac <LL_write_ctrl_data+0xa4>
     3d4:	e59fe038 	ldr	lr, [pc, #56]	; 414 <.text+0x414>
     3d8:	e2804025 	add	r4, r0, #37	; 0x25
     3dc:	e2801013 	add	r1, r0, #19	; 0x13
     3e0:	e5512001 	ldrb	r2, [r1, #-1]
     3e4:	e1dc30b0 	ldrh	r3, [ip]
     3e8:	e0833002 	add	r3, r3, r2
     3ec:	e1a03803 	mov	r3, r3, lsl #16
     3f0:	e2811001 	add	r1, r1, #1	; 0x1
     3f4:	e1a03823 	mov	r3, r3, lsr #16
     3f8:	e1510004 	cmp	r1, r4
     3fc:	e5ce2016 	strb	r2, [lr, #22]
     400:	e1cc30b0 	strh	r3, [ip]
     404:	e28ee001 	add	lr, lr, #1	; 0x1
     408:	1afffff4 	bne	3e0 <LL_write_ctrl_data+0xd8>
     40c:	eaffffd9 	b	378 <LL_write_ctrl_data+0x70>
     410:	40000dba 	strmih	r0, [r0], -sl
     414:	40004fb8 	strmih	r4, [r0], -r8
     418:	40001fc0 	andmi	r1, r0, r0, asr #31
     41c:	40004fb0 	strmih	r4, [r0], -r0
     420:	4000002a 	andmi	r0, r0, sl, lsr #32

00000424 <HL2LL_write_cycle>:
     424:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     428:	e59f38c4 	ldr	r3, [pc, #2244]	; cf4 <.text+0xcf4>
     42c:	e5d30000 	ldrb	r0, [r3]
     430:	e3500000 	cmp	r0, #0	; 0x0
     434:	e24dd010 	sub	sp, sp, #16	; 0x10
     438:	0a00005c 	beq	5b0 <HL2LL_write_cycle+0x18c>
     43c:	e59f38b4 	ldr	r3, [pc, #2228]	; cf8 <.text+0xcf8>
     440:	e59f88b4 	ldr	r8, [pc, #2228]	; cfc <.text+0xcfc>
     444:	e5932000 	ldr	r2, [r3]
     448:	e5d89000 	ldrb	r9, [r8]
     44c:	e59fb8ac 	ldr	fp, [pc, #2220]	; d00 <.text+0xd00>
     450:	e3520000 	cmp	r2, #0	; 0x0
     454:	e59f28a8 	ldr	r2, [pc, #2216]	; d04 <.text+0xd04>
     458:	13893008 	orrne	r3, r9, #8	; 0x8
     45c:	e1cb90b0 	strh	r9, [fp]
     460:	11cb30b0 	strneh	r3, [fp]
     464:	e5d23001 	ldrb	r3, [r2, #1]
     468:	e3530000 	cmp	r3, #0	; 0x0
     46c:	11db30b0 	ldrneh	r3, [fp]
     470:	01db30b0 	ldreqh	r3, [fp]
     474:	13833143 	orrne	r3, r3, #-1073741808	; 0xc0000010
     478:	03c33010 	biceq	r3, r3, #16	; 0x10
     47c:	138335ff 	orrne	r3, r3, #1069547520	; 0x3fc00000
     480:	01a03883 	moveq	r3, r3, lsl #17
     484:	138339fe 	orrne	r3, r3, #4161536	; 0x3f8000
     488:	01a038a3 	moveq	r3, r3, lsr #17
     48c:	11cb30b0 	strneh	r3, [fp]
     490:	01cb30b0 	streqh	r3, [fp]
     494:	e5d23002 	ldrb	r3, [r2, #2]
     498:	e3530000 	cmp	r3, #0	; 0x0
     49c:	11db30b0 	ldrneh	r3, [fp]
     4a0:	01db30b0 	ldreqh	r3, [fp]
     4a4:	13833c01 	orrne	r3, r3, #256	; 0x100
     4a8:	03c33c01 	biceq	r3, r3, #256	; 0x100
     4ac:	11cb30b0 	strneh	r3, [fp]
     4b0:	01cb30b0 	streqh	r3, [fp]
     4b4:	e5d23000 	ldrb	r3, [r2]
     4b8:	e3530000 	cmp	r3, #0	; 0x0
     4bc:	0a00003e 	beq	5bc <HL2LL_write_cycle+0x198>
     4c0:	e3530001 	cmp	r3, #1	; 0x1
     4c4:	0a00008e 	beq	704 <.text+0x704>
     4c8:	e3530002 	cmp	r3, #2	; 0x2
     4cc:	0a000075 	beq	6a8 <.text+0x6a8>
     4d0:	e3530003 	cmp	r3, #3	; 0x3
     4d4:	0a00013b 	beq	9c8 <IRQ_Stack_Size+0x1c8>
     4d8:	e1db30b0 	ldrh	r3, [fp]
     4dc:	e3590000 	cmp	r9, #0	; 0x0
     4e0:	e3c330e0 	bic	r3, r3, #224	; 0xe0
     4e4:	e1cb30b0 	strh	r3, [fp]
     4e8:	0a000044 	beq	600 <HL2LL_write_cycle+0x1dc>
     4ec:	e59f1814 	ldr	r1, [pc, #2068]	; d08 <.text+0xd08>
     4f0:	e5d13000 	ldrb	r3, [r1]
     4f4:	e20300ff 	and	r0, r3, #255	; 0xff
     4f8:	e59f380c 	ldr	r3, [pc, #2060]	; d0c <.text+0xd0c>
     4fc:	e59f280c 	ldr	r2, [pc, #2060]	; d10 <.text+0xd10>
     500:	e1d3c0b2 	ldrh	ip, [r3, #2]
     504:	e1cbc3b2 	strh	ip, [fp, #50]
     508:	e1d2c2b4 	ldrh	ip, [r2, #36]
     50c:	e1cbc2bc 	strh	ip, [fp, #44]
     510:	e1d2c1b8 	ldrh	ip, [r2, #24]
     514:	e1d330b0 	ldrh	r3, [r3]
     518:	e1cbc2b6 	strh	ip, [fp, #38]
     51c:	e1d2c1bc 	ldrh	ip, [r2, #28]
     520:	e1d222b0 	ldrh	r2, [r2, #32]
     524:	e3500001 	cmp	r0, #1	; 0x1
     528:	e1cbc2b8 	strh	ip, [fp, #40]
     52c:	e1cb22ba 	strh	r2, [fp, #42]
     530:	e1cb33b0 	strh	r3, [fp, #48]
     534:	e59fe7c4 	ldr	lr, [pc, #1988]	; d00 <.text+0xd00>
     538:	0a00007e 	beq	738 <.text+0x738>
     53c:	e5d13000 	ldrb	r3, [r1]
     540:	e3530002 	cmp	r3, #2	; 0x2
     544:	0a000066 	beq	6e4 <.text+0x6e4>
     548:	e59f47c4 	ldr	r4, [pc, #1988]	; d14 <.text+0xd14>
     54c:	e5d43000 	ldrb	r3, [r4]
     550:	e20300ff 	and	r0, r3, #255	; 0xff
     554:	e3500001 	cmp	r0, #1	; 0x1
     558:	0a00012f 	beq	a1c <IRQ_Stack_Size+0x21c>
     55c:	e5d43000 	ldrb	r3, [r4]
     560:	e3530002 	cmp	r3, #2	; 0x2
     564:	0a00013a 	beq	a54 <IRQ_Stack_Size+0x254>
     568:	e59f17a8 	ldr	r1, [pc, #1960]	; d18 <.text+0xd18>
     56c:	e5d13000 	ldrb	r3, [r1]
     570:	e3530000 	cmp	r3, #0	; 0x0
     574:	159f37a0 	ldrne	r3, [pc, #1952]	; d1c <.text+0xd1c>
     578:	15d32000 	ldrneb	r2, [r3]
     57c:	13a03002 	movne	r3, #2	; 0x2
     580:	11ce23b6 	strneh	r2, [lr, #54]
     584:	13a02018 	movne	r2, #24	; 0x18
     588:	15c13000 	strneb	r3, [r1]
     58c:	15ce2034 	strneb	r2, [lr, #52]
     590:	05ce3035 	streqb	r3, [lr, #53]
     594:	01ce33b6 	streqh	r3, [lr, #54]
     598:	05ce3034 	streqb	r3, [lr, #52]
     59c:	e1a00009 	mov	r0, r9
     5a0:	ebffff58 	bl	308 <LL_write_ctrl_data>
     5a4:	e3a03000 	mov	r3, #0	; 0x0
     5a8:	e5c83000 	strb	r3, [r8]
     5ac:	e3a00001 	mov	r0, #1	; 0x1
     5b0:	e28dd010 	add	sp, sp, #16	; 0x10
     5b4:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5b8:	e12fff1e 	bx	lr
     5bc:	e1db30b0 	ldrh	r3, [fp]
     5c0:	e59f1758 	ldr	r1, [pc, #1880]	; d20 <.text+0xd20>
     5c4:	e3833080 	orr	r3, r3, #128	; 0x80
     5c8:	e1cb30b0 	strh	r3, [fp]
     5cc:	e5d12008 	ldrb	r2, [r1, #8]
     5d0:	e59fb728 	ldr	fp, [pc, #1832]	; d00 <.text+0xd00>
     5d4:	e1a02402 	mov	r2, r2, lsl #8
     5d8:	e1a0000b 	mov	r0, fp
     5dc:	e281c008 	add	ip, r1, #8	; 0x8
     5e0:	e4d13001 	ldrb	r3, [r1], #1
     5e4:	e151000c 	cmp	r1, ip
     5e8:	e5c0300c 	strb	r3, [r0, #12]
     5ec:	e2800001 	add	r0, r0, #1	; 0x1
     5f0:	1afffffa 	bne	5e0 <HL2LL_write_cycle+0x1bc>
     5f4:	e1cb20b2 	strh	r2, [fp, #2]
     5f8:	e3590000 	cmp	r9, #0	; 0x0
     5fc:	1affffba 	bne	4ec <HL2LL_write_cycle+0xc8>
     600:	e1db30b0 	ldrh	r3, [fp]
     604:	e3130008 	tst	r3, #8	; 0x8
     608:	e59f56f0 	ldr	r5, [pc, #1776]	; d00 <.text+0xd00>
     60c:	1a000010 	bne	654 <.text+0x654>
     610:	e59f670c 	ldr	r6, [pc, #1804]	; d24 <.text+0xd24>
     614:	e5d63000 	ldrb	r3, [r6]
     618:	e3530001 	cmp	r3, #1	; 0x1
     61c:	e1c592b4 	strh	r9, [r5, #36]
     620:	e1a07009 	mov	r7, r9
     624:	0a00011c 	beq	a9c <IRQ_Stack_Size+0x29c>
     628:	e59fa6f8 	ldr	sl, [pc, #1784]	; d28 <.text+0xd28>
     62c:	e5da3000 	ldrb	r3, [sl]
     630:	e3530005 	cmp	r3, #5	; 0x5
     634:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     638:	ea000014 	b	690 <.text+0x690>
     63c:	00000754 	andeq	r0, r0, r4, asr r7
     640:	0000079c 	muleq	r0, ip, r7
     644:	000007c8 	andeq	r0, r0, r8, asr #15
     648:	00000820 	andeq	r0, r0, r0, lsr #16
     64c:	00000874 	andeq	r0, r0, r4, ror r8
     650:	000008c8 	andeq	r0, r0, r8, asr #17
     654:	e59f36b4 	ldr	r3, [pc, #1716]	; d10 <.text+0xd10>
     658:	e5932000 	ldr	r2, [r3]
     65c:	e5931004 	ldr	r1, [r3, #4]
     660:	e5930008 	ldr	r0, [r3, #8]
     664:	e1d3c2b8 	ldrh	ip, [r3, #40]
     668:	e5852014 	str	r2, [r5, #20]
     66c:	e5851018 	str	r1, [r5, #24]
     670:	e1d321b0 	ldrh	r2, [r3, #16]
     674:	e1d310bc 	ldrh	r1, [r3, #12]
     678:	e1d331b4 	ldrh	r3, [r3, #20]
     67c:	e1c5c2b4 	strh	ip, [r5, #36]
     680:	e585001c 	str	r0, [r5, #28]
     684:	e1c512b0 	strh	r1, [r5, #32]
     688:	e1c522b2 	strh	r2, [r5, #34]
     68c:	e1c532be 	strh	r3, [r5, #46]
     690:	e5d80000 	ldrb	r0, [r8]
     694:	ebffff1b 	bl	308 <LL_write_ctrl_data>
     698:	e3a03001 	mov	r3, #1	; 0x1
     69c:	e1a00003 	mov	r0, r3
     6a0:	e5c83000 	strb	r3, [r8]
     6a4:	eaffffc1 	b	5b0 <HL2LL_write_cycle+0x18c>
     6a8:	e59f267c 	ldr	r2, [pc, #1660]	; d2c <.text+0xd2c>
     6ac:	e1db30b0 	ldrh	r3, [fp]
     6b0:	e1d210b6 	ldrh	r1, [r2, #6]
     6b4:	e3c330e0 	bic	r3, r3, #224	; 0xe0
     6b8:	e1d2c0b0 	ldrh	ip, [r2]
     6bc:	e1cb30b0 	strh	r3, [fp]
     6c0:	e1cb10ba 	strh	r1, [fp, #10]
     6c4:	e1d230b8 	ldrh	r3, [r2, #8]
     6c8:	e1d210b2 	ldrh	r1, [r2, #2]
     6cc:	e1d220b4 	ldrh	r2, [r2, #4]
     6d0:	e1cb30b2 	strh	r3, [fp, #2]
     6d4:	e1cbc0b4 	strh	ip, [fp, #4]
     6d8:	e1cb10b6 	strh	r1, [fp, #6]
     6dc:	e1cb20b8 	strh	r2, [fp, #8]
     6e0:	eaffffc4 	b	5f8 <HL2LL_write_cycle+0x1d4>
     6e4:	e2833001 	add	r3, r3, #1	; 0x1
     6e8:	e59f2640 	ldr	r2, [pc, #1600]	; d30 <.text+0xd30>
     6ec:	e5c13000 	strb	r3, [r1]
     6f0:	e5923000 	ldr	r3, [r2]
     6f4:	e3a02012 	mov	r2, #18	; 0x12
     6f8:	e1ce33b6 	strh	r3, [lr, #54]
     6fc:	e5ce2034 	strb	r2, [lr, #52]
     700:	eaffffa5 	b	59c <HL2LL_write_cycle+0x178>
     704:	e59f3628 	ldr	r3, [pc, #1576]	; d34 <.text+0xd34>
     708:	e1db20b0 	ldrh	r2, [fp]
     70c:	e5d3e003 	ldrb	lr, [r3, #3]
     710:	e5d31000 	ldrb	r1, [r3]
     714:	e5d30001 	ldrb	r0, [r3, #1]
     718:	e5d3c002 	ldrb	ip, [r3, #2]
     71c:	e3822020 	orr	r2, r2, #32	; 0x20
     720:	e1cb20b0 	strh	r2, [fp]
     724:	e5cb100c 	strb	r1, [fp, #12]
     728:	e5cb000d 	strb	r0, [fp, #13]
     72c:	e5cbc00e 	strb	ip, [fp, #14]
     730:	e5cbe00f 	strb	lr, [fp, #15]
     734:	eaffffaf 	b	5f8 <HL2LL_write_cycle+0x1d4>
     738:	e3a03002 	mov	r3, #2	; 0x2
     73c:	e5c13000 	strb	r3, [r1]
     740:	e59f25f0 	ldr	r2, [pc, #1520]	; d38 <.text+0xd38>
     744:	e5923000 	ldr	r3, [r2]
     748:	e5ce0034 	strb	r0, [lr, #52]
     74c:	e1ce33b6 	strh	r3, [lr, #54]
     750:	eaffff91 	b	59c <HL2LL_write_cycle+0x178>
     754:	e3a0c0a0 	mov	ip, #160	; 0xa0
     758:	e59f15dc 	ldr	r1, [pc, #1500]	; d3c <.text+0xd3c>
     75c:	e3a02004 	mov	r2, #4	; 0x4
     760:	e1cbc2b4 	strh	ip, [fp, #36]
     764:	e59f05d4 	ldr	r0, [pc, #1492]	; d40 <.text+0xd40>
     768:	eb00632d 	bl	19424 <__memcpy_from_arm>
     76c:	e59f15d0 	ldr	r1, [pc, #1488]	; d44 <.text+0xd44>
     770:	e3a02004 	mov	r2, #4	; 0x4
     774:	e59f05cc 	ldr	r0, [pc, #1484]	; d48 <.text+0xd48>
     778:	eb006329 	bl	19424 <__memcpy_from_arm>
     77c:	e59f05c8 	ldr	r0, [pc, #1480]	; d4c <.text+0xd4c>
     780:	e59f15c8 	ldr	r1, [pc, #1480]	; d50 <.text+0xd50>
     784:	e3a02002 	mov	r2, #2	; 0x2
     788:	eb006325 	bl	19424 <__memcpy_from_arm>
     78c:	e5da3000 	ldrb	r3, [sl]
     790:	e2833001 	add	r3, r3, #1	; 0x1
     794:	e5ca3000 	strb	r3, [sl]
     798:	eaffffbc 	b	690 <.text+0x690>
     79c:	e59f35b0 	ldr	r3, [pc, #1456]	; d54 <.text+0xd54>
     7a0:	e59f25b0 	ldr	r2, [pc, #1456]	; d58 <.text+0xd58>
     7a4:	e5d31000 	ldrb	r1, [r3]
     7a8:	e5d23000 	ldrb	r3, [r2]
     7ac:	e1cb12b0 	strh	r1, [fp, #32]
     7b0:	e3a02002 	mov	r2, #2	; 0x2
     7b4:	e3a010a3 	mov	r1, #163	; 0xa3
     7b8:	e1cb32b2 	strh	r3, [fp, #34]
     7bc:	e5ca2000 	strb	r2, [sl]
     7c0:	e1cb12b4 	strh	r1, [fp, #36]
     7c4:	eaffffb1 	b	690 <.text+0x690>
     7c8:	e59f558c 	ldr	r5, [pc, #1420]	; d5c <.text+0xd5c>
     7cc:	e5d52000 	ldrb	r2, [r5]
     7d0:	e0823102 	add	r3, r2, r2, lsl #2
     7d4:	e59f4584 	ldr	r4, [pc, #1412]	; d60 <.text+0xd60>
     7d8:	e0823083 	add	r3, r2, r3, lsl #1
     7dc:	e1a03083 	mov	r3, r3, lsl #1
     7e0:	e7d3c004 	ldrb	ip, [r3, r4]
     7e4:	e35c0000 	cmp	ip, #0	; 0x0
     7e8:	e0831004 	add	r1, r3, r4
     7ec:	1a0000f8 	bne	bd4 <IRQ_Stack_Size+0x3d4>
     7f0:	e2823001 	add	r3, r2, #1	; 0x1
     7f4:	e20330ff 	and	r3, r3, #255	; 0xff
     7f8:	e353000f 	cmp	r3, #15	; 0xf
     7fc:	e5c53000 	strb	r3, [r5]
     800:	e3a03003 	mov	r3, #3	; 0x3
     804:	e5ca3000 	strb	r3, [sl]
     808:	e59f2554 	ldr	r2, [pc, #1364]	; d64 <.text+0xd64>
     80c:	e59f3554 	ldr	r3, [pc, #1364]	; d68 <.text+0xd68>
     810:	05c5c000 	streqb	ip, [r5]
     814:	e5c2c000 	strb	ip, [r2]
     818:	e5c3c000 	strb	ip, [r3]
     81c:	eaffff9b 	b	690 <.text+0x690>
     820:	e3a0c0a4 	mov	ip, #164	; 0xa4
     824:	e1cbc2b4 	strh	ip, [fp, #36]
     828:	e59f153c 	ldr	r1, [pc, #1340]	; d6c <.text+0xd6c>
     82c:	e3a02004 	mov	r2, #4	; 0x4
     830:	e59f0508 	ldr	r0, [pc, #1288]	; d40 <.text+0xd40>
     834:	eb0062fa 	bl	19424 <__memcpy_from_arm>
     838:	e59f1530 	ldr	r1, [pc, #1328]	; d70 <.text+0xd70>
     83c:	e3a02004 	mov	r2, #4	; 0x4
     840:	e59f0500 	ldr	r0, [pc, #1280]	; d48 <.text+0xd48>
     844:	eb0062f6 	bl	19424 <__memcpy_from_arm>
     848:	e59f1524 	ldr	r1, [pc, #1316]	; d74 <.text+0xd74>
     84c:	e3a02004 	mov	r2, #4	; 0x4
     850:	e59f0520 	ldr	r0, [pc, #1312]	; d78 <.text+0xd78>
     854:	eb0062f2 	bl	19424 <__memcpy_from_arm>
     858:	e59f151c 	ldr	r1, [pc, #1308]	; d7c <.text+0xd7c>
     85c:	e3a02002 	mov	r2, #2	; 0x2
     860:	e59f04e4 	ldr	r0, [pc, #1252]	; d4c <.text+0xd4c>
     864:	eb0062ee 	bl	19424 <__memcpy_from_arm>
     868:	e59f0510 	ldr	r0, [pc, #1296]	; d80 <.text+0xd80>
     86c:	e59f1510 	ldr	r1, [pc, #1296]	; d84 <.text+0xd84>
     870:	eaffffc3 	b	784 <.text+0x784>
     874:	e3a030a7 	mov	r3, #167	; 0xa7
     878:	e1cb32b4 	strh	r3, [fp, #36]
     87c:	e59f1504 	ldr	r1, [pc, #1284]	; d88 <.text+0xd88>
     880:	e3a02004 	mov	r2, #4	; 0x4
     884:	e59f04b4 	ldr	r0, [pc, #1204]	; d40 <.text+0xd40>
     888:	eb0062e5 	bl	19424 <__memcpy_from_arm>
     88c:	e59f14f8 	ldr	r1, [pc, #1272]	; d8c <.text+0xd8c>
     890:	e3a02004 	mov	r2, #4	; 0x4
     894:	e59f04ac 	ldr	r0, [pc, #1196]	; d48 <.text+0xd48>
     898:	eb0062e1 	bl	19424 <__memcpy_from_arm>
     89c:	e59f14ec 	ldr	r1, [pc, #1260]	; d90 <.text+0xd90>
     8a0:	e3a02004 	mov	r2, #4	; 0x4
     8a4:	e59f04cc 	ldr	r0, [pc, #1228]	; d78 <.text+0xd78>
     8a8:	eb0062dd 	bl	19424 <__memcpy_from_arm>
     8ac:	e59f14e0 	ldr	r1, [pc, #1248]	; d94 <.text+0xd94>
     8b0:	e3a02002 	mov	r2, #2	; 0x2
     8b4:	e59f0490 	ldr	r0, [pc, #1168]	; d4c <.text+0xd4c>
     8b8:	eb0062d9 	bl	19424 <__memcpy_from_arm>
     8bc:	e59f04bc 	ldr	r0, [pc, #1212]	; d80 <.text+0xd80>
     8c0:	e59f14d0 	ldr	r1, [pc, #1232]	; d98 <.text+0xd98>
     8c4:	eaffffae 	b	784 <.text+0x784>
     8c8:	e59f9498 	ldr	r9, [pc, #1176]	; d68 <.text+0xd68>
     8cc:	e5d9c000 	ldrb	ip, [r9]
     8d0:	e08c108c 	add	r1, ip, ip, lsl #1
     8d4:	e0813101 	add	r3, r1, r1, lsl #2
     8d8:	e59f5480 	ldr	r5, [pc, #1152]	; d60 <.text+0xd60>
     8dc:	e0811083 	add	r1, r1, r3, lsl #1
     8e0:	e1a01081 	mov	r1, r1, lsl #1
     8e4:	e58bc01c 	str	ip, [fp, #28]
     8e8:	e0813005 	add	r3, r1, r5
     8ec:	e2832026 	add	r2, r3, #38	; 0x26
     8f0:	e2833010 	add	r3, r3, #16	; 0x10
     8f4:	e5d34003 	ldrb	r4, [r3, #3]
     8f8:	e5d20003 	ldrb	r0, [r2, #3]
     8fc:	e5d3e002 	ldrb	lr, [r3, #2]
     900:	e5d2c002 	ldrb	ip, [r2, #2]
     904:	e5d36004 	ldrb	r6, [r3, #4]
     908:	e5d27004 	ldrb	r7, [r2, #4]
     90c:	e18ee404 	orr	lr, lr, r4, lsl #8
     910:	e18cc400 	orr	ip, ip, r0, lsl #8
     914:	e5d34005 	ldrb	r4, [r3, #5]
     918:	e5d20005 	ldrb	r0, [r2, #5]
     91c:	e18ee806 	orr	lr, lr, r6, lsl #16
     920:	e18cc807 	orr	ip, ip, r7, lsl #16
     924:	e18ccc00 	orr	ip, ip, r0, lsl #24
     928:	e18eec04 	orr	lr, lr, r4, lsl #24
     92c:	e3a030a2 	mov	r3, #162	; 0xa2
     930:	e0811005 	add	r1, r1, r5
     934:	e2811040 	add	r1, r1, #64	; 0x40
     938:	e3a02002 	mov	r2, #2	; 0x2
     93c:	e58bc018 	str	ip, [fp, #24]
     940:	e58be014 	str	lr, [fp, #20]
     944:	e1cb32b4 	strh	r3, [fp, #36]
     948:	e59f0430 	ldr	r0, [pc, #1072]	; d80 <.text+0xd80>
     94c:	eb0062b4 	bl	19424 <__memcpy_from_arm>
     950:	e5d93000 	ldrb	r3, [r9]
     954:	e0833283 	add	r3, r3, r3, lsl #5
     958:	e0855083 	add	r5, r5, r3, lsl #1
     95c:	e3a02002 	mov	r2, #2	; 0x2
     960:	e285103e 	add	r1, r5, #62	; 0x3e
     964:	e59f03e0 	ldr	r0, [pc, #992]	; d4c <.text+0xd4c>
     968:	eb0062ad 	bl	19424 <__memcpy_from_arm>
     96c:	e5d93000 	ldrb	r3, [r9]
     970:	e2833001 	add	r3, r3, #1	; 0x1
     974:	e20330ff 	and	r3, r3, #255	; 0xff
     978:	e59f241c 	ldr	r2, [pc, #1052]	; d9c <.text+0xd9c>
     97c:	e3530005 	cmp	r3, #5	; 0x5
     980:	e5c93000 	strb	r3, [r9]
     984:	02433005 	subeq	r3, r3, #5	; 0x5
     988:	05c93000 	streqb	r3, [r9]
     98c:	e5d23000 	ldrb	r3, [r2]
     990:	e3530000 	cmp	r3, #0	; 0x0
     994:	13a03000 	movne	r3, #0	; 0x0
     998:	15c23000 	strneb	r3, [r2]
     99c:	13a02003 	movne	r2, #3	; 0x3
     9a0:	15ca2000 	strneb	r2, [sl]
     9a4:	e59f23b8 	ldr	r2, [pc, #952]	; d64 <.text+0xd64>
     9a8:	e5d23000 	ldrb	r3, [r2]
     9ac:	e2833001 	add	r3, r3, #1	; 0x1
     9b0:	e20330ff 	and	r3, r3, #255	; 0xff
     9b4:	e353004b 	cmp	r3, #75	; 0x4b
     9b8:	e5c23000 	strb	r3, [r2]
     9bc:	0243304b 	subeq	r3, r3, #75	; 0x4b
     9c0:	05ca3000 	streqb	r3, [sl]
     9c4:	eaffff31 	b	690 <.text+0x690>
     9c8:	e59fc3d0 	ldr	ip, [pc, #976]	; da0 <.text+0xda0>
     9cc:	e1db30b0 	ldrh	r3, [fp]
     9d0:	e5dc2000 	ldrb	r2, [ip]
     9d4:	e59fa324 	ldr	sl, [pc, #804]	; d00 <.text+0xd00>
     9d8:	e3833040 	orr	r3, r3, #64	; 0x40
     9dc:	e3520000 	cmp	r2, #0	; 0x0
     9e0:	e1cb30b0 	strh	r3, [fp]
     9e4:	05da3002 	ldreqb	r3, [sl, #2]
     9e8:	01ca30b2 	streqh	r3, [sl, #2]
     9ec:	0affff01 	beq	5f8 <HL2LL_write_cycle+0x1d4>
     9f0:	e59f33ac 	ldr	r3, [pc, #940]	; da4 <.text+0xda4>
     9f4:	e5d31000 	ldrb	r1, [r3]
     9f8:	e3510001 	cmp	r1, #1	; 0x1
     9fc:	0a000054 	beq	b54 <IRQ_Stack_Size+0x354>
     a00:	e5da3002 	ldrb	r3, [sl, #2]
     a04:	e59fc394 	ldr	ip, [pc, #916]	; da0 <.text+0xda0>
     a08:	e1833401 	orr	r3, r3, r1, lsl #8
     a0c:	e3a02000 	mov	r2, #0	; 0x0
     a10:	e1ca30b2 	strh	r3, [sl, #2]
     a14:	e5cc2000 	strb	r2, [ip]
     a18:	eafffef6 	b	5f8 <HL2LL_write_cycle+0x1d4>
     a1c:	e59f1384 	ldr	r1, [pc, #900]	; da8 <.text+0xda8>
     a20:	e3a03002 	mov	r3, #2	; 0x2
     a24:	e4d12001 	ldrb	r2, [r1], #1
     a28:	e5c43000 	strb	r3, [r4]
     a2c:	e59f3378 	ldr	r3, [pc, #888]	; dac <.text+0xdac>
     a30:	e5ce2035 	strb	r2, [lr, #53]
     a34:	e59f2374 	ldr	r2, [pc, #884]	; db0 <.text+0xdb0>
     a38:	e5831000 	str	r1, [r3]
     a3c:	e3a03005 	mov	r3, #5	; 0x5
     a40:	e3a01000 	mov	r1, #0	; 0x0
     a44:	e1c200b0 	strh	r0, [r2]
     a48:	e5ce3034 	strb	r3, [lr, #52]
     a4c:	e1ce13b6 	strh	r1, [lr, #54]
     a50:	eafffed1 	b	59c <HL2LL_write_cycle+0x178>
     a54:	e59fc354 	ldr	ip, [pc, #852]	; db0 <.text+0xdb0>
     a58:	e1dc30b0 	ldrh	r3, [ip]
     a5c:	e59f0348 	ldr	r0, [pc, #840]	; dac <.text+0xdac>
     a60:	e3a02005 	mov	r2, #5	; 0x5
     a64:	e1ce33b6 	strh	r3, [lr, #54]
     a68:	e2833001 	add	r3, r3, #1	; 0x1
     a6c:	e5ce2034 	strb	r2, [lr, #52]
     a70:	e1a03803 	mov	r3, r3, lsl #16
     a74:	e5902000 	ldr	r2, [r0]
     a78:	e1a03823 	mov	r3, r3, lsr #16
     a7c:	e4d21001 	ldrb	r1, [r2], #1
     a80:	e3530053 	cmp	r3, #83	; 0x53
     a84:	e1cc30b0 	strh	r3, [ip]
     a88:	02433050 	subeq	r3, r3, #80	; 0x50
     a8c:	e5ce1035 	strb	r1, [lr, #53]
     a90:	e5802000 	str	r2, [r0]
     a94:	05c43000 	streqb	r3, [r4]
     a98:	eafffebf 	b	59c <HL2LL_write_cycle+0x178>
     a9c:	e59fa2b8 	ldr	sl, [pc, #696]	; d5c <.text+0xd5c>
     aa0:	e5da3000 	ldrb	r3, [sl]
     aa4:	e59f42b4 	ldr	r4, [pc, #692]	; d60 <.text+0xd60>
     aa8:	e0832103 	add	r2, r3, r3, lsl #2
     aac:	e0833082 	add	r3, r3, r2, lsl #1
     ab0:	e7d4c083 	ldrb	ip, [r4, r3, lsl #1]
     ab4:	e0841083 	add	r1, r4, r3, lsl #1
     ab8:	e3a030a6 	mov	r3, #166	; 0xa6
     abc:	e281100b 	add	r1, r1, #11	; 0xb
     ac0:	e3a02004 	mov	r2, #4	; 0x4
     ac4:	e585c01c 	str	ip, [r5, #28]
     ac8:	e1c532b4 	strh	r3, [r5, #36]
     acc:	e2850014 	add	r0, r5, #20	; 0x14
     ad0:	e5c69000 	strb	r9, [r6]
     ad4:	eb006252 	bl	19424 <__memcpy_from_arm>
     ad8:	e5da1000 	ldrb	r1, [sl]
     adc:	e0813101 	add	r3, r1, r1, lsl #2
     ae0:	e0813083 	add	r3, r1, r3, lsl #1
     ae4:	e0844083 	add	r4, r4, r3, lsl #1
     ae8:	e2842010 	add	r2, r4, #16	; 0x10
     aec:	e5d20003 	ldrb	r0, [r2, #3]
     af0:	e5d23002 	ldrb	r3, [r2, #2]
     af4:	e5d2c004 	ldrb	ip, [r2, #4]
     af8:	e2811001 	add	r1, r1, #1	; 0x1
     afc:	e5d2e005 	ldrb	lr, [r2, #5]
     b00:	e20110ff 	and	r1, r1, #255	; 0xff
     b04:	e1833400 	orr	r3, r3, r0, lsl #8
     b08:	e5d4200f 	ldrb	r2, [r4, #15]
     b0c:	e5d40010 	ldrb	r0, [r4, #16]
     b10:	e351000f 	cmp	r1, #15	; 0xf
     b14:	e5ca1000 	strb	r1, [sl]
     b18:	e183380c 	orr	r3, r3, ip, lsl #16
     b1c:	e59f1204 	ldr	r1, [pc, #516]	; d28 <.text+0xd28>
     b20:	e1833c0e 	orr	r3, r3, lr, lsl #24
     b24:	e5853018 	str	r3, [r5, #24]
     b28:	e5d13000 	ldrb	r3, [r1]
     b2c:	e2833001 	add	r3, r3, #1	; 0x1
     b30:	e1c522b0 	strh	r2, [r5, #32]
     b34:	e5c13000 	strb	r3, [r1]
     b38:	e59f2224 	ldr	r2, [pc, #548]	; d64 <.text+0xd64>
     b3c:	e59f3224 	ldr	r3, [pc, #548]	; d68 <.text+0xd68>
     b40:	e1c502b2 	strh	r0, [r5, #34]
     b44:	05ca9000 	streqb	r9, [sl]
     b48:	e5c29000 	strb	r9, [r2]
     b4c:	e5c39000 	strb	r9, [r3]
     b50:	eafffece 	b	690 <.text+0x690>
     b54:	e3520001 	cmp	r2, #1	; 0x1
     b58:	0a00003d 	beq	c54 <IRQ_Stack_Size+0x454>
     b5c:	e3520002 	cmp	r2, #2	; 0x2
     b60:	1afffea4 	bne	5f8 <HL2LL_write_cycle+0x1d4>
     b64:	e59f3234 	ldr	r3, [pc, #564]	; da0 <.text+0xda0>
     b68:	e3a0c000 	mov	ip, #0	; 0x0
     b6c:	e5da2002 	ldrb	r2, [sl, #2]
     b70:	e59f123c 	ldr	r1, [pc, #572]	; db4 <.text+0xdb4>
     b74:	e5c3c000 	strb	ip, [r3]
     b78:	e59f3238 	ldr	r3, [pc, #568]	; db8 <.text+0xdb8>
     b7c:	e3822c82 	orr	r2, r2, #33280	; 0x8200
     b80:	e5915000 	ldr	r5, [r1]
     b84:	e5d1e005 	ldrb	lr, [r1, #5]
     b88:	e5d14004 	ldrb	r4, [r1, #4]
     b8c:	e1c3c0b0 	strh	ip, [r3]
     b90:	e1ca20b2 	strh	r2, [sl, #2]
     b94:	e1d130b8 	ldrh	r3, [r1, #8]
     b98:	e1d120b6 	ldrh	r2, [r1, #6]
     b9c:	e1d110ba 	ldrh	r1, [r1, #10]
     ba0:	e5cae00d 	strb	lr, [sl, #13]
     ba4:	e5ca400e 	strb	r4, [sl, #14]
     ba8:	e5ca500f 	strb	r5, [sl, #15]
     bac:	e5cac013 	strb	ip, [sl, #19]
     bb0:	e1ca20b4 	strh	r2, [sl, #4]
     bb4:	e1cac0b6 	strh	ip, [sl, #6]
     bb8:	e1ca30ba 	strh	r3, [sl, #10]
     bbc:	e1ca10b8 	strh	r1, [sl, #8]
     bc0:	e5cac00c 	strb	ip, [sl, #12]
     bc4:	e5cac010 	strb	ip, [sl, #16]
     bc8:	e5cac011 	strb	ip, [sl, #17]
     bcc:	e5cac012 	strb	ip, [sl, #18]
     bd0:	eafffe88 	b	5f8 <HL2LL_write_cycle+0x1d4>
     bd4:	e3a030a1 	mov	r3, #161	; 0xa1
     bd8:	e58bc01c 	str	ip, [fp, #28]
     bdc:	e2811001 	add	r1, r1, #1	; 0x1
     be0:	e3a02004 	mov	r2, #4	; 0x4
     be4:	e1cb32b4 	strh	r3, [fp, #36]
     be8:	e59f0150 	ldr	r0, [pc, #336]	; d40 <.text+0xd40>
     bec:	eb00620c 	bl	19424 <__memcpy_from_arm>
     bf0:	e5d51000 	ldrb	r1, [r5]
     bf4:	e0813101 	add	r3, r1, r1, lsl #2
     bf8:	e0811083 	add	r1, r1, r3, lsl #1
     bfc:	e0841081 	add	r1, r4, r1, lsl #1
     c00:	e2811005 	add	r1, r1, #5	; 0x5
     c04:	e3a02004 	mov	r2, #4	; 0x4
     c08:	e59f0138 	ldr	r0, [pc, #312]	; d48 <.text+0xd48>
     c0c:	eb006204 	bl	19424 <__memcpy_from_arm>
     c10:	e5d51000 	ldrb	r1, [r5]
     c14:	e0813101 	add	r3, r1, r1, lsl #2
     c18:	e0811083 	add	r1, r1, r3, lsl #1
     c1c:	e0841081 	add	r1, r4, r1, lsl #1
     c20:	e3a02002 	mov	r2, #2	; 0x2
     c24:	e2811009 	add	r1, r1, #9	; 0x9
     c28:	e59f011c 	ldr	r0, [pc, #284]	; d4c <.text+0xd4c>
     c2c:	eb0061fc 	bl	19424 <__memcpy_from_arm>
     c30:	e5d53000 	ldrb	r3, [r5]
     c34:	e0832103 	add	r2, r3, r3, lsl #2
     c38:	e0833082 	add	r3, r3, r2, lsl #1
     c3c:	e0843083 	add	r3, r4, r3, lsl #1
     c40:	e5d32011 	ldrb	r2, [r3, #17]
     c44:	e3a03001 	mov	r3, #1	; 0x1
     c48:	e1cb22b2 	strh	r2, [fp, #34]
     c4c:	e5c63000 	strb	r3, [r6]
     c50:	eafffe8e 	b	690 <.text+0x690>
     c54:	e59f3158 	ldr	r3, [pc, #344]	; db4 <.text+0xdb4>
     c58:	e2830014 	add	r0, r3, #20	; 0x14
     c5c:	e8901001 	ldmia	r0, {r0, ip}
     c60:	e283500c 	add	r5, r3, #12	; 0xc
     c64:	e8950060 	ldmia	r5, {r5, r6}
     c68:	e1a03c4c 	mov	r3, ip, asr #24
     c6c:	e58d3008 	str	r3, [sp, #8]
     c70:	e1a01846 	mov	r1, r6, asr #16
     c74:	e1a03440 	mov	r3, r0, asr #8
     c78:	e58d100c 	str	r1, [sp, #12]
     c7c:	e58d3004 	str	r3, [sp, #4]
     c80:	e1a01c40 	mov	r1, r0, asr #24
     c84:	e1a03840 	mov	r3, r0, asr #16
     c88:	e58d3000 	str	r3, [sp]
     c8c:	e5da2002 	ldrb	r2, [sl, #2]
     c90:	e5ca1013 	strb	r1, [sl, #19]
     c94:	e59f1104 	ldr	r1, [pc, #260]	; da0 <.text+0xda0>
     c98:	e3a03002 	mov	r3, #2	; 0x2
     c9c:	e5c13000 	strb	r3, [r1]
     ca0:	e3822c81 	orr	r2, r2, #33024	; 0x8100
     ca4:	e1a0e44c 	mov	lr, ip, asr #8
     ca8:	e1a0484c 	mov	r4, ip, asr #16
     cac:	e1ca20b2 	strh	r2, [sl, #2]
     cb0:	e59d200c 	ldr	r2, [sp, #12]
     cb4:	e5cae00d 	strb	lr, [sl, #13]
     cb8:	e5ca400e 	strb	r4, [sl, #14]
     cbc:	e59d3008 	ldr	r3, [sp, #8]
     cc0:	e5ca300f 	strb	r3, [sl, #15]
     cc4:	e59d1004 	ldr	r1, [sp, #4]
     cc8:	e5ca1011 	strb	r1, [sl, #17]
     ccc:	e1ca20b8 	strh	r2, [sl, #8]
     cd0:	e59d2000 	ldr	r2, [sp]
     cd4:	e1a07845 	mov	r7, r5, asr #16
     cd8:	e1ca70b6 	strh	r7, [sl, #6]
     cdc:	e5ca2012 	strb	r2, [sl, #18]
     ce0:	e1ca50b4 	strh	r5, [sl, #4]
     ce4:	e1ca60ba 	strh	r6, [sl, #10]
     ce8:	e5cac00c 	strb	ip, [sl, #12]
     cec:	e5ca0010 	strb	r0, [sl, #16]
     cf0:	eafffe40 	b	5f8 <HL2LL_write_cycle+0x1d4>
     cf4:	4000002a 	andmi	r0, r0, sl, lsr #32
     cf8:	40000dcc 	andmi	r0, r0, ip, asr #27
     cfc:	40000dc9 	andmi	r0, r0, r9, asr #27
     d00:	40001fc0 	andmi	r1, r0, r0, asr #31
     d04:	40002088 	andmi	r2, r0, r8, lsl #1
     d08:	40001280 	andmi	r1, r0, r0, lsl #5
     d0c:	40004e3c 	andmi	r4, r0, ip, lsr lr
     d10:	40002014 	andmi	r2, r0, r4, lsl r0
     d14:	40000db2 	strmih	r0, [r0], -r2
     d18:	40000dd2 	ldrmid	r0, [r0], -r2
     d1c:	4000213c 	andmi	r2, r0, ip, lsr r1
     d20:	4000207c 	andmi	r2, r0, ip, ror r0
     d24:	40000dc8 	andmi	r0, r0, r8, asr #27
     d28:	40000dbf 	strmih	r0, [r0], -pc
     d2c:	4000206c 	andmi	r2, r0, ip, rrx
     d30:	4000127c 	andmi	r1, r0, ip, ror r2
     d34:	40002078 	andmi	r2, r0, r8, ror r0
     d38:	40001278 	andmi	r1, r0, r8, ror r2
     d3c:	4000524e 	andmi	r5, r0, lr, asr #4
     d40:	40001fd4 	ldrmid	r1, [r0], -r4
     d44:	40005252 	andmi	r5, r0, r2, asr r2
     d48:	40001fd8 	ldrmid	r1, [r0], -r8
     d4c:	40001fe0 	andmi	r1, r0, r0, ror #31
     d50:	40005256 	andmi	r5, r0, r6, asr r2
     d54:	40001230 	andmi	r1, r0, r0, lsr r2
     d58:	40001231 	andmi	r1, r0, r1, lsr r2
     d5c:	40000dbe 	strmih	r0, [r0], -lr
     d60:	40005104 	andmi	r5, r0, r4, lsl #2
     d64:	40000dbc 	strmih	r0, [r0], -ip
     d68:	40000dbd 	strmih	r0, [r0], -sp
     d6c:	400050e4 	andmi	r5, r0, r4, ror #1
     d70:	400050e8 	andmi	r5, r0, r8, ror #1
     d74:	400050ec 	andmi	r5, r0, ip, ror #1
     d78:	40001fdc 	ldrmid	r1, [r0], -ip
     d7c:	400050f0 	strmid	r5, [r0], -r0
     d80:	40001fe2 	andmi	r1, r0, r2, ror #31
     d84:	400050f2 	strmid	r5, [r0], -r2
     d88:	400050f4 	strmid	r5, [r0], -r4
     d8c:	400050f8 	strmid	r5, [r0], -r8
     d90:	400050fc 	strmid	r5, [r0], -ip
     d94:	40005100 	andmi	r5, r0, r0, lsl #2
     d98:	40005102 	andmi	r5, r0, r2, lsl #2
     d9c:	40001232 	andmi	r1, r0, r2, lsr r2
     da0:	40000dab 	andmi	r0, r0, fp, lsr #27
     da4:	40000daa 	andmi	r0, r0, sl, lsr #27
     da8:	40004d82 	andmi	r4, r0, r2, lsl #27
     dac:	40000dc4 	andmi	r0, r0, r4, asr #27
     db0:	40000dc0 	andmi	r0, r0, r0, asr #27
     db4:	40001ff8 	strmid	r1, [r0], -r8
     db8:	40000dae 	andmi	r0, r0, lr, lsr #27

00000dbc <SSP_data_distribution_HL>:
     dbc:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
     dc0:	e59f632c 	ldr	r6, [pc, #812]	; 10f4 <.text+0x10f4>
     dc4:	e1d630b0 	ldrh	r3, [r6]
     dc8:	e3130008 	tst	r3, #8	; 0x8
     dcc:	e2037003 	and	r7, r3, #3	; 0x3
     dd0:	159f3320 	ldrne	r3, [pc, #800]	; 10f8 <.text+0x10f8>
     dd4:	13a02000 	movne	r2, #0	; 0x0
     dd8:	15832000 	strne	r2, [r3]
     ddc:	e1d610b6 	ldrh	r1, [r6, #6]
     de0:	e1d630f2 	ldrsh	r3, [r6, #2]
     de4:	e1d620f4 	ldrsh	r2, [r6, #4]
     de8:	e59f530c 	ldr	r5, [pc, #780]	; 10fc <.text+0x10fc>
     dec:	e59f430c 	ldr	r4, [pc, #780]	; 1100 <.text+0x1100>
     df0:	e1d600f8 	ldrsh	r0, [r6, #8]
     df4:	e1d6c0fa 	ldrsh	ip, [r6, #10]
     df8:	e1d6e0fc 	ldrsh	lr, [r6, #12]
     dfc:	e0833103 	add	r3, r3, r3, lsl #2
     e00:	e0822102 	add	r2, r2, r2, lsl #2
     e04:	e0811101 	add	r1, r1, r1, lsl #2
     e08:	e1a03083 	mov	r3, r3, lsl #1
     e0c:	e1a02082 	mov	r2, r2, lsl #1
     e10:	e1a01081 	mov	r1, r1, lsl #1
     e14:	e3570000 	cmp	r7, #0	; 0x0
     e18:	e584301c 	str	r3, [r4, #28]
     e1c:	e5842020 	str	r2, [r4, #32]
     e20:	e5841024 	str	r1, [r4, #36]
     e24:	e5840028 	str	r0, [r4, #40]
     e28:	e584c02c 	str	ip, [r4, #44]
     e2c:	e584e030 	str	lr, [r4, #48]
     e30:	e5853000 	str	r3, [r5]
     e34:	e5852004 	str	r2, [r5, #4]
     e38:	e5851008 	str	r1, [r5, #8]
     e3c:	e585000c 	str	r0, [r5, #12]
     e40:	e585c010 	str	ip, [r5, #16]
     e44:	e585e014 	str	lr, [r5, #20]
     e48:	e1a08005 	mov	r8, r5
     e4c:	e1a0a004 	mov	sl, r4
     e50:	1a000026 	bne	ef0 <SSP_data_distribution_HL+0x134>
     e54:	e59f02a8 	ldr	r0, [pc, #680]	; 1104 <.text+0x1104>
     e58:	e1a01004 	mov	r1, r4
     e5c:	e1a02006 	mov	r2, r6
     e60:	e286c008 	add	ip, r6, #8	; 0x8
     e64:	e1a0e006 	mov	lr, r6
     e68:	e5d2300e 	ldrb	r3, [r2, #14]
     e6c:	e2822001 	add	r2, r2, #1	; 0x1
     e70:	e1a03203 	mov	r3, r3, lsl #4
     e74:	e152000c 	cmp	r2, ip
     e78:	e1c130bc 	strh	r3, [r1, #12]
     e7c:	e0c030b2 	strh	r3, [r0], #2
     e80:	e2811002 	add	r1, r1, #2	; 0x2
     e84:	1afffff7 	bne	e68 <SSP_data_distribution_HL+0xac>
     e88:	e1de32f4 	ldrsh	r3, [lr, #36]
     e8c:	e1de22f0 	ldrsh	r2, [lr, #32]
     e90:	e1de12f2 	ldrsh	r1, [lr, #34]
     e94:	e0833103 	add	r3, r3, r3, lsl #2
     e98:	e0822102 	add	r2, r2, r2, lsl #2
     e9c:	e0811101 	add	r1, r1, r1, lsl #2
     ea0:	e1a03883 	mov	r3, r3, lsl #17
     ea4:	e1a00823 	mov	r0, r3, lsr #16
     ea8:	e1a02882 	mov	r2, r2, lsl #17
     eac:	e1a01881 	mov	r1, r1, lsl #17
     eb0:	e1a0c822 	mov	ip, r2, lsr #16
     eb4:	e1a01821 	mov	r1, r1, lsr #16
     eb8:	e3500000 	cmp	r0, #0	; 0x0
     ebc:	e1c801bc 	strh	r0, [r8, #28]
     ec0:	e1c8c1b8 	strh	ip, [r8, #24]
     ec4:	e1c811ba 	strh	r1, [r8, #26]
     ec8:	1a00003a 	bne	fb8 <.text+0xfb8>
     ecc:	e2862018 	add	r2, r6, #24	; 0x18
     ed0:	e892000c 	ldmia	r2, {r2, r3}
     ed4:	e58a3090 	str	r3, [sl, #144]
     ed8:	e1cac3b4 	strh	ip, [sl, #52]
     edc:	e1ca13b6 	strh	r1, [sl, #54]
     ee0:	e1ca03b8 	strh	r0, [sl, #56]
     ee4:	e58a208c 	str	r2, [sl, #140]
     ee8:	e8bd45f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, lr}
     eec:	e12fff1e 	bx	lr
     ef0:	e3570001 	cmp	r7, #1	; 0x1
     ef4:	0a000037 	beq	fd8 <.text+0xfd8>
     ef8:	e3570002 	cmp	r7, #2	; 0x2
     efc:	1afffff9 	bne	ee8 <SSP_data_distribution_HL+0x12c>
     f00:	e1d634f6 	ldrsh	r3, [r6, #70]
     f04:	e59fc1fc 	ldr	ip, [pc, #508]	; 1108 <.text+0x1108>
     f08:	e5853038 	str	r3, [r5, #56]
     f0c:	e5843044 	str	r3, [r4, #68]
     f10:	e1d635b2 	ldrh	r3, [r6, #82]
     f14:	e1c430b0 	strh	r3, [r4]
     f18:	e1dc30b0 	ldrh	r3, [ip]
     f1c:	e1c430b6 	strh	r3, [r4, #6]
     f20:	e1dc30b6 	ldrh	r3, [ip, #6]
     f24:	e1c430b4 	strh	r3, [r4, #4]
     f28:	e1dc31b2 	ldrh	r3, [ip, #18]
     f2c:	e1d625ba 	ldrh	r2, [r6, #90]
     f30:	e1c430b8 	strh	r3, [r4, #8]
     f34:	e1dc30b4 	ldrh	r3, [ip, #4]
     f38:	e212e001 	ands	lr, r2, #1	; 0x1
     f3c:	e1c430ba 	strh	r3, [r4, #10]
     f40:	e1a02802 	mov	r2, r2, lsl #16
     f44:	13a03001 	movne	r3, #1	; 0x1
     f48:	15c43002 	strneb	r3, [r4, #2]
     f4c:	e1a038c2 	mov	r3, r2, asr #17
     f50:	e1d614f2 	ldrsh	r1, [r6, #66]
     f54:	e1d604f4 	ldrsh	r0, [r6, #68]
     f58:	e203307f 	and	r3, r3, #127	; 0x7f
     f5c:	e2433001 	sub	r3, r3, #1	; 0x1
     f60:	e584103c 	str	r1, [r4, #60]
     f64:	e5840040 	str	r0, [r4, #64]
     f68:	e5851030 	str	r1, [r5, #48]
     f6c:	e5850034 	str	r0, [r5, #52]
     f70:	05c4e002 	streqb	lr, [r4, #2]
     f74:	e353000d 	cmp	r3, #13	; 0xd
     f78:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     f7c:	eaffffd9 	b	ee8 <SSP_data_distribution_HL+0x12c>
     f80:	00001028 	andeq	r1, r0, r8, lsr #32
     f84:	00000ee8 	andeq	r0, r0, r8, ror #29
     f88:	00000ee8 	andeq	r0, r0, r8, ror #29
     f8c:	00000ee8 	andeq	r0, r0, r8, ror #29
     f90:	00000ee8 	andeq	r0, r0, r8, ror #29
     f94:	00001034 	andeq	r1, r0, r4, lsr r0
     f98:	00001044 	andeq	r1, r0, r4, asr #32
     f9c:	00001054 	andeq	r1, r0, r4, asr r0
     fa0:	00000ee8 	andeq	r0, r0, r8, ror #29
     fa4:	00000ee8 	andeq	r0, r0, r8, ror #29
     fa8:	00000ee8 	andeq	r0, r0, r8, ror #29
     fac:	00001064 	andeq	r1, r0, r4, rrx
     fb0:	00001084 	andeq	r1, r0, r4, lsl #1
     fb4:	000010b4 	streqh	r1, [r0], -r4
     fb8:	e59f214c 	ldr	r2, [pc, #332]	; 110c <.text+0x110c>
     fbc:	e5d23000 	ldrb	r3, [r2]
     fc0:	e3530009 	cmp	r3, #9	; 0x9
     fc4:	95d23000 	ldrlsb	r3, [r2]
     fc8:	92833001 	addls	r3, r3, #1	; 0x1
     fcc:	920330ff 	andls	r3, r3, #255	; 0xff
     fd0:	95c23000 	strlsb	r3, [r2]
     fd4:	eaffffbc 	b	ecc <SSP_data_distribution_HL+0x110>
     fd8:	e1d634f0 	ldrsh	r3, [r6, #64]
     fdc:	e5853050 	str	r3, [r5, #80]
     fe0:	e5843088 	str	r3, [r4, #136]
     fe4:	e1d633b8 	ldrh	r3, [r6, #56]
     fe8:	e596203c 	ldr	r2, [r6, #60]
     fec:	e1c439b4 	strh	r3, [r4, #148]
     ff0:	e1d633ba 	ldrh	r3, [r6, #58]
     ff4:	e5842084 	str	r2, [r4, #132]
     ff8:	e585204c 	str	r2, [r5, #76]
     ffc:	e1c439b6 	strh	r3, [r4, #150]
    1000:	e1a00004 	mov	r0, r4
    1004:	e3a01000 	mov	r1, #0	; 0x0
    1008:	e0813006 	add	r3, r1, r6
    100c:	e5d32030 	ldrb	r2, [r3, #48]
    1010:	e2811001 	add	r1, r1, #1	; 0x1
    1014:	e3510006 	cmp	r1, #6	; 0x6
    1018:	e5c02048 	strb	r2, [r0, #72]
    101c:	e2800001 	add	r0, r0, #1	; 0x1
    1020:	1afffff8 	bne	1008 <.text+0x1008>
    1024:	eaffffaf 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1028:	e1d665b4 	ldrh	r6, [r6, #84]
    102c:	e1cc60b6 	strh	r6, [ip, #6]
    1030:	eaffffac 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1034:	e59f30d4 	ldr	r3, [pc, #212]	; 1110 <.text+0x1110>
    1038:	e1d665b4 	ldrh	r6, [r6, #84]
    103c:	e1c360b0 	strh	r6, [r3]
    1040:	eaffffa8 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1044:	e59f30c8 	ldr	r3, [pc, #200]	; 1114 <.text+0x1114>
    1048:	e1d665b4 	ldrh	r6, [r6, #84]
    104c:	e1c360b0 	strh	r6, [r3]
    1050:	eaffffa4 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1054:	e1d625b4 	ldrh	r2, [r6, #84]
    1058:	e59f30b8 	ldr	r3, [pc, #184]	; 1118 <.text+0x1118>
    105c:	e5c32000 	strb	r2, [r3]
    1060:	eaffffa0 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1064:	e1d625f4 	ldrsh	r2, [r6, #84]
    1068:	e3520001 	cmp	r2, #1	; 0x1
    106c:	1affff9d 	bne	ee8 <SSP_data_distribution_HL+0x12c>
    1070:	e59f10a4 	ldr	r1, [pc, #164]	; 111c <.text+0x111c>
    1074:	e5d13000 	ldrb	r3, [r1]
    1078:	e3530000 	cmp	r3, #0	; 0x0
    107c:	05c12000 	streqb	r2, [r1]
    1080:	eaffff98 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1084:	e59f4094 	ldr	r4, [pc, #148]	; 1120 <.text+0x1120>
    1088:	e1d605b4 	ldrh	r0, [r6, #84]
    108c:	e5d42000 	ldrb	r2, [r4]
    1090:	e1a03800 	mov	r3, r0, lsl #16
    1094:	e1520843 	cmp	r2, r3, asr #16
    1098:	0a000003 	beq	10ac <.text+0x10ac>
    109c:	e20000ff 	and	r0, r0, #255	; 0xff
    10a0:	eb002a06 	bl	b8c0 <jetiSetKeyChanged>
    10a4:	e59f3048 	ldr	r3, [pc, #72]	; 10f4 <.text+0x10f4>
    10a8:	e1d305b4 	ldrh	r0, [r3, #84]
    10ac:	e5c40000 	strb	r0, [r4]
    10b0:	eaffff8c 	b	ee8 <SSP_data_distribution_HL+0x12c>
    10b4:	e59fc068 	ldr	ip, [pc, #104]	; 1124 <.text+0x1124>
    10b8:	e5dc3000 	ldrb	r3, [ip]
    10bc:	e3530002 	cmp	r3, #2	; 0x2
    10c0:	11d625b4 	ldrneh	r2, [r6, #84]
    10c4:	159f305c 	ldrne	r3, [pc, #92]	; 1128 <.text+0x1128>
    10c8:	15c32000 	strneb	r2, [r3]
    10cc:	1affff85 	bne	ee8 <SSP_data_distribution_HL+0x12c>
    10d0:	e59f2050 	ldr	r2, [pc, #80]	; 1128 <.text+0x1128>
    10d4:	e1d635f4 	ldrsh	r3, [r6, #84]
    10d8:	e5d21000 	ldrb	r1, [r2]
    10dc:	e1530001 	cmp	r3, r1
    10e0:	13a03001 	movne	r3, #1	; 0x1
    10e4:	03a03000 	moveq	r3, #0	; 0x0
    10e8:	15cc3000 	strneb	r3, [ip]
    10ec:	05cc3000 	streqb	r3, [ip]
    10f0:	eaffff7c 	b	ee8 <SSP_data_distribution_HL+0x12c>
    10f4:	40001f64 	andmi	r1, r0, r4, ror #30
    10f8:	40000dcc 	andmi	r0, r0, ip, asr #27
    10fc:	40004de0 	andmi	r4, r0, r0, ror #27
    1100:	400020a4 	andmi	r2, r0, r4, lsr #1
    1104:	4000208c 	andmi	r2, r0, ip, lsl #1
    1108:	40004e3c 	andmi	r4, r0, ip, lsr lr
    110c:	40000e98 	mulmi	r0, r8, lr
    1110:	40000dae 	andmi	r0, r0, lr, lsr #27
    1114:	40000db0 	strmih	r0, [r0], -r0
    1118:	40000dac 	andmi	r0, r0, ip, lsr #27
    111c:	40000e99 	mulmi	r0, r9, lr
    1120:	40000dca 	andmi	r0, r0, sl, asr #27
    1124:	40000dd2 	ldrmid	r0, [r0], -r2
    1128:	4000213c 	andmi	r2, r0, ip, lsr r1

0000112c <SSP_rx_handler_HL>:

inline void SSP_rx_handler_HL(unsigned char SPI_rxdata) //rx_handler @ high-level processor
{
    112c:	e92d47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	static volatile unsigned char SPI_syncstate = 0;
	static volatile unsigned char SPI_rxcount = 0;
	static volatile unsigned char *SPI_rxptr;
	static volatile unsigned char incoming_page;

	//receive handler
	if (SPI_syncstate == 0) {
    1130:	e59f2484 	ldr	r2, [pc, #1156]	; 15bc <.text+0x15bc>
    1134:	e5d23000 	ldrb	r3, [r2]
    1138:	e20330ff 	and	r3, r3, #255	; 0xff
    113c:	e3530000 	cmp	r3, #0	; 0x0
    1140:	e20000ff 	and	r0, r0, #255	; 0xff
    1144:	e1a06002 	mov	r6, r2
    1148:	1a000004 	bne	1160 <SSP_rx_handler_HL+0x34>
		if (SPI_rxdata == '>')
    114c:	e350003e 	cmp	r0, #62	; 0x3e
    1150:	0a000011 	beq	119c <SSP_rx_handler_HL+0x70>
			SPI_syncstate++;
		else
			SPI_syncstate = 0;
	} else if (SPI_syncstate == 1) {
		if (SPI_rxdata == '*') {
			SPI_syncstate++;
			SPI_rxptr = (unsigned char *) &LL_1khz_attitude_data;
			SPI_rxcount = 40;
		} else
			SPI_syncstate = 0;
	} else if (SPI_syncstate == 2) {
		if (SPI_rxcount == 26) //14 bytes transmitted => select 500Hz page
		{
			incoming_page = LL_1khz_attitude_data.system_flags & 0x03; //system flags were already received
			if (incoming_page == 1)
				SPI_rxptr += 26;
			else if (incoming_page == 2)
				SPI_rxptr += 52;
		}
		SPI_rxcount--;
		*SPI_rxptr = SPI_rxdata;
		SPI_rxptr++;
		if (SPI_rxcount == 0) {
			SPI_syncstate++;
		}
	} else if (SPI_syncstate == 3) {
		if (SPI_rxdata == '<') //last byte ok => data should be valid
		{
			SSP_data_distribution_HL(); //only distribute data to other structs, if it was received correctly
			//ack data receiption
		}
		SPI_syncstate = 0;
	} else
		SPI_syncstate = 0;
    1154:	e5c23000 	strb	r3, [r2]
}
    1158:	e8bd47f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    115c:	e12fff1e 	bx	lr
    1160:	e5d23000 	ldrb	r3, [r2]
    1164:	e3530001 	cmp	r3, #1	; 0x1
    1168:	0a000010 	beq	11b0 <SSP_rx_handler_HL+0x84>
    116c:	e5d23000 	ldrb	r3, [r2]
    1170:	e3530002 	cmp	r3, #2	; 0x2
    1174:	0a00001c 	beq	11ec <SSP_rx_handler_HL+0xc0>
    1178:	e5d23000 	ldrb	r3, [r2]
    117c:	e3530003 	cmp	r3, #3	; 0x3
    1180:	13a03000 	movne	r3, #0	; 0x0
    1184:	1afffff2 	bne	1154 <SSP_rx_handler_HL+0x28>
    1188:	e350003c 	cmp	r0, #60	; 0x3c
    118c:	0a000039 	beq	1278 <SSP_rx_handler_HL+0x14c>
    1190:	e3a03000 	mov	r3, #0	; 0x0
    1194:	e5c63000 	strb	r3, [r6]
    1198:	eaffffee 	b	1158 <SSP_rx_handler_HL+0x2c>
    119c:	e5d23000 	ldrb	r3, [r2]
    11a0:	e2833001 	add	r3, r3, #1	; 0x1
    11a4:	e20330ff 	and	r3, r3, #255	; 0xff
    11a8:	e5c23000 	strb	r3, [r2]
    11ac:	eaffffe9 	b	1158 <SSP_rx_handler_HL+0x2c>
    11b0:	e350002a 	cmp	r0, #42	; 0x2a
    11b4:	13a03000 	movne	r3, #0	; 0x0
    11b8:	15c23000 	strneb	r3, [r2]
    11bc:	1affffe5 	bne	1158 <SSP_rx_handler_HL+0x2c>
    11c0:	e5d23000 	ldrb	r3, [r2]
    11c4:	e2833001 	add	r3, r3, #1	; 0x1
    11c8:	e20330ff 	and	r3, r3, #255	; 0xff
    11cc:	e5c23000 	strb	r3, [r2]
    11d0:	e59f33e8 	ldr	r3, [pc, #1000]	; 15c0 <.text+0x15c0>
    11d4:	e59f23e8 	ldr	r2, [pc, #1000]	; 15c4 <.text+0x15c4>
    11d8:	e5832000 	str	r2, [r3]
    11dc:	e59f33e4 	ldr	r3, [pc, #996]	; 15c8 <.text+0x15c8>
    11e0:	e3a01028 	mov	r1, #40	; 0x28
    11e4:	e5c31000 	strb	r1, [r3]
    11e8:	eaffffda 	b	1158 <SSP_rx_handler_HL+0x2c>
    11ec:	e59fc3d4 	ldr	ip, [pc, #980]	; 15c8 <.text+0x15c8>
    11f0:	e5dc3000 	ldrb	r3, [ip]
    11f4:	e353001a 	cmp	r3, #26	; 0x1a
    11f8:	0a00000e 	beq	1238 <SSP_rx_handler_HL+0x10c>
    11fc:	e59f13bc 	ldr	r1, [pc, #956]	; 15c0 <.text+0x15c0>
    1200:	e5dc3000 	ldrb	r3, [ip]
    1204:	e5912000 	ldr	r2, [r1]
    1208:	e2433001 	sub	r3, r3, #1	; 0x1
    120c:	e20330ff 	and	r3, r3, #255	; 0xff
    1210:	e5cc3000 	strb	r3, [ip]
    1214:	e4c20001 	strb	r0, [r2], #1
    1218:	e5dc3000 	ldrb	r3, [ip]
    121c:	e3530000 	cmp	r3, #0	; 0x0
    1220:	e5812000 	str	r2, [r1]
    1224:	05d63000 	ldreqb	r3, [r6]
    1228:	02833001 	addeq	r3, r3, #1	; 0x1
    122c:	020330ff 	andeq	r3, r3, #255	; 0xff
    1230:	05c63000 	streqb	r3, [r6]
    1234:	eaffffc7 	b	1158 <SSP_rx_handler_HL+0x2c>
    1238:	e59f3384 	ldr	r3, [pc, #900]	; 15c4 <.text+0x15c4>
    123c:	e1d320b0 	ldrh	r2, [r3]
    1240:	e59f1384 	ldr	r1, [pc, #900]	; 15cc <.text+0x15cc>
    1244:	e2022003 	and	r2, r2, #3	; 0x3
    1248:	e5c12000 	strb	r2, [r1]
    124c:	e5d13000 	ldrb	r3, [r1]
    1250:	e3530001 	cmp	r3, #1	; 0x1
    1254:	0a0000b6 	beq	1534 <.text+0x1534>
    1258:	e5d13000 	ldrb	r3, [r1]
    125c:	e3530002 	cmp	r3, #2	; 0x2
    1260:	1affffe5 	bne	11fc <SSP_rx_handler_HL+0xd0>
    1264:	e59f1354 	ldr	r1, [pc, #852]	; 15c0 <.text+0x15c0>
    1268:	e5913000 	ldr	r3, [r1]
    126c:	e2833034 	add	r3, r3, #52	; 0x34
    1270:	e5813000 	str	r3, [r1]
    1274:	eaffffe1 	b	1200 <SSP_rx_handler_HL+0xd4>
    1278:	e59f7344 	ldr	r7, [pc, #836]	; 15c4 <.text+0x15c4>
    127c:	e1d730b0 	ldrh	r3, [r7]
    1280:	e3130008 	tst	r3, #8	; 0x8
    1284:	e2038003 	and	r8, r3, #3	; 0x3
    1288:	159f3340 	ldrne	r3, [pc, #832]	; 15d0 <.text+0x15d0>
    128c:	13a02000 	movne	r2, #0	; 0x0
    1290:	15832000 	strne	r2, [r3]
    1294:	e1d710b6 	ldrh	r1, [r7, #6]
    1298:	e1d730f2 	ldrsh	r3, [r7, #2]
    129c:	e1d720f4 	ldrsh	r2, [r7, #4]
    12a0:	e59f532c 	ldr	r5, [pc, #812]	; 15d4 <.text+0x15d4>
    12a4:	e59f432c 	ldr	r4, [pc, #812]	; 15d8 <.text+0x15d8>
    12a8:	e1d700f8 	ldrsh	r0, [r7, #8]
    12ac:	e1d7c0fa 	ldrsh	ip, [r7, #10]
    12b0:	e1d7e0fc 	ldrsh	lr, [r7, #12]
    12b4:	e0833103 	add	r3, r3, r3, lsl #2
    12b8:	e0822102 	add	r2, r2, r2, lsl #2
    12bc:	e0811101 	add	r1, r1, r1, lsl #2
    12c0:	e1a03083 	mov	r3, r3, lsl #1
    12c4:	e1a02082 	mov	r2, r2, lsl #1
    12c8:	e1a01081 	mov	r1, r1, lsl #1
    12cc:	e3580000 	cmp	r8, #0	; 0x0
    12d0:	e584301c 	str	r3, [r4, #28]
    12d4:	e5842020 	str	r2, [r4, #32]
    12d8:	e5841024 	str	r1, [r4, #36]
    12dc:	e5840028 	str	r0, [r4, #40]
    12e0:	e584c02c 	str	ip, [r4, #44]
    12e4:	e584e030 	str	lr, [r4, #48]
    12e8:	e5853000 	str	r3, [r5]
    12ec:	e5852004 	str	r2, [r5, #4]
    12f0:	e5851008 	str	r1, [r5, #8]
    12f4:	e585000c 	str	r0, [r5, #12]
    12f8:	e585c010 	str	ip, [r5, #16]
    12fc:	e585e014 	str	lr, [r5, #20]
    1300:	e1a09005 	mov	r9, r5
    1304:	e1a0a004 	mov	sl, r4
    1308:	1a00002c 	bne	13c0 <SSP_rx_handler_HL+0x294>
    130c:	e59f02c8 	ldr	r0, [pc, #712]	; 15dc <.text+0x15dc>
    1310:	e1a01004 	mov	r1, r4
    1314:	e1a02007 	mov	r2, r7
    1318:	e287c008 	add	ip, r7, #8	; 0x8
    131c:	e1a0e007 	mov	lr, r7
    1320:	e5d2300e 	ldrb	r3, [r2, #14]
    1324:	e2822001 	add	r2, r2, #1	; 0x1
    1328:	e1a03203 	mov	r3, r3, lsl #4
    132c:	e15c0002 	cmp	ip, r2
    1330:	e1c130bc 	strh	r3, [r1, #12]
    1334:	e0c030b2 	strh	r3, [r0], #2
    1338:	e2811002 	add	r1, r1, #2	; 0x2
    133c:	1afffff7 	bne	1320 <SSP_rx_handler_HL+0x1f4>
    1340:	e1de32f4 	ldrsh	r3, [lr, #36]
    1344:	e1de22f0 	ldrsh	r2, [lr, #32]
    1348:	e1de12f2 	ldrsh	r1, [lr, #34]
    134c:	e0833103 	add	r3, r3, r3, lsl #2
    1350:	e0822102 	add	r2, r2, r2, lsl #2
    1354:	e0811101 	add	r1, r1, r1, lsl #2
    1358:	e1a03883 	mov	r3, r3, lsl #17
    135c:	e1a00823 	mov	r0, r3, lsr #16
    1360:	e1a02882 	mov	r2, r2, lsl #17
    1364:	e1a01881 	mov	r1, r1, lsl #17
    1368:	e1a0c822 	mov	ip, r2, lsr #16
    136c:	e1a01821 	mov	r1, r1, lsr #16
    1370:	e3500000 	cmp	r0, #0	; 0x0
    1374:	e1c901bc 	strh	r0, [r9, #28]
    1378:	e1c9c1b8 	strh	ip, [r9, #24]
    137c:	e1c911ba 	strh	r1, [r9, #26]
    1380:	0a000006 	beq	13a0 <SSP_rx_handler_HL+0x274>
    1384:	e59f2254 	ldr	r2, [pc, #596]	; 15e0 <.text+0x15e0>
    1388:	e5d23000 	ldrb	r3, [r2]
    138c:	e3530009 	cmp	r3, #9	; 0x9
    1390:	95d23000 	ldrlsb	r3, [r2]
    1394:	92833001 	addls	r3, r3, #1	; 0x1
    1398:	920330ff 	andls	r3, r3, #255	; 0xff
    139c:	95c23000 	strlsb	r3, [r2]
    13a0:	e2872018 	add	r2, r7, #24	; 0x18
    13a4:	e892000c 	ldmia	r2, {r2, r3}
    13a8:	e58a3090 	str	r3, [sl, #144]
    13ac:	e1cac3b4 	strh	ip, [sl, #52]
    13b0:	e1ca13b6 	strh	r1, [sl, #54]
    13b4:	e1ca03b8 	strh	r0, [sl, #56]
    13b8:	e58a208c 	str	r2, [sl, #140]
    13bc:	eaffff73 	b	1190 <SSP_rx_handler_HL+0x64>
    13c0:	e3580001 	cmp	r8, #1	; 0x1
    13c4:	0a00005f 	beq	1548 <.text+0x1548>
    13c8:	e3580002 	cmp	r8, #2	; 0x2
    13cc:	1affff6f 	bne	1190 <SSP_rx_handler_HL+0x64>
    13d0:	e1d734f6 	ldrsh	r3, [r7, #70]
    13d4:	e59fc208 	ldr	ip, [pc, #520]	; 15e4 <.text+0x15e4>
    13d8:	e5853038 	str	r3, [r5, #56]
    13dc:	e5843044 	str	r3, [r4, #68]
    13e0:	e1d735b2 	ldrh	r3, [r7, #82]
    13e4:	e1c430b0 	strh	r3, [r4]
    13e8:	e1dc30b0 	ldrh	r3, [ip]
    13ec:	e1c430b6 	strh	r3, [r4, #6]
    13f0:	e1dc30b6 	ldrh	r3, [ip, #6]
    13f4:	e1c430b4 	strh	r3, [r4, #4]
    13f8:	e1dc31b2 	ldrh	r3, [ip, #18]
    13fc:	e1d725ba 	ldrh	r2, [r7, #90]
    1400:	e1c430b8 	strh	r3, [r4, #8]
    1404:	e1dc30b4 	ldrh	r3, [ip, #4]
    1408:	e212e001 	ands	lr, r2, #1	; 0x1
    140c:	e1c430ba 	strh	r3, [r4, #10]
    1410:	e1a02802 	mov	r2, r2, lsl #16
    1414:	13a03001 	movne	r3, #1	; 0x1
    1418:	15c43002 	strneb	r3, [r4, #2]
    141c:	e1a038c2 	mov	r3, r2, asr #17
    1420:	e1d714f2 	ldrsh	r1, [r7, #66]
    1424:	e1d704f4 	ldrsh	r0, [r7, #68]
    1428:	e203307f 	and	r3, r3, #127	; 0x7f
    142c:	e2433001 	sub	r3, r3, #1	; 0x1
    1430:	e584103c 	str	r1, [r4, #60]
    1434:	e5840040 	str	r0, [r4, #64]
    1438:	e5851030 	str	r1, [r5, #48]
    143c:	e5850034 	str	r0, [r5, #52]
    1440:	05c4e002 	streqb	lr, [r4, #2]
    1444:	e353000d 	cmp	r3, #13	; 0xd
    1448:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    144c:	eaffff4f 	b	1190 <SSP_rx_handler_HL+0x64>
    1450:	00001488 	andeq	r1, r0, r8, lsl #9
    1454:	00001190 	muleq	r0, r0, r1
    1458:	00001190 	muleq	r0, r0, r1
    145c:	00001190 	muleq	r0, r0, r1
    1460:	00001190 	muleq	r0, r0, r1
    1464:	00001494 	muleq	r0, r4, r4
    1468:	000014a4 	andeq	r1, r0, r4, lsr #9
    146c:	000014b4 	streqh	r1, [r0], -r4
    1470:	00001190 	muleq	r0, r0, r1
    1474:	00001190 	muleq	r0, r0, r1
    1478:	00001190 	muleq	r0, r0, r1
    147c:	000014c4 	andeq	r1, r0, r4, asr #9
    1480:	000014e4 	andeq	r1, r0, r4, ror #9
    1484:	00001514 	andeq	r1, r0, r4, lsl r5
    1488:	e1d775b4 	ldrh	r7, [r7, #84]
    148c:	e1cc70b6 	strh	r7, [ip, #6]
    1490:	eaffff3e 	b	1190 <SSP_rx_handler_HL+0x64>
    1494:	e59f314c 	ldr	r3, [pc, #332]	; 15e8 <.text+0x15e8>
    1498:	e1d775b4 	ldrh	r7, [r7, #84]
    149c:	e1c370b0 	strh	r7, [r3]
    14a0:	eaffff3a 	b	1190 <SSP_rx_handler_HL+0x64>
    14a4:	e59f3140 	ldr	r3, [pc, #320]	; 15ec <.text+0x15ec>
    14a8:	e1d775b4 	ldrh	r7, [r7, #84]
    14ac:	e1c370b0 	strh	r7, [r3]
    14b0:	eaffff36 	b	1190 <SSP_rx_handler_HL+0x64>
    14b4:	e1d725b4 	ldrh	r2, [r7, #84]
    14b8:	e59f3130 	ldr	r3, [pc, #304]	; 15f0 <.text+0x15f0>
    14bc:	e5c32000 	strb	r2, [r3]
    14c0:	eaffff32 	b	1190 <SSP_rx_handler_HL+0x64>
    14c4:	e1d725f4 	ldrsh	r2, [r7, #84]
    14c8:	e3520001 	cmp	r2, #1	; 0x1
    14cc:	1affff2f 	bne	1190 <SSP_rx_handler_HL+0x64>
    14d0:	e59f111c 	ldr	r1, [pc, #284]	; 15f4 <.text+0x15f4>
    14d4:	e5d13000 	ldrb	r3, [r1]
    14d8:	e3530000 	cmp	r3, #0	; 0x0
    14dc:	05c12000 	streqb	r2, [r1]
    14e0:	eaffff2a 	b	1190 <SSP_rx_handler_HL+0x64>
    14e4:	e59f410c 	ldr	r4, [pc, #268]	; 15f8 <.text+0x15f8>
    14e8:	e1d705b4 	ldrh	r0, [r7, #84]
    14ec:	e5d42000 	ldrb	r2, [r4]
    14f0:	e1a03800 	mov	r3, r0, lsl #16
    14f4:	e1520843 	cmp	r2, r3, asr #16
    14f8:	0a000003 	beq	150c <.text+0x150c>
    14fc:	e20000ff 	and	r0, r0, #255	; 0xff
    1500:	eb0028ee 	bl	b8c0 <jetiSetKeyChanged>
    1504:	e59f30b8 	ldr	r3, [pc, #184]	; 15c4 <.text+0x15c4>
    1508:	e1d305b4 	ldrh	r0, [r3, #84]
    150c:	e5c40000 	strb	r0, [r4]
    1510:	eaffff1e 	b	1190 <SSP_rx_handler_HL+0x64>
    1514:	e59f00e0 	ldr	r0, [pc, #224]	; 15fc <.text+0x15fc>
    1518:	e5d03000 	ldrb	r3, [r0]
    151c:	e3530002 	cmp	r3, #2	; 0x2
    1520:	0a00001c 	beq	1598 <.text+0x1598>
    1524:	e1d725b4 	ldrh	r2, [r7, #84]
    1528:	e59f30d0 	ldr	r3, [pc, #208]	; 1600 <.text+0x1600>
    152c:	e5c32000 	strb	r2, [r3]
    1530:	eaffff16 	b	1190 <SSP_rx_handler_HL+0x64>
    1534:	e59f1084 	ldr	r1, [pc, #132]	; 15c0 <.text+0x15c0>
    1538:	e5913000 	ldr	r3, [r1]
    153c:	e283301a 	add	r3, r3, #26	; 0x1a
    1540:	e5813000 	str	r3, [r1]
    1544:	eaffff2d 	b	1200 <SSP_rx_handler_HL+0xd4>
    1548:	e1d734f0 	ldrsh	r3, [r7, #64]
    154c:	e5853050 	str	r3, [r5, #80]
    1550:	e5843088 	str	r3, [r4, #136]
    1554:	e1d733b8 	ldrh	r3, [r7, #56]
    1558:	e597203c 	ldr	r2, [r7, #60]
    155c:	e1c439b4 	strh	r3, [r4, #148]
    1560:	e1d733ba 	ldrh	r3, [r7, #58]
    1564:	e5842084 	str	r2, [r4, #132]
    1568:	e585204c 	str	r2, [r5, #76]
    156c:	e1c439b6 	strh	r3, [r4, #150]
    1570:	e1a00004 	mov	r0, r4
    1574:	e3a01000 	mov	r1, #0	; 0x0
    1578:	e0813007 	add	r3, r1, r7
    157c:	e5d32030 	ldrb	r2, [r3, #48]
    1580:	e2811001 	add	r1, r1, #1	; 0x1
    1584:	e3510006 	cmp	r1, #6	; 0x6
    1588:	e5c02048 	strb	r2, [r0, #72]
    158c:	e2800001 	add	r0, r0, #1	; 0x1
    1590:	1afffff8 	bne	1578 <.text+0x1578>
    1594:	eafffefd 	b	1190 <SSP_rx_handler_HL+0x64>
    1598:	e59f2060 	ldr	r2, [pc, #96]	; 1600 <.text+0x1600>
    159c:	e1d735f4 	ldrsh	r3, [r7, #84]
    15a0:	e5d21000 	ldrb	r1, [r2]
    15a4:	e1530001 	cmp	r3, r1
    15a8:	13a03001 	movne	r3, #1	; 0x1
    15ac:	03a03000 	moveq	r3, #0	; 0x0
    15b0:	15c03000 	strneb	r3, [r0]
    15b4:	05c03000 	streqb	r3, [r0]
    15b8:	eafffef4 	b	1190 <SSP_rx_handler_HL+0x64>
    15bc:	40000db9 	strmih	r0, [r0], -r9
    15c0:	40000db4 	strmih	r0, [r0], -r4
    15c4:	40001f64 	andmi	r1, r0, r4, ror #30
    15c8:	40000db8 	strmih	r0, [r0], -r8
    15cc:	40000db3 	strmih	r0, [r0], -r3
    15d0:	40000dcc 	andmi	r0, r0, ip, asr #27
    15d4:	40004de0 	andmi	r4, r0, r0, ror #27
    15d8:	400020a4 	andmi	r2, r0, r4, lsr #1
    15dc:	4000208c 	andmi	r2, r0, ip, lsl #1
    15e0:	40000e98 	mulmi	r0, r8, lr
    15e4:	40004e3c 	andmi	r4, r0, ip, lsr lr
    15e8:	40000dae 	andmi	r0, r0, lr, lsr #27
    15ec:	40000db0 	strmih	r0, [r0], -r0
    15f0:	40000dac 	andmi	r0, r0, ip, lsr #27
    15f4:	40000e99 	mulmi	r0, r9, lr
    15f8:	40000dca 	andmi	r0, r0, sl, asr #27
    15fc:	40000dd2 	ldrmid	r0, [r0], -r2
    1600:	4000213c 	andmi	r2, r0, ip, lsr r1

00001604 <fast_abs>:
{

	if(x>0) return x; else return (-x);

}
    1604:	e3500000 	cmp	r0, #0	; 0x0
    1608:	b2600000 	rsblt	r0, r0, #0	; 0x0
    160c:	e12fff1e 	bx	lr

00001610 <fast_sqrt>:

int fast_sqrt(int x)
{
	int l=0,r=0;
	l=x;
	while(fast_abs(l-r)>1){
    1610:	e0203fc0 	eor	r3, r0, r0, asr #31
    1614:	e0433fc0 	sub	r3, r3, r0, asr #31
    1618:	e3530001 	cmp	r3, #1	; 0x1
    161c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    1620:	e1a05000 	mov	r5, r0
    1624:	d1a04000 	movle	r4, r0
    1628:	da00000b 	ble	165c <fast_sqrt+0x4c>
    162c:	e1a04000 	mov	r4, r0
		r=x/l;
    1630:	e1a01004 	mov	r1, r4
    1634:	e1a00005 	mov	r0, r5
    1638:	eb005f7c 	bl	19430 <____divsi3_from_arm>
		l=(l+r)/2;
    163c:	e0843000 	add	r3, r4, r0
    1640:	e0833fa3 	add	r3, r3, r3, lsr #31
    1644:	e1a040c3 	mov	r4, r3, asr #1
    1648:	e0600004 	rsb	r0, r0, r4
    164c:	e3500000 	cmp	r0, #0	; 0x0
    1650:	b2600000 	rsblt	r0, r0, #0	; 0x0
    1654:	e3500001 	cmp	r0, #1	; 0x1
    1658:	cafffff4 	bgt	1630 <fast_sqrt+0x20>
	}
	return(l);
}
    165c:	e1a00004 	mov	r0, r4
    1660:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    1664:	e12fff1e 	bx	lr

00001668 <xy2latlon>:

unsigned int gpsDataOkTrigger=0;

void xy2latlon(double lat0, double lon0, double X, double Y, double *lat, double *lon)	//X: East, Y: North in m; lat0,lon0: Reference coordinates; lat,lon: current GPS measurement
{
    1668:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        *lat=lat0+Y/MEAN_EARTH_DIAMETER*360./PI;
    166c:	e59f40f4 	ldr	r4, [pc, #244]	; 1768 <.text+0x1768>
    1670:	e3a06101 	mov	r6, #1073741824	; 0x40000000
    1674:	e24dd008 	sub	sp, sp, #8	; 0x8
    1678:	e3a05101 	mov	r5, #1073741824	; 0x40000000
    167c:	e2866876 	add	r6, r6, #7733248	; 0x760000
    1680:	e28f80d0 	add	r8, pc, #208	; 0xd0
    1684:	e8980300 	ldmia	r8, {r8, r9}
    1688:	e1a0a000 	mov	sl, r0
    168c:	e1a0b001 	mov	fp, r1
    1690:	e88d000c 	stmia	sp, {r2, r3}
    1694:	e28d0034 	add	r0, sp, #52	; 0x34
    1698:	e8900003 	ldmia	r0, {r0, r1}
    169c:	e1a02004 	mov	r2, r4
    16a0:	e1a03005 	mov	r3, r5
    16a4:	e2866902 	add	r6, r6, #32768	; 0x8000
    16a8:	e3a07000 	mov	r7, #0	; 0x0
    16ac:	eb004169 	bl	11c58 <__aeabi_ddiv>
    16b0:	e1a02006 	mov	r2, r6
    16b4:	e1a03007 	mov	r3, r7
    16b8:	eb0040c2 	bl	119c8 <__aeabi_dmul>
    16bc:	e1a02008 	mov	r2, r8
    16c0:	e1a03009 	mov	r3, r9
    16c4:	eb004163 	bl	11c58 <__aeabi_ddiv>
    16c8:	e1a0200a 	mov	r2, sl
    16cc:	e1a0300b 	mov	r3, fp
    16d0:	eb003fb3 	bl	115a4 <__adddf3>
    16d4:	e59d303c 	ldr	r3, [sp, #60]
    16d8:	e8830003 	stmia	r3, {r0, r1}
        *lon=lon0+X/MEAN_EARTH_DIAMETER*360./PI/cos(lat0*UMR);
    16dc:	e1a02004 	mov	r2, r4
    16e0:	e1a03005 	mov	r3, r5
    16e4:	e28d002c 	add	r0, sp, #44	; 0x2c
    16e8:	e8900003 	ldmia	r0, {r0, r1}
    16ec:	eb004159 	bl	11c58 <__aeabi_ddiv>
    16f0:	e1a02006 	mov	r2, r6
    16f4:	e1a03007 	mov	r3, r7
    16f8:	eb0040b2 	bl	119c8 <__aeabi_dmul>
    16fc:	e1a02008 	mov	r2, r8
    1700:	e1a03009 	mov	r3, r9
    1704:	eb004153 	bl	11c58 <__aeabi_ddiv>
    1708:	e28f2050 	add	r2, pc, #80	; 0x50
    170c:	e892000c 	ldmia	r2, {r2, r3}
    1710:	e1a04000 	mov	r4, r0
    1714:	e1a05001 	mov	r5, r1
    1718:	e1a0000a 	mov	r0, sl
    171c:	e1a0100b 	mov	r1, fp
    1720:	eb0040a8 	bl	119c8 <__aeabi_dmul>
    1724:	eb005f44 	bl	1943c <__cos_from_arm>
    1728:	e1a02000 	mov	r2, r0
    172c:	e1a03001 	mov	r3, r1
    1730:	e1a00004 	mov	r0, r4
    1734:	e1a01005 	mov	r1, r5
    1738:	eb004146 	bl	11c58 <__aeabi_ddiv>
    173c:	e89d000c 	ldmia	sp, {r2, r3}
    1740:	eb003f97 	bl	115a4 <__adddf3>
    1744:	e59d3040 	ldr	r3, [sp, #64]
    1748:	e8830003 	stmia	r3, {r0, r1}
}
    174c:	e28dd008 	add	sp, sp, #8	; 0x8
    1750:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1754:	e12fff1e 	bx	lr
    1758:	400921fb 	strmid	r2, [r9], -fp
    175c:	54442d18 	strplb	r2, [r4], #-3352
    1760:	3f91df46 	svccc	0x0091df46
    1764:	a2529d39 	subges	r9, r2, #3648	; 0xe40
    1768:	416854a6 	cmnmi	r8, r6, lsr #9

0000176c <SDK_SetEmergencyMode>:
 *
 * Sets emergency mode on LowLevel processor. Select one of the EM_ defines as mode option. See EM_ defines for details
 */

void SDK_SetEmergencyMode(unsigned char mode) {
    176c:	e20000ff 	and	r0, r0, #255	; 0xff
	if ((mode != EM_SAVE_EXTENDED_WAITING_TIME) && (mode != EM_SAVE) && (mode
    1770:	e2403001 	sub	r3, r0, #1	; 0x1
    1774:	e3500008 	cmp	r0, #8	; 0x8
    1778:	13530001 	cmpne	r3, #1	; 0x1
    177c:	9a000001 	bls	1788 <SDK_SetEmergencyMode+0x1c>
    1780:	e3500004 	cmp	r0, #4	; 0x4
    1784:	112fff1e 	bxne	lr
			!= EM_RETURN_AT_MISSION_SUMMIT) && (mode
			!= EM_RETURN_AT_PREDEFINED_HEIGHT))
		return;
	emergencyMode = mode;
    1788:	e59f3010 	ldr	r3, [pc, #16]	; 17a0 <.text+0x17a0>
    178c:	e5c30000 	strb	r0, [r3]
	emergencyModeUpdate = 1;
    1790:	e59f300c 	ldr	r3, [pc, #12]	; 17a4 <.text+0x17a4>
    1794:	e3a02001 	mov	r2, #1	; 0x1
    1798:	e5c32000 	strb	r2, [r3]
    179c:	e12fff1e 	bx	lr
    17a0:	4000213c 	andmi	r2, r0, ip, lsr r1
    17a4:	40000dd2 	ldrmid	r0, [r0], -r2

000017a8 <SDK_EXAMPLE_direct_individual_motor_commands>:
}

/*
 * the following example shows the direct motor command usage by mapping the stick directly to the motor outputs (do NOT try to fly ;-) )
 */
void SDK_EXAMPLE_direct_individual_motor_commands(void)
{

	WO_SDK.ctrl_mode=0x00;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	WO_SDK.disable_motor_onoff_by_stick=0;

	unsigned int i;

	//scale throttle stick to [0..200] and map it to all motors
	WO_Direct_Individual_Motor_Control.motor[0]=RO_ALL_Data.channel[2]/21;
    17a8:	e59f00b0 	ldr	r0, [pc, #176]	; 1860 <.text+0x1860>
    17ac:	e59f20b0 	ldr	r2, [pc, #176]	; 1864 <.text+0x1864>
    17b0:	e1d031b0 	ldrh	r3, [r0, #16]
    17b4:	e081c392 	umull	ip, r1, r2, r3
    17b8:	e0613003 	rsb	r3, r1, r3
	WO_Direct_Individual_Motor_Control.motor[1]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[2]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[3]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[4]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[5]=RO_ALL_Data.channel[2]/21;

	if (RO_ALL_Data.channel[6]>2500)
    17bc:	e1d0c1b8 	ldrh	ip, [r0, #24]
    17c0:	e08110a3 	add	r1, r1, r3, lsr #1
    17c4:	e3a03d27 	mov	r3, #2496	; 0x9c0
    17c8:	e59f0098 	ldr	r0, [pc, #152]	; 1868 <.text+0x1868>
    17cc:	e59f2098 	ldr	r2, [pc, #152]	; 186c <.text+0x186c>
    17d0:	e2833004 	add	r3, r3, #4	; 0x4
    17d4:	e1a01221 	mov	r1, r1, lsr #4
    17d8:	e20110ff 	and	r1, r1, #255	; 0xff
    17dc:	e15c0003 	cmp	ip, r3
    17e0:	e3a03000 	mov	r3, #0	; 0x0
    17e4:	e3a0c001 	mov	ip, #1	; 0x1
    17e8:	e5c23002 	strb	r3, [r2, #2]
    17ec:	e5c01005 	strb	r1, [r0, #5]
    17f0:	e5c23000 	strb	r3, [r2]
    17f4:	e5c2c001 	strb	ip, [r2, #1]
    17f8:	e5c01000 	strb	r1, [r0]
    17fc:	e5c01001 	strb	r1, [r0, #1]
    1800:	e5c01002 	strb	r1, [r0, #2]
    1804:	e5c01003 	strb	r1, [r0, #3]
    1808:	e5c01004 	strb	r1, [r0, #4]
	{
		WO_Direct_Individual_Motor_Control.motorReverseMask=0x01; //invert motor 0 if AUX switch is enabled
		//limit inverted speed (IMPORTANT! THIS IS NOT DONE AUTOMATICALLY!)
		if (WO_Direct_Individual_Motor_Control.motor[0]>80)
			WO_Direct_Individual_Motor_Control.motor[0]=80;
	}else
		WO_Direct_Individual_Motor_Control.motorReverseMask=0x00;
    180c:	95c03008 	strlsb	r3, [r0, #8]
    1810:	9a000004 	bls	1828 <SDK_EXAMPLE_direct_individual_motor_commands+0x80>
    1814:	e5d03000 	ldrb	r3, [r0]
    1818:	e3530050 	cmp	r3, #80	; 0x50
    181c:	83a03050 	movhi	r3, #80	; 0x50
    1820:	e5c0c008 	strb	ip, [r0, #8]
    1824:	85c03000 	strhib	r3, [r0]
    1828:	e59f2038 	ldr	r2, [pc, #56]	; 1868 <.text+0x1868>
    182c:	e3a00001 	mov	r0, #1	; 0x1
    1830:	e2821006 	add	r1, r2, #6	; 0x6
    1834:	e3e0c037 	mvn	ip, #55	; 0x37


	//make sure commands are never 0 so that motors will always keep spinning
    //also make sure that commands stay within range
    for(i=0;i<6;i++)
    {
    	if(!WO_Direct_Individual_Motor_Control.motor[i]) WO_Direct_Individual_Motor_Control.motor[i]=1;
    1838:	e5d23000 	ldrb	r3, [r2]
    183c:	e3530000 	cmp	r3, #0	; 0x0
    1840:	05c20000 	streqb	r0, [r2]
    1844:	0a000001 	beq	1850 <SDK_EXAMPLE_direct_individual_motor_commands+0xa8>
    	else if (WO_Direct_Individual_Motor_Control.motor[i]>200) WO_Direct_Individual_Motor_Control.motor[i]=200;
    1848:	e35300c8 	cmp	r3, #200	; 0xc8
    184c:	85c2c000 	strhib	ip, [r2]
    1850:	e2822001 	add	r2, r2, #1	; 0x1
    1854:	e1520001 	cmp	r2, r1
    1858:	1afffff6 	bne	1838 <SDK_EXAMPLE_direct_individual_motor_commands+0x90>
    }
}
    185c:	e12fff1e 	bx	lr
    1860:	400020a4 	andmi	r2, r0, r4, lsr #1
    1864:	86186187 	ldrhi	r6, [r8], -r7, lsl #3
    1868:	4000207c 	andmi	r2, r0, ip, ror r0
    186c:	40002088 	andmi	r2, r0, r8, lsl #1

00001870 <SDK_EXAMPLE_direct_motor_commands_with_standard_output_mapping>:


void SDK_EXAMPLE_direct_motor_commands_with_standard_output_mapping(void)
{
	WO_SDK.ctrl_mode=0x01;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	/*
	 *  Stick commands directly mapped to motors, NO attitude control! Do NOT try to fly!
	 * */

	WO_Direct_Motor_Control.pitch=(4095-RO_ALL_Data.channel[0])/21;
    1870:	e59f3094 	ldr	r3, [pc, #148]	; 190c <.text+0x190c>
    1874:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
	WO_Direct_Motor_Control.roll=RO_ALL_Data.channel[1]/21;
	WO_Direct_Motor_Control.thrust=RO_ALL_Data.channel[2]/21;
    1878:	e1d3c1b0 	ldrh	ip, [r3, #16]
    187c:	e59f408c 	ldr	r4, [pc, #140]	; 1910 <.text+0x1910>
    1880:	e1d300be 	ldrh	r0, [r3, #14]
    1884:	e1d360bc 	ldrh	r6, [r3, #12]
	WO_Direct_Motor_Control.yaw=(4095-RO_ALL_Data.channel[3])/21;
    1888:	e1d311b2 	ldrh	r1, [r3, #18]
    188c:	e3a02eff 	mov	r2, #4080	; 0xff0
    1890:	e0853c94 	umull	r3, r5, r4, ip
    1894:	e3a035c3 	mov	r3, #817889280	; 0x30c00000
    1898:	e08e7094 	umull	r7, lr, r4, r0
    189c:	e282200f 	add	r2, r2, #15	; 0xf
    18a0:	e2833bc3 	add	r3, r3, #199680	; 0x30c00
    18a4:	e0611002 	rsb	r1, r1, r2
    18a8:	e2833031 	add	r3, r3, #49	; 0x31
    18ac:	e0662002 	rsb	r2, r6, r2
    18b0:	e0c64193 	smull	r4, r6, r3, r1
    18b4:	e0c47293 	smull	r7, r4, r3, r2
    18b8:	e06e0000 	rsb	r0, lr, r0
    18bc:	e065c00c 	rsb	ip, r5, ip
    18c0:	e59f304c 	ldr	r3, [pc, #76]	; 1914 <.text+0x1914>
    18c4:	e08ee0a0 	add	lr, lr, r0, lsr #1
    18c8:	e08550ac 	add	r5, r5, ip, lsr #1
    18cc:	e1a02fc2 	mov	r2, r2, asr #31
    18d0:	e59fc040 	ldr	ip, [pc, #64]	; 1918 <.text+0x1918>
    18d4:	e1a01fc1 	mov	r1, r1, asr #31
    18d8:	e3a00001 	mov	r0, #1	; 0x1
    18dc:	e0622144 	rsb	r2, r2, r4, asr #2
    18e0:	e0611146 	rsb	r1, r1, r6, asr #2
    18e4:	e1a0e22e 	mov	lr, lr, lsr #4
    18e8:	e1a05225 	mov	r5, r5, lsr #4
    18ec:	e5cc0001 	strb	r0, [ip, #1]
    18f0:	e5c31002 	strb	r1, [r3, #2]
    18f4:	e5c32000 	strb	r2, [r3]
    18f8:	e5c3e001 	strb	lr, [r3, #1]
    18fc:	e5c35003 	strb	r5, [r3, #3]
    1900:	e5cc0000 	strb	r0, [ip]

}
    1904:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    1908:	e12fff1e 	bx	lr
    190c:	400020a4 	andmi	r2, r0, r4, lsr #1
    1910:	86186187 	ldrhi	r6, [r8], -r7, lsl #3
    1914:	40002078 	andmi	r2, r0, r8, ror r0
    1918:	40002088 	andmi	r2, r0, r8, lsl #1

0000191c <SDK_EXAMPLE_attitude_commands>:


void SDK_EXAMPLE_attitude_commands(void)
{
	WO_SDK.ctrl_mode=0x02;	//0x00: direct individual motor control: individual commands for motors 0..3
    191c:	e59f1024 	ldr	r1, [pc, #36]	; 1948 <.text+0x1948>
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	//with this example the UAV will go to ~10% throttle when SDK control is activated
	WO_CTRL_Input.ctrl=0x08;	//0x08: enable throttle control by HL. Height control and GPS are deactivated!!
    1920:	e59f0024 	ldr	r0, [pc, #36]	; 194c <.text+0x194c>
    1924:	e3a03001 	mov	r3, #1	; 0x1
    1928:	e5c13001 	strb	r3, [r1, #1]
								//pitch, roll and yaw are still commanded via the remote control

	WO_CTRL_Input.thrust=400;	//10% throttle command
    192c:	e3a03e19 	mov	r3, #400	; 0x190
    1930:	e3a02002 	mov	r2, #2	; 0x2
    1934:	e1c030b6 	strh	r3, [r0, #6]
    1938:	e3a03008 	mov	r3, #8	; 0x8
    193c:	e5c12000 	strb	r2, [r1]
    1940:	e1c030b8 	strh	r3, [r0, #8]


}
    1944:	e12fff1e 	bx	lr
    1948:	40002088 	andmi	r2, r0, r8, lsl #1
    194c:	4000206c 	andmi	r2, r0, ip, rrx

00001950 <SDK_EXAMPLE_turn_motors_on>:



/* This function demonstrates a simple waypoint command generation. The switch on Channel 7 is used
 * to activate a 15m by 15m square. Therefore a waypoint is calculated from the current position and
 * height and is transmitted to the low level processor. The waypoint status is monitored to switch to
 * the next waypoint after the current one is reached.
 *
 * wpCtrlWpCmd is used to send a command to the low level processor. Different options like waypoint, launch, land, come home, set home
 * are available. See LL_HL_comm.h for WP_CMD_* defines
 *
 * wpCtrlWpCmdUpdated has to be set to 1 to send the command. When the cmd is sent it is set back to 0 automatically
 *
 * wpCtrlAckTrigger is set to 1 when the LL accepts the waypoint
 *
 * wpCtrlNavStatus gives you a navigation status. See WP_NAVSTAT_* defines in SDK.h for options
 *
 * wpCtrlDistToWp gives you the current distance to the current waypoint in dm (= 10 cm)
 */
void SDK_EXAMPLE_gps_waypoint_control()
{
	static unsigned char wpExampleState=0;
	static double originLat,originLon;


	WO_SDK.ctrl_mode=0x03;

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	switch (wpExampleState)
	{
		//prior to start, the lever on channel 7 has to be in "OFF" position
		case 0:
		if ((RO_ALL_Data.channel[6]<1600) || (wpExampleActive))
			wpExampleState=1;
		break;

		case 1:
		if ((RO_ALL_Data.channel[6]>2400) || (wpExampleActive))
		{
			double lat,lon;
			//lever was set to "ON" state -> calculate and send first waypoint and switch state

			//fill waypoint structure
			wpToLL.max_speed=100;
			wpToLL.pos_acc=3000; 	//3m accuracy
			wpToLL.time=400; 		//4 seconds waiting time at each waypoint
			wpToLL.wp_activated=1;

			//see LL_HL_comm.h for WPPROP defines
			wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

			//use current height and yaw
			wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
			wpToLL.height=RO_ALL_Data.fusion_height; //use current height

			originLat=(double)GPS_Data.latitude/10000000.0;
			originLon=(double)GPS_Data.longitude/10000000.0;

			//calculate a position 15m north of us
			xy2latlon(originLat,originLon,0.0,15.0,&lat,&lon);

			wpToLL.X=lon*10000000;
			wpToLL.Y=lat*10000000;

			//calc chksum
			wpToLL.chksum = 0xAAAA
									+ wpToLL.yaw
									+ wpToLL.height
									+ wpToLL.time
									+ wpToLL.X
									+ wpToLL.Y
									+ wpToLL.max_speed
									+ wpToLL.pos_acc
									+ wpToLL.properties
									+ wpToLL.wp_activated;

			//send waypoint
			wpCtrlAckTrigger=0;
			wpCtrlWpCmd=WP_CMD_SINGLE_WP;
			wpCtrlWpCmdUpdated=1;
			wpExampleWpNr=0;
			wpExampleState=2;

		}
		break;

		case 2:
			//wait until cmd is processed and sent to LL processor
			if ((wpCtrlWpCmdUpdated==0) && (wpCtrlAckTrigger))
			{
				//check if waypoint was reached and wait time is over
				if (wpCtrlNavStatus&(WP_NAVSTAT_REACHED_POS_TIME))
				{
					//new waypoint
					double lat,lon;

					//fill waypoint structure
					wpToLL.max_speed=100;
					wpToLL.pos_acc=3000; //3m accuracy
					wpToLL.time=400; //4 seconds wait time
					wpToLL.wp_activated=1;

					//see LL_HL_comm.h for WPPROP defines
					wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

					//use current height and yaw
					wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
					wpToLL.height=RO_ALL_Data.fusion_height; //use current height

					//calculate a position 15m north and 15m east of origin
					xy2latlon(originLat,originLon,15.0,15.0,&lat,&lon);

					wpToLL.X=lon*10000000;
					wpToLL.Y=lat*10000000;

					//calc chksum
					wpToLL.chksum = 0xAAAA
											+ wpToLL.yaw
											+ wpToLL.height
											+ wpToLL.time
											+ wpToLL.X
											+ wpToLL.Y
											+ wpToLL.max_speed
											+ wpToLL.pos_acc
											+ wpToLL.properties
											+ wpToLL.wp_activated;
					//send waypoint
					wpCtrlAckTrigger=0;
					wpCtrlWpCmd=WP_CMD_SINGLE_WP;
					wpCtrlWpCmdUpdated=1;
					wpExampleWpNr++;

					wpExampleState=3;
				}

				if (wpCtrlNavStatus&WP_NAVSTAT_PILOT_ABORT)
				{
					wpExampleActive=0;
					wpExampleState=0;
				}


			}
			if ((RO_ALL_Data.channel[6]<1600) && (wpExampleActive==0))
						wpExampleState=0;
		break;

		case 3:
			//wait until cmd is processed and sent to LL processor
			if ((wpCtrlWpCmdUpdated==0) && (wpCtrlAckTrigger))
			{
				//check if waypoint was reached and wait time is over
				if (wpCtrlNavStatus&(WP_NAVSTAT_REACHED_POS_TIME))
				{
					//new waypoint
					double lat,lon;

					//fill waypoint structure
					wpToLL.max_speed=100;
					wpToLL.pos_acc=3000; //3m accuracy
					wpToLL.time=400; //4 seconds wait time
					wpToLL.wp_activated=1;

					//see LL_HL_comm.h for WPPROP defines
					wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

					//use current height and yaw
					wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
					wpToLL.height=RO_ALL_Data.fusion_height; //use current height

					//calculate a position 15m east of origin
					xy2latlon(originLat,originLon,15.0,0.0,&lat,&lon);

					wpToLL.X=lon*10000000;
					wpToLL.Y=lat*10000000;

					//calc chksum
					wpToLL.chksum = 0xAAAA
											+ wpToLL.yaw
											+ wpToLL.height
											+ wpToLL.time
											+ wpToLL.X
											+ wpToLL.Y
											+ wpToLL.max_speed
											+ wpToLL.pos_acc
											+ wpToLL.properties
											+ wpToLL.wp_activated;

					//send waypoint
					wpCtrlAckTrigger=0;
					wpCtrlWpCmd=WP_CMD_SINGLE_WP;
					wpCtrlWpCmdUpdated=1;
					wpExampleWpNr++;

					wpExampleState=4;
				}

				if (wpCtrlNavStatus&WP_NAVSTAT_PILOT_ABORT)
				{
					wpExampleActive=0;
					wpExampleState=0;
				}


			}
			if ((RO_ALL_Data.channel[6]<1600) && (wpExampleActive==0))
						wpExampleState=0;
		break;

		case 4:
			//wait until cmd is processed and sent to LL processor
			if ((wpCtrlWpCmdUpdated==0) && (wpCtrlAckTrigger))
			{
				//check if waypoint was reached and wait time is over
				if (wpCtrlNavStatus&(WP_NAVSTAT_REACHED_POS_TIME))
				{

					//fill waypoint structure
					wpToLL.max_speed=100;
					wpToLL.pos_acc=3000; //3m accuracy
					wpToLL.time=400; //4 seconds wait time
					wpToLL.wp_activated=1;

					//see LL_HL_comm.h for WPPROP defines
					wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

					//use current height and yaw
					wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
					wpToLL.height=RO_ALL_Data.fusion_height; //use current height

					//go to the beginning

					wpToLL.X=originLon*10000000;
					wpToLL.Y=originLat*10000000;

					//calc chksum
					wpToLL.chksum = 0xAAAA
											+ wpToLL.yaw
											+ wpToLL.height
											+ wpToLL.time
											+ wpToLL.X
											+ wpToLL.Y
											+ wpToLL.max_speed
											+ wpToLL.pos_acc
											+ wpToLL.properties
											+ wpToLL.wp_activated;

					//send waypoint
					wpCtrlAckTrigger=0;
					wpCtrlWpCmd=WP_CMD_SINGLE_WP;
					wpCtrlWpCmdUpdated=1;

					wpExampleWpNr++;

					wpExampleState=0;
					wpExampleActive=0;
				}

				if (wpCtrlNavStatus&WP_NAVSTAT_PILOT_ABORT)
				{
					wpExampleActive=0;
					wpExampleState=0;
				}


			}
			if ((RO_ALL_Data.channel[6]<1600) && (wpExampleActive==0))
						wpExampleState=0;
		break;

		default:
			wpExampleState=0;
		break;
	}

}

int SDK_EXAMPLE_turn_motors_on(void) //hold throttle stick down and yaw stick fully left to turn motors on
{
	static int timeout=0;

	WO_SDK.ctrl_mode=0x02;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	WO_SDK.disable_motor_onoff_by_stick=0; //make sure stick command is accepted

	if(++timeout>=1000)
    1950:	e59f007c 	ldr	r0, [pc, #124]	; 19d4 <.text+0x19d4>
    1954:	e5903000 	ldr	r3, [r0]
    1958:	e59f2078 	ldr	r2, [pc, #120]	; 19d8 <.text+0x19d8>
    195c:	e283c001 	add	ip, r3, #1	; 0x1
    1960:	e92d4010 	stmdb	sp!, {r4, lr}
    1964:	e3a01001 	mov	r1, #1	; 0x1
    1968:	e3a0e000 	mov	lr, #0	; 0x0
    196c:	e35c0ffa 	cmp	ip, #1000	; 0x3e8
    1970:	e3a03002 	mov	r3, #2	; 0x2
    1974:	e580c000 	str	ip, [r0]
	{
		timeout=0;
    1978:	e1a04001 	mov	r4, r1
    197c:	e5c23000 	strb	r3, [r2]
    1980:	e5c2e002 	strb	lr, [r2, #2]
    1984:	e5c21001 	strb	r1, [r2, #1]
    1988:	a580e000 	strge	lr, [r0]
    198c:	aa00000d 	bge	19c8 <SDK_EXAMPLE_turn_motors_on+0x78>
		return(1); //1 => start sequence completed => motors running => user can stop calling this function
	}
	else if(timeout>500) //neutral stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=0;
		return(0);
	}
	else //hold stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
    1990:	e59f1044 	ldr	r1, [pc, #68]	; 19dc <.text+0x19dc>
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=-2047;
    1994:	e3e03e7f 	mvn	r3, #2032	; 0x7f0
    1998:	e35c0f7d 	cmp	ip, #500	; 0x1f4
    199c:	e243300e 	sub	r3, r3, #14	; 0xe
    19a0:	d1c130b4 	strleh	r3, [r1, #4]
    19a4:	c3a0300c 	movgt	r3, #12	; 0xc
    19a8:	d3a0300c 	movle	r3, #12	; 0xc
    19ac:	c1c1e0b4 	strgth	lr, [r1, #4]
    19b0:	c1c130b8 	strgth	r3, [r1, #8]
    19b4:	c1c1e0b6 	strgth	lr, [r1, #6]
    19b8:	d1c1e0b6 	strleh	lr, [r1, #6]
    19bc:	d1c130b8 	strleh	r3, [r1, #8]
    19c0:	e1a0400e 	mov	r4, lr
    19c4:	d1a0400e 	movle	r4, lr
		return(0);
	}

}
    19c8:	e1a00004 	mov	r0, r4
    19cc:	e8bd4010 	ldmia	sp!, {r4, lr}
    19d0:	e12fff1e 	bx	lr
    19d4:	40000dd8 	ldrmid	r0, [r0], -r8
    19d8:	40002088 	andmi	r2, r0, r8, lsl #1
    19dc:	4000206c 	andmi	r2, r0, ip, rrx

000019e0 <SDK_EXAMPLE_turn_motors_off>:

int SDK_EXAMPLE_turn_motors_off(void) //hold throttle stick down and yaw stick fully right to turn motors off
{
	static int timeout=0;

	WO_SDK.ctrl_mode=0x02;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	WO_SDK.disable_motor_onoff_by_stick=0; //make sure stick command is accepted

	if(++timeout>=1000)
    19e0:	e59f007c 	ldr	r0, [pc, #124]	; 1a64 <.text+0x1a64>
    19e4:	e5903000 	ldr	r3, [r0]
    19e8:	e59f2078 	ldr	r2, [pc, #120]	; 1a68 <.text+0x1a68>
    19ec:	e283c001 	add	ip, r3, #1	; 0x1
    19f0:	e92d4010 	stmdb	sp!, {r4, lr}
    19f4:	e3a01001 	mov	r1, #1	; 0x1
    19f8:	e3a0e000 	mov	lr, #0	; 0x0
    19fc:	e35c0ffa 	cmp	ip, #1000	; 0x3e8
    1a00:	e3a03002 	mov	r3, #2	; 0x2
    1a04:	e580c000 	str	ip, [r0]
	{
		timeout=0;
    1a08:	e1a04001 	mov	r4, r1
    1a0c:	e5c23000 	strb	r3, [r2]
    1a10:	e5c2e002 	strb	lr, [r2, #2]
    1a14:	e5c21001 	strb	r1, [r2, #1]
    1a18:	a580e000 	strge	lr, [r0]
    1a1c:	aa00000d 	bge	1a58 <SDK_EXAMPLE_turn_motors_off+0x78>
		return(1); //1 => stop sequence completed => motors turned off => user can stop calling this function
	}
	else if(timeout>500) //neutral stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=0;
		return(0);
	}
	else //hold stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
    1a20:	e59f2044 	ldr	r2, [pc, #68]	; 1a6c <.text+0x1a6c>
    1a24:	e35c0f7d 	cmp	ip, #500	; 0x1f4
    1a28:	e1a03002 	mov	r3, r2
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=2047;
    1a2c:	d3e03b3e 	mvnle	r3, #63488	; 0xf800
    1a30:	c1c2e0b4 	strgth	lr, [r2, #4]
    1a34:	d1c230b4 	strleh	r3, [r2, #4]
    1a38:	c3a0200c 	movgt	r2, #12	; 0xc
    1a3c:	d3a0300c 	movle	r3, #12	; 0xc
    1a40:	c1c320b8 	strgth	r2, [r3, #8]
    1a44:	c1c3e0b6 	strgth	lr, [r3, #6]
    1a48:	d1c2e0b6 	strleh	lr, [r2, #6]
    1a4c:	d1c230b8 	strleh	r3, [r2, #8]
    1a50:	e1a0400e 	mov	r4, lr
    1a54:	d1a0400e 	movle	r4, lr
		return(0);
	}
}
    1a58:	e1a00004 	mov	r0, r4
    1a5c:	e8bd4010 	ldmia	sp!, {r4, lr}
    1a60:	e12fff1e 	bx	lr
    1a64:	40000dd4 	ldrmid	r0, [r0], -r4
    1a68:	40002088 	andmi	r2, r0, r8, lsl #1
    1a6c:	4000206c 	andmi	r2, r0, ip, rrx

00001a70 <laser_measurement>:


#ifdef MATLAB

void SDK_matlabMainLoop()
{
	static unsigned short uart_count = 1; //counter for uart communication


		/* put your own c-code here */

		rt_OneStep(); //call RTW function rt_OneStep
		//ctrl_mode is set in rt_one_step

		/* put your own c-code here */


		//don't touch anything below here

		//debug packet handling
		if (uart_count==0 && xbee_send_flag) //call function for uart transmission with 50 Hz
		{
			matlab_debug.cpu_load = HL_Status.cpu_load;
			matlab_debug.battery_voltage = HL_Status.battery_voltage_1;

			UART_Matlab_SendPacket(&matlab_debug, sizeof(matlab_debug), 'd');
		}
		uart_count++;
		uart_count%=ControllerCyclesPerSecond/50;

		//save parameters only while not flying
		if ((!RO_ALL_Data.flying) && (triggerSaveMatlabParams))
		{
			triggerSaveMatlabParams=0;
			lpc_aci_SavePara();
			lpc_aci_WriteParatoFlash();
		}

}


#endif


void laser_measurement(void){
    1a70:	e92d4030 	stmdb	sp!, {r4, r5, lr}
	// Write 0x04 to register 0x00 to initiate an acquisition with receiver bias correction
	I2C0WriteByte(0x00, 0x04);
    1a74:	e3a00000 	mov	r0, #0	; 0x0
    1a78:	e24dd004 	sub	sp, sp, #4	; 0x4
    1a7c:	e3a01004 	mov	r1, #4	; 0x4

	// Read register 0x01. Repeat until bit 0 (LSB) goes low
	byte_read[0] = 1;
    1a80:	e59f5068 	ldr	r5, [pc, #104]	; 1af0 <.text+0x1af0>
	last_bit = (*byte_read) & 0x01;
    1a84:	e59f4068 	ldr	r4, [pc, #104]	; 1af4 <.text+0x1af4>
    1a88:	eb001d13 	bl	8edc <I2C0WriteByte>
    1a8c:	e3a03001 	mov	r3, #1	; 0x1
    1a90:	e5843000 	str	r3, [r4]
    1a94:	e5c53000 	strb	r3, [r5]
	while(last_bit){
		I2C0ReadByte(0x01, byte_read);
    1a98:	e3a00001 	mov	r0, #1	; 0x1
    1a9c:	e59f104c 	ldr	r1, [pc, #76]	; 1af0 <.text+0x1af0>
    1aa0:	eb001d67 	bl	9044 <I2C0ReadByte>
		last_bit = (*byte_read) & 0x01;
    1aa4:	e5d53000 	ldrb	r3, [r5]
    1aa8:	e2033001 	and	r3, r3, #1	; 0x1
    1aac:	e3530000 	cmp	r3, #0	; 0x0
    1ab0:	e5843000 	str	r3, [r4]
    1ab4:	1afffff7 	bne	1a98 <laser_measurement+0x28>
	}
    // Array to store high and low bytes of distance
     unsigned char distanceArray[2];

    // Read high byte from 0x0f
     I2C0ReadByte(0x0f, &distanceArray[0]);
    1ab8:	e28d1002 	add	r1, sp, #2	; 0x2
    1abc:	e3a0000f 	mov	r0, #15	; 0xf
    1ac0:	eb001d5f 	bl	9044 <I2C0ReadByte>

    // Read low byte from 0x10
     I2C0ReadByte(0x10, &distanceArray[1]);
    1ac4:	e28d1003 	add	r1, sp, #3	; 0x3
    1ac8:	e3a00010 	mov	r0, #16	; 0x10
    1acc:	eb001d5c 	bl	9044 <I2C0ReadByte>

    // Shift high byte and add to low byte to obtain the 16-bit measured distance in centimeters
     laser_distance = (distanceArray[0] << 8) + distanceArray[1];
    1ad0:	e5dd3002 	ldrb	r3, [sp, #2]
    1ad4:	e5dd2003 	ldrb	r2, [sp, #3]
    1ad8:	e59f1018 	ldr	r1, [pc, #24]	; 1af8 <.text+0x1af8>
    1adc:	e0822403 	add	r2, r2, r3, lsl #8
    1ae0:	e1c120b0 	strh	r2, [r1]
}
    1ae4:	e28dd004 	add	sp, sp, #4	; 0x4
    1ae8:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    1aec:	e12fff1e 	bx	lr
    1af0:	400020a2 	andmi	r2, r0, r2, lsr #1
    1af4:	4000209c 	mulmi	r0, ip, r0
    1af8:	400020a0 	andmi	r2, r0, r0, lsr #1

00001afc <SDK_EXAMPLE_gps_waypoint_control>:
    1afc:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1b00:	e59f9664 	ldr	r9, [pc, #1636]	; 216c <.text+0x216c>
    1b04:	e59f1664 	ldr	r1, [pc, #1636]	; 2170 <.text+0x2170>
    1b08:	e5d90000 	ldrb	r0, [r9]
    1b0c:	e3a03001 	mov	r3, #1	; 0x1
    1b10:	e3a02003 	mov	r2, #3	; 0x3
    1b14:	e24dd034 	sub	sp, sp, #52	; 0x34
    1b18:	e5c13001 	strb	r3, [r1, #1]
    1b1c:	e5c12000 	strb	r2, [r1]
    1b20:	e3500004 	cmp	r0, #4	; 0x4
    1b24:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
    1b28:	ea000004 	b	1b40 <.text+0x1b40>
    1b2c:	00001eb0 	streqh	r1, [r0], -r0
    1b30:	00001cc0 	andeq	r1, r0, r0, asr #25
    1b34:	00001e6c 	andeq	r1, r0, ip, ror #28
    1b38:	00001c7c 	andeq	r1, r0, ip, ror ip
    1b3c:	00001b54 	andeq	r1, r0, r4, asr fp
    1b40:	e3a03000 	mov	r3, #0	; 0x0
    1b44:	e5c93000 	strb	r3, [r9]
    1b48:	e28dd034 	add	sp, sp, #52	; 0x34
    1b4c:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1b50:	e12fff1e 	bx	lr
    1b54:	e59fb618 	ldr	fp, [pc, #1560]	; 2174 <.text+0x2174>
    1b58:	e5dba000 	ldrb	sl, [fp]
    1b5c:	e35a0000 	cmp	sl, #0	; 0x0
    1b60:	1a000040 	bne	1c68 <.text+0x1c68>
    1b64:	e59f260c 	ldr	r2, [pc, #1548]	; 2178 <.text+0x2178>
    1b68:	e5d23000 	ldrb	r3, [r2]
    1b6c:	e3530000 	cmp	r3, #0	; 0x0
    1b70:	0a00003c 	beq	1c68 <.text+0x1c68>
    1b74:	e59f3600 	ldr	r3, [pc, #1536]	; 217c <.text+0x217c>
    1b78:	e1d370b0 	ldrh	r7, [r3]
    1b7c:	e3170002 	tst	r7, #2	; 0x2
    1b80:	0a000034 	beq	1c58 <.text+0x1c58>
    1b84:	e59f55f4 	ldr	r5, [pc, #1524]	; 2180 <.text+0x2180>
    1b88:	e59f35f4 	ldr	r3, [pc, #1524]	; 2184 <.text+0x2184>
    1b8c:	e3a0c064 	mov	ip, #100	; 0x64
    1b90:	e5936024 	ldr	r6, [r3, #36]
    1b94:	e5934084 	ldr	r4, [r3, #132]
    1b98:	e59f15e8 	ldr	r1, [pc, #1512]	; 2188 <.text+0x2188>
    1b9c:	e5c5c005 	strb	ip, [r5, #5]
    1ba0:	e3a0eebb 	mov	lr, #2992	; 0xbb0
    1ba4:	e24cc04d 	sub	ip, ip, #77	; 0x4d
    1ba8:	e28ee008 	add	lr, lr, #8	; 0x8
    1bac:	e3a08001 	mov	r8, #1	; 0x1
    1bb0:	e5c5c004 	strb	ip, [r5, #4]
    1bb4:	e3a0ce19 	mov	ip, #400	; 0x190
    1bb8:	e891000c 	ldmia	r1, {r2, r3}
    1bbc:	e1c5c0b6 	strh	ip, [r5, #6]
    1bc0:	e1c5e0b8 	strh	lr, [r5, #8]
    1bc4:	e5856014 	str	r6, [r5, #20]
    1bc8:	e5854018 	str	r4, [r5, #24]
    1bcc:	e59f05b8 	ldr	r0, [pc, #1464]	; 218c <.text+0x218c>
    1bd0:	e3a01000 	mov	r1, #0	; 0x0
    1bd4:	e5858000 	str	r8, [r5]
    1bd8:	eb003f7a 	bl	119c8 <__aeabi_dmul>
    1bdc:	eb0040f0 	bl	11fa4 <__aeabi_d2iz>
    1be0:	e58d0020 	str	r0, [sp, #32]
    1be4:	e59de020 	ldr	lr, [sp, #32]
    1be8:	e59f15a0 	ldr	r1, [pc, #1440]	; 2190 <.text+0x2190>
    1bec:	e585e00c 	str	lr, [r5, #12]
    1bf0:	e891000c 	ldmia	r1, {r2, r3}
    1bf4:	e59f0590 	ldr	r0, [pc, #1424]	; 218c <.text+0x218c>
    1bf8:	e3a01000 	mov	r1, #0	; 0x0
    1bfc:	eb003f71 	bl	119c8 <__aeabi_dmul>
    1c00:	eb0040e7 	bl	11fa4 <__aeabi_d2iz>
    1c04:	e59f2588 	ldr	r2, [pc, #1416]	; 2194 <.text+0x2194>
    1c08:	e5d23000 	ldrb	r3, [r2]
    1c0c:	e2866e19 	add	r6, r6, #400	; 0x190
    1c10:	e59d1020 	ldr	r1, [sp, #32]
    1c14:	e0833008 	add	r3, r3, r8
    1c18:	e0844006 	add	r4, r4, r6
    1c1c:	e5c23000 	strb	r3, [r2]
    1c20:	e0844001 	add	r4, r4, r1
    1c24:	e59f254c 	ldr	r2, [pc, #1356]	; 2178 <.text+0x2178>
    1c28:	e2444c49 	sub	r4, r4, #18688	; 0x4900
    1c2c:	e2444022 	sub	r4, r4, #34	; 0x22
    1c30:	e5c2a000 	strb	sl, [r2]
    1c34:	e59f355c 	ldr	r3, [pc, #1372]	; 2198 <.text+0x2198>
    1c38:	e59f255c 	ldr	r2, [pc, #1372]	; 219c <.text+0x219c>
    1c3c:	e0804004 	add	r4, r0, r4
    1c40:	e1c540ba 	strh	r4, [r5, #10]
    1c44:	e5cb8000 	strb	r8, [fp]
    1c48:	e5c38000 	strb	r8, [r3]
    1c4c:	e5c2a000 	strb	sl, [r2]
    1c50:	e5850010 	str	r0, [r5, #16]
    1c54:	e5c9a000 	strb	sl, [r9]
    1c58:	e3170008 	tst	r7, #8	; 0x8
    1c5c:	159f3538 	ldrne	r3, [pc, #1336]	; 219c <.text+0x219c>
    1c60:	15c9a000 	strneb	sl, [r9]
    1c64:	15c3a000 	strneb	sl, [r3]
    1c68:	e59f4514 	ldr	r4, [pc, #1300]	; 2184 <.text+0x2184>
    1c6c:	e1d431b8 	ldrh	r3, [r4, #24]
    1c70:	e3530d19 	cmp	r3, #1600	; 0x640
    1c74:	3a00000c 	bcc	1cac <.text+0x1cac>
    1c78:	eaffffb2 	b	1b48 <.text+0x1b48>
    1c7c:	e59fa4f0 	ldr	sl, [pc, #1264]	; 2174 <.text+0x2174>
    1c80:	e5da8000 	ldrb	r8, [sl]
    1c84:	e3580000 	cmp	r8, #0	; 0x0
    1c88:	1a000003 	bne	1c9c <.text+0x1c9c>
    1c8c:	e59fb4e4 	ldr	fp, [pc, #1252]	; 2178 <.text+0x2178>
    1c90:	e5db3000 	ldrb	r3, [fp]
    1c94:	e3530000 	cmp	r3, #0	; 0x0
    1c98:	1a00008f 	bne	1edc <.text+0x1edc>
    1c9c:	e59f14e0 	ldr	r1, [pc, #1248]	; 2184 <.text+0x2184>
    1ca0:	e1d131b8 	ldrh	r3, [r1, #24]
    1ca4:	e3530d19 	cmp	r3, #1600	; 0x640
    1ca8:	2affffa6 	bcs	1b48 <.text+0x1b48>
    1cac:	e59f34e8 	ldr	r3, [pc, #1256]	; 219c <.text+0x219c>
    1cb0:	e5d33000 	ldrb	r3, [r3]
    1cb4:	e3530000 	cmp	r3, #0	; 0x0
    1cb8:	0affffa1 	beq	1b44 <.text+0x1b44>
    1cbc:	eaffffa1 	b	1b48 <.text+0x1b48>
    1cc0:	e59f14bc 	ldr	r1, [pc, #1212]	; 2184 <.text+0x2184>
    1cc4:	e1d131b8 	ldrh	r3, [r1, #24]
    1cc8:	e3530e96 	cmp	r3, #2400	; 0x960
    1ccc:	8a000003 	bhi	1ce0 <.text+0x1ce0>
    1cd0:	e59f34c4 	ldr	r3, [pc, #1220]	; 219c <.text+0x219c>
    1cd4:	e5d32000 	ldrb	r2, [r3]
    1cd8:	e3520000 	cmp	r2, #0	; 0x0
    1cdc:	0affff99 	beq	1b48 <.text+0x1b48>
    1ce0:	e59f6498 	ldr	r6, [pc, #1176]	; 2180 <.text+0x2180>
    1ce4:	e591c084 	ldr	ip, [r1, #132]
    1ce8:	e5911024 	ldr	r1, [r1, #36]
    1cec:	e59f44ac 	ldr	r4, [pc, #1196]	; 21a0 <.text+0x21a0>
    1cf0:	e3a03064 	mov	r3, #100	; 0x64
    1cf4:	e3a02ebb 	mov	r2, #2992	; 0xbb0
    1cf8:	e2822008 	add	r2, r2, #8	; 0x8
    1cfc:	e3a0a001 	mov	sl, #1	; 0x1
    1d00:	e5c63005 	strb	r3, [r6, #5]
    1d04:	e5861014 	str	r1, [r6, #20]
    1d08:	e243304d 	sub	r3, r3, #77	; 0x4d
    1d0c:	e3a01e19 	mov	r1, #400	; 0x190
    1d10:	e5940000 	ldr	r0, [r4]
    1d14:	e586c018 	str	ip, [r6, #24]
    1d18:	e1c620b8 	strh	r2, [r6, #8]
    1d1c:	e5c63004 	strb	r3, [r6, #4]
    1d20:	e1c610b6 	strh	r1, [r6, #6]
    1d24:	e586a000 	str	sl, [r6]
    1d28:	eb003eeb 	bl	118dc <__aeabi_i2d>
    1d2c:	e59f2458 	ldr	r2, [pc, #1112]	; 218c <.text+0x218c>
    1d30:	e3a03000 	mov	r3, #0	; 0x0
    1d34:	eb003fc7 	bl	11c58 <__aeabi_ddiv>
    1d38:	e58d0018 	str	r0, [sp, #24]
    1d3c:	e58d101c 	str	r1, [sp, #28]
    1d40:	e59f3448 	ldr	r3, [pc, #1096]	; 2190 <.text+0x2190>
    1d44:	e5940004 	ldr	r0, [r4, #4]
    1d48:	e28d4018 	add	r4, sp, #24	; 0x18
    1d4c:	e8940030 	ldmia	r4, {r4, r5}
    1d50:	e8830030 	stmia	r3, {r4, r5}
    1d54:	eb003ee0 	bl	118dc <__aeabi_i2d>
    1d58:	e59f242c 	ldr	r2, [pc, #1068]	; 218c <.text+0x218c>
    1d5c:	e3a03000 	mov	r3, #0	; 0x0
    1d60:	eb003fbc 	bl	11c58 <__aeabi_ddiv>
    1d64:	e59fc41c 	ldr	ip, [pc, #1052]	; 2188 <.text+0x2188>
    1d68:	e1a04000 	mov	r4, r0
    1d6c:	e1a05001 	mov	r5, r1
    1d70:	e88c0030 	stmia	ip, {r4, r5}
    1d74:	e1a02004 	mov	r2, r4
    1d78:	e1a03005 	mov	r3, r5
    1d7c:	e3a04000 	mov	r4, #0	; 0x0
    1d80:	e3a05000 	mov	r5, #0	; 0x0
    1d84:	e88d0030 	stmia	sp, {r4, r5}
    1d88:	e3a04101 	mov	r4, #1073741824	; 0x40000000
    1d8c:	e28dc02c 	add	ip, sp, #44	; 0x2c
    1d90:	e28de024 	add	lr, sp, #36	; 0x24
    1d94:	e28d0018 	add	r0, sp, #24	; 0x18
    1d98:	e8900003 	ldmia	r0, {r0, r1}
    1d9c:	e284482e 	add	r4, r4, #3014656	; 0x2e0000
    1da0:	e3a05000 	mov	r5, #0	; 0x0
    1da4:	e58dc014 	str	ip, [sp, #20]
    1da8:	e58de010 	str	lr, [sp, #16]
    1dac:	e58d4008 	str	r4, [sp, #8]
    1db0:	e58d500c 	str	r5, [sp, #12]
    1db4:	ebfffe2b 	bl	1668 <xy2latlon>
    1db8:	e28d202c 	add	r2, sp, #44	; 0x2c
    1dbc:	e892000c 	ldmia	r2, {r2, r3}
    1dc0:	e59f03c4 	ldr	r0, [pc, #964]	; 218c <.text+0x218c>
    1dc4:	e3a01000 	mov	r1, #0	; 0x0
    1dc8:	eb003efe 	bl	119c8 <__aeabi_dmul>
    1dcc:	eb004074 	bl	11fa4 <__aeabi_d2iz>
    1dd0:	e1a04000 	mov	r4, r0
    1dd4:	e28d2024 	add	r2, sp, #36	; 0x24
    1dd8:	e892000c 	ldmia	r2, {r2, r3}
    1ddc:	e59f03a8 	ldr	r0, [pc, #936]	; 218c <.text+0x218c>
    1de0:	e3a01000 	mov	r1, #0	; 0x0
    1de4:	e586400c 	str	r4, [r6, #12]
    1de8:	eb003ef6 	bl	119c8 <__aeabi_dmul>
    1dec:	eb00406c 	bl	11fa4 <__aeabi_d2iz>
    1df0:	e1d620b6 	ldrh	r2, [r6, #6]
    1df4:	e5963014 	ldr	r3, [r6, #20]
    1df8:	e5961018 	ldr	r1, [r6, #24]
    1dfc:	e0833002 	add	r3, r3, r2
    1e00:	e0811003 	add	r1, r1, r3
    1e04:	e5d6c005 	ldrb	ip, [r6, #5]
    1e08:	e0811004 	add	r1, r1, r4
    1e0c:	e5d63004 	ldrb	r3, [r6, #4]
    1e10:	e08cc001 	add	ip, ip, r1
    1e14:	e1d620b8 	ldrh	r2, [r6, #8]
    1e18:	e5961000 	ldr	r1, [r6]
    1e1c:	e083300c 	add	r3, r3, ip
    1e20:	e0802002 	add	r2, r0, r2
    1e24:	e2433c55 	sub	r3, r3, #21760	; 0x5500
    1e28:	e0822001 	add	r2, r2, r1
    1e2c:	e2433056 	sub	r3, r3, #86	; 0x56
    1e30:	e0822003 	add	r2, r2, r3
    1e34:	e59f3338 	ldr	r3, [pc, #824]	; 2174 <.text+0x2174>
    1e38:	e1c620ba 	strh	r2, [r6, #10]
    1e3c:	e59f2350 	ldr	r2, [pc, #848]	; 2194 <.text+0x2194>
    1e40:	e3a01000 	mov	r1, #0	; 0x0
    1e44:	e5c3a000 	strb	sl, [r3]
    1e48:	e3a03002 	mov	r3, #2	; 0x2
    1e4c:	e5c21000 	strb	r1, [r2]
    1e50:	e5c93000 	strb	r3, [r9]
    1e54:	e59f231c 	ldr	r2, [pc, #796]	; 2178 <.text+0x2178>
    1e58:	e59f3338 	ldr	r3, [pc, #824]	; 2198 <.text+0x2198>
    1e5c:	e5c21000 	strb	r1, [r2]
    1e60:	e5c3a000 	strb	sl, [r3]
    1e64:	e5860010 	str	r0, [r6, #16]
    1e68:	eaffff36 	b	1b48 <.text+0x1b48>
    1e6c:	e59fa300 	ldr	sl, [pc, #768]	; 2174 <.text+0x2174>
    1e70:	e5da8000 	ldrb	r8, [sl]
    1e74:	e3580000 	cmp	r8, #0	; 0x0
    1e78:	1affff87 	bne	1c9c <.text+0x1c9c>
    1e7c:	e59fb2f4 	ldr	fp, [pc, #756]	; 2178 <.text+0x2178>
    1e80:	e5db3000 	ldrb	r3, [fp]
    1e84:	e3530000 	cmp	r3, #0	; 0x0
    1e88:	0affff83 	beq	1c9c <.text+0x1c9c>
    1e8c:	e59f52e8 	ldr	r5, [pc, #744]	; 217c <.text+0x217c>
    1e90:	e1d5c0b0 	ldrh	ip, [r5]
    1e94:	e31c0002 	tst	ip, #2	; 0x2
    1e98:	1a000064 	bne	2030 <.text+0x2030>
    1e9c:	e31c0008 	tst	ip, #8	; 0x8
    1ea0:	159f32f4 	ldrne	r3, [pc, #756]	; 219c <.text+0x219c>
    1ea4:	15c98000 	strneb	r8, [r9]
    1ea8:	15c38000 	strneb	r8, [r3]
    1eac:	eaffff7a 	b	1c9c <.text+0x1c9c>
    1eb0:	e59f32cc 	ldr	r3, [pc, #716]	; 2184 <.text+0x2184>
    1eb4:	e1d321b8 	ldrh	r2, [r3, #24]
    1eb8:	e3520d19 	cmp	r2, #1600	; 0x640
    1ebc:	3a000003 	bcc	1ed0 <.text+0x1ed0>
    1ec0:	e59f32d4 	ldr	r3, [pc, #724]	; 219c <.text+0x219c>
    1ec4:	e5d32000 	ldrb	r2, [r3]
    1ec8:	e3520000 	cmp	r2, #0	; 0x0
    1ecc:	0affff1d 	beq	1b48 <.text+0x1b48>
    1ed0:	e3a03001 	mov	r3, #1	; 0x1
    1ed4:	e5c93000 	strb	r3, [r9]
    1ed8:	eaffff1a 	b	1b48 <.text+0x1b48>
    1edc:	e59f2298 	ldr	r2, [pc, #664]	; 217c <.text+0x217c>
    1ee0:	e1d2c0b0 	ldrh	ip, [r2]
    1ee4:	e31c0002 	tst	ip, #2	; 0x2
    1ee8:	0affffeb 	beq	1e9c <.text+0x1e9c>
    1eec:	e59f329c 	ldr	r3, [pc, #668]	; 2190 <.text+0x2190>
    1ef0:	e59fc290 	ldr	ip, [pc, #656]	; 2188 <.text+0x2188>
    1ef4:	e59f6288 	ldr	r6, [pc, #648]	; 2184 <.text+0x2184>
    1ef8:	e59f4280 	ldr	r4, [pc, #640]	; 2180 <.text+0x2180>
    1efc:	e8930003 	ldmia	r3, {r0, r1}
    1f00:	e5965024 	ldr	r5, [r6, #36]
    1f04:	e89c000c 	ldmia	ip, {r2, r3}
    1f08:	e3a0eebb 	mov	lr, #2992	; 0xbb0
    1f0c:	e3a0c064 	mov	ip, #100	; 0x64
    1f10:	e5966084 	ldr	r6, [r6, #132]
    1f14:	e5c4c005 	strb	ip, [r4, #5]
    1f18:	e28ee008 	add	lr, lr, #8	; 0x8
    1f1c:	e24cc04d 	sub	ip, ip, #77	; 0x4d
    1f20:	e1c4e0b8 	strh	lr, [r4, #8]
    1f24:	e5c4c004 	strb	ip, [r4, #4]
    1f28:	e5845014 	str	r5, [r4, #20]
    1f2c:	e28dc024 	add	ip, sp, #36	; 0x24
    1f30:	e28de02c 	add	lr, sp, #44	; 0x2c
    1f34:	e3a05101 	mov	r5, #1073741824	; 0x40000000
    1f38:	e5846018 	str	r6, [r4, #24]
    1f3c:	e285582e 	add	r5, r5, #3014656	; 0x2e0000
    1f40:	e58dc010 	str	ip, [sp, #16]
    1f44:	e58de014 	str	lr, [sp, #20]
    1f48:	e3a0ce19 	mov	ip, #400	; 0x190
    1f4c:	e3a0e001 	mov	lr, #1	; 0x1
    1f50:	e3a06000 	mov	r6, #0	; 0x0
    1f54:	e1c4c0b6 	strh	ip, [r4, #6]
    1f58:	e584e000 	str	lr, [r4]
    1f5c:	e88d0060 	stmia	sp, {r5, r6}
    1f60:	e3a05000 	mov	r5, #0	; 0x0
    1f64:	e3a06000 	mov	r6, #0	; 0x0
    1f68:	e58d5008 	str	r5, [sp, #8]
    1f6c:	e58d600c 	str	r6, [sp, #12]
    1f70:	ebfffdbc 	bl	1668 <xy2latlon>
    1f74:	e28d202c 	add	r2, sp, #44	; 0x2c
    1f78:	e892000c 	ldmia	r2, {r2, r3}
    1f7c:	e59f0208 	ldr	r0, [pc, #520]	; 218c <.text+0x218c>
    1f80:	e3a01000 	mov	r1, #0	; 0x0
    1f84:	eb003e8f 	bl	119c8 <__aeabi_dmul>
    1f88:	eb004005 	bl	11fa4 <__aeabi_d2iz>
    1f8c:	e1a05000 	mov	r5, r0
    1f90:	e28d2024 	add	r2, sp, #36	; 0x24
    1f94:	e892000c 	ldmia	r2, {r2, r3}
    1f98:	e584500c 	str	r5, [r4, #12]
    1f9c:	e59f01e8 	ldr	r0, [pc, #488]	; 218c <.text+0x218c>
    1fa0:	e3a01000 	mov	r1, #0	; 0x0
    1fa4:	eb003e87 	bl	119c8 <__aeabi_dmul>
    1fa8:	eb003ffd 	bl	11fa4 <__aeabi_d2iz>
    1fac:	e1d410b6 	ldrh	r1, [r4, #6]
    1fb0:	e5943014 	ldr	r3, [r4, #20]
    1fb4:	e5942018 	ldr	r2, [r4, #24]
    1fb8:	e0833001 	add	r3, r3, r1
    1fbc:	e0822003 	add	r2, r2, r3
    1fc0:	e5d4c005 	ldrb	ip, [r4, #5]
    1fc4:	e0822005 	add	r2, r2, r5
    1fc8:	e5d41004 	ldrb	r1, [r4, #4]
    1fcc:	e08cc002 	add	ip, ip, r2
    1fd0:	e1d430b8 	ldrh	r3, [r4, #8]
    1fd4:	e59f51b8 	ldr	r5, [pc, #440]	; 2194 <.text+0x2194>
    1fd8:	e081100c 	add	r1, r1, ip
    1fdc:	e594e000 	ldr	lr, [r4]
    1fe0:	e0803003 	add	r3, r0, r3
    1fe4:	e2411c55 	sub	r1, r1, #21760	; 0x5500
    1fe8:	e5d52000 	ldrb	r2, [r5]
    1fec:	e083300e 	add	r3, r3, lr
    1ff0:	e2411056 	sub	r1, r1, #86	; 0x56
    1ff4:	e59f6180 	ldr	r6, [pc, #384]	; 217c <.text+0x217c>
    1ff8:	e0833001 	add	r3, r3, r1
    1ffc:	e2822001 	add	r2, r2, #1	; 0x1
    2000:	e1c430ba 	strh	r3, [r4, #10]
    2004:	e1d6c0b0 	ldrh	ip, [r6]
    2008:	e59f3188 	ldr	r3, [pc, #392]	; 2198 <.text+0x2198>
    200c:	e3a0e001 	mov	lr, #1	; 0x1
    2010:	e5c52000 	strb	r2, [r5]
    2014:	e3a02004 	mov	r2, #4	; 0x4
    2018:	e5cae000 	strb	lr, [sl]
    201c:	e5cb8000 	strb	r8, [fp]
    2020:	e5c3e000 	strb	lr, [r3]
    2024:	e5c92000 	strb	r2, [r9]
    2028:	e5840010 	str	r0, [r4, #16]
    202c:	eaffff9a 	b	1e9c <.text+0x1e9c>
    2030:	e59f3158 	ldr	r3, [pc, #344]	; 2190 <.text+0x2190>
    2034:	e59fc14c 	ldr	ip, [pc, #332]	; 2188 <.text+0x2188>
    2038:	e59f4140 	ldr	r4, [pc, #320]	; 2180 <.text+0x2180>
    203c:	e59f6140 	ldr	r6, [pc, #320]	; 2184 <.text+0x2184>
    2040:	e8930003 	ldmia	r3, {r0, r1}
    2044:	e3a0eebb 	mov	lr, #2992	; 0xbb0
    2048:	e89c000c 	ldmia	ip, {r2, r3}
    204c:	e3a0c064 	mov	ip, #100	; 0x64
    2050:	e5965024 	ldr	r5, [r6, #36]
    2054:	e5c4c005 	strb	ip, [r4, #5]
    2058:	e5966084 	ldr	r6, [r6, #132]
    205c:	e28ee008 	add	lr, lr, #8	; 0x8
    2060:	e24cc04d 	sub	ip, ip, #77	; 0x4d
    2064:	e1c4e0b8 	strh	lr, [r4, #8]
    2068:	e5c4c004 	strb	ip, [r4, #4]
    206c:	e28de024 	add	lr, sp, #36	; 0x24
    2070:	e28dc02c 	add	ip, sp, #44	; 0x2c
    2074:	e5845014 	str	r5, [r4, #20]
    2078:	e5846018 	str	r6, [r4, #24]
    207c:	e3a05101 	mov	r5, #1073741824	; 0x40000000
    2080:	e58dc010 	str	ip, [sp, #16]
    2084:	e58de014 	str	lr, [sp, #20]
    2088:	e3a0ce19 	mov	ip, #400	; 0x190
    208c:	e3a0e001 	mov	lr, #1	; 0x1
    2090:	e1c4c0b6 	strh	ip, [r4, #6]
    2094:	e584e000 	str	lr, [r4]
    2098:	e285582e 	add	r5, r5, #3014656	; 0x2e0000
    209c:	e3a06000 	mov	r6, #0	; 0x0
    20a0:	e88d0060 	stmia	sp, {r5, r6}
    20a4:	e58d5008 	str	r5, [sp, #8]
    20a8:	e58d600c 	str	r6, [sp, #12]
    20ac:	ebfffd6d 	bl	1668 <xy2latlon>
    20b0:	e28d2024 	add	r2, sp, #36	; 0x24
    20b4:	e892000c 	ldmia	r2, {r2, r3}
    20b8:	e59f00cc 	ldr	r0, [pc, #204]	; 218c <.text+0x218c>
    20bc:	e3a01000 	mov	r1, #0	; 0x0
    20c0:	eb003e40 	bl	119c8 <__aeabi_dmul>
    20c4:	eb003fb6 	bl	11fa4 <__aeabi_d2iz>
    20c8:	e1a05000 	mov	r5, r0
    20cc:	e28d202c 	add	r2, sp, #44	; 0x2c
    20d0:	e892000c 	ldmia	r2, {r2, r3}
    20d4:	e584500c 	str	r5, [r4, #12]
    20d8:	e59f00ac 	ldr	r0, [pc, #172]	; 218c <.text+0x218c>
    20dc:	e3a01000 	mov	r1, #0	; 0x0
    20e0:	eb003e38 	bl	119c8 <__aeabi_dmul>
    20e4:	eb003fae 	bl	11fa4 <__aeabi_d2iz>
    20e8:	e1d410b6 	ldrh	r1, [r4, #6]
    20ec:	e5943014 	ldr	r3, [r4, #20]
    20f0:	e5942018 	ldr	r2, [r4, #24]
    20f4:	e0833001 	add	r3, r3, r1
    20f8:	e0822003 	add	r2, r2, r3
    20fc:	e5d4c005 	ldrb	ip, [r4, #5]
    2100:	e0822005 	add	r2, r2, r5
    2104:	e5d41004 	ldrb	r1, [r4, #4]
    2108:	e08cc002 	add	ip, ip, r2
    210c:	e1d430b8 	ldrh	r3, [r4, #8]
    2110:	e59f507c 	ldr	r5, [pc, #124]	; 2194 <.text+0x2194>
    2114:	e081100c 	add	r1, r1, ip
    2118:	e594e000 	ldr	lr, [r4]
    211c:	e0803003 	add	r3, r0, r3
    2120:	e2411c55 	sub	r1, r1, #21760	; 0x5500
    2124:	e5d52000 	ldrb	r2, [r5]
    2128:	e083300e 	add	r3, r3, lr
    212c:	e2411056 	sub	r1, r1, #86	; 0x56
    2130:	e59f6044 	ldr	r6, [pc, #68]	; 217c <.text+0x217c>
    2134:	e0833001 	add	r3, r3, r1
    2138:	e2822001 	add	r2, r2, #1	; 0x1
    213c:	e1c430ba 	strh	r3, [r4, #10]
    2140:	e1d6c0b0 	ldrh	ip, [r6]
    2144:	e59f304c 	ldr	r3, [pc, #76]	; 2198 <.text+0x2198>
    2148:	e3a0e001 	mov	lr, #1	; 0x1
    214c:	e5c52000 	strb	r2, [r5]
    2150:	e3a02003 	mov	r2, #3	; 0x3
    2154:	e5cae000 	strb	lr, [sl]
    2158:	e5cb8000 	strb	r8, [fp]
    215c:	e5c3e000 	strb	lr, [r3]
    2160:	e5c92000 	strb	r2, [r9]
    2164:	e5840010 	str	r0, [r4, #16]
    2168:	eaffff4b 	b	1e9c <.text+0x1e9c>
    216c:	40000dec 	andmi	r0, r0, ip, ror #27
    2170:	40002088 	andmi	r2, r0, r8, lsl #1
    2174:	40000dab 	andmi	r0, r0, fp, lsr #27
    2178:	40000dac 	andmi	r0, r0, ip, lsr #27
    217c:	40000dae 	andmi	r0, r0, lr, lsr #27
    2180:	40001ff8 	strmid	r1, [r0], -r8
    2184:	400020a4 	andmi	r2, r0, r4, lsr #1
    2188:	40000ddc 	ldrmid	r0, [r0], -ip
    218c:	416312d0 	ldrmid	r1, [r3, #-32]!
    2190:	40000de4 	andmi	r0, r0, r4, ror #27
    2194:	40000dd0 	ldrmid	r0, [r0], -r0
    2198:	40000daa 	andmi	r0, r0, sl, lsr #27
    219c:	40000dd1 	ldrmid	r0, [r0], -r1
    21a0:	40002014 	andmi	r2, r0, r4, lsl r0

000021a4 <SDK_mainloop>:
    21a4:	e52de004 	str	lr, [sp, #-4]!
    21a8:	ebfffe30 	bl	1a70 <laser_measurement>
    21ac:	eb000897 	bl	4410 <aciSyncVar>
    21b0:	eb000832 	bl	4280 <aciSyncCmd>
    21b4:	eb0007cd 	bl	40f0 <aciSyncPar>
    21b8:	eb000edc 	bl	5d30 <aciEngine>
    21bc:	eb000154 	bl	2714 <SDK_jetiAscTecExampleRun>
    21c0:	e59f3018 	ldr	r3, [pc, #24]	; 21e0 <.text+0x21e0>
    21c4:	e5d32000 	ldrb	r2, [r3]
    21c8:	e3520000 	cmp	r2, #0	; 0x0
    21cc:	1a000001 	bne	21d8 <SDK_mainloop+0x34>
    21d0:	e49de004 	ldr	lr, [sp], #4
    21d4:	e12fff1e 	bx	lr
    21d8:	e49de004 	ldr	lr, [sp], #4
    21dc:	eafffe46 	b	1afc <SDK_EXAMPLE_gps_waypoint_control>
    21e0:	40000dd1 	ldrmid	r0, [r0], -r1

000021e4 <SDK_jetiAscTecExampleUpdateDisplay>:
#include "system.h"
#include <string.h>


void SDK_jetiAscTecExampleUpdateDisplay(unsigned char state) {
    21e4:	e92d4010 	stmdb	sp!, {r4, lr}
    21e8:	e20000ff 	and	r0, r0, #255	; 0xff
    21ec:	e24dd020 	sub	sp, sp, #32	; 0x20
	char text[31];
	switch (state) {
    21f0:	e3500006 	cmp	r0, #6	; 0x6
    21f4:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
    21f8:	ea000010 	b	2240 <.text+0x2240>
    21fc:	0000224c 	andeq	r2, r0, ip, asr #4
    2200:	00002218 	andeq	r2, r0, r8, lsl r2
    2204:	000022c8 	andeq	r2, r0, r8, asr #5
    2208:	000022bc 	streqh	r2, [r0], -ip
    220c:	000022b0 	streqh	r2, [r0], -r0
    2210:	000022a4 	andeq	r2, r0, r4, lsr #5
    2214:	00002268 	andeq	r2, r0, r8, ror #4
	//				Line	   11111111111111112222222222222222
	case 0:
#ifndef MATLAB
		if (RO_ALL_Data.flying)
			jetiSetTextDisplay("<-Waypoint Test  EmergencyMode->");
		else
#endif
			jetiSetTextDisplay("AscTec JetiTest  EmergencyMode->");
		break;
	case 1:
		if (emergencyMode == EM_SAVE)
    2218:	e59f30e4 	ldr	r3, [pc, #228]	; 2304 <.text+0x2304>
    221c:	e5d33000 	ldrb	r3, [r3]
    2220:	e3530001 	cmp	r3, #1	; 0x1
    2224:	0a000030 	beq	22ec <.text+0x22ec>
			jetiSetTextDisplay("Current EmMode<>Direct Landing");
		else if (emergencyMode == EM_SAVE_EXTENDED_WAITING_TIME)
    2228:	e3530002 	cmp	r3, #2	; 0x2
    222c:	0a000031 	beq	22f8 <.text+0x22f8>
			jetiSetTextDisplay("Current EmMode<>Wait&Land");
		else if (emergencyMode == EM_RETURN_AT_MISSION_SUMMIT)
    2230:	e3530008 	cmp	r3, #8	; 0x8
    2234:	0a000029 	beq	22e0 <.text+0x22e0>
			jetiSetTextDisplay("Current EmMode<>Come Home High");
		else
			jetiSetTextDisplay("Current EmMode<>Come Home ");
    2238:	e59f00c8 	ldr	r0, [pc, #200]	; 2308 <.text+0x2308>
    223c:	eb0028ed 	bl	c5f8 <jetiSetTextDisplay>
		break;
	case 2:
		jetiSetTextDisplay("EmMode v=Set  <>Direct Landing");
		break;
	case 3:
		jetiSetTextDisplay("EmMode v=Set  <>Wait&Land");
		break;
	case 4:
		jetiSetTextDisplay("EmMode v=Set  <>Come Home     ");
		break;
	case 5:
		jetiSetTextDisplay("EmMode v=Set  <>Come Home High");
		break;
	case 6:
		sprintf(&text,"WP Act. v=Stop <>WP# %2i Dist: %2im",wpExampleWpNr,wpCtrlDistToWp/10);
		jetiSetTextDisplay((unsigned char *)&text);
		break;
	}
}
    2240:	e28dd020 	add	sp, sp, #32	; 0x20
    2244:	e8bd4010 	ldmia	sp!, {r4, lr}
    2248:	e12fff1e 	bx	lr
    224c:	e59f30b8 	ldr	r3, [pc, #184]	; 230c <.text+0x230c>
    2250:	e5d32002 	ldrb	r2, [r3, #2]
    2254:	e3520000 	cmp	r2, #0	; 0x0
    2258:	0a00001d 	beq	22d4 <.text+0x22d4>
    225c:	e59f00ac 	ldr	r0, [pc, #172]	; 2310 <.text+0x2310>
    2260:	eb0028e4 	bl	c5f8 <jetiSetTextDisplay>
    2264:	eafffff5 	b	2240 <.text+0x2240>
    2268:	e59f30a4 	ldr	r3, [pc, #164]	; 2314 <.text+0x2314>
    226c:	e59f20a4 	ldr	r2, [pc, #164]	; 2318 <.text+0x2318>
    2270:	e1d310b0 	ldrh	r1, [r3]
    2274:	e0830192 	umull	r0, r3, r2, r1
    2278:	e59f109c 	ldr	r1, [pc, #156]	; 231c <.text+0x231c>
    227c:	e28d4001 	add	r4, sp, #1	; 0x1
    2280:	e1a03683 	mov	r3, r3, lsl #13
    2284:	e5d12000 	ldrb	r2, [r1]
    2288:	e1a03823 	mov	r3, r3, lsr #16
    228c:	e1a00004 	mov	r0, r4
    2290:	e59f1088 	ldr	r1, [pc, #136]	; 2320 <.text+0x2320>
    2294:	eb005c6b 	bl	19448 <__sprintf_from_arm>
    2298:	e1a00004 	mov	r0, r4
    229c:	eb0028d5 	bl	c5f8 <jetiSetTextDisplay>
    22a0:	eaffffe6 	b	2240 <.text+0x2240>
    22a4:	e59f0078 	ldr	r0, [pc, #120]	; 2324 <.text+0x2324>
    22a8:	eb0028d2 	bl	c5f8 <jetiSetTextDisplay>
    22ac:	eaffffe3 	b	2240 <.text+0x2240>
    22b0:	e59f0070 	ldr	r0, [pc, #112]	; 2328 <.text+0x2328>
    22b4:	eb0028cf 	bl	c5f8 <jetiSetTextDisplay>
    22b8:	eaffffe0 	b	2240 <.text+0x2240>
    22bc:	e59f0068 	ldr	r0, [pc, #104]	; 232c <.text+0x232c>
    22c0:	eb0028cc 	bl	c5f8 <jetiSetTextDisplay>
    22c4:	eaffffdd 	b	2240 <.text+0x2240>
    22c8:	e59f0060 	ldr	r0, [pc, #96]	; 2330 <.text+0x2330>
    22cc:	eb0028c9 	bl	c5f8 <jetiSetTextDisplay>
    22d0:	eaffffda 	b	2240 <.text+0x2240>
    22d4:	e59f0058 	ldr	r0, [pc, #88]	; 2334 <.text+0x2334>
    22d8:	eb0028c6 	bl	c5f8 <jetiSetTextDisplay>
    22dc:	eaffffd7 	b	2240 <.text+0x2240>
    22e0:	e59f0050 	ldr	r0, [pc, #80]	; 2338 <.text+0x2338>
    22e4:	eb0028c3 	bl	c5f8 <jetiSetTextDisplay>
    22e8:	eaffffd4 	b	2240 <.text+0x2240>
    22ec:	e59f0048 	ldr	r0, [pc, #72]	; 233c <.text+0x233c>
    22f0:	eb0028c0 	bl	c5f8 <jetiSetTextDisplay>
    22f4:	eaffffd1 	b	2240 <.text+0x2240>
    22f8:	e59f0040 	ldr	r0, [pc, #64]	; 2340 <.text+0x2340>
    22fc:	eb0028bd 	bl	c5f8 <jetiSetTextDisplay>
    2300:	eaffffce 	b	2240 <.text+0x2240>
    2304:	4000213c 	andmi	r2, r0, ip, lsr r1
    2308:	0001a300 	andeq	sl, r1, r0, lsl #6
    230c:	400020a4 	andmi	r2, r0, r4, lsr #1
    2310:	0001a25c 	andeq	sl, r1, ip, asr r2
    2314:	40000db0 	strmih	r0, [r0], -r0
    2318:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    231c:	40000dd0 	ldrmid	r0, [r0], -r0
    2320:	0001a398 	muleq	r1, r8, r3
    2324:	0001a378 	andeq	sl, r1, r8, ror r3
    2328:	0001a358 	andeq	sl, r1, r8, asr r3
    232c:	0001a33c 	andeq	sl, r1, ip, lsr r3
    2330:	0001a31c 	andeq	sl, r1, ip, lsl r3
    2334:	0001a280 	andeq	sl, r1, r0, lsl #5
    2338:	0001a2e0 	andeq	sl, r1, r0, ror #5
    233c:	0001a2a4 	andeq	sl, r1, r4, lsr #5
    2340:	0001a2c4 	andeq	sl, r1, r4, asr #5

00002344 <SDK_jetiAscTecExampleInit>:

void SDK_jetiAscTecExampleKeyChange(unsigned char key) {
	static unsigned char displayState = 0;

	switch (displayState) {
	case 0:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			break;
		case JETI_KEY_LEFT:
			if (RO_ALL_Data.flying)
			{
				wpExampleActive=1;
				displayState=6;
			}
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 1:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			break;
		case JETI_KEY_LEFT:
			displayState = 0;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 2:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_SAVE);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState = 5;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 3:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_SAVE_EXTENDED_WAITING_TIME);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState--;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;
	case 4:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_RETURN_AT_PREDEFINED_HEIGHT);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState--;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 5:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_RETURN_AT_MISSION_SUMMIT);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState--;
			break;
		case JETI_KEY_RIGHT:
			displayState = 2;
			break;
		}
		break;


	case 6:
		//switch back when waypoint example is finished
		if (wpExampleActive==0)
			displayState = 0;

		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			displayState = 0;
			wpExampleActive=0;
			break;
		case JETI_KEY_LEFT:
			break;
		case JETI_KEY_RIGHT:
			break;
		}
		break;
	}

	SDK_jetiAscTecExampleUpdateDisplay(displayState);
}

void SDK_jetiAscTecExampleInit(void) {
    2344:	e92d4010 	stmdb	sp!, {r4, lr}
	jetiSetDeviceName("AscTec SDK");
    2348:	e59f01d0 	ldr	r0, [pc, #464]	; 2520 <.text+0x2520>
	jetiSetTextDisplay("AscTec Example  ->more Infos");
	jetiInitValue(0, "Pitch", "");
    234c:	e59f41d0 	ldr	r4, [pc, #464]	; 2524 <.text+0x2524>
    2350:	eb0025ac 	bl	ba08 <jetiSetDeviceName>
    2354:	e59f01cc 	ldr	r0, [pc, #460]	; 2528 <.text+0x2528>
    2358:	eb0028a6 	bl	c5f8 <jetiSetTextDisplay>
    235c:	e1a02004 	mov	r2, r4
    2360:	e59f11c4 	ldr	r1, [pc, #452]	; 252c <.text+0x252c>
    2364:	e3a00000 	mov	r0, #0	; 0x0
    2368:	eb0028f5 	bl	c744 <jetiInitValue>
	jetiSetDecimalPoint(0, 2);
    236c:	e3a01002 	mov	r1, #2	; 0x2
    2370:	e3a00000 	mov	r0, #0	; 0x0
    2374:	eb002612 	bl	bbc4 <jetiSetDecimalPoint>
	jetiInitValue(1, "Roll", "");
    2378:	e1a02004 	mov	r2, r4
    237c:	e59f11ac 	ldr	r1, [pc, #428]	; 2530 <.text+0x2530>
    2380:	e3a00001 	mov	r0, #1	; 0x1
    2384:	eb0028ee 	bl	c744 <jetiInitValue>
	jetiSetDecimalPoint(1, 2);
    2388:	e3a01002 	mov	r1, #2	; 0x2
    238c:	e3a00001 	mov	r0, #1	; 0x1
    2390:	eb00260b 	bl	bbc4 <jetiSetDecimalPoint>
	jetiInitValue(2, "Yaw", "");
    2394:	e1a02004 	mov	r2, r4
    2398:	e59f1194 	ldr	r1, [pc, #404]	; 2534 <.text+0x2534>
    239c:	e3a00002 	mov	r0, #2	; 0x2
    23a0:	eb0028e7 	bl	c744 <jetiInitValue>
	jetiSetDecimalPoint(2, 2);
    23a4:	e3a00002 	mov	r0, #2	; 0x2
    23a8:	e1a01000 	mov	r1, r0
    23ac:	eb002604 	bl	bbc4 <jetiSetDecimalPoint>
	jetiInitValue(3, "Height", "m");
	jetiSetDecimalPoint(3, 2);
	jetiInitValue(4, "FlightMode", "");
    23b0:	e59f4180 	ldr	r4, [pc, #384]	; 2538 <.text+0x2538>
    23b4:	e59f2180 	ldr	r2, [pc, #384]	; 253c <.text+0x253c>
    23b8:	e59f1180 	ldr	r1, [pc, #384]	; 2540 <.text+0x2540>
    23bc:	e3a00003 	mov	r0, #3	; 0x3
    23c0:	eb0028df 	bl	c744 <jetiInitValue>
    23c4:	e3a01002 	mov	r1, #2	; 0x2
    23c8:	e3a00003 	mov	r0, #3	; 0x3
    23cc:	eb0025fc 	bl	bbc4 <jetiSetDecimalPoint>
    23d0:	e1a02004 	mov	r2, r4
    23d4:	e59f1168 	ldr	r1, [pc, #360]	; 2544 <.text+0x2544>
    23d8:	e3a00004 	mov	r0, #4	; 0x4
    23dc:	eb0028d8 	bl	c744 <jetiInitValue>
	jetiInitValue(5, "Speed", "m/s");
    23e0:	e59f2160 	ldr	r2, [pc, #352]	; 2548 <.text+0x2548>
    23e4:	e59f1160 	ldr	r1, [pc, #352]	; 254c <.text+0x254c>
    23e8:	e3a00005 	mov	r0, #5	; 0x5
    23ec:	eb0028d4 	bl	c744 <jetiInitValue>
	jetiSetDecimalPoint(5, 1);
    23f0:	e3a01001 	mov	r1, #1	; 0x1
    23f4:	e3a00005 	mov	r0, #5	; 0x5
    23f8:	eb0025f1 	bl	bbc4 <jetiSetDecimalPoint>
	jetiInitValue(6, "GPS", "%");
    23fc:	e59f114c 	ldr	r1, [pc, #332]	; 2550 <.text+0x2550>
    2400:	e59f214c 	ldr	r2, [pc, #332]	; 2554 <.text+0x2554>
    2404:	e3a00006 	mov	r0, #6	; 0x6
    2408:	eb0028cd 	bl	c744 <jetiInitValue>
	jetiInitValue(7, "BAT", "V");
    240c:	e59f2144 	ldr	r2, [pc, #324]	; 2558 <.text+0x2558>
    2410:	e59f1144 	ldr	r1, [pc, #324]	; 255c <.text+0x255c>
    2414:	e3a00007 	mov	r0, #7	; 0x7
    2418:	eb0028c9 	bl	c744 <jetiInitValue>
	jetiSetDecimalPoint(7, 2);
    241c:	e3a01002 	mov	r1, #2	; 0x2
    2420:	e3a00007 	mov	r0, #7	; 0x7
    2424:	eb0025e6 	bl	bbc4 <jetiSetDecimalPoint>
	jetiInitValue(8, "CPU Time", "us"); //TODO Einheit checken!
    2428:	e59f1130 	ldr	r1, [pc, #304]	; 2560 <.text+0x2560>
    242c:	e59f2130 	ldr	r2, [pc, #304]	; 2564 <.text+0x2564>
    2430:	e3a00008 	mov	r0, #8	; 0x8
    2434:	eb0028c2 	bl	c744 <jetiInitValue>
	jetiInitValue(9, "Lat", "");
    2438:	e1a02004 	mov	r2, r4
    243c:	e59f1124 	ldr	r1, [pc, #292]	; 2568 <.text+0x2568>
    2440:	e3a00009 	mov	r0, #9	; 0x9
    2444:	eb0028be 	bl	c744 <jetiInitValue>
	jetiInitValue(10, "Lon", "");
    2448:	e1a02004 	mov	r2, r4
    244c:	e59f1118 	ldr	r1, [pc, #280]	; 256c <.text+0x256c>
    2450:	e3a0000a 	mov	r0, #10	; 0xa
    2454:	eb0028ba 	bl	c744 <jetiInitValue>
	jetiInitValue(11, "LatRem", "");
    2458:	e1a02004 	mov	r2, r4
    245c:	e59f110c 	ldr	r1, [pc, #268]	; 2570 <.text+0x2570>
    2460:	e3a0000b 	mov	r0, #11	; 0xb
    2464:	eb0028b6 	bl	c744 <jetiInitValue>
	jetiInitValue(12, "LonRem", "");
    2468:	e1a02004 	mov	r2, r4
    246c:	e59f1100 	ldr	r1, [pc, #256]	; 2574 <.text+0x2574>
    2470:	e3a0000c 	mov	r0, #12	; 0xc
    2474:	eb0028b2 	bl	c744 <jetiInitValue>
	jetiSetValue14B(0, 0);
    2478:	e3a00000 	mov	r0, #0	; 0x0
    247c:	e1a01000 	mov	r1, r0
    2480:	eb00270f 	bl	c0c4 <jetiSetValue14B>
	jetiSetValue14B(1, 0);
    2484:	e3a01000 	mov	r1, #0	; 0x0
    2488:	e3a00001 	mov	r0, #1	; 0x1
    248c:	eb00270c 	bl	c0c4 <jetiSetValue14B>
	jetiSetValue22B(2, 0);
    2490:	e3a01000 	mov	r1, #0	; 0x0
    2494:	e3a00002 	mov	r0, #2	; 0x2
    2498:	eb00264f 	bl	bddc <jetiSetValue22B>
	jetiSetValue22B(3, 0);
    249c:	e3a01000 	mov	r1, #0	; 0x0
    24a0:	e3a00003 	mov	r0, #3	; 0x3
    24a4:	eb00264c 	bl	bddc <jetiSetValue22B>
	jetiSetValue6B(4, 0);
    24a8:	e3a01000 	mov	r1, #0	; 0x0
    24ac:	e3a00004 	mov	r0, #4	; 0x4
    24b0:	eb0026a7 	bl	bf54 <jetiSetValue6B>
	jetiSetValue14B(5, 0);
    24b4:	e3a01000 	mov	r1, #0	; 0x0
    24b8:	e3a00005 	mov	r0, #5	; 0x5
    24bc:	eb002700 	bl	c0c4 <jetiSetValue14B>
	jetiSetValue14B(6, 0);
    24c0:	e3a01000 	mov	r1, #0	; 0x0
    24c4:	e3a00006 	mov	r0, #6	; 0x6
    24c8:	eb0026fd 	bl	c0c4 <jetiSetValue14B>
	jetiSetValue22B(7, 0);
    24cc:	e3a01000 	mov	r1, #0	; 0x0
    24d0:	e3a00007 	mov	r0, #7	; 0x7
    24d4:	eb002640 	bl	bddc <jetiSetValue22B>
	jetiSetValue14B(8, 0);
    24d8:	e3a01000 	mov	r1, #0	; 0x0
    24dc:	e3a00008 	mov	r0, #8	; 0x8
    24e0:	eb0026f7 	bl	c0c4 <jetiSetValue14B>
	jetiSetValue14B(9, 0);
    24e4:	e3a01000 	mov	r1, #0	; 0x0
    24e8:	e3a00009 	mov	r0, #9	; 0x9
    24ec:	eb0026f4 	bl	c0c4 <jetiSetValue14B>
	jetiSetValue14B(10, 0);
    24f0:	e3a01000 	mov	r1, #0	; 0x0
    24f4:	e3a0000a 	mov	r0, #10	; 0xa
    24f8:	eb0026f1 	bl	c0c4 <jetiSetValue14B>
	jetiSetValue22B(11, 0);
    24fc:	e3a01000 	mov	r1, #0	; 0x0
    2500:	e3a0000b 	mov	r0, #11	; 0xb
    2504:	eb002634 	bl	bddc <jetiSetValue22B>
	jetiSetValue22B(12, 0);
    2508:	e3a01000 	mov	r1, #0	; 0x0
    250c:	e3a0000c 	mov	r0, #12	; 0xc
    2510:	eb002631 	bl	bddc <jetiSetValue22B>

	SDK_jetiAscTecExampleUpdateDisplay(0);
    2514:	e3a00000 	mov	r0, #0	; 0x0
}
    2518:	e8bd4010 	ldmia	sp!, {r4, lr}
    251c:	eaffff30 	b	21e4 <SDK_jetiAscTecExampleUpdateDisplay>
    2520:	0001a3bc 	streqh	sl, [r1], -ip
    2524:	0001a3f0 	streqd	sl, [r1], -r0
    2528:	0001a3c8 	andeq	sl, r1, r8, asr #7
    252c:	0001a3e8 	andeq	sl, r1, r8, ror #7
    2530:	0001a3f4 	streqd	sl, [r1], -r4
    2534:	0001a3fc 	streqd	sl, [r1], -ip
    2538:	0001a27c 	andeq	sl, r1, ip, ror r2
    253c:	0001a408 	andeq	sl, r1, r8, lsl #8
    2540:	0001a400 	andeq	sl, r1, r0, lsl #8
    2544:	0001a40c 	andeq	sl, r1, ip, lsl #8
    2548:	0001a220 	andeq	sl, r1, r0, lsr #4
    254c:	0001a218 	andeq	sl, r1, r8, lsl r2
    2550:	0001a224 	andeq	sl, r1, r4, lsr #4
    2554:	0001a228 	andeq	sl, r1, r8, lsr #4
    2558:	0001a230 	andeq	sl, r1, r0, lsr r2
    255c:	0001a22c 	andeq	sl, r1, ip, lsr #4
    2560:	0001a234 	andeq	sl, r1, r4, lsr r2
    2564:	0001a240 	andeq	sl, r1, r0, asr #4
    2568:	0001a244 	andeq	sl, r1, r4, asr #4
    256c:	0001a248 	andeq	sl, r1, r8, asr #4
    2570:	0001a24c 	andeq	sl, r1, ip, asr #4
    2574:	0001a254 	andeq	sl, r1, r4, asr r2

00002578 <SDK_jetiAscTecExampleKeyChange>:
    2578:	e92d4010 	stmdb	sp!, {r4, lr}
    257c:	e59f4184 	ldr	r4, [pc, #388]	; 2708 <.text+0x2708>
    2580:	e5d43000 	ldrb	r3, [r4]
    2584:	e20000ff 	and	r0, r0, #255	; 0xff
    2588:	e3530006 	cmp	r3, #6	; 0x6
    258c:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    2590:	ea00000f 	b	25d4 <.text+0x25d4>
    2594:	000025e0 	andeq	r2, r0, r0, ror #11
    2598:	00002688 	andeq	r2, r0, r8, lsl #13
    259c:	00002664 	andeq	r2, r0, r4, ror #12
    25a0:	000026a4 	andeq	r2, r0, r4, lsr #13
    25a4:	00002640 	andeq	r2, r0, r0, asr #12
    25a8:	0000261c 	andeq	r2, r0, ip, lsl r6
    25ac:	000025f8 	streqd	r2, [r0], -r8
    25b0:	e59f3154 	ldr	r3, [pc, #340]	; 270c <.text+0x270c>
    25b4:	e5d32002 	ldrb	r2, [r3, #2]
    25b8:	e3520000 	cmp	r2, #0	; 0x0
    25bc:	0a000004 	beq	25d4 <.text+0x25d4>
    25c0:	e59f2148 	ldr	r2, [pc, #328]	; 2710 <.text+0x2710>
    25c4:	e3a03001 	mov	r3, #1	; 0x1
    25c8:	e3a01006 	mov	r1, #6	; 0x6
    25cc:	e5c23000 	strb	r3, [r2]
    25d0:	e5c41000 	strb	r1, [r4]
    25d4:	e5d40000 	ldrb	r0, [r4]
    25d8:	e8bd4010 	ldmia	sp!, {r4, lr}
    25dc:	eaffff00 	b	21e4 <SDK_jetiAscTecExampleUpdateDisplay>
    25e0:	e3500007 	cmp	r0, #7	; 0x7
    25e4:	0afffff1 	beq	25b0 <.text+0x25b0>
    25e8:	e350000e 	cmp	r0, #14	; 0xe
    25ec:	03a03001 	moveq	r3, #1	; 0x1
    25f0:	05c43000 	streqb	r3, [r4]
    25f4:	eafffff6 	b	25d4 <.text+0x25d4>
    25f8:	e59f2110 	ldr	r2, [pc, #272]	; 2710 <.text+0x2710>
    25fc:	e5d23000 	ldrb	r3, [r2]
    2600:	e3530000 	cmp	r3, #0	; 0x0
    2604:	05c43000 	streqb	r3, [r4]
    2608:	e350000b 	cmp	r0, #11	; 0xb
    260c:	03a03000 	moveq	r3, #0	; 0x0
    2610:	05c23000 	streqb	r3, [r2]
    2614:	05c43000 	streqb	r3, [r4]
    2618:	eaffffed 	b	25d4 <.text+0x25d4>
    261c:	e350000b 	cmp	r0, #11	; 0xb
    2620:	0a000026 	beq	26c0 <.text+0x26c0>
    2624:	e350000e 	cmp	r0, #14	; 0xe
    2628:	0a00001a 	beq	2698 <.text+0x2698>
    262c:	e3500007 	cmp	r0, #7	; 0x7
    2630:	1affffe7 	bne	25d4 <.text+0x25d4>
    2634:	e3a03004 	mov	r3, #4	; 0x4
    2638:	e5c43000 	strb	r3, [r4]
    263c:	eaffffe4 	b	25d4 <.text+0x25d4>
    2640:	e350000b 	cmp	r0, #11	; 0xb
    2644:	0a00002a 	beq	26f4 <.text+0x26f4>
    2648:	e350000e 	cmp	r0, #14	; 0xe
    264c:	0a00000a 	beq	267c <.text+0x267c>
    2650:	e3500007 	cmp	r0, #7	; 0x7
    2654:	1affffde 	bne	25d4 <.text+0x25d4>
    2658:	e3a03003 	mov	r3, #3	; 0x3
    265c:	e5c43000 	strb	r3, [r4]
    2660:	eaffffdb 	b	25d4 <.text+0x25d4>
    2664:	e350000b 	cmp	r0, #11	; 0xb
    2668:	0a00001e 	beq	26e8 <.text+0x26e8>
    266c:	e350000e 	cmp	r0, #14	; 0xe
    2670:	0afffff8 	beq	2658 <.text+0x2658>
    2674:	e3500007 	cmp	r0, #7	; 0x7
    2678:	1affffd5 	bne	25d4 <.text+0x25d4>
    267c:	e3a03005 	mov	r3, #5	; 0x5
    2680:	e5c43000 	strb	r3, [r4]
    2684:	eaffffd2 	b	25d4 <.text+0x25d4>
    2688:	e3500007 	cmp	r0, #7	; 0x7
    268c:	0a00000d 	beq	26c8 <.text+0x26c8>
    2690:	e350000e 	cmp	r0, #14	; 0xe
    2694:	1affffce 	bne	25d4 <.text+0x25d4>
    2698:	e3a03002 	mov	r3, #2	; 0x2
    269c:	e5c43000 	strb	r3, [r4]
    26a0:	eaffffcb 	b	25d4 <.text+0x25d4>
    26a4:	e350000b 	cmp	r0, #11	; 0xb
    26a8:	0a000009 	beq	26d4 <.text+0x26d4>
    26ac:	e350000e 	cmp	r0, #14	; 0xe
    26b0:	0affffdf 	beq	2634 <.text+0x2634>
    26b4:	e3500007 	cmp	r0, #7	; 0x7
    26b8:	1affffc5 	bne	25d4 <.text+0x25d4>
    26bc:	eafffff5 	b	2698 <.text+0x2698>
    26c0:	e3a00008 	mov	r0, #8	; 0x8
    26c4:	ebfffc28 	bl	176c <SDK_SetEmergencyMode>
    26c8:	e3a03000 	mov	r3, #0	; 0x0
    26cc:	e5c43000 	strb	r3, [r4]
    26d0:	eaffffbf 	b	25d4 <.text+0x25d4>
    26d4:	e3a00002 	mov	r0, #2	; 0x2
    26d8:	ebfffc23 	bl	176c <SDK_SetEmergencyMode>
    26dc:	e3a03000 	mov	r3, #0	; 0x0
    26e0:	e5c43000 	strb	r3, [r4]
    26e4:	eaffffba 	b	25d4 <.text+0x25d4>
    26e8:	e3a00001 	mov	r0, #1	; 0x1
    26ec:	ebfffc1e 	bl	176c <SDK_SetEmergencyMode>
    26f0:	eafffff4 	b	26c8 <.text+0x26c8>
    26f4:	e3a00004 	mov	r0, #4	; 0x4
    26f8:	ebfffc1b 	bl	176c <SDK_SetEmergencyMode>
    26fc:	e3a03000 	mov	r3, #0	; 0x0
    2700:	e5c43000 	strb	r3, [r4]
    2704:	eaffffb2 	b	25d4 <.text+0x25d4>
    2708:	40000df2 	strmid	r0, [r0], -r2
    270c:	400020a4 	andmi	r2, r0, r4, lsr #1
    2710:	40000dd1 	ldrmid	r0, [r0], -r1

00002714 <SDK_jetiAscTecExampleRun>:

void SDK_jetiAscTecExampleRun(void) {
    2714:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
	int speed;
	int gps_quality;
	unsigned char key;
	static unsigned char first = 0;
	//counter for updating the jeti display regularly
	static unsigned char jetiDisplayUpdateCnt=0;

	if (!first) {
    2718:	e59f2288 	ldr	r2, [pc, #648]	; 29a8 <.text+0x29a8>
    271c:	e5d23000 	ldrb	r3, [r2]
    2720:	e3530000 	cmp	r3, #0	; 0x0
    2724:	0a000097 	beq	2988 <SDK_jetiAscTecExampleRun+0x274>
		first = 1;
		SDK_jetiAscTecExampleInit();
	}

	jetiSetValue14B(0, LL_1khz_attitude_data.angle_pitch);
    2728:	e59f727c 	ldr	r7, [pc, #636]	; 29ac <.text+0x29ac>
    272c:	e3a00000 	mov	r0, #0	; 0x0
    2730:	e1d710f2 	ldrsh	r1, [r7, #2]
    2734:	eb002662 	bl	c0c4 <jetiSetValue14B>
	jetiSetValue14B(1, LL_1khz_attitude_data.angle_roll);
    2738:	e1d710f4 	ldrsh	r1, [r7, #4]
    273c:	e3a00001 	mov	r0, #1	; 0x1
    2740:	eb00265f 	bl	c0c4 <jetiSetValue14B>
	jetiSetValue22B(2, LL_1khz_attitude_data.angle_yaw);
    2744:	e1d710b6 	ldrh	r1, [r7, #6]
    2748:	e3a00002 	mov	r0, #2	; 0x2
    274c:	eb0025a2 	bl	bddc <jetiSetValue22B>
	jetiSetValue22B(3, LL_1khz_attitude_data.height / 10);
    2750:	e59f5258 	ldr	r5, [pc, #600]	; 29b0 <.text+0x29b0>
    2754:	e597103c 	ldr	r1, [r7, #60]
    2758:	e0c30195 	smull	r0, r3, r5, r1


	jetiSetValue14B(9, GPS_Data.latitude/10000000);
    275c:	e59f6250 	ldr	r6, [pc, #592]	; 29b4 <.text+0x29b4>
    2760:	e1a01fc1 	mov	r1, r1, asr #31
    2764:	e0611143 	rsb	r1, r1, r3, asr #2
    2768:	e3a00003 	mov	r0, #3	; 0x3
    276c:	eb00259a 	bl	bddc <jetiSetValue22B>
    2770:	e59f4240 	ldr	r4, [pc, #576]	; 29b8 <.text+0x29b8>
    2774:	e5961000 	ldr	r1, [r6]
    2778:	e0c32194 	smull	r2, r3, r4, r1
    277c:	e1a01fc1 	mov	r1, r1, asr #31
    2780:	e0611b43 	rsb	r1, r1, r3, asr #22
    2784:	e3a00009 	mov	r0, #9	; 0x9
    2788:	eb00264d 	bl	c0c4 <jetiSetValue14B>
	jetiSetValue14B(10, GPS_Data.longitude/10000000);
    278c:	e5961004 	ldr	r1, [r6, #4]
    2790:	e0c30194 	smull	r0, r3, r4, r1
    2794:	e1a01fc1 	mov	r1, r1, asr #31
    2798:	e0611b43 	rsb	r1, r1, r3, asr #22
    279c:	e3a0000a 	mov	r0, #10	; 0xa
    27a0:	eb002647 	bl	c0c4 <jetiSetValue14B>
	jetiSetValue22B(11, (GPS_Data.latitude/10)%1000000);
    27a4:	e5962000 	ldr	r2, [r6]
    27a8:	e0c31295 	smull	r1, r3, r5, r2
    27ac:	e59f4208 	ldr	r4, [pc, #520]	; 29bc <.text+0x29bc>
    27b0:	e1a02fc2 	mov	r2, r2, asr #31
    27b4:	e0622143 	rsb	r2, r2, r3, asr #2
    27b8:	e0c03294 	smull	r3, r0, r4, r2
    27bc:	e1a01fc2 	mov	r1, r2, asr #31
    27c0:	e0611940 	rsb	r1, r1, r0, asr #18
    27c4:	e0613281 	rsb	r3, r1, r1, lsl #5
    27c8:	e0633303 	rsb	r3, r3, r3, lsl #6
    27cc:	e0811183 	add	r1, r1, r3, lsl #3
    27d0:	e0421301 	sub	r1, r2, r1, lsl #6
    27d4:	e3a0000b 	mov	r0, #11	; 0xb
    27d8:	eb00257f 	bl	bddc <jetiSetValue22B>
	jetiSetValue22B(12, (GPS_Data.longitude/10)%1000000);
    27dc:	e5962004 	ldr	r2, [r6, #4]
    27e0:	e0c30295 	smull	r0, r3, r5, r2
    27e4:	e1a02fc2 	mov	r2, r2, asr #31
    27e8:	e0622143 	rsb	r2, r2, r3, asr #2
    27ec:	e0c01294 	smull	r1, r0, r4, r2
    27f0:	e1a01fc2 	mov	r1, r2, asr #31
    27f4:	e0611940 	rsb	r1, r1, r0, asr #18
    27f8:	e0613281 	rsb	r3, r1, r1, lsl #5
    27fc:	e0633303 	rsb	r3, r3, r3, lsl #6
    2800:	e0811183 	add	r1, r1, r3, lsl #3
    2804:	e0421301 	sub	r1, r2, r1, lsl #6
    2808:	e3a0000c 	mov	r0, #12	; 0xc
    280c:	eb002572 	bl	bddc <jetiSetValue22B>

	if ((LL_1khz_attitude_data.flightMode & FM_POS) && ((GPS_Data.status & 0xFF) == 3))
    2810:	e1d725b2 	ldrh	r2, [r7, #82]
    2814:	e3120004 	tst	r2, #4	; 0x4
    2818:	0a000002 	beq	2828 <SDK_jetiAscTecExampleRun+0x114>
    281c:	e5d63028 	ldrb	r3, [r6, #40]
    2820:	e3530003 	cmp	r3, #3	; 0x3
    2824:	0a00005b 	beq	2998 <SDK_jetiAscTecExampleRun+0x284>
		jetiSetValue6B(4, 2);
	else if (LL_1khz_attitude_data.flightMode & FM_HEIGHT)
    2828:	e2121002 	ands	r1, r2, #2	; 0x2
    282c:	0a00003d 	beq	2928 <SDK_jetiAscTecExampleRun+0x214>
		jetiSetValue6B(4, 1);
    2830:	e3a01001 	mov	r1, #1	; 0x1
    2834:	e3a00004 	mov	r0, #4	; 0x4
    2838:	eb0025c5 	bl	bf54 <jetiSetValue6B>
	else
		jetiSetValue6B(4, 0);

	speed = fast_sqrt(GPS_Data.speed_x * GPS_Data.speed_x + GPS_Data.speed_y
    283c:	e5963010 	ldr	r3, [r6, #16]
    2840:	e0010393 	mul	r1, r3, r3
    2844:	e596200c 	ldr	r2, [r6, #12]
    2848:	e0201292 	mla	r0, r2, r2, r1
    284c:	ebfffb6f 	bl	1610 <fast_sqrt>
			* GPS_Data.speed_y);
	speed /= 100;
	jetiSetValue14B(5, speed);
    2850:	e59f3168 	ldr	r3, [pc, #360]	; 29c0 <.text+0x29c0>
    2854:	e0c12093 	smull	r2, r1, r3, r0
    2858:	e1a00fc0 	mov	r0, r0, asr #31
    285c:	e06012c1 	rsb	r1, r0, r1, asr #5
    2860:	e3a00005 	mov	r0, #5	; 0x5
    2864:	eb002616 	bl	c0c4 <jetiSetValue14B>

	if (((GPS_Data.status & 0xFF) != 3) || (GPS_Data.numSV < 3)
    2868:	e5d63028 	ldrb	r3, [r6, #40]
    286c:	e3530003 	cmp	r3, #3	; 0x3
    2870:	e59f213c 	ldr	r2, [pc, #316]	; 29b4 <.text+0x29b4>
    2874:	0a00002e 	beq	2934 <SDK_jetiAscTecExampleRun+0x220>
			|| (GPS_Data.horizontal_accuracy > 10000))
		gps_quality = 0;
	else
		gps_quality = 100 - ((GPS_Data.horizontal_accuracy - 1500) / 85);
	if (gps_quality > 100)
    2878:	e3a01000 	mov	r1, #0	; 0x0
		gps_quality = 100;

	jetiSetValue14B(6, gps_quality);
    287c:	e3a00006 	mov	r0, #6	; 0x6
    2880:	eb00260f 	bl	c0c4 <jetiSetValue14B>
	jetiSetValue22B(7, LL_1khz_attitude_data.battery_voltage1 / 10);
    2884:	e1d714fe 	ldrsh	r1, [r7, #78]
    2888:	e59f3120 	ldr	r3, [pc, #288]	; 29b0 <.text+0x29b0>
    288c:	e0c20193 	smull	r0, r2, r3, r1
    2890:	e1a01fc1 	mov	r1, r1, asr #31
    2894:	e0611142 	rsb	r1, r1, r2, asr #2
    2898:	e1a01801 	mov	r1, r1, lsl #16
    289c:	e1a01841 	mov	r1, r1, asr #16
    28a0:	e3a00007 	mov	r0, #7	; 0x7
    28a4:	eb00254c 	bl	bddc <jetiSetValue22B>
	if ((LL_1khz_attitude_data.battery_voltage1 < 10500)
    28a8:	e1d734be 	ldrh	r3, [r7, #78]
    28ac:	e2433d4e 	sub	r3, r3, #4992	; 0x1380
    28b0:	e2433009 	sub	r3, r3, #9	; 0x9
    28b4:	e3a02d55 	mov	r2, #5440	; 0x1540
    28b8:	e282203a 	add	r2, r2, #58	; 0x3a
    28bc:	e1a03803 	mov	r3, r3, lsl #16
    28c0:	e1520823 	cmp	r2, r3, lsr #16
    28c4:	3a00002b 	bcc	2978 <SDK_jetiAscTecExampleRun+0x264>
			&& (LL_1khz_attitude_data.battery_voltage1 > 5000))
		jetiSetAlarm('U', 0);
    28c8:	e3a01000 	mov	r1, #0	; 0x0
    28cc:	e3a00055 	mov	r0, #85	; 0x55
    28d0:	eb002423 	bl	b964 <jetiSetAlarm>
	else
		jetiSetAlarm(0, 0);

	jetiSetValue14B(8, HL_Status.cpu_load);
    28d4:	e59f30e8 	ldr	r3, [pc, #232]	; 29c4 <.text+0x29c4>
    28d8:	e3a00008 	mov	r0, #8	; 0x8
    28dc:	e1d311f2 	ldrsh	r1, [r3, #18]
    28e0:	eb0025f7 	bl	c0c4 <jetiSetValue14B>

	key=jetiCheckForKeyChange();
    28e4:	eb002406 	bl	b904 <jetiCheckForKeyChange>
	jetiDisplayUpdateCnt++;
    28e8:	e59f40d8 	ldr	r4, [pc, #216]	; 29c8 <.text+0x29c8>
    28ec:	e5d42000 	ldrb	r2, [r4]
    28f0:	e2822001 	add	r2, r2, #1	; 0x1
	if ((jetiDisplayUpdateCnt==20) || (key))
    28f4:	e2503000 	subs	r3, r0, #0	; 0x0
    28f8:	13a03001 	movne	r3, #1	; 0x1
    28fc:	e20220ff 	and	r2, r2, #255	; 0xff
    2900:	e3520014 	cmp	r2, #20	; 0x14
    2904:	03833001 	orreq	r3, r3, #1	; 0x1
    2908:	e3530000 	cmp	r3, #0	; 0x0
    290c:	e5c42000 	strb	r2, [r4]
    2910:	0a000002 	beq	2920 <SDK_jetiAscTecExampleRun+0x20c>
	{
		SDK_jetiAscTecExampleKeyChange(key);
    2914:	ebffff17 	bl	2578 <SDK_jetiAscTecExampleKeyChange>
		jetiDisplayUpdateCnt=0;
    2918:	e3a03000 	mov	r3, #0	; 0x0
    291c:	e5c43000 	strb	r3, [r4]
	}
}
    2920:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    2924:	e12fff1e 	bx	lr
    2928:	e3a00004 	mov	r0, #4	; 0x4
    292c:	eb002588 	bl	bf54 <jetiSetValue6B>
    2930:	eaffffc1 	b	283c <SDK_jetiAscTecExampleRun+0x128>
    2934:	e5923024 	ldr	r3, [r2, #36]
    2938:	e3530002 	cmp	r3, #2	; 0x2
    293c:	9affffcd 	bls	2878 <SDK_jetiAscTecExampleRun+0x164>
    2940:	e5922018 	ldr	r2, [r2, #24]
    2944:	e3a03c27 	mov	r3, #9984	; 0x2700
    2948:	e2833010 	add	r3, r3, #16	; 0x10
    294c:	e1520003 	cmp	r2, r3
    2950:	8affffc8 	bhi	2878 <SDK_jetiAscTecExampleRun+0x164>
    2954:	e2423e5d 	sub	r3, r2, #1488	; 0x5d0
    2958:	e59f106c 	ldr	r1, [pc, #108]	; 29cc <.text+0x29cc>
    295c:	e243300c 	sub	r3, r3, #12	; 0xc
    2960:	e0820391 	umull	r0, r2, r1, r3
    2964:	e1a02322 	mov	r2, r2, lsr #6
    2968:	e2621064 	rsb	r1, r2, #100	; 0x64
    296c:	e3510064 	cmp	r1, #100	; 0x64
    2970:	c3a01064 	movgt	r1, #100	; 0x64
    2974:	eaffffc0 	b	287c <SDK_jetiAscTecExampleRun+0x168>
    2978:	e3a00000 	mov	r0, #0	; 0x0
    297c:	e1a01000 	mov	r1, r0
    2980:	eb0023f7 	bl	b964 <jetiSetAlarm>
    2984:	eaffffd2 	b	28d4 <SDK_jetiAscTecExampleRun+0x1c0>
    2988:	e2833001 	add	r3, r3, #1	; 0x1
    298c:	e5c23000 	strb	r3, [r2]
    2990:	ebfffe6b 	bl	2344 <SDK_jetiAscTecExampleInit>
    2994:	eaffff63 	b	2728 <SDK_jetiAscTecExampleRun+0x14>
    2998:	e3a01002 	mov	r1, #2	; 0x2
    299c:	e3a00004 	mov	r0, #4	; 0x4
    29a0:	eb00256b 	bl	bf54 <jetiSetValue6B>
    29a4:	eaffffa4 	b	283c <SDK_jetiAscTecExampleRun+0x128>
    29a8:	40000df1 	strmid	r0, [r0], -r1
    29ac:	40001f64 	andmi	r1, r0, r4, ror #30
    29b0:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    29b4:	40002014 	andmi	r2, r0, r4, lsl r0
    29b8:	6b5fca6b 	blvs	17f536c <__ctors_end__+0x17dae90>
    29bc:	431bde83 	tstmi	fp, #2096	; 0x830
    29c0:	51eb851f 	mvnpl	r8, pc, lsl r5
    29c4:	40004e3c 	andmi	r4, r0, ip, lsr lr
    29c8:	40000df0 	strmid	r0, [r0], -r0
    29cc:	c0c0c0c1 	sbcgt	ip, r0, r1, asr #1

000029d0 <buzzer>:

void buzzer(unsigned char offon)
{

	if(offon)	//beeper on
    29d0:	e31000ff 	tst	r0, #255	; 0xff
	{
		IOSET1 = (1<<17);
	}
	else
	{
		IOCLR1 = (1<<17);
    29d4:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    29d8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    29dc:	e281190a 	add	r1, r1, #163840	; 0x28000
    29e0:	e282290a 	add	r2, r2, #163840	; 0x28000
    29e4:	13a03802 	movne	r3, #131072	; 0x20000
    29e8:	03a03802 	moveq	r3, #131072	; 0x20000
    29ec:	15823014 	strne	r3, [r2, #20]
    29f0:	0581301c 	streq	r3, [r1, #28]
    29f4:	e12fff1e 	bx	lr

000029f8 <buzzer_handler>:
    29f8:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    29fc:	e59f6574 	ldr	r6, [pc, #1396]	; 2f78 <.text+0x2f78>
    2a00:	e1d630b0 	ldrh	r3, [r6]
    2a04:	e2833001 	add	r3, r3, #1	; 0x1
    2a08:	e59f456c 	ldr	r4, [pc, #1388]	; 2f7c <.text+0x2f7c>
    2a0c:	e1a03803 	mov	r3, r3, lsl #16
    2a10:	e1a03823 	mov	r3, r3, lsr #16
    2a14:	e35300c7 	cmp	r3, #199	; 0xc7
    2a18:	e1c630b0 	strh	r3, [r6]
    2a1c:	e5943000 	ldr	r3, [r4]
    2a20:	83a02000 	movhi	r2, #0	; 0x0
    2a24:	e2833001 	add	r3, r3, #1	; 0x1
    2a28:	81c620b0 	strhih	r2, [r6]
    2a2c:	e3530064 	cmp	r3, #100	; 0x64
    2a30:	e1a0e000 	mov	lr, r0
    2a34:	e5843000 	str	r3, [r4]
    2a38:	159f5540 	ldrne	r5, [pc, #1344]	; 2f80 <.text+0x2f80>
    2a3c:	159fc540 	ldrne	ip, [pc, #1344]	; 2f84 <.text+0x2f84>
    2a40:	0a00012f 	beq	2f04 <buzzer_handler+0x50c>
    2a44:	e1dc10b0 	ldrh	r1, [ip]
    2a48:	e1d530b0 	ldrh	r3, [r5]
    2a4c:	e151000e 	cmp	r1, lr
    2a50:	21a00001 	movcs	r0, r1
    2a54:	31a0000e 	movcc	r0, lr
    2a58:	e1500003 	cmp	r0, r3
    2a5c:	2a00006b 	bcs	2c10 <buzzer_handler+0x218>
    2a60:	e59f2520 	ldr	r2, [pc, #1312]	; 2f88 <.text+0x2f88>
    2a64:	e5923000 	ldr	r3, [r2]
    2a68:	e35300c7 	cmp	r3, #199	; 0xc7
    2a6c:	c59f3518 	ldrgt	r3, [pc, #1304]	; 2f8c <.text+0x2f8c>
    2a70:	d2833001 	addle	r3, r3, #1	; 0x1
    2a74:	c3a02001 	movgt	r2, #1	; 0x1
    2a78:	d5823000 	strle	r3, [r2]
    2a7c:	c5c32000 	strgtb	r2, [r3]
    2a80:	da000068 	ble	2c28 <buzzer_handler+0x230>
    2a84:	e59f3504 	ldr	r3, [pc, #1284]	; 2f90 <.text+0x2f90>
    2a88:	e0610000 	rsb	r0, r1, r0
    2a8c:	e5931000 	ldr	r1, [r3]
    2a90:	eb005a6f 	bl	19454 <____udivsi3_from_arm>
    2a94:	e5943000 	ldr	r3, [r4]
    2a98:	e1530000 	cmp	r3, r0
    2a9c:	83a01010 	movhi	r1, #16	; 0x10
    2aa0:	81a00001 	movhi	r0, r1
    2aa4:	93a01000 	movls	r1, #0	; 0x0
    2aa8:	93a00010 	movls	r0, #16	; 0x10
    2aac:	e59f34e0 	ldr	r3, [pc, #1248]	; 2f94 <.text+0x2f94>
    2ab0:	e5d37000 	ldrb	r7, [r3]
    2ab4:	e3170002 	tst	r7, #2	; 0x2
    2ab8:	059f24d8 	ldreq	r2, [pc, #1240]	; 2f98 <.text+0x2f98>
    2abc:	0a000009 	beq	2ae8 <buzzer_handler+0xf0>
    2ac0:	e59f34d4 	ldr	r3, [pc, #1236]	; 2f9c <.text+0x2f9c>
    2ac4:	e5d32028 	ldrb	r2, [r3, #40]
    2ac8:	e3520003 	cmp	r2, #3	; 0x3
    2acc:	0a000120 	beq	2f54 <buzzer_handler+0x55c>
    2ad0:	e59f24c0 	ldr	r2, [pc, #1216]	; 2f98 <.text+0x2f98>
    2ad4:	e5d23013 	ldrb	r3, [r2, #19]
    2ad8:	e35300c8 	cmp	r3, #200	; 0xc8
    2adc:	8a000116 	bhi	2f3c <buzzer_handler+0x544>
    2ae0:	e3c11c01 	bic	r1, r1, #256	; 0x100
    2ae4:	e3c00c01 	bic	r0, r0, #256	; 0x100
    2ae8:	e1d235b2 	ldrh	r3, [r2, #82]
    2aec:	e1a04803 	mov	r4, r3, lsl #16
    2af0:	e1a0c824 	mov	ip, r4, lsr #16
    2af4:	e31c0c02 	tst	ip, #512	; 0x200
    2af8:	0a000003 	beq	2b0c <buzzer_handler+0x114>
    2afc:	e59f349c 	ldr	r3, [pc, #1180]	; 2fa0 <.text+0x2fa0>
    2b00:	e5d32000 	ldrb	r2, [r3]
    2b04:	e3520000 	cmp	r2, #0	; 0x0
    2b08:	1a00009a 	bne	2d78 <buzzer_handler+0x380>
    2b0c:	e3c00002 	bic	r0, r0, #2	; 0x2
    2b10:	e3c11002 	bic	r1, r1, #2	; 0x2
    2b14:	e31c0b01 	tst	ip, #1024	; 0x400
    2b18:	0a000003 	beq	2b2c <buzzer_handler+0x134>
    2b1c:	e59f347c 	ldr	r3, [pc, #1148]	; 2fa0 <.text+0x2fa0>
    2b20:	e5d32000 	ldrb	r2, [r3]
    2b24:	e3520000 	cmp	r2, #0	; 0x0
    2b28:	1a000084 	bne	2d40 <buzzer_handler+0x348>
    2b2c:	e3c00004 	bic	r0, r0, #4	; 0x4
    2b30:	e3c11004 	bic	r1, r1, #4	; 0x4
    2b34:	e31c0b02 	tst	ip, #2048	; 0x800
    2b38:	0a000003 	beq	2b4c <buzzer_handler+0x154>
    2b3c:	e59f345c 	ldr	r3, [pc, #1116]	; 2fa0 <.text+0x2fa0>
    2b40:	e5d32000 	ldrb	r2, [r3]
    2b44:	e3520000 	cmp	r2, #0	; 0x0
    2b48:	1a00006a 	bne	2cf8 <buzzer_handler+0x300>
    2b4c:	e3c0e008 	bic	lr, r0, #8	; 0x8
    2b50:	e3c10008 	bic	r0, r1, #8	; 0x8
    2b54:	e31c0010 	tst	ip, #16	; 0x10
    2b58:	0a000003 	beq	2b6c <buzzer_handler+0x174>
    2b5c:	e59f343c 	ldr	r3, [pc, #1084]	; 2fa0 <.text+0x2fa0>
    2b60:	e5d32000 	ldrb	r2, [r3]
    2b64:	e3520000 	cmp	r2, #0	; 0x0
    2b68:	1a00003e 	bne	2c68 <buzzer_handler+0x270>
    2b6c:	e3cee020 	bic	lr, lr, #32	; 0x20
    2b70:	e3c00020 	bic	r0, r0, #32	; 0x20
    2b74:	e31c0901 	tst	ip, #16384	; 0x4000
    2b78:	0a000003 	beq	2b8c <buzzer_handler+0x194>
    2b7c:	e59f341c 	ldr	r3, [pc, #1052]	; 2fa0 <.text+0x2fa0>
    2b80:	e5d32000 	ldrb	r2, [r3]
    2b84:	e3520000 	cmp	r2, #0	; 0x0
    2b88:	1a000084 	bne	2da0 <buzzer_handler+0x3a8>
    2b8c:	e3cec040 	bic	ip, lr, #64	; 0x40
    2b90:	e3c00040 	bic	r0, r0, #64	; 0x40
    2b94:	e3540000 	cmp	r4, #0	; 0x0
    2b98:	ba0000b5 	blt	2e74 <buzzer_handler+0x47c>
    2b9c:	e3cc5080 	bic	r5, ip, #128	; 0x80
    2ba0:	e3c04080 	bic	r4, r0, #128	; 0x80
    2ba4:	e3170001 	tst	r7, #1	; 0x1
    2ba8:	0a000006 	beq	2bc8 <buzzer_handler+0x1d0>
    2bac:	e59f33ec 	ldr	r3, [pc, #1004]	; 2fa0 <.text+0x2fa0>
    2bb0:	e5d32000 	ldrb	r2, [r3]
    2bb4:	e20200ff 	and	r0, r2, #255	; 0xff
    2bb8:	e3500000 	cmp	r0, #0	; 0x0
    2bbc:	13c44001 	bicne	r4, r4, #1	; 0x1
    2bc0:	13c55001 	bicne	r5, r5, #1	; 0x1
    2bc4:	0a000091 	beq	2e10 <buzzer_handler+0x418>
    2bc8:	e3a02000 	mov	r2, #0	; 0x0
    2bcc:	e3a01001 	mov	r1, #1	; 0x1
    2bd0:	e1a03211 	mov	r3, r1, lsl r2
    2bd4:	e1150003 	tst	r5, r3
    2bd8:	e2822001 	add	r2, r2, #1	; 0x1
    2bdc:	1a000005 	bne	2bf8 <buzzer_handler+0x200>
    2be0:	e3520009 	cmp	r2, #9	; 0x9
    2be4:	0a000004 	beq	2bfc <buzzer_handler+0x204>
    2be8:	e1a03211 	mov	r3, r1, lsl r2
    2bec:	e1150003 	tst	r5, r3
    2bf0:	e2822001 	add	r2, r2, #1	; 0x1
    2bf4:	0afffff9 	beq	2be0 <buzzer_handler+0x1e8>
    2bf8:	e0044003 	and	r4, r4, r3
    2bfc:	e3540000 	cmp	r4, #0	; 0x0
    2c00:	0a00000f 	beq	2c44 <buzzer_handler+0x24c>
    2c04:	e3a00001 	mov	r0, #1	; 0x1
    2c08:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    2c0c:	eaffff6f 	b	29d0 <buzzer>
    2c10:	e59f2370 	ldr	r2, [pc, #880]	; 2f88 <.text+0x2f88>
    2c14:	e5923000 	ldr	r3, [r2]
    2c18:	e353000a 	cmp	r3, #10	; 0xa
    2c1c:	c2433002 	subgt	r3, r3, #2	; 0x2
    2c20:	c5823000 	strgt	r3, [r2]
    2c24:	da000009 	ble	2c50 <buzzer_handler+0x258>
    2c28:	e59f335c 	ldr	r3, [pc, #860]	; 2f8c <.text+0x2f8c>
    2c2c:	e5d32000 	ldrb	r2, [r3]
    2c30:	e3520000 	cmp	r2, #0	; 0x0
    2c34:	01a01002 	moveq	r1, r2
    2c38:	01a00001 	moveq	r0, r1
    2c3c:	0affff9a 	beq	2aac <buzzer_handler+0xb4>
    2c40:	eaffff8f 	b	2a84 <buzzer_handler+0x8c>
    2c44:	e1a00004 	mov	r0, r4
    2c48:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    2c4c:	eaffff5f 	b	29d0 <buzzer>
    2c50:	e3a02000 	mov	r2, #0	; 0x0
    2c54:	e59f3330 	ldr	r3, [pc, #816]	; 2f8c <.text+0x2f8c>
    2c58:	e1a01002 	mov	r1, r2
    2c5c:	e1a00002 	mov	r0, r2
    2c60:	e5c32000 	strb	r2, [r3]
    2c64:	eaffff90 	b	2aac <buzzer_handler+0xb4>
    2c68:	e59f2334 	ldr	r2, [pc, #820]	; 2fa4 <.text+0x2fa4>
    2c6c:	e1d230b0 	ldrh	r3, [r2]
    2c70:	e3530e19 	cmp	r3, #400	; 0x190
    2c74:	e2833001 	add	r3, r3, #1	; 0x1
    2c78:	e1c230b0 	strh	r3, [r2]
    2c7c:	2affffba 	bcs	2b6c <buzzer_handler+0x174>
    2c80:	e1d610b0 	ldrh	r1, [r6]
    2c84:	e59f231c 	ldr	r2, [pc, #796]	; 2fa8 <.text+0x2fa8>
    2c88:	e0835192 	umull	r5, r3, r2, r1
    2c8c:	e1a032a3 	mov	r3, r3, lsr #5
    2c90:	e0833103 	add	r3, r3, r3, lsl #2
    2c94:	e0833103 	add	r3, r3, r3, lsl #2
    2c98:	e0411103 	sub	r1, r1, r3, lsl #2
    2c9c:	e1a01801 	mov	r1, r1, lsl #16
    2ca0:	e1a01821 	mov	r1, r1, lsr #16
    2ca4:	e3510004 	cmp	r1, #4	; 0x4
    2ca8:	e38ee020 	orr	lr, lr, #32	; 0x20
    2cac:	9a00000f 	bls	2cf0 <buzzer_handler+0x2f8>
    2cb0:	e3510009 	cmp	r1, #9	; 0x9
    2cb4:	9affffad 	bls	2b70 <buzzer_handler+0x178>
    2cb8:	e351000e 	cmp	r1, #14	; 0xe
    2cbc:	9a00000b 	bls	2cf0 <buzzer_handler+0x2f8>
    2cc0:	e3510013 	cmp	r1, #19	; 0x13
    2cc4:	9affffa9 	bls	2b70 <buzzer_handler+0x178>
    2cc8:	e3510018 	cmp	r1, #24	; 0x18
    2ccc:	9a000007 	bls	2cf0 <buzzer_handler+0x2f8>
    2cd0:	e351001d 	cmp	r1, #29	; 0x1d
    2cd4:	9affffa5 	bls	2b70 <buzzer_handler+0x178>
    2cd8:	e3510022 	cmp	r1, #34	; 0x22
    2cdc:	9a000003 	bls	2cf0 <buzzer_handler+0x2f8>
    2ce0:	e3510027 	cmp	r1, #39	; 0x27
    2ce4:	9affffa1 	bls	2b70 <buzzer_handler+0x178>
    2ce8:	e351002c 	cmp	r1, #44	; 0x2c
    2cec:	8affff9f 	bhi	2b70 <buzzer_handler+0x178>
    2cf0:	e3800020 	orr	r0, r0, #32	; 0x20
    2cf4:	eaffff9e 	b	2b74 <buzzer_handler+0x17c>
    2cf8:	e1d630b0 	ldrh	r3, [r6]
    2cfc:	e3530086 	cmp	r3, #134	; 0x86
    2d00:	e380e008 	orr	lr, r0, #8	; 0x8
    2d04:	9a00000b 	bls	2d38 <buzzer_handler+0x340>
    2d08:	e353008b 	cmp	r3, #139	; 0x8b
    2d0c:	9affff8f 	bls	2b50 <buzzer_handler+0x158>
    2d10:	e3530090 	cmp	r3, #144	; 0x90
    2d14:	9a000007 	bls	2d38 <buzzer_handler+0x340>
    2d18:	e3530095 	cmp	r3, #149	; 0x95
    2d1c:	9affff8b 	bls	2b50 <buzzer_handler+0x158>
    2d20:	e353009a 	cmp	r3, #154	; 0x9a
    2d24:	9a000003 	bls	2d38 <buzzer_handler+0x340>
    2d28:	e353009f 	cmp	r3, #159	; 0x9f
    2d2c:	9affff87 	bls	2b50 <buzzer_handler+0x158>
    2d30:	e35300a4 	cmp	r3, #164	; 0xa4
    2d34:	8affff85 	bhi	2b50 <buzzer_handler+0x158>
    2d38:	e3810008 	orr	r0, r1, #8	; 0x8
    2d3c:	eaffff84 	b	2b54 <buzzer_handler+0x15c>
    2d40:	e1d630b0 	ldrh	r3, [r6]
    2d44:	e3530090 	cmp	r3, #144	; 0x90
    2d48:	e3800004 	orr	r0, r0, #4	; 0x4
    2d4c:	9a000007 	bls	2d70 <buzzer_handler+0x378>
    2d50:	e3530095 	cmp	r3, #149	; 0x95
    2d54:	9affff75 	bls	2b30 <buzzer_handler+0x138>
    2d58:	e353009a 	cmp	r3, #154	; 0x9a
    2d5c:	9a000003 	bls	2d70 <buzzer_handler+0x378>
    2d60:	e353009f 	cmp	r3, #159	; 0x9f
    2d64:	9affff71 	bls	2b30 <buzzer_handler+0x138>
    2d68:	e35300a4 	cmp	r3, #164	; 0xa4
    2d6c:	8affff6f 	bhi	2b30 <buzzer_handler+0x138>
    2d70:	e3811004 	orr	r1, r1, #4	; 0x4
    2d74:	eaffff6e 	b	2b34 <buzzer_handler+0x13c>
    2d78:	e1d630b0 	ldrh	r3, [r6]
    2d7c:	e353009a 	cmp	r3, #154	; 0x9a
    2d80:	e3800002 	orr	r0, r0, #2	; 0x2
    2d84:	9a000003 	bls	2d98 <buzzer_handler+0x3a0>
    2d88:	e353009f 	cmp	r3, #159	; 0x9f
    2d8c:	9affff5f 	bls	2b10 <buzzer_handler+0x118>
    2d90:	e35300a4 	cmp	r3, #164	; 0xa4
    2d94:	8affff5d 	bhi	2b10 <buzzer_handler+0x118>
    2d98:	e3811002 	orr	r1, r1, #2	; 0x2
    2d9c:	eaffff5c 	b	2b14 <buzzer_handler+0x11c>
    2da0:	e59f2204 	ldr	r2, [pc, #516]	; 2fac <.text+0x2fac>
    2da4:	e1d230b0 	ldrh	r3, [r2]
    2da8:	e3530e19 	cmp	r3, #400	; 0x190
    2dac:	e2833001 	add	r3, r3, #1	; 0x1
    2db0:	e1c230b0 	strh	r3, [r2]
    2db4:	2affff74 	bcs	2b8c <buzzer_handler+0x194>
    2db8:	e1d610b0 	ldrh	r1, [r6]
    2dbc:	e59f21e4 	ldr	r2, [pc, #484]	; 2fa8 <.text+0x2fa8>
    2dc0:	e083c192 	umull	ip, r3, r2, r1
    2dc4:	e1a032a3 	mov	r3, r3, lsr #5
    2dc8:	e0833103 	add	r3, r3, r3, lsl #2
    2dcc:	e0833103 	add	r3, r3, r3, lsl #2
    2dd0:	e0411103 	sub	r1, r1, r3, lsl #2
    2dd4:	e1a01801 	mov	r1, r1, lsl #16
    2dd8:	e1a01821 	mov	r1, r1, lsr #16
    2ddc:	e3510004 	cmp	r1, #4	; 0x4
    2de0:	e38ec040 	orr	ip, lr, #64	; 0x40
    2de4:	9a000007 	bls	2e08 <buzzer_handler+0x410>
    2de8:	e3510009 	cmp	r1, #9	; 0x9
    2dec:	9affff67 	bls	2b90 <buzzer_handler+0x198>
    2df0:	e351000e 	cmp	r1, #14	; 0xe
    2df4:	9a000003 	bls	2e08 <buzzer_handler+0x410>
    2df8:	e3510013 	cmp	r1, #19	; 0x13
    2dfc:	9affff63 	bls	2b90 <buzzer_handler+0x198>
    2e00:	e3510018 	cmp	r1, #24	; 0x18
    2e04:	8affff61 	bhi	2b90 <buzzer_handler+0x198>
    2e08:	e3800040 	orr	r0, r0, #64	; 0x40
    2e0c:	eaffff60 	b	2b94 <buzzer_handler+0x19c>
    2e10:	e1d610b0 	ldrh	r1, [r6]
    2e14:	e59f218c 	ldr	r2, [pc, #396]	; 2fa8 <.text+0x2fa8>
    2e18:	e083c192 	umull	ip, r3, r2, r1
    2e1c:	e1a032a3 	mov	r3, r3, lsr #5
    2e20:	e0833103 	add	r3, r3, r3, lsl #2
    2e24:	e0833103 	add	r3, r3, r3, lsl #2
    2e28:	e0411103 	sub	r1, r1, r3, lsl #2
    2e2c:	e1a01801 	mov	r1, r1, lsl #16
    2e30:	e1a01821 	mov	r1, r1, lsr #16
    2e34:	e3510004 	cmp	r1, #4	; 0x4
    2e38:	e3855001 	orr	r5, r5, #1	; 0x1
    2e3c:	9a000048 	bls	2f64 <buzzer_handler+0x56c>
    2e40:	e3510009 	cmp	r1, #9	; 0x9
    2e44:	9a000005 	bls	2e60 <buzzer_handler+0x468>
    2e48:	e351000e 	cmp	r1, #14	; 0xe
    2e4c:	9a000044 	bls	2f64 <buzzer_handler+0x56c>
    2e50:	e351001d 	cmp	r1, #29	; 0x1d
    2e54:	9a000001 	bls	2e60 <buzzer_handler+0x468>
    2e58:	e3510022 	cmp	r1, #34	; 0x22
    2e5c:	9a000040 	bls	2f64 <buzzer_handler+0x56c>
    2e60:	e1a01000 	mov	r1, r0
    2e64:	e1a02000 	mov	r2, r0
    2e68:	e3c44001 	bic	r4, r4, #1	; 0x1
    2e6c:	eb001d0a 	bl	a29c <I2C1_setRGBLed>
    2e70:	eaffff54 	b	2bc8 <buzzer_handler+0x1d0>
    2e74:	e59f3124 	ldr	r3, [pc, #292]	; 2fa0 <.text+0x2fa0>
    2e78:	e5d32000 	ldrb	r2, [r3]
    2e7c:	e3520000 	cmp	r2, #0	; 0x0
    2e80:	0affff45 	beq	2b9c <buzzer_handler+0x1a4>
    2e84:	e59f2124 	ldr	r2, [pc, #292]	; 2fb0 <.text+0x2fb0>
    2e88:	e1d230b0 	ldrh	r3, [r2]
    2e8c:	e3530e19 	cmp	r3, #400	; 0x190
    2e90:	e2833001 	add	r3, r3, #1	; 0x1
    2e94:	e1c230b0 	strh	r3, [r2]
    2e98:	2affff3f 	bcs	2b9c <buzzer_handler+0x1a4>
    2e9c:	e1d610b0 	ldrh	r1, [r6]
    2ea0:	e59f2100 	ldr	r2, [pc, #256]	; 2fa8 <.text+0x2fa8>
    2ea4:	e083e192 	umull	lr, r3, r2, r1
    2ea8:	e1a032a3 	mov	r3, r3, lsr #5
    2eac:	e0833103 	add	r3, r3, r3, lsl #2
    2eb0:	e0833103 	add	r3, r3, r3, lsl #2
    2eb4:	e0411103 	sub	r1, r1, r3, lsl #2
    2eb8:	e1a01801 	mov	r1, r1, lsl #16
    2ebc:	e1a01821 	mov	r1, r1, lsr #16
    2ec0:	e3510004 	cmp	r1, #4	; 0x4
    2ec4:	e38c5080 	orr	r5, ip, #128	; 0x80
    2ec8:	9a00000b 	bls	2efc <buzzer_handler+0x504>
    2ecc:	e3510009 	cmp	r1, #9	; 0x9
    2ed0:	9affff32 	bls	2ba0 <buzzer_handler+0x1a8>
    2ed4:	e351000e 	cmp	r1, #14	; 0xe
    2ed8:	9a000007 	bls	2efc <buzzer_handler+0x504>
    2edc:	e3510013 	cmp	r1, #19	; 0x13
    2ee0:	9affff2e 	bls	2ba0 <buzzer_handler+0x1a8>
    2ee4:	e3510018 	cmp	r1, #24	; 0x18
    2ee8:	9a000003 	bls	2efc <buzzer_handler+0x504>
    2eec:	e351001d 	cmp	r1, #29	; 0x1d
    2ef0:	9affff2a 	bls	2ba0 <buzzer_handler+0x1a8>
    2ef4:	e3510022 	cmp	r1, #34	; 0x22
    2ef8:	8affff28 	bhi	2ba0 <buzzer_handler+0x1a8>
    2efc:	e3804080 	orr	r4, r0, #128	; 0x80
    2f00:	eaffff27 	b	2ba4 <buzzer_handler+0x1ac>
    2f04:	e59f5074 	ldr	r5, [pc, #116]	; 2f80 <.text+0x2f80>
    2f08:	e59fc074 	ldr	ip, [pc, #116]	; 2f84 <.text+0x2f84>
    2f0c:	e1d530b0 	ldrh	r3, [r5]
    2f10:	e1dc20b0 	ldrh	r2, [ip]
    2f14:	e59f108c 	ldr	r1, [pc, #140]	; 2fa8 <.text+0x2fa8>
    2f18:	e0623003 	rsb	r3, r2, r3
    2f1c:	e0c02391 	smull	r2, r0, r1, r3
    2f20:	e1a03fc3 	mov	r3, r3, asr #31
    2f24:	e59f2064 	ldr	r2, [pc, #100]	; 2f90 <.text+0x2f90>
    2f28:	e06332c0 	rsb	r3, r3, r0, asr #5
    2f2c:	e3a01000 	mov	r1, #0	; 0x0
    2f30:	e5823000 	str	r3, [r2]
    2f34:	e5841000 	str	r1, [r4]
    2f38:	eafffec1 	b	2a44 <buzzer_handler+0x4c>
    2f3c:	e1d630b0 	ldrh	r3, [r6]
    2f40:	e3530004 	cmp	r3, #4	; 0x4
    2f44:	e3800c01 	orr	r0, r0, #256	; 0x100
    2f48:	93811c01 	orrls	r1, r1, #256	; 0x100
    2f4c:	83c11c01 	bichi	r1, r1, #256	; 0x100
    2f50:	eafffee4 	b	2ae8 <buzzer_handler+0xf0>
    2f54:	e59f203c 	ldr	r2, [pc, #60]	; 2f98 <.text+0x2f98>
    2f58:	e3c11c01 	bic	r1, r1, #256	; 0x100
    2f5c:	e3c00c01 	bic	r0, r0, #256	; 0x100
    2f60:	eafffee0 	b	2ae8 <buzzer_handler+0xf0>
    2f64:	e1a01000 	mov	r1, r0
    2f68:	e3a020ff 	mov	r2, #255	; 0xff
    2f6c:	e3844001 	orr	r4, r4, #1	; 0x1
    2f70:	eb001cc9 	bl	a29c <I2C1_setRGBLed>
    2f74:	eaffff13 	b	2bc8 <buzzer_handler+0x1d0>
    2f78:	40000e00 	andmi	r0, r0, r0, lsl #28
    2f7c:	40000dfc 	strmid	r0, [r0], -ip
    2f80:	40000002 	andmi	r0, r0, r2
    2f84:	40000004 	andmi	r0, r0, r4
    2f88:	40000df8 	strmid	r0, [r0], -r8
    2f8c:	40000df4 	strmid	r0, [r0], -r4
    2f90:	40000008 	andmi	r0, r0, r8
    2f94:	40000000 	andmi	r0, r0, r0
    2f98:	40001f64 	andmi	r1, r0, r4, ror #30
    2f9c:	40002014 	andmi	r2, r0, r4, lsl r0
    2fa0:	40000e98 	mulmi	r0, r8, lr
    2fa4:	40000e02 	andmi	r0, r0, r2, lsl #28
    2fa8:	51eb851f 	mvnpl	r8, pc, lsl r5
    2fac:	40000e06 	andmi	r0, r0, r6, lsl #28
    2fb0:	40000e04 	andmi	r0, r0, r4, lsl #28

00002fb4 <lpc_aci_WriteParatoFlash>:
	content[para_load].next_side=1;
}

short lpc_aci_WriteParatoFlash(void)
{
    2fb4:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    2fb8:	e24dd008 	sub	sp, sp, #8	; 0x8
	unsigned int command_ee,response_ee[2];
	//erase eeprom
	ee_erase(command_ee,response_ee);
    2fbc:	e1a0100d 	mov	r1, sp
    2fc0:	eb002662 	bl	c950 <ee_erase>
    2fc4:	e3a05f7d 	mov	r5, #500	; 0x1f4
    2fc8:	e59f4048 	ldr	r4, [pc, #72]	; 3018 <.text+0x3018>
    2fcc:	e1a0600d 	mov	r6, sp
    2fd0:	e2855001 	add	r5, r5, #1	; 0x1

	int para_load = 0;
	unsigned char next_side_byte = 0;

	while((!next_side_byte)){
		command_ee=(unsigned int) (&content[0]);
		ee_write(command_ee,response_ee);
    2fd4:	e59f003c 	ldr	r0, [pc, #60]	; 3018 <.text+0x3018>
    2fd8:	e1a0100d 	mov	r1, sp
    2fdc:	eb0026aa 	bl	ca8c <ee_write>
		if(response_ee[0]==501) return 501;
    2fe0:	e59d0000 	ldr	r0, [sp]
    2fe4:	e1500005 	cmp	r0, r5
    2fe8:	0a000007 	beq	300c <lpc_aci_WriteParatoFlash+0x58>
		next_side_byte = content[para_load].next_side;
    2fec:	e5d430ff 	ldrb	r3, [r4, #255]
    2ff0:	e3530000 	cmp	r3, #0	; 0x0
    2ff4:	e2844c01 	add	r4, r4, #256	; 0x100
    2ff8:	0afffff5 	beq	2fd4 <lpc_aci_WriteParatoFlash+0x20>
		para_load++;
	}

	return anz_param_saved;
    2ffc:	e59f2018 	ldr	r2, [pc, #24]	; 301c <.text+0x301c>
    3000:	e5923000 	ldr	r3, [r2]
    3004:	e1a03803 	mov	r3, r3, lsl #16
    3008:	e1a00843 	mov	r0, r3, asr #16
}
    300c:	e28dd008 	add	sp, sp, #8	; 0x8
    3010:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    3014:	e12fff1e 	bx	lr
    3018:	40002140 	andmi	r2, r0, r0, asr #2
    301c:	40000e08 	andmi	r0, r0, r8, lsl #28

00003020 <lpc_aci_SavePara>:
    3020:	e59f1128 	ldr	r1, [pc, #296]	; 3150 <.text+0x3150>
    3024:	e5913000 	ldr	r3, [r1]
    3028:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    302c:	e59f9120 	ldr	r9, [pc, #288]	; 3154 <.text+0x3154>
    3030:	e3530000 	cmp	r3, #0	; 0x0
    3034:	e3a00000 	mov	r0, #0	; 0x0
    3038:	e5890000 	str	r0, [r9]
    303c:	d59fb114 	ldrle	fp, [pc, #276]	; 3158 <.text+0x3158>
    3040:	d1a02000 	movle	r2, r0
    3044:	da000034 	ble	311c <lpc_aci_SavePara+0xfc>
    3048:	e59fa10c 	ldr	sl, [pc, #268]	; 315c <.text+0x315c>
    304c:	e5da300e 	ldrb	r3, [sl, #14]
    3050:	e1a03123 	mov	r3, r3, lsr #2
    3054:	e35300f9 	cmp	r3, #249	; 0xf9
    3058:	c59fb0f8 	ldrgt	fp, [pc, #248]	; 3158 <.text+0x3158>
    305c:	ca000036 	bgt	313c <lpc_aci_SavePara+0x11c>
    3060:	e59fb0f0 	ldr	fp, [pc, #240]	; 3158 <.text+0x3158>
    3064:	e1a06000 	mov	r6, r0
    3068:	e1a0800a 	mov	r8, sl
    306c:	e1a07000 	mov	r7, r0
    3070:	ea000003 	b	3084 <lpc_aci_SavePara+0x64>
    3074:	e5d33021 	ldrb	r3, [r3, #33]
    3078:	e0863123 	add	r3, r6, r3, lsr #2
    307c:	e35300f9 	cmp	r3, #249	; 0xf9
    3080:	ca00002c 	bgt	3138 <lpc_aci_SavePara+0x118>
    3084:	e0874187 	add	r4, r7, r7, lsl #3
    3088:	e0874084 	add	r4, r7, r4, lsl #1
    308c:	e084500a 	add	r5, r4, sl
    3090:	e1a01005 	mov	r1, r5
    3094:	e086000b 	add	r0, r6, fp
    3098:	e3a02002 	mov	r2, #2	; 0x2
    309c:	e084400a 	add	r4, r4, sl
    30a0:	eb0058df 	bl	19424 <__memcpy_from_arm>
    30a4:	e5d4200e 	ldrb	r2, [r4, #14]
    30a8:	e2863002 	add	r3, r6, #2	; 0x2
    30ac:	e7c3200b 	strb	r2, [r3, fp]
    30b0:	e285500c 	add	r5, r5, #12	; 0xc
    30b4:	e5d53004 	ldrb	r3, [r5, #4]
    30b8:	e5d51003 	ldrb	r1, [r5, #3]
    30bc:	e5d50005 	ldrb	r0, [r5, #5]
    30c0:	e1811403 	orr	r1, r1, r3, lsl #8
    30c4:	e5d8200e 	ldrb	r2, [r8, #14]
    30c8:	e5d5c006 	ldrb	ip, [r5, #6]
    30cc:	e1811800 	orr	r1, r1, r0, lsl #16
    30d0:	e2864003 	add	r4, r6, #3	; 0x3
    30d4:	e1811c0c 	orr	r1, r1, ip, lsl #24
    30d8:	e1a02122 	mov	r2, r2, lsr #2
    30dc:	e084000b 	add	r0, r4, fp
    30e0:	eb0058cf 	bl	19424 <__memcpy_from_arm>
    30e4:	e59f1064 	ldr	r1, [pc, #100]	; 3150 <.text+0x3150>
    30e8:	e5993000 	ldr	r3, [r9]
    30ec:	e5912000 	ldr	r2, [r1]
    30f0:	e2877001 	add	r7, r7, #1	; 0x1
    30f4:	e5d8100e 	ldrb	r1, [r8, #14]
    30f8:	e2833001 	add	r3, r3, #1	; 0x1
    30fc:	e1520007 	cmp	r2, r7
    3100:	e5893000 	str	r3, [r9]
    3104:	e0846121 	add	r6, r4, r1, lsr #2
    3108:	e1a03008 	mov	r3, r8
    310c:	e2888013 	add	r8, r8, #19	; 0x13
    3110:	caffffd7 	bgt	3074 <lpc_aci_SavePara+0x54>
    3114:	e20600ff 	and	r0, r6, #255	; 0xff
    3118:	e3a02000 	mov	r2, #0	; 0x0
    311c:	e08b3402 	add	r3, fp, r2, lsl #8
    3120:	e28330fc 	add	r3, r3, #252	; 0xfc
    3124:	e3a02001 	mov	r2, #1	; 0x1
    3128:	e5c32003 	strb	r2, [r3, #3]
    312c:	e5c30002 	strb	r0, [r3, #2]
    3130:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3134:	e12fff1e 	bx	lr
    3138:	e20600ff 	and	r0, r6, #255	; 0xff
    313c:	e3a03000 	mov	r3, #0	; 0x0
    3140:	e3a02001 	mov	r2, #1	; 0x1
    3144:	e5cb30ff 	strb	r3, [fp, #255]
    3148:	e5cb00fe 	strb	r0, [fp, #254]
    314c:	eafffff2 	b	311c <lpc_aci_SavePara+0xfc>
    3150:	40000e14 	andmi	r0, r0, r4, lsl lr
    3154:	40000e08 	andmi	r0, r0, r8, lsl #28
    3158:	40002140 	andmi	r2, r0, r0, asr #2
    315c:	40002808 	andmi	r2, r0, r8, lsl #16

00003160 <lpc_aci_ReadParafromFlash>:
    3160:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3164:	e24dd010 	sub	sp, sp, #16	; 0x10
    3168:	e28d1004 	add	r1, sp, #4	; 0x4
    316c:	e3a00000 	mov	r0, #0	; 0x0
    3170:	eb0026f2 	bl	cd40 <ee_readn>
    3174:	e3a02c01 	mov	r2, #256	; 0x100
    3178:	e59f017c 	ldr	r0, [pc, #380]	; 32fc <.text+0x32fc>
    317c:	e59d1008 	ldr	r1, [sp, #8]
    3180:	eb0058a7 	bl	19424 <__memcpy_from_arm>
    3184:	e59f2170 	ldr	r2, [pc, #368]	; 32fc <.text+0x32fc>
    3188:	e5d200ff 	ldrb	r0, [r2, #255]
    318c:	e3500001 	cmp	r0, #1	; 0x1
    3190:	93a03000 	movls	r3, #0	; 0x0
    3194:	958d3000 	strls	r3, [sp]
    3198:	91a07002 	movls	r7, r2
    319c:	91a0b003 	movls	fp, r3
    31a0:	9a00000c 	bls	31d8 <lpc_aci_ReadParafromFlash+0x78>
    31a4:	e28dd010 	add	sp, sp, #16	; 0x10
    31a8:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    31ac:	e12fff1e 	bx	lr
    31b0:	e5dde00f 	ldrb	lr, [sp, #15]
    31b4:	e5d730fe 	ldrb	r3, [r7, #254]
    31b8:	e085512e 	add	r5, r5, lr, lsr #2
    31bc:	e1530005 	cmp	r3, r5
    31c0:	ca00000d 	bgt	31fc <lpc_aci_ReadParafromFlash+0x9c>
    31c4:	e5d930ff 	ldrb	r3, [r9, #255]
    31c8:	e3530000 	cmp	r3, #0	; 0x0
    31cc:	e2877c01 	add	r7, r7, #256	; 0x100
    31d0:	1a000045 	bne	32ec <lpc_aci_ReadParafromFlash+0x18c>
    31d4:	e28bb001 	add	fp, fp, #1	; 0x1
    31d8:	e5d730fe 	ldrb	r3, [r7, #254]
    31dc:	e3530000 	cmp	r3, #0	; 0x0
    31e0:	e1a09007 	mov	r9, r7
    31e4:	dafffff6 	ble	31c4 <lpc_aci_ReadParafromFlash+0x64>
    31e8:	e59f210c 	ldr	r2, [pc, #268]	; 32fc <.text+0x32fc>
    31ec:	e59f810c 	ldr	r8, [pc, #268]	; 3300 <.text+0x3300>
    31f0:	e3a05000 	mov	r5, #0	; 0x0
    31f4:	e28da00c 	add	sl, sp, #12	; 0xc
    31f8:	e082640b 	add	r6, r2, fp, lsl #8
    31fc:	e0861005 	add	r1, r6, r5
    3200:	e3a02002 	mov	r2, #2	; 0x2
    3204:	e1a0000a 	mov	r0, sl
    3208:	eb005885 	bl	19424 <__memcpy_from_arm>
    320c:	e2853002 	add	r3, r5, #2	; 0x2
    3210:	e5984000 	ldr	r4, [r8]
    3214:	e7d62003 	ldrb	r2, [r6, r3]
    3218:	e3540000 	cmp	r4, #0	; 0x0
    321c:	e5cd200f 	strb	r2, [sp, #15]
    3220:	e2855003 	add	r5, r5, #3	; 0x3
    3224:	daffffe1 	ble	31b0 <lpc_aci_ReadParafromFlash+0x50>
    3228:	e59fc0d4 	ldr	ip, [pc, #212]	; 3304 <.text+0x3304>
    322c:	e5dc3000 	ldrb	r3, [ip]
    3230:	e5dc2001 	ldrb	r2, [ip, #1]
    3234:	e1dde0fc 	ldrsh	lr, [sp, #12]
    3238:	e1833402 	orr	r3, r3, r2, lsl #8
    323c:	e15e0003 	cmp	lr, r3
    3240:	03a01000 	moveq	r1, #0	; 0x0
    3244:	01a00001 	moveq	r0, r1
    3248:	0a00000e 	beq	3288 <lpc_aci_ReadParafromFlash+0x128>
    324c:	e3a01000 	mov	r1, #0	; 0x0
    3250:	ea000004 	b	3268 <lpc_aci_ReadParafromFlash+0x108>
    3254:	e7d3300c 	ldrb	r3, [r3, ip]
    3258:	e5d22001 	ldrb	r2, [r2, #1]
    325c:	e1833402 	orr	r3, r3, r2, lsl #8
    3260:	e153000e 	cmp	r3, lr
    3264:	0a000007 	beq	3288 <lpc_aci_ReadParafromFlash+0x128>
    3268:	e2811001 	add	r1, r1, #1	; 0x1
    326c:	e1a00181 	mov	r0, r1, lsl #3
    3270:	e0803001 	add	r3, r0, r1
    3274:	e0813083 	add	r3, r1, r3, lsl #1
    3278:	e1510004 	cmp	r1, r4
    327c:	e083200c 	add	r2, r3, ip
    3280:	1afffff3 	bne	3254 <lpc_aci_ReadParafromFlash+0xf4>
    3284:	eaffffc9 	b	31b0 <lpc_aci_ReadParafromFlash+0x50>
    3288:	e0803001 	add	r3, r0, r1
    328c:	e0813083 	add	r3, r1, r3, lsl #1
    3290:	e083300c 	add	r3, r3, ip
    3294:	e5d3200e 	ldrb	r2, [r3, #14]
    3298:	e5dde00f 	ldrb	lr, [sp, #15]
    329c:	e15e0002 	cmp	lr, r2
    32a0:	1affffc3 	bne	31b4 <lpc_aci_ReadParafromFlash+0x54>
    32a4:	e283300c 	add	r3, r3, #12	; 0xc
    32a8:	e5d32004 	ldrb	r2, [r3, #4]
    32ac:	e5d30003 	ldrb	r0, [r3, #3]
    32b0:	e5d3c005 	ldrb	ip, [r3, #5]
    32b4:	e5d31006 	ldrb	r1, [r3, #6]
    32b8:	e1800402 	orr	r0, r0, r2, lsl #8
    32bc:	e180080c 	orr	r0, r0, ip, lsl #16
    32c0:	e1a0212e 	mov	r2, lr, lsr #2
    32c4:	e1800c01 	orr	r0, r0, r1, lsl #24
    32c8:	e0861005 	add	r1, r6, r5
    32cc:	eb005854 	bl	19424 <__memcpy_from_arm>
    32d0:	e59d2000 	ldr	r2, [sp]
    32d4:	e2823001 	add	r3, r2, #1	; 0x1
    32d8:	e1a03803 	mov	r3, r3, lsl #16
    32dc:	e5dde00f 	ldrb	lr, [sp, #15]
    32e0:	e1a03823 	mov	r3, r3, lsr #16
    32e4:	e58d3000 	str	r3, [sp]
    32e8:	eaffffb1 	b	31b4 <lpc_aci_ReadParafromFlash+0x54>
    32ec:	e59d2000 	ldr	r2, [sp]
    32f0:	e1a03802 	mov	r3, r2, lsl #16
    32f4:	e1a00843 	mov	r0, r3, asr #16
    32f8:	eaffffa9 	b	31a4 <lpc_aci_ReadParafromFlash+0x44>
    32fc:	40002140 	andmi	r2, r0, r0, asr #2
    3300:	40000e14 	andmi	r0, r0, r4, lsl lr
    3304:	40002808 	andmi	r2, r0, r8, lsl #16

00003308 <lpc_aci_init>:
    3308:	e52de004 	str	lr, [sp, #-4]!
    330c:	e59f3030 	ldr	r3, [pc, #48]	; 3344 <.text+0x3344>
    3310:	e3e01000 	mvn	r1, #0	; 0x0
    3314:	e28320fe 	add	r2, r3, #254	; 0xfe
    3318:	e4c31001 	strb	r1, [r3], #1
    331c:	e1530002 	cmp	r3, r2
    3320:	1afffffc 	bne	3318 <lpc_aci_init+0x10>
    3324:	e59f001c 	ldr	r0, [pc, #28]	; 3348 <.text+0x3348>
    3328:	eb0001f3 	bl	3afc <aciSetSaveParaCallback>
    332c:	e59f0018 	ldr	r0, [pc, #24]	; 334c <.text+0x334c>
    3330:	eb0001ed 	bl	3aec <aciSetReadParafromFlashCallback>
    3334:	e59f0014 	ldr	r0, [pc, #20]	; 3350 <.text+0x3350>
    3338:	eb0001f3 	bl	3b0c <aciSetWriteParatoFlashCallback>
    333c:	e49de004 	ldr	lr, [sp], #4
    3340:	e12fff1e 	bx	lr
    3344:	40002140 	andmi	r2, r0, r0, asr #2
    3348:	00003020 	andeq	r3, r0, r0, lsr #32
    334c:	00003160 	andeq	r3, r0, r0, ror #2
    3350:	00002fb4 	streqh	r2, [r0], -r4

00003354 <aciInit>:
{
	int i=0;
	int z=0;

	aciListVarCount = 0;
    3354:	e59f30f8 	ldr	r3, [pc, #248]	; 3454 <.text+0x3454>
    3358:	e3a01000 	mov	r1, #0	; 0x0
	aciListCmdCount = 0;
    335c:	e59f20f4 	ldr	r2, [pc, #244]	; 3458 <.text+0x3458>
    3360:	e5831000 	str	r1, [r3]
	aciListParCount = 0;
    3364:	e59f30f0 	ldr	r3, [pc, #240]	; 345c <.text+0x345c>
    3368:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    336c:	e5821000 	str	r1, [r2]
    3370:	e1a00800 	mov	r0, r0, lsl #16
    3374:	e59f20e4 	ldr	r2, [pc, #228]	; 3460 <.text+0x3460>
    3378:	e59f50e4 	ldr	r5, [pc, #228]	; 3464 <.text+0x3464>
    337c:	e59f40e4 	ldr	r4, [pc, #228]	; 3468 <.text+0x3468>
    3380:	e59fe0e4 	ldr	lr, [pc, #228]	; 346c <.text+0x346c>
    3384:	e59fc0e4 	ldr	ip, [pc, #228]	; 3470 <.text+0x3470>
    3388:	e5831000 	str	r1, [r3]
    338c:	e1a0b820 	mov	fp, r0, lsr #16
    3390:	e1a03001 	mov	r3, r1

    for (i=0;i<MAX_VAR_PACKETS;i++)
    {
        aciCmdPacketContentBufferValid[i]=0;
    3394:	e7c13005 	strb	r3, [r1, r5]
        aciCmdPacketContentBufferInvalidCnt[i]=0;
    3398:	e7c13004 	strb	r3, [r1, r4]
        aciParPacketContentBufferValid[i]=0;
    339c:	e7c1300e 	strb	r3, [r1, lr]
        aciParPacketContentBufferInvalidCnt[i]=0;
    33a0:	e7c1300c 	strb	r3, [r1, ip]
    33a4:	e2811001 	add	r1, r1, #1	; 0x1
    	aciVarPacketContentBufferLength[i] = 0;
    33a8:	e3a00000 	mov	r0, #0	; 0x0
    33ac:	e3510003 	cmp	r1, #3	; 0x3
    33b0:	e0c200b2 	strh	r0, [r2], #2
    33b4:	1afffff6 	bne	3394 <aciInit+0x40>
    33b8:	e59f90b4 	ldr	r9, [pc, #180]	; 3474 <.text+0x3474>
    33bc:	e59f80b4 	ldr	r8, [pc, #180]	; 3478 <.text+0x3478>
    33c0:	e59fa0b4 	ldr	sl, [pc, #180]	; 347c <.text+0x347c>
    33c4:	e59f70b4 	ldr	r7, [pc, #180]	; 3480 <.text+0x3480>
    33c8:	e59f50b4 	ldr	r5, [pc, #180]	; 3484 <.text+0x3484>
    33cc:	e59f60b4 	ldr	r6, [pc, #180]	; 3488 <.text+0x3488>
    }


	for (z=0;z<MAX_VAR_PACKETS;z++)
	{
		for (i=0;i<MEMPACKET_MAX_VARS;i++)
		{
			aciVarPacketSelect[z][i]=ID_NONE;
			aciVarPacketPtrList[z][i]=NULL;
			aciVarPacketTypeList[z][i]=0;
		}
		aciVarPacketMagicCode[z]=0;
		aciVarPacketSelectLength[z]=0;
		aciCmdPacketMagicCode[z]=0;
	}

	for (i=0;i<ACI_TX_RINGBUFFER_SIZE;i++) {
		aciSendSingleBuffer[i] = 0;
		aciSendSingleId[i] = 0;
		aciSendSingleVarType[i] = 0;
	}

	aciEngineRate = callsPerSecond;

}
    33d0:	e3a04000 	mov	r4, #0	; 0x0
    33d4:	e0870384 	add	r0, r7, r4, lsl #7
    33d8:	e085e404 	add	lr, r5, r4, lsl #8
    33dc:	e086c304 	add	ip, r6, r4, lsl #6
    33e0:	e3a03000 	mov	r3, #0	; 0x0
    33e4:	e2833001 	add	r3, r3, #1	; 0x1
    33e8:	e3a02000 	mov	r2, #0	; 0x0
    33ec:	e3530040 	cmp	r3, #64	; 0x40
    33f0:	e0c020b2 	strh	r2, [r0], #2
    33f4:	e48e2004 	str	r2, [lr], #4
    33f8:	e4cc2001 	strb	r2, [ip], #1
    33fc:	1afffff8 	bne	33e4 <aciInit+0x90>
    3400:	e7c4200a 	strb	r2, [r4, sl]
    3404:	e7c42009 	strb	r2, [r4, r9]
    3408:	e7c42008 	strb	r2, [r4, r8]
    340c:	e2844001 	add	r4, r4, #1	; 0x1
    3410:	e3540003 	cmp	r4, #3	; 0x3
    3414:	1affffee 	bne	33d4 <aciInit+0x80>
    3418:	e59f106c 	ldr	r1, [pc, #108]	; 348c <.text+0x348c>
    341c:	e59fe06c 	ldr	lr, [pc, #108]	; 3490 <.text+0x3490>
    3420:	e59fc06c 	ldr	ip, [pc, #108]	; 3494 <.text+0x3494>
    3424:	e1a03002 	mov	r3, r2
    3428:	e7c3200e 	strb	r2, [r3, lr]
    342c:	e7c3200c 	strb	r2, [r3, ip]
    3430:	e2833001 	add	r3, r3, #1	; 0x1
    3434:	e3a00000 	mov	r0, #0	; 0x0
    3438:	e35300a0 	cmp	r3, #160	; 0xa0
    343c:	e0c100b2 	strh	r0, [r1], #2
    3440:	1afffff8 	bne	3428 <aciInit+0xd4>
    3444:	e59f304c 	ldr	r3, [pc, #76]	; 3498 <.text+0x3498>
    3448:	e583b000 	str	fp, [r3]
    344c:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3450:	e12fff1e 	bx	lr
    3454:	40000e0c 	andmi	r0, r0, ip, lsl #28
    3458:	40000e10 	andmi	r0, r0, r0, lsl lr
    345c:	40000e14 	andmi	r0, r0, r4, lsl lr
    3460:	40004662 	andmi	r4, r0, r2, ror #12
    3464:	40004bef 	andmi	r4, r0, pc, ror #23
    3468:	4000465e 	andmi	r4, r0, lr, asr r6
    346c:	400042c6 	andmi	r4, r0, r6, asr #5
    3470:	40004bec 	andmi	r4, r0, ip, ror #23
    3474:	40000e18 	andmi	r0, r0, r8, lsl lr
    3478:	40004bfe 	strmid	r4, [r0], -lr
    347c:	40000e2e 	andmi	r0, r0, lr, lsr #28
    3480:	40004c02 	andmi	r4, r0, r2, lsl #24
    3484:	40004358 	andmi	r4, r0, r8, asr r3
    3488:	40003cd4 	ldrmid	r3, [r0], -r4
    348c:	40002240 	andmi	r2, r0, r0, asr #4
    3490:	40002d3e 	andmi	r2, r0, lr, lsr sp
    3494:	40004a1e 	andmi	r4, r0, lr, lsl sl
    3498:	40000014 	andmi	r0, r0, r4, lsl r0

0000349c <aciSetStartTxCallback>:

void aciSendSingleWithAck(short i)
{
	short notzero_i = i+1;
	unsigned char varType = aciSendSingleVarType[i];
	unsigned char buffer[5+(varType>>2)];

	memcpy(&buffer[0],&notzero_i,2);
	memcpy(&buffer[2],&aciSendSingleId[i],2);
	memcpy(&buffer[4],&varType,1);
	memcpy(&buffer[5],&aciSendSingleBuffer[aciSendSingleBufferCnt[i]],varType>>2);
	aciSendSingleStatus[i]++;

	aciTxSendPacket(ACIMT_SINGLESEND,buffer,5+(varType>>2));

}

void aciSingleSend(void * ptr, unsigned char varType, unsigned short id, char with_ack) {
	if(!varType || !id) return;
	if((aciSendSingleNextBufferCount+(varType>>2))>MAX_VARIABLE_LIST*8) return;

	unsigned char buffer[5+(varType>>2)];
	int i;
	int use_i = -1;
	short zero = 0;

	if(with_ack) {
		for(i=0;i<MAX_VARIABLE_LIST;i++) {
			if((use_i==-1) && (aciSendSingleStatus[i]==0)) use_i=i;
		}
		if(use_i==-1) return; // security-if

		aciSendSingleStatus[use_i] = 1;
		aciSendSingleId[use_i] = id;
		aciSendSingleVarType[use_i] = varType;
		memcpy(&aciSendSingleBuffer[aciSendSingleNextBufferCount],ptr,varType>>2);
		aciSendSingleBufferCnt[use_i]=aciSendSingleNextBufferCount;
		aciSendSingleNextBufferCount+=varType>>2;
		aciSendSingleCount++;
	} else {
		memcpy(&buffer[0],&zero,2);
		memcpy(&buffer[2],&id,2);
		memcpy(&buffer[4],&varType,1);
		memcpy(&buffer[5],ptr,varType>>2);
		aciTxSendPacket(ACIMT_SINGLESEND,buffer,5+(varType>>2));
	}
}

/* published Variable. Variable has to be global! **/
void aciPublishVariableInt(void * ptr, unsigned char varType, unsigned short id, char * name, char * description, char * unit) {
	if (aciListVarCount==MAX_VARIABLE_LIST) return;

	aciListVar[aciListVarCount].id= id;
	aciListVar[aciListVarCount].varType = varType;
	aciListVar[aciListVarCount].name = name;
	aciListVar[aciListVarCount].description = description;
	aciListVar[aciListVarCount].unit = unit;
	aciListVar[aciListVarCount].ptrToVar = (void*) ptr;

	aciMagicCodeVar = aciUpdateCrc16(aciMagicCodeVar,&id,2);
	aciMagicCodeVar = aciUpdateCrc16(aciMagicCodeVar,&varType,1);

	aciListVarCount++;
}


/* published Command. Command has to be global! **/
void aciPublishCommandInt(void * ptr, unsigned char varType, unsigned short id, char * name, char * description, char * unit)
{
	if (aciListCmdCount==MAX_PARAMETER_LIST) return;

	aciListCmd[aciListCmdCount].id= id;
	aciListCmd[aciListCmdCount].varType = varType;
	aciListCmd[aciListCmdCount].name = name;
	aciListCmd[aciListCmdCount].description = description;
	aciListCmd[aciListCmdCount].unit = unit;
	aciListCmd[aciListCmdCount].ptrToVar = (void*) ptr;

	aciMagicCodeCmd = aciUpdateCrc16(aciMagicCodeCmd,&id,2);
	aciMagicCodeCmd = aciUpdateCrc16(aciMagicCodeCmd,&varType,1);

	aciListCmdCount++;
}

/** published Parameter. Parameter has to be global! **/
void aciPublishParameterInt(void * ptr, unsigned char varType, unsigned short id, char * name, char * description, char * unit)
{
	if (aciListParCount==MAX_PARAMETER_LIST) return;

	aciListPar[aciListParCount].id= id;
	aciListPar[aciListParCount].varType = varType;
	aciListPar[aciListParCount].name = name;
	aciListPar[aciListParCount].description = description;
	aciListPar[aciListParCount].unit = unit;
	aciListPar[aciListParCount].ptrToVar = (void*) ptr;

	aciMagicCodePar = aciUpdateCrc16(aciMagicCodePar,&id,2);
	aciMagicCodePar = aciUpdateCrc16(aciMagicCodePar,&varType,1);

	aciListParCount++;
}

void aciSendVar(void)
{
	short i=0;
	short j=0;
	short ii=0;
	short z = 0;
	 for (i=0;i<MAX_VAR_PACKETS;i++)
//	short i=2;
	 {

		//handle variable packet generation and triggering
		if (!aciVarPacketTransmissionRate[i]) {
		//	continue;
		}
		else  {
			unsigned short packetSize;

			//generate packet and send it

			//if packet was changed, update pointer table and size
			if (aciVarPacketUpdated[i]) {

				unsigned short currentPos = 0;

				//reset update flag
				aciVarPacketUpdated[i] = 0;

				for (j=0;j<aciVarPacketSelectLength[i];j++)
				{

					unsigned short id;

					id=aciVarPacketSelect[i][j];

					for(ii=0;ii<aciListVarCount;ii++) {
						if (aciListVar[ii].id==id)
						{
							aciVarPacketPtrList[i][currentPos] = aciListVar[ii].ptrToVar;
							aciVarPacketTypeList[i][currentPos++] =	aciListVar[ii].varType;
							break;
						}
					}
				}
				aciVarPacketNumberOfVars[i] = currentPos;

				//get packet size
				packetSize = 0;
				for (z = 0; z < MEMPACKET_MAX_VARS; z++) {
					if (aciVarPacketPtrList[i][z] == NULL
						)
						break;
					packetSize += aciVarPacketTypeList[i][z] >> 2;
				}
				aciVarPacketCurrentSize[i] = packetSize;
				aciVarPacketContentBufferLength[i] = packetSize;
			}

			//check for free space in ring buffer
			else if ((aciVarPacketNumberOfVars[i])&&(aciVarPacketCurrentSize[i] + 10 < aciTxRingBufferGetFreeSpace())&&(!aciInhibitPacketTransmission)&&(aciVarPacketTransmissionRate[i]<aciEngineRateCounter[i])) {

				unsigned char startstring[3] = { '!', '#', '!' };
				unsigned char messageType = ACIMT_VARPACKET+i;
				unsigned short crc = 0xFF;
				unsigned short psize=aciVarPacketCurrentSize[i]+1;

				aciEngineRateCounter[i]=1;

				//add header to ringbuffer
				aciTxRingBufferAddData(&startstring, 3);

				//add message type to ringbuffer
				aciTxRingBufferAddData(&messageType, 1);
				crc=aciUpdateCrc16(crc,&messageType,1);


				//add data size to ringbuffer
				aciTxRingBufferAddData(&psize, 2);
				crc=aciUpdateCrc16(crc,&psize,2);


				aciTxRingBufferAddData(&aciVarPacketMagicCode[i],1);
				crc=aciUpdateCrc16(crc,&aciVarPacketMagicCode[i],1);

				aciTxRingBufferAddData(aciVarPacketContentBuffer[i],aciVarPacketContentBufferLength[i]);
				crc=aciUpdateCrc16(crc,&aciVarPacketContentBuffer[i][0],aciVarPacketContentBufferLength[i]);

				//add CRC to ringbuffer
				aciTxRingBufferAddData(&crc, 2);

			}
		}
	 }
}

void aciSyncVar(void) {
	short i = 0;
	int z = 0;
	for (i = 0; i < MAX_VAR_PACKETS; i++)
		if (aciVarPacketNumberOfVars[i]) {
			short cnt = 0;
			for (z = 0; z < aciVarPacketNumberOfVars[i]; z++) {
				memcpy(&aciVarPacketContentBuffer[i][cnt], aciVarPacketPtrList[i][z], aciVarPacketTypeList[i][z] >> 2);
				cnt += aciVarPacketTypeList[i][z] >> 2;

			}
		}
}

void aciSyncCmd(void) {

	short j = 0;
	short i = 0;
	short k = 0;
	for (j = 0; j < MAX_VAR_PACKETS; j++)
		if (aciCmdPacketReceived[j]) {
			short cnt = 0;
			for (i = 0; i < aciCmdPacketSelectLength[j]; i++) {
				for (k =0; k < aciListCmdCount;k++)  {
					if (aciListCmd[k].id == aciCmdPacketSelect[j][i]) {
						memcpy(aciListCmd[k].ptrToVar, &aciCmdPacketContentBuffer[j][cnt], aciListCmd[k].varType >> 2);
						cnt += aciListCmd[k].varType >> 2;
						break;
					}
				}
			}
			aciCmdPacketReceived[j]=0;
		}
}

void aciSyncPar(void) {

	short j = 0;
	short i = 0;
	short k = 0;
	for (j = 0; j < MAX_VAR_PACKETS; j++)
		if (aciParamPacketReceived[j]) {
			short cnt = 0;
			for (i = 0; i < aciParPacketSelectLength[j]; i++) {
				for (k =0; k < aciListParCount;k++)  {
					if (aciListPar[k].id == aciParPacketSelect[j][i]) {
						memcpy(aciListPar[k].ptrToVar, &aciParPacketContentBuffer[j][cnt], aciListPar[k].varType >> 2);
						cnt += aciListPar[k].varType >> 2;
						break;
					}
				}
			}
			aciParamPacketReceived[j]=0;
		}

}

/** handles all data processing. Has to be called a specified number of times per second. See aciSetEngineRate(); **/
void aciEngine(void)
{
	int i=0;

	//handle heart beat

	aciHeartBeatCnt++;


	if (aciHeartBeatCnt>=aciHeartBeatTimeout)
	{
		//stop transmitting packets
		aciHeartBeatCnt=0;
		aciInhibitPacketTransmission=1;
	}

	if (!aciInhibitPacketTransmission)
	{
		aciSendVar();
	}

	for(i=0;i<MAX_VAR_PACKETS;i++)
		{
		aciEngineRateCounter[i]++;
		if(aciEngineRateCounter[i]>(5*aciEngineRate)) aciEngineRateCounter[i]=0;
		}

	if (aciParamSaveIt && (aciWriteParatoFlashCallback)) {
		short output;
		output = aciWriteParatoFlashCallback();
		aciParamSaveIt = 0;
		aciTxSendPacket(ACIMT_SAVEPARAM,&output,2);
	}

	if(aciSendSingleCount) {
//		unsigned short temp_singleCount = 0;

		for(i=0;i<MAX_VARIABLE_LIST;i++) {
			if(aciSendSingleStatus[i]==0) continue;
			else if(aciSendSingleStatus[i]==1) {
				aciSendSingleWithAck(i);
			} else {
				if(aciSendSingleStatus[i]==(aciEngineRate+2)) {
					aciSendSingleStatus[i]=1;
				} else aciSendSingleStatus[i]++;
			}
		}
	} else aciSendSingleNextBufferCount=0;
}

/*
 * ACI RX Part
 *
 *
 *
 */

unsigned char aciRxDataBuffer[ACI_RX_BUFFER_SIZE];
unsigned short aciRxDataCnt;

void aciRxHandleMessage(unsigned char messagetype, unsigned short length)
{
	short i=0;
	int z=0;
	int k=0;

	unsigned char packetSelect;
	short i_single ;
	struct ACI_INFO aciInfo;
	unsigned char c[2];
	unsigned char switch_type;
	short output;
	if((messagetype>ACIMT_UPDATEVARPACKET) && (messagetype<ACIMT_UPDATEVARPACKET+0x0f)) switch_type = ACIMT_UPDATEVARPACKET;
	else if((messagetype>ACIMT_UPDATECMDPACKET) && (messagetype<ACIMT_UPDATECMDPACKET+0x0f)) switch_type = ACIMT_UPDATECMDPACKET;
	else if((messagetype>ACIMT_UPDATEPARAMPACKET) &&(messagetype<ACIMT_UPDATEPARAMPACKET+0x0f)) switch_type = ACIMT_UPDATEPARAMPACKET;
	else if((messagetype>ACIMT_CMDPACKET) && (messagetype<ACIMT_CMDPACKET+0x0f)) switch_type = ACIMT_CMDPACKET;
	else if((messagetype>ACIMT_PARAMPACKET) && (messagetype<ACIMT_PARAMPACKET+0x0f)) switch_type = ACIMT_PARAMPACKET;
	else switch_type=messagetype;

	switch (switch_type)
	{
	case ACIMT_INFO_REQUEST:
		aciInfo.verMajor=ACI_VER_MAJOR;
		aciInfo.verMinor=ACI_VER_MINOR;
		aciInfo.maxDescLength=MAX_DESC_LENGTH;
		aciInfo.maxNameLength=MAX_NAME_LENGTH;
		aciInfo.maxUnitLength=MAX_UNIT_LENGTH;
		aciInfo.maxVarPackets=MAX_VAR_PACKETS;
		aciInfo.memPacketMaxVars=MEMPACKET_MAX_VARS;
		aciInfo.flags=0;
		for (i=0;i<8;i++)
			aciInfo.dummy[i]=0;
		aciTxSendPacket(ACIMT_INFO_REPLY,&aciInfo,sizeof(aciInfo));

	break;
	case ACIMT_REQUESTVARTABLEENTRIES:
		for (i=0;i<length/2;i++)
		{
			unsigned short selectedId;
			unsigned char idFound=0;

			selectedId=(aciRxDataBuffer[i*2+1]<<8)|aciRxDataBuffer[i*2];
			//determine no of entries in var table
			for(k=0;k<aciListVarCount;k++) {
				if (selectedId==aciListVar[k].id)
				{
					idFound=1;
					break;
				}
			}
			if ((idFound))
				{
					//before we send the data, the strings have to be copied from flash to memory
					struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS tableEntry;

					if (strlen(aciListVar[k].name)>MAX_NAME_LENGTH)
					{
						memcpy(&(tableEntry.name[0]),aciListVar[k].name,MAX_NAME_LENGTH);
						tableEntry.name[MAX_NAME_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.name[0]),aciListVar[k].name);

					if (strlen(aciListVar[k].description)>MAX_DESC_LENGTH)
					{
						memcpy(&(tableEntry.description[0]),aciListVar[k].description,MAX_NAME_LENGTH);
						tableEntry.description[MAX_DESC_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.description[0]),aciListVar[k].description);

					if (strlen(aciListVar[k].unit)>MAX_UNIT_LENGTH)
					{
						memcpy(&(tableEntry.unit[0]),aciListVar[k].unit,MAX_UNIT_LENGTH);
						tableEntry.unit[MAX_UNIT_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.unit[0]),aciListVar[k].unit);

					tableEntry.id=aciListVar[k].id;
					tableEntry.varType=aciListVar[k].varType;
					tableEntry.ptrToVar=NULL;
					aciTxSendPacket(ACIMT_SENDVARTABLEENTRY,&tableEntry,sizeof (struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS)-sizeof(tableEntry.ptrToVar));

				}else
					aciTxSendPacket(ACIMT_SENDVARTABLEENTRYINVALID,&selectedId,2);

		}

	break;
	case ACIMT_GETVARTABLEINFO:
	{
		unsigned short idList[aciListVarCount*2+2];
		unsigned short cnt=1;

		idList[0]=(unsigned short)aciListVarCount;

		for(k=0;k<aciListVarCount;k++)
				idList[cnt++]=aciListVar[k].id;

		//send no of entries
		aciTxSendPacket(ACIMT_SENDVARTABLEINFO,&idList[0],aciListVarCount*2+2);
	}
	break;
	case ACIMT_UPDATEVARPACKET:
			packetSelect=messagetype-ACIMT_UPDATEVARPACKET;
			aciInhibitPacketTransmission=0;
			if (packetSelect>=MAX_VAR_PACKETS)
				break;
			if (length>MEMPACKET_MAX_VARS*2+1)
			{
				c[0]=ACIMT_UPDATEVARPACKET+packetSelect;
				c[1]=ACI_ACK_PACKET_TOO_LONG;
				aciTxSendPacket(ACIMT_ACK,&c[0],2);
				break;
			}

			for (i=0;i<MEMPACKET_MAX_VARS;i++)
			{
				aciVarPacketSelect[packetSelect][i]=ID_NONE;
				aciVarPacketPtrList[packetSelect][i]=NULL;
				aciVarPacketTypeList[packetSelect][i]=0;
			}
			aciVarPacketMagicCode[packetSelect]=aciRxDataBuffer[0];
			memcpy(&aciVarPacketSelect[packetSelect],&aciRxDataBuffer[1],length-1);
			aciVarPacketSelectLength[packetSelect]=(length-1)/2;
			aciVarPacketContentBufferLength[packetSelect] = aciVarPacketSelectLength[packetSelect];
			aciVarPacketUpdated[packetSelect]=1;
			c[0]=ACIMT_UPDATEVARPACKET+packetSelect;
			c[1]=ACI_ACK_OK;
			aciTxSendPacket(ACIMT_ACK,&c[0],2);

		break;

	case ACIMT_REQUESTCMDTABLEENTRIES:
		for (i=0;i<length/2;i++)
		{
			unsigned short selectedId;
			unsigned char  idFound=0;

			selectedId=(aciRxDataBuffer[i*2+1]<<8)|aciRxDataBuffer[i*2];
			//determine no of entries in var table
			for(k=0;k<aciListCmdCount;k++) {
					if (selectedId==aciListCmd[k].id)
					{
						idFound=1;
						break;
					}
			}
			if ((idFound))
				{
					//before we send the data, the strings have to be copied from flash to memory
					struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS tableEntry;

					if (strlen(aciListCmd[k].name)>MAX_NAME_LENGTH)
					{
						memcpy(&(tableEntry.name[0]),aciListCmd[k].name,MAX_NAME_LENGTH);
						tableEntry.name[MAX_NAME_LENGTH-1]=0;
					} else
						strcpy(&(tableEntry.name[0]),aciListCmd[k].name);

					if (strlen(aciListCmd[k].description)>MAX_DESC_LENGTH)
					{
						memcpy(&(tableEntry.description[0]),aciListCmd[k].description,MAX_NAME_LENGTH);
						tableEntry.description[MAX_DESC_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.description[0]),aciListCmd[k].description);

					if (strlen(aciListCmd[k].unit)>MAX_UNIT_LENGTH)
					{
						memcpy(&(tableEntry.unit[0]),aciListCmd[k].unit,MAX_UNIT_LENGTH);
						tableEntry.unit[MAX_UNIT_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.unit[0]),aciListCmd[k].unit);

					tableEntry.id=aciListCmd[k].id;
					tableEntry.varType=aciListCmd[k].varType;
					tableEntry.ptrToVar=NULL;
					aciTxSendPacket(ACIMT_SENDCMDTABLEENTRY,&tableEntry,sizeof (struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS)-sizeof(tableEntry.ptrToVar));

				}else
					aciTxSendPacket(ACIMT_SENDCMDTABLEENTRYINVALID,&selectedId,2);

		}

	break;
	case ACIMT_GETCMDTABLEINFO:
	{
		unsigned short idList[aciListCmdCount*2+2];
		unsigned short cnt=1;

		idList[0]=aciListCmdCount;

		for(k=0;k<aciListCmdCount;k++) {
			idList[cnt++]=aciListCmd[k].id;
		}
		//send no of entries
		aciTxSendPacket(ACIMT_SENDCMDTABLEINFO,&idList[0],aciListCmdCount*2+2);
	}
	break;
	case ACIMT_UPDATECMDPACKET:
			packetSelect=messagetype-ACIMT_UPDATECMDPACKET;
			if (packetSelect>=MAX_VAR_PACKETS)
				break;
			if (length>MEMPACKET_MAX_VARS*2+1)
			{
				c[0]=ACIMT_UPDATECMDPACKET+packetSelect;
				c[1]=ACI_ACK_PACKET_TOO_LONG;
				aciTxSendPacket(ACIMT_ACK,&c[0],2);
				break;
			}

			aciCmdPacketMagicCode[packetSelect]=aciRxDataBuffer[0];
			aciCmdPacketWithACK[packetSelect]=aciRxDataBuffer[1];
			memcpy(&aciCmdPacketSelect[packetSelect], &aciRxDataBuffer[2],length - 2);
			short cnta = 0;
			for (i = 0; i < (length - 2) / 2; i++) {
				for(k=0;k<aciListCmdCount;k++) {
					if (aciListCmd[k].id
							== aciCmdPacketSelect[packetSelect][i]) {
						cnta += aciListCmd[k].varType >> 2;
						break;
					}
				}

			}
	     	if(cnta==0) break;
			aciCmdPacketContentBufferLength[packetSelect] = cnta;
			aciCmdPacketSelectLength[packetSelect]=(length-2)/2;
			c[0]=ACIMT_UPDATECMDPACKET+packetSelect;
			c[1]=ACI_ACK_OK;
			aciTxSendPacket(ACIMT_ACK,&c[0],2);

		break;
	case ACIMT_UPDATEPARAMPACKET:

				packetSelect=messagetype-ACIMT_UPDATEPARAMPACKET;
				unsigned char temp_buffer[MEMPACKET_MAX_VARS*16];
				if (packetSelect>=MAX_VAR_PACKETS)
					break;
				if (length>MEMPACKET_MAX_VARS*2+1)
				{
					c[0]=ACIMT_UPDATEPARAMPACKET+packetSelect;
					c[1]=ACI_ACK_PACKET_TOO_LONG;
					aciTxSendPacket(ACIMT_ACK,&c[0],2);
					break;
				}

				aciParPacketMagicCode[packetSelect]=aciRxDataBuffer[0];
				memcpy(&aciParPacketSelect[packetSelect],&aciRxDataBuffer[1],length-1);

				temp_buffer[0]=ACIMT_UPDATEPARAMPACKET+packetSelect;
				temp_buffer[1]=ACI_ACK_OK;
				short cunt = 0;
				for (i = 0; i < (length - 1) / 2; i++) {
					for (k=0;k<aciListParCount;k++) {
						if (aciListPar[k].id == aciParPacketSelect[packetSelect][i]) {
							memcpy(&temp_buffer[cunt+2],aciListPar[k].ptrToVar,aciListPar[k].varType >> 2);
							cunt += aciListPar[k].varType >> 2;
							break;
						}
					}
				}
				aciParPacketContentBufferLength[packetSelect]=cunt;
				aciParPacketSelectLength[packetSelect]=(length-1)/2;
//				c[0]=ACIMT_UPDATEPARAMPACKET+packetSelect;
//				c[1]=ACI_ACK_OK;
//				aciTxSendPacket(ACI_DBG,&temp_buffer[2],2);
//				aciTxSendPacket(ACI_DBG,&temp_buffer[4],2);
				aciTxSendPacket(ACIMT_ACK,&temp_buffer[0],2+cunt);

			break;

    case ACIMT_CMDPACKET:
         //check magic code to see that the packet fits the desired configuration

         packetSelect=messagetype-ACIMT_CMDPACKET;
//     	aciTxSendPacket(ACI_DBG, &aciCmdPacketContentBufferLength[packetSelect], 2);
//     	aciTxSendPacket(ACI_DBG, &length, 2);
         if (packetSelect>=MAX_VAR_PACKETS)
            break;
         if (((aciCmdPacketContentBufferLength[packetSelect]==length-1))) //aciCmdPacketMagicCode[packetSelect]==aciRxDataBuffer[0]) &&
         {
        	memcpy(&aciCmdPacketContentBuffer[packetSelect][0],&aciRxDataBuffer[1],length-1);
        	aciCmdPacketReceived[packetSelect]=1;
			if (aciCmdPacketWithACK[packetSelect]) {
				c[0] = ACIMT_CMDACK + packetSelect;
				aciTxSendPacket(ACIMT_ACK, &c[0], 1);
			}
			aciCmdPacketContentBufferValid[packetSelect] = 1;
			aciCmdPacketContentBufferInvalidCnt[packetSelect] = 0;

		} else {
			aciCmdPacketContentBufferValid[packetSelect] = 0;
			aciCmdPacketContentBufferInvalidCnt[packetSelect]++;
         }
    break;

    // Parameter
    case ACIMT_REQUESTPARAMTABLEENTRIES:
    		for (i=0;i<length/2;i++)
    		{
    			unsigned short selectedId;
    			unsigned char  idFound=0;
    			k=0;

    			selectedId=(aciRxDataBuffer[i*2+1]<<8)|aciRxDataBuffer[i*2];
    			//determine no of entries in param table
    			for(k=0;k<aciListParCount;k++) {
    							if (selectedId==aciListPar[k].id)
    							{
    								idFound=1;
    								break;
    							}
    						}
    			if ((idFound))
    				{
    					//before we send the data, the strings have to be copied from flash to memory
    					struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS tableEntry;

    					if (strlen(aciListPar[k].name)>MAX_NAME_LENGTH)
    					{
    						memcpy(&(tableEntry.name[0]),aciListPar[k].name,MAX_NAME_LENGTH);
    						tableEntry.name[MAX_NAME_LENGTH-1]=0;
    					} else
    						strcpy(&(tableEntry.name[0]),aciListPar[k].name);

    					if (strlen(aciListPar[k].description)>MAX_DESC_LENGTH)
    					{
    						memcpy(&(tableEntry.description[0]),aciListPar[k].description,MAX_NAME_LENGTH);
    						tableEntry.description[MAX_DESC_LENGTH-1]=0;
    					} else
    						strcpy(&(tableEntry.description[0]),aciListPar[k].description);

    					if (strlen(aciListPar[k].unit)>MAX_UNIT_LENGTH)
    					{
    						memcpy(&(tableEntry.unit[0]),aciListPar[k].unit,MAX_UNIT_LENGTH);
    						tableEntry.unit[MAX_UNIT_LENGTH-1]=0;
    					}else
    						strcpy(&(tableEntry.unit[0]),aciListPar[k].unit);

    					tableEntry.id=aciListPar[k].id;
    					tableEntry.varType=aciListPar[k].varType;
    					tableEntry.ptrToVar=NULL;
    					aciTxSendPacket(ACIMT_SENDPARAMTABLEENTRY,&tableEntry,sizeof (struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS)-sizeof(tableEntry.ptrToVar));

    				}else
    					aciTxSendPacket(ACIMT_SENDPARAMTABLEENTRYINVALID,&selectedId,2);

    		}

    	break;
    	case ACIMT_GETPARAMTABLEINFO:
    	{
    		unsigned short idList[aciListParCount*2+2];
    		unsigned short cnt=1;
    		k = 0;

    		//determine no of entries in cmd table
    		idList[0]=aciListParCount;

    		for(k=0;k<aciListParCount;k++)  {
    			idList[cnt++]=aciListPar[k].id;
    		}

    		//send no of entries
    		aciTxSendPacket(ACIMT_SENDPARAMTABLEINFO,&idList[0],aciListParCount*2+2);

    	}
    	break;
    	case ACIMT_PARAM:
    		/* FOR ONLY ONE PARAMETER ID */
		if (length == 2) {
			unsigned short id;
			unsigned char sendbuffer[30];
			unsigned char newlen = 0;
			k = 0;
			id = (aciRxDataBuffer[1] << 8) | aciRxDataBuffer[0];
			//determine no of entries in cmd table
			for(k=0;k<aciListParCount;k++) {
				if(aciListPar[k].id==id)
				{
					newlen=(aciListPar[k].varType>>2)+2;
					memcpy(&sendbuffer[0], &id, 2);
					memcpy(&sendbuffer[2], aciListPar[k].ptrToVar, newlen-2);
					break;
				}
			}

			if (newlen==0) {
				sendbuffer[0]=0x00;
				aciTxSendPacket(ACIMT_PARAM, &sendbuffer[0], 1);
				break;
			}
			aciTxSendPacket(ACIMT_PARAM, &sendbuffer[0], newlen);
		}
		break;


    	case ACIMT_PARAMPACKET:
    		//check magic code to see that the packet fits the desired configuration
    		packetSelect=messagetype-ACIMT_PARAMPACKET;
    		if (packetSelect>=MAX_VAR_PACKETS)
    			break;
    		if ((aciParPacketMagicCode[packetSelect]==aciRxDataBuffer[0])) // && (aciParPacketContentBufferLength[packetSelect]==length-1))
    		{
    			memcpy(&aciParPacketContentBuffer[packetSelect][0],&aciRxDataBuffer[1],length-1);
    			aciParamPacketReceived[packetSelect]=1;
    			c[0]=ACIMT_PARAMPACKET+packetSelect;
    			aciTxSendPacket(ACIMT_ACK,&c[0],1);
    			aciParPacketContentBufferValid[packetSelect] = 1;
    			aciParPacketContentBufferInvalidCnt[packetSelect] = 0;
    		}
    		else {
    			aciParPacketContentBufferValid[packetSelect] = 0;
    			aciParPacketContentBufferInvalidCnt[packetSelect]++;
    		}
    		break;

	case ACIMT_CHANGEPACKETRATE:
		aciInhibitPacketTransmission=0;

		if (length==sizeof(aciVarPacketTransmissionRate))
		{
			for(i=0;i<(sizeof(aciVarPacketTransmissionRate)/2);i++) {
				aciVarPacketTransmissionRate[i]=(aciRxDataBuffer[i*2+1]<<8) | (aciRxDataBuffer[i*2]);
			}
		}
	break;
	case ACIMT_GETPACKETRATE:
		aciTxSendPacket(ACIMT_PACKETRATEINFO,&aciVarPacketTransmissionRate[0],sizeof(aciVarPacketTransmissionRate));
	break;
	case ACIMT_HEARBEAT:
		aciInhibitPacketTransmission=0;
		aciHeartBeatCnt=0;
	break;
	case ACIMT_GETHEARTBEATTIMEOUT:
		aciTxSendPacket(ACIMT_SENDHEARBEATTIMEOUT,&aciHeartBeatTimeout,2);
	break;
	case ACIMT_SETHEARTBEATTIMEOUT:
		if (length==2)
			memcpy(&aciHeartBeatTimeout,&aciRxDataBuffer[0],2);
	break;
	case ACIMT_MAGICCODES:
		{
			unsigned char temp_buffer[12];
			memcpy(&temp_buffer[0], &aciMagicCodeVar,2);
			memcpy(&temp_buffer[2], &aciMagicCodeCmd,2);
			memcpy(&temp_buffer[4], &aciMagicCodePar,2);
			memcpy(&temp_buffer[6], &aciListVarCount,2);
			memcpy(&temp_buffer[8], &aciListCmdCount,2);
			memcpy(&temp_buffer[10], &aciListParCount,2);
			aciTxSendPacket(ACIMT_MAGICCODES,&temp_buffer[0],12);
		}
		break;
	case ACIMT_RESETREMOTE:
		//reset var packet content
		for (z=0;z<MAX_VAR_PACKETS;z++)
			{
				for (i=0;i<MEMPACKET_MAX_VARS;i++)
				{
					aciVarPacketSelect[z][i]=ID_NONE;
					aciVarPacketPtrList[z][i]=NULL;
					aciVarPacketTypeList[z][i]=0;
				}
				aciVarPacketMagicCode[z]=0;
				aciVarPacketSelectLength[z]=0;
			}
		aciInhibitPacketTransmission=0;
		aciHeartBeatCnt=0;

	break;
	case ACIMT_SAVEPARAM:
		if (aciSaveParaCallback) {
			aciSaveParaCallback();
			aciParamSaveIt = 1;
		}
		break;

	case ACIMT_LOADPARAM:
		if (aciReadParafromFlashCallback) {
			output = aciReadParafromFlashCallback();
			aciTxSendPacket(ACIMT_LOADPARAM, &output, 2);
		}
		break;

	case ACIMT_SINGLESEND: // ACK
		//if(length>0) {
			i_single = (aciRxDataBuffer[1]<<8)|aciRxDataBuffer[0];
			i_single=i_single-1;
			if(i<MAX_VARIABLE_LIST) aciSendSingleStatus[i_single]=0;
		//}
		break;

	case ACIMT_SINGLEREQ:
		if(length>1) {
			char idFound=0;
			unsigned char temp_buffer[512];

			i_single = (aciRxDataBuffer[1]<<8)|aciRxDataBuffer[0];
			for(k=0;k<aciListVarCount;k++) {
				if (i_single==aciListVar[k].id)
				{
					idFound=1;
					break;
				}
			}
//
			if (idFound)
			{
				memcpy(&temp_buffer[0],&(aciListVar[k].id),2);
				memcpy(&temp_buffer[2],&(aciListVar[k].varType),1);
				memcpy(&temp_buffer[3],aciListVar[k].ptrToVar, (aciListVar[k].varType)>>2);
				aciTxSendPacket(ACIMT_SINGLEREQ,&temp_buffer[0],3+((aciListVar[k].varType)>>2));
//
			}
//			else
//				aciTxSendPacket(ACIMT_SENDVARTABLEENTRYINVALID,&selectedId,2);
		}
		break;
	}
}

void aciReceiveHandler(unsigned char rxByte)
{
	static unsigned char aciRxState=ARS_IDLE;
	static unsigned char aciRxMessageType;
	static unsigned short aciRxLength;
	static unsigned short aciRxCrc;
	static unsigned short aciRxReceivedCrc;


	switch (aciRxState)
	{
	case ARS_IDLE:
		if (rxByte=='!')
			aciRxState=ARS_STARTBYTE1;
		break;
	case ARS_STARTBYTE1:
		if (rxByte=='#')
			aciRxState=ARS_STARTBYTE2;
		else
			aciRxState=ARS_IDLE;

		break;
	case ARS_STARTBYTE2:
		if (rxByte=='!')
			aciRxState=ARS_MESSAGETYPE;
		else
			aciRxState=ARS_IDLE;
		break;
	case ARS_MESSAGETYPE:
		aciRxMessageType=rxByte;
		aciRxCrc=0xff;
		aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
		aciRxState=ARS_LENGTH1;

		break;
	case ARS_LENGTH1:
		aciRxLength=rxByte;
		aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
		aciRxState=ARS_LENGTH2;
		break;
	case ARS_LENGTH2:
		aciRxLength|=rxByte<<8;
		if (aciRxLength>ACI_RX_BUFFER_SIZE)
			aciRxState=ARS_IDLE;
		else
		{
			aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
			aciRxDataCnt=0;
			if (aciRxLength)
				aciRxState=ARS_DATA;
			else
				aciRxState=ARS_CRC1;
		}
		break;
	case ARS_DATA:
		aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
		aciRxDataBuffer[aciRxDataCnt++]=rxByte;
		if (aciRxDataCnt==aciRxLength)
			aciRxState=ARS_CRC1;
		break;
	case ARS_CRC1:
		aciRxReceivedCrc=rxByte;
		aciRxState=ARS_CRC2;
		break;
	case ARS_CRC2:
		aciRxReceivedCrc|=rxByte<<8;
		if (aciRxReceivedCrc==aciRxCrc)
		{
			aciRxHandleMessage(aciRxMessageType,aciRxLength);
		}
		aciRxState=ARS_IDLE;

		break;

	}

}
/*
 *
 * ACI TX Ringbuffer
 *
 */

void aciSetStartTxCallback(void (*aciStartTxCallback_func)(unsigned char))
{
	aciStartTxCallback=aciStartTxCallback_func;
    349c:	e59f3004 	ldr	r3, [pc, #4]	; 34a8 <.text+0x34a8>
    34a0:	e5830000 	str	r0, [r3]
}
    34a4:	e12fff1e 	bx	lr
    34a8:	40004a68 	andmi	r4, r0, r8, ror #20

000034ac <aciTxRingBufferReset>:


void aciTxSendPacket(unsigned char aciMessageType, void * data, unsigned short cnt)
{
	unsigned char startstring[3] = { '!', '#', '!' };
	unsigned short crc = 0xFF;

	if (cnt + 10 >= aciTxRingBufferGetFreeSpace())
		return;

	//add header to ringbuffer
	aciTxRingBufferAddData(&startstring, 3);

	//add message type to ringbuffer
	aciTxRingBufferAddData(&aciMessageType, 1);
	crc=aciUpdateCrc16(crc,&aciMessageType,1);

	//add data size to ringbuffer
	aciTxRingBufferAddData(&cnt, 2);
	crc=aciUpdateCrc16(crc,&cnt,2);

	aciTxRingBufferAddData(data,cnt);
	crc=aciUpdateCrc16(crc,data,cnt);

	//add CRC to ringbuffer
	aciTxRingBufferAddData(&crc, 2);

}

void aciTxRingBufferReset(void)
{
	aciTxRingBufferWritePtr=0;
    34ac:	e59f3010 	ldr	r3, [pc, #16]	; 34c4 <.text+0x34c4>
	aciTxRingBufferReadPtr=0;
    34b0:	e59f2010 	ldr	r2, [pc, #16]	; 34c8 <.text+0x34c8>
    34b4:	e3a01000 	mov	r1, #0	; 0x0
    34b8:	e1c310b0 	strh	r1, [r3]
    34bc:	e5c21000 	strb	r1, [r2]
}
    34c0:	e12fff1e 	bx	lr
    34c4:	40000e54 	andmi	r0, r0, r4, asr lr
    34c8:	40000e56 	andmi	r0, r0, r6, asr lr

000034cc <aciTxRingBufferGetFreeSpace>:

unsigned short aciTxRingBufferGetFreeSpace(void)
{

	if (aciTxRingBufferWritePtr>=aciTxRingBufferReadPtr)
    34cc:	e59f3030 	ldr	r3, [pc, #48]	; 3504 <.text+0x3504>
    34d0:	e59f2030 	ldr	r2, [pc, #48]	; 3508 <.text+0x3508>
    34d4:	e5d30000 	ldrb	r0, [r3]
    34d8:	e1d210b0 	ldrh	r1, [r2]
		return (ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr+aciTxRingBufferReadPtr-1);
    34dc:	e0613000 	rsb	r3, r1, r0
	else
		return (aciTxRingBufferReadPtr-aciTxRingBufferWritePtr-1);
    34e0:	e0612000 	rsb	r2, r1, r0
    34e4:	e283309f 	add	r3, r3, #159	; 0x9f
    34e8:	e2422001 	sub	r2, r2, #1	; 0x1
    34ec:	e1500001 	cmp	r0, r1
    34f0:	e1a03803 	mov	r3, r3, lsl #16
    34f4:	e1a02802 	mov	r2, r2, lsl #16
    34f8:	e1a00823 	mov	r0, r3, lsr #16
    34fc:	81a00822 	movhi	r0, r2, lsr #16


}
    3500:	e12fff1e 	bx	lr
    3504:	40000e56 	andmi	r0, r0, r6, asr lr
    3508:	40000e54 	andmi	r0, r0, r4, asr lr

0000350c <aciTxRingBufferByteAvailable>:

void aciTxRingBufferAddData(void * ptr, unsigned short size)
{
        unsigned char * ptrToChr=(unsigned char *)ptr;
        unsigned char triggerSend=0;

     if (!size)
    	 return;
	if (aciTxRingBufferGetFreeSpace()<size)
		return;

	if (aciTxRingBufferGetFreeSpace()==(ACI_TX_RINGBUFFER_SIZE-1))
		triggerSend=1;

	//check if data fits in without overflow of the write pointer
	if (ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr>size)
	{
		//it does. Copy everything at ones
		memcpy(&aciTxRingBuffer[aciTxRingBufferWritePtr],ptrToChr,size);
		aciTxRingBufferWritePtr+=size;
	}  else  {
		//it does not. We need two steps
		//copy to the end of the buffer
		memcpy(&aciTxRingBuffer[aciTxRingBufferWritePtr],ptrToChr,ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr);
                memcpy(&aciTxRingBuffer[0],ptrToChr+(ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr),size-(ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr));

		//increase and overflow correctly
		aciTxRingBufferWritePtr+=size;
		aciTxRingBufferWritePtr%=ACI_TX_RINGBUFFER_SIZE;

	}

	if ((triggerSend) && (aciStartTxCallback))
	{
		//get one byte from ringbuffer
		unsigned char byte=aciTxRingBufferGetNextByte();
		aciStartTxCallback(byte);
	}
}

unsigned char aciTxRingBufferByteAvailable(void)
{
    350c:	e52de004 	str	lr, [sp, #-4]!
	if (aciTxRingBufferGetFreeSpace()==ACI_TX_RINGBUFFER_SIZE-1)
    3510:	ebffffed 	bl	34cc <aciTxRingBufferGetFreeSpace>
		return 0;
	else
		return 1;
}
    3514:	e250009f 	subs	r0, r0, #159	; 0x9f
    3518:	13a00001 	movne	r0, #1	; 0x1
    351c:	e49de004 	ldr	lr, [sp], #4
    3520:	e12fff1e 	bx	lr

00003524 <aciTxRingBufferGetNextByte>:

unsigned char aciTxRingBufferGetNextByte(void)
{
    3524:	e52de004 	str	lr, [sp, #-4]!

	unsigned char byte;

	if (!aciTxRingBufferByteAvailable())
    3528:	ebfffff7 	bl	350c <aciTxRingBufferByteAvailable>
    352c:	e3500000 	cmp	r0, #0	; 0x0
		return 0;

	byte=aciTxRingBuffer[aciTxRingBufferReadPtr];
    3530:	e59fc038 	ldr	ip, [pc, #56]	; 3570 <.text+0x3570>
    3534:	0a00000b 	beq	3568 <aciTxRingBufferGetNextByte+0x44>
    3538:	e5dc0000 	ldrb	r0, [ip]
	aciTxRingBufferReadPtr++;
	aciTxRingBufferReadPtr%=ACI_TX_RINGBUFFER_SIZE;
    353c:	e59f2030 	ldr	r2, [pc, #48]	; 3574 <.text+0x3574>
    3540:	e2801001 	add	r1, r0, #1	; 0x1
    3544:	e20110ff 	and	r1, r1, #255	; 0xff
    3548:	e083e192 	umull	lr, r3, r2, r1
    354c:	e1a033a3 	mov	r3, r3, lsr #7
    3550:	e0833103 	add	r3, r3, r3, lsl #2
    3554:	e0411283 	sub	r1, r1, r3, lsl #5
    3558:	e59f3018 	ldr	r3, [pc, #24]	; 3578 <.text+0x3578>
    355c:	e7d32000 	ldrb	r2, [r3, r0]
    3560:	e5cc1000 	strb	r1, [ip]

	return byte;
    3564:	e1a00002 	mov	r0, r2
}
    3568:	e49de004 	ldr	lr, [sp], #4
    356c:	e12fff1e 	bx	lr
    3570:	40000e56 	andmi	r0, r0, r6, asr lr
    3574:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    3578:	40003c34 	andmi	r3, r0, r4, lsr ip

0000357c <aciCrcUpdate>:

/*
 *
 * ACI Helper functions
 *
 *
 */

unsigned short aciCrcUpdate (unsigned short crc, unsigned char data)
     {
    357c:	e1a00800 	mov	r0, r0, lsl #16
         data ^= (crc & 0xff);
    3580:	e0211820 	eor	r1, r1, r0, lsr #16
    3584:	e20110ff 	and	r1, r1, #255	; 0xff
         data ^= data << 4;
    3588:	e0211201 	eor	r1, r1, r1, lsl #4
    358c:	e20110ff 	and	r1, r1, #255	; 0xff

         return ((((unsigned short )data << 8) | ((crc>>8)&0xff)) ^ (unsigned char )(data >> 4)
    3590:	e1a03181 	mov	r3, r1, lsl #3
    3594:	e1a00c20 	mov	r0, r0, lsr #24
    3598:	e0233221 	eor	r3, r3, r1, lsr #4
    359c:	e1800401 	orr	r0, r0, r1, lsl #8
                 ^ ((unsigned short )data << 3));
     }
    35a0:	e0200003 	eor	r0, r0, r3
    35a4:	e12fff1e 	bx	lr

000035a8 <aciUpdateCrc16>:

unsigned short aciUpdateCrc16(unsigned short crc, void * data, unsigned short cnt)
{
    35a8:	e1a02802 	mov	r2, r2, lsl #16
    35ac:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    35b0:	e1a06822 	mov	r6, r2, lsr #16
    35b4:	e1a00800 	mov	r0, r0, lsl #16
	int i=0;
	unsigned short crcNew=crc;
	unsigned char * chrData=(unsigned char *)data;

	for (i=0;i<cnt;i++)
    35b8:	e3560000 	cmp	r6, #0	; 0x0
    35bc:	e1a05001 	mov	r5, r1
    35c0:	e1a00820 	mov	r0, r0, lsr #16
    35c4:	da000005 	ble	35e0 <aciUpdateCrc16+0x38>
    35c8:	e3a04000 	mov	r4, #0	; 0x0
		crcNew=aciCrcUpdate(crcNew,chrData[i]);
    35cc:	e7d41005 	ldrb	r1, [r4, r5]
    35d0:	e2844001 	add	r4, r4, #1	; 0x1
    35d4:	ebffffe8 	bl	357c <aciCrcUpdate>
    35d8:	e1560004 	cmp	r6, r4
    35dc:	1afffffa 	bne	35cc <aciUpdateCrc16+0x24>

	return crcNew;
}
    35e0:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    35e4:	e12fff1e 	bx	lr

000035e8 <aciPublishParameterInt>:
    35e8:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    35ec:	e59f5194 	ldr	r5, [pc, #404]	; 3788 <.text+0x3788>
    35f0:	e595e000 	ldr	lr, [r5]
    35f4:	e59f5190 	ldr	r5, [pc, #400]	; 378c <.text+0x378c>
    35f8:	e08ec18e 	add	ip, lr, lr, lsl #3
    35fc:	e24dd048 	sub	sp, sp, #72	; 0x48
    3600:	e08ec08c 	add	ip, lr, ip, lsl #1
    3604:	e08c4005 	add	r4, ip, r5
    3608:	e59d706c 	ldr	r7, [sp, #108]
    360c:	e58dc03c 	str	ip, [sp, #60]
    3610:	e35e0032 	cmp	lr, #50	; 0x32
    3614:	e1a0cc23 	mov	ip, r3, lsr #24
    3618:	e1a0e423 	mov	lr, r3, lsr #8
    361c:	e1a05003 	mov	r5, r3
    3620:	e1a03823 	mov	r3, r3, lsr #16
    3624:	e59d8070 	ldr	r8, [sp, #112]
    3628:	e58dc030 	str	ip, [sp, #48]
    362c:	e58de038 	str	lr, [sp, #56]
    3630:	e1a0cc20 	mov	ip, r0, lsr #24
    3634:	e1a0e420 	mov	lr, r0, lsr #8
    3638:	e58d3034 	str	r3, [sp, #52]
    363c:	e1a03820 	mov	r3, r0, lsr #16
    3640:	e58dc00c 	str	ip, [sp, #12]
    3644:	e58de014 	str	lr, [sp, #20]
    3648:	e1a0cc27 	mov	ip, r7, lsr #24
    364c:	e1a0e427 	mov	lr, r7, lsr #8
    3650:	e58d3010 	str	r3, [sp, #16]
    3654:	e1a03827 	mov	r3, r7, lsr #16
    3658:	e58dc024 	str	ip, [sp, #36]
    365c:	e58de02c 	str	lr, [sp, #44]
    3660:	e58d3028 	str	r3, [sp, #40]
    3664:	e1a0cc28 	mov	ip, r8, lsr #24
    3668:	e1a0e428 	mov	lr, r8, lsr #8
    366c:	e1a03828 	mov	r3, r8, lsr #16
    3670:	e1cd24b0 	strh	r2, [sp, #64]
    3674:	e5cd1044 	strb	r1, [sp, #68]
    3678:	e284b00c 	add	fp, r4, #12	; 0xc
    367c:	e284a004 	add	sl, r4, #4	; 0x4
    3680:	e2849008 	add	r9, r4, #8	; 0x8
    3684:	e3a02002 	mov	r2, #2	; 0x2
    3688:	e28d1040 	add	r1, sp, #64	; 0x40
    368c:	e1a06000 	mov	r6, r0
    3690:	e58dc018 	str	ip, [sp, #24]
    3694:	e58de020 	str	lr, [sp, #32]
    3698:	e58d301c 	str	r3, [sp, #28]
    369c:	0a000036 	beq	377c <aciPublishParameterInt+0x194>
    36a0:	e5ddc040 	ldrb	ip, [sp, #64]
    36a4:	e5dde041 	ldrb	lr, [sp, #65]
    36a8:	e58dc008 	str	ip, [sp, #8]
    36ac:	e5dd3044 	ldrb	r3, [sp, #68]
    36b0:	e59fc0d8 	ldr	ip, [pc, #216]	; 3790 <.text+0x3790>
    36b4:	e88d4008 	stmia	sp, {r3, lr}
    36b8:	e1dc00b0 	ldrh	r0, [ip]
    36bc:	e59de03c 	ldr	lr, [sp, #60]
    36c0:	e59dc008 	ldr	ip, [sp, #8]
    36c4:	e59f30c0 	ldr	r3, [pc, #192]	; 378c <.text+0x378c>
    36c8:	e7cec003 	strb	ip, [lr, r3]
    36cc:	e59de004 	ldr	lr, [sp, #4]
    36d0:	e5c4e001 	strb	lr, [r4, #1]
    36d4:	e59d3000 	ldr	r3, [sp]
    36d8:	e5c4300e 	strb	r3, [r4, #14]
    36dc:	e59dc038 	ldr	ip, [sp, #56]
    36e0:	e5c4c003 	strb	ip, [r4, #3]
    36e4:	e59de034 	ldr	lr, [sp, #52]
    36e8:	e5c4e004 	strb	lr, [r4, #4]
    36ec:	e59d3030 	ldr	r3, [sp, #48]
    36f0:	e5c45002 	strb	r5, [r4, #2]
    36f4:	e5c43005 	strb	r3, [r4, #5]
    36f8:	e59d5024 	ldr	r5, [sp, #36]
    36fc:	e5ca5005 	strb	r5, [sl, #5]
    3700:	e59dc02c 	ldr	ip, [sp, #44]
    3704:	e5cac003 	strb	ip, [sl, #3]
    3708:	e59de028 	ldr	lr, [sp, #40]
    370c:	e5ca7002 	strb	r7, [sl, #2]
    3710:	e5cae004 	strb	lr, [sl, #4]
    3714:	e59d3018 	ldr	r3, [sp, #24]
    3718:	e5c93005 	strb	r3, [r9, #5]
    371c:	e59d5020 	ldr	r5, [sp, #32]
    3720:	e5c95003 	strb	r5, [r9, #3]
    3724:	e59dc01c 	ldr	ip, [sp, #28]
    3728:	e5c9c004 	strb	ip, [r9, #4]
    372c:	e5c98002 	strb	r8, [r9, #2]
    3730:	e59de00c 	ldr	lr, [sp, #12]
    3734:	e5cbe006 	strb	lr, [fp, #6]
    3738:	e59d3014 	ldr	r3, [sp, #20]
    373c:	e5cb3004 	strb	r3, [fp, #4]
    3740:	e59d5010 	ldr	r5, [sp, #16]
    3744:	e5cb6003 	strb	r6, [fp, #3]
    3748:	e5cb5005 	strb	r5, [fp, #5]
    374c:	ebffff95 	bl	35a8 <aciUpdateCrc16>
    3750:	e59fc038 	ldr	ip, [pc, #56]	; 3790 <.text+0x3790>
    3754:	e3a02001 	mov	r2, #1	; 0x1
    3758:	e28d1044 	add	r1, sp, #68	; 0x44
    375c:	e1cc00b0 	strh	r0, [ip]
    3760:	ebffff90 	bl	35a8 <aciUpdateCrc16>
    3764:	e59fe01c 	ldr	lr, [pc, #28]	; 3788 <.text+0x3788>
    3768:	e59e3000 	ldr	r3, [lr]
    376c:	e59f201c 	ldr	r2, [pc, #28]	; 3790 <.text+0x3790>
    3770:	e2833001 	add	r3, r3, #1	; 0x1
    3774:	e1c200b0 	strh	r0, [r2]
    3778:	e58e3000 	str	r3, [lr]
    377c:	e28dd048 	add	sp, sp, #72	; 0x48
    3780:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3784:	e12fff1e 	bx	lr
    3788:	40000e14 	andmi	r0, r0, r4, lsl lr
    378c:	40002808 	andmi	r2, r0, r8, lsl #16
    3790:	4000001e 	andmi	r0, r0, lr, lsl r0

00003794 <aciPublishCommandInt>:
    3794:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3798:	e59f5194 	ldr	r5, [pc, #404]	; 3934 <.text+0x3934>
    379c:	e595e000 	ldr	lr, [r5]
    37a0:	e59f5190 	ldr	r5, [pc, #400]	; 3938 <.text+0x3938>
    37a4:	e08ec18e 	add	ip, lr, lr, lsl #3
    37a8:	e24dd048 	sub	sp, sp, #72	; 0x48
    37ac:	e08ec08c 	add	ip, lr, ip, lsl #1
    37b0:	e08c4005 	add	r4, ip, r5
    37b4:	e59d706c 	ldr	r7, [sp, #108]
    37b8:	e58dc03c 	str	ip, [sp, #60]
    37bc:	e35e0032 	cmp	lr, #50	; 0x32
    37c0:	e1a0cc23 	mov	ip, r3, lsr #24
    37c4:	e1a0e423 	mov	lr, r3, lsr #8
    37c8:	e1a05003 	mov	r5, r3
    37cc:	e1a03823 	mov	r3, r3, lsr #16
    37d0:	e59d8070 	ldr	r8, [sp, #112]
    37d4:	e58dc030 	str	ip, [sp, #48]
    37d8:	e58de038 	str	lr, [sp, #56]
    37dc:	e1a0cc20 	mov	ip, r0, lsr #24
    37e0:	e1a0e420 	mov	lr, r0, lsr #8
    37e4:	e58d3034 	str	r3, [sp, #52]
    37e8:	e1a03820 	mov	r3, r0, lsr #16
    37ec:	e58dc00c 	str	ip, [sp, #12]
    37f0:	e58de014 	str	lr, [sp, #20]
    37f4:	e1a0cc27 	mov	ip, r7, lsr #24
    37f8:	e1a0e427 	mov	lr, r7, lsr #8
    37fc:	e58d3010 	str	r3, [sp, #16]
    3800:	e1a03827 	mov	r3, r7, lsr #16
    3804:	e58dc024 	str	ip, [sp, #36]
    3808:	e58de02c 	str	lr, [sp, #44]
    380c:	e58d3028 	str	r3, [sp, #40]
    3810:	e1a0cc28 	mov	ip, r8, lsr #24
    3814:	e1a0e428 	mov	lr, r8, lsr #8
    3818:	e1a03828 	mov	r3, r8, lsr #16
    381c:	e1cd24b0 	strh	r2, [sp, #64]
    3820:	e5cd1044 	strb	r1, [sp, #68]
    3824:	e284b00c 	add	fp, r4, #12	; 0xc
    3828:	e284a004 	add	sl, r4, #4	; 0x4
    382c:	e2849008 	add	r9, r4, #8	; 0x8
    3830:	e3a02002 	mov	r2, #2	; 0x2
    3834:	e28d1040 	add	r1, sp, #64	; 0x40
    3838:	e1a06000 	mov	r6, r0
    383c:	e58dc018 	str	ip, [sp, #24]
    3840:	e58de020 	str	lr, [sp, #32]
    3844:	e58d301c 	str	r3, [sp, #28]
    3848:	0a000036 	beq	3928 <aciPublishCommandInt+0x194>
    384c:	e5ddc040 	ldrb	ip, [sp, #64]
    3850:	e5dde041 	ldrb	lr, [sp, #65]
    3854:	e58dc008 	str	ip, [sp, #8]
    3858:	e5dd3044 	ldrb	r3, [sp, #68]
    385c:	e59fc0d8 	ldr	ip, [pc, #216]	; 393c <.text+0x393c>
    3860:	e88d4008 	stmia	sp, {r3, lr}
    3864:	e1dc00b0 	ldrh	r0, [ip]
    3868:	e59de03c 	ldr	lr, [sp, #60]
    386c:	e59dc008 	ldr	ip, [sp, #8]
    3870:	e59f30c0 	ldr	r3, [pc, #192]	; 3938 <.text+0x3938>
    3874:	e7cec003 	strb	ip, [lr, r3]
    3878:	e59de004 	ldr	lr, [sp, #4]
    387c:	e5c4e001 	strb	lr, [r4, #1]
    3880:	e59d3000 	ldr	r3, [sp]
    3884:	e5c4300e 	strb	r3, [r4, #14]
    3888:	e59dc038 	ldr	ip, [sp, #56]
    388c:	e5c4c003 	strb	ip, [r4, #3]
    3890:	e59de034 	ldr	lr, [sp, #52]
    3894:	e5c4e004 	strb	lr, [r4, #4]
    3898:	e59d3030 	ldr	r3, [sp, #48]
    389c:	e5c45002 	strb	r5, [r4, #2]
    38a0:	e5c43005 	strb	r3, [r4, #5]
    38a4:	e59d5024 	ldr	r5, [sp, #36]
    38a8:	e5ca5005 	strb	r5, [sl, #5]
    38ac:	e59dc02c 	ldr	ip, [sp, #44]
    38b0:	e5cac003 	strb	ip, [sl, #3]
    38b4:	e59de028 	ldr	lr, [sp, #40]
    38b8:	e5ca7002 	strb	r7, [sl, #2]
    38bc:	e5cae004 	strb	lr, [sl, #4]
    38c0:	e59d3018 	ldr	r3, [sp, #24]
    38c4:	e5c93005 	strb	r3, [r9, #5]
    38c8:	e59d5020 	ldr	r5, [sp, #32]
    38cc:	e5c95003 	strb	r5, [r9, #3]
    38d0:	e59dc01c 	ldr	ip, [sp, #28]
    38d4:	e5c9c004 	strb	ip, [r9, #4]
    38d8:	e5c98002 	strb	r8, [r9, #2]
    38dc:	e59de00c 	ldr	lr, [sp, #12]
    38e0:	e5cbe006 	strb	lr, [fp, #6]
    38e4:	e59d3014 	ldr	r3, [sp, #20]
    38e8:	e5cb3004 	strb	r3, [fp, #4]
    38ec:	e59d5010 	ldr	r5, [sp, #16]
    38f0:	e5cb6003 	strb	r6, [fp, #3]
    38f4:	e5cb5005 	strb	r5, [fp, #5]
    38f8:	ebffff2a 	bl	35a8 <aciUpdateCrc16>
    38fc:	e59fc038 	ldr	ip, [pc, #56]	; 393c <.text+0x393c>
    3900:	e3a02001 	mov	r2, #1	; 0x1
    3904:	e28d1044 	add	r1, sp, #68	; 0x44
    3908:	e1cc00b0 	strh	r0, [ip]
    390c:	ebffff25 	bl	35a8 <aciUpdateCrc16>
    3910:	e59fe01c 	ldr	lr, [pc, #28]	; 3934 <.text+0x3934>
    3914:	e59e3000 	ldr	r3, [lr]
    3918:	e59f201c 	ldr	r2, [pc, #28]	; 393c <.text+0x393c>
    391c:	e2833001 	add	r3, r3, #1	; 0x1
    3920:	e1c200b0 	strh	r0, [r2]
    3924:	e58e3000 	str	r3, [lr]
    3928:	e28dd048 	add	sp, sp, #72	; 0x48
    392c:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3930:	e12fff1e 	bx	lr
    3934:	40000e10 	andmi	r0, r0, r0, lsl lr
    3938:	40004668 	andmi	r4, r0, r8, ror #12
    393c:	4000001c 	andmi	r0, r0, ip, lsl r0

00003940 <aciPublishVariableInt>:
    3940:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3944:	e59f5194 	ldr	r5, [pc, #404]	; 3ae0 <.text+0x3ae0>
    3948:	e595e000 	ldr	lr, [r5]
    394c:	e59f5190 	ldr	r5, [pc, #400]	; 3ae4 <.text+0x3ae4>
    3950:	e08ec18e 	add	ip, lr, lr, lsl #3
    3954:	e24dd048 	sub	sp, sp, #72	; 0x48
    3958:	e08ec08c 	add	ip, lr, ip, lsl #1
    395c:	e08c4005 	add	r4, ip, r5
    3960:	e59d706c 	ldr	r7, [sp, #108]
    3964:	e58dc03c 	str	ip, [sp, #60]
    3968:	e35e0046 	cmp	lr, #70	; 0x46
    396c:	e1a0cc23 	mov	ip, r3, lsr #24
    3970:	e1a0e423 	mov	lr, r3, lsr #8
    3974:	e1a05003 	mov	r5, r3
    3978:	e1a03823 	mov	r3, r3, lsr #16
    397c:	e59d8070 	ldr	r8, [sp, #112]
    3980:	e58dc030 	str	ip, [sp, #48]
    3984:	e58de038 	str	lr, [sp, #56]
    3988:	e1a0cc20 	mov	ip, r0, lsr #24
    398c:	e1a0e420 	mov	lr, r0, lsr #8
    3990:	e58d3034 	str	r3, [sp, #52]
    3994:	e1a03820 	mov	r3, r0, lsr #16
    3998:	e58dc00c 	str	ip, [sp, #12]
    399c:	e58de014 	str	lr, [sp, #20]
    39a0:	e1a0cc27 	mov	ip, r7, lsr #24
    39a4:	e1a0e427 	mov	lr, r7, lsr #8
    39a8:	e58d3010 	str	r3, [sp, #16]
    39ac:	e1a03827 	mov	r3, r7, lsr #16
    39b0:	e58dc024 	str	ip, [sp, #36]
    39b4:	e58de02c 	str	lr, [sp, #44]
    39b8:	e58d3028 	str	r3, [sp, #40]
    39bc:	e1a0cc28 	mov	ip, r8, lsr #24
    39c0:	e1a0e428 	mov	lr, r8, lsr #8
    39c4:	e1a03828 	mov	r3, r8, lsr #16
    39c8:	e1cd24b0 	strh	r2, [sp, #64]
    39cc:	e5cd1044 	strb	r1, [sp, #68]
    39d0:	e284b00c 	add	fp, r4, #12	; 0xc
    39d4:	e284a004 	add	sl, r4, #4	; 0x4
    39d8:	e2849008 	add	r9, r4, #8	; 0x8
    39dc:	e3a02002 	mov	r2, #2	; 0x2
    39e0:	e28d1040 	add	r1, sp, #64	; 0x40
    39e4:	e1a06000 	mov	r6, r0
    39e8:	e58dc018 	str	ip, [sp, #24]
    39ec:	e58de020 	str	lr, [sp, #32]
    39f0:	e58d301c 	str	r3, [sp, #28]
    39f4:	0a000036 	beq	3ad4 <aciPublishVariableInt+0x194>
    39f8:	e5ddc040 	ldrb	ip, [sp, #64]
    39fc:	e5dde041 	ldrb	lr, [sp, #65]
    3a00:	e58dc008 	str	ip, [sp, #8]
    3a04:	e5dd3044 	ldrb	r3, [sp, #68]
    3a08:	e59fc0d8 	ldr	ip, [pc, #216]	; 3ae8 <.text+0x3ae8>
    3a0c:	e88d4008 	stmia	sp, {r3, lr}
    3a10:	e1dc00b0 	ldrh	r0, [ip]
    3a14:	e59de03c 	ldr	lr, [sp, #60]
    3a18:	e59dc008 	ldr	ip, [sp, #8]
    3a1c:	e59f30c0 	ldr	r3, [pc, #192]	; 3ae4 <.text+0x3ae4>
    3a20:	e7cec003 	strb	ip, [lr, r3]
    3a24:	e59de004 	ldr	lr, [sp, #4]
    3a28:	e5c4e001 	strb	lr, [r4, #1]
    3a2c:	e59d3000 	ldr	r3, [sp]
    3a30:	e5c4300e 	strb	r3, [r4, #14]
    3a34:	e59dc038 	ldr	ip, [sp, #56]
    3a38:	e5c4c003 	strb	ip, [r4, #3]
    3a3c:	e59de034 	ldr	lr, [sp, #52]
    3a40:	e5c4e004 	strb	lr, [r4, #4]
    3a44:	e59d3030 	ldr	r3, [sp, #48]
    3a48:	e5c45002 	strb	r5, [r4, #2]
    3a4c:	e5c43005 	strb	r3, [r4, #5]
    3a50:	e59d5024 	ldr	r5, [sp, #36]
    3a54:	e5ca5005 	strb	r5, [sl, #5]
    3a58:	e59dc02c 	ldr	ip, [sp, #44]
    3a5c:	e5cac003 	strb	ip, [sl, #3]
    3a60:	e59de028 	ldr	lr, [sp, #40]
    3a64:	e5ca7002 	strb	r7, [sl, #2]
    3a68:	e5cae004 	strb	lr, [sl, #4]
    3a6c:	e59d3018 	ldr	r3, [sp, #24]
    3a70:	e5c93005 	strb	r3, [r9, #5]
    3a74:	e59d5020 	ldr	r5, [sp, #32]
    3a78:	e5c95003 	strb	r5, [r9, #3]
    3a7c:	e59dc01c 	ldr	ip, [sp, #28]
    3a80:	e5c9c004 	strb	ip, [r9, #4]
    3a84:	e5c98002 	strb	r8, [r9, #2]
    3a88:	e59de00c 	ldr	lr, [sp, #12]
    3a8c:	e5cbe006 	strb	lr, [fp, #6]
    3a90:	e59d3014 	ldr	r3, [sp, #20]
    3a94:	e5cb3004 	strb	r3, [fp, #4]
    3a98:	e59d5010 	ldr	r5, [sp, #16]
    3a9c:	e5cb6003 	strb	r6, [fp, #3]
    3aa0:	e5cb5005 	strb	r5, [fp, #5]
    3aa4:	ebfffebf 	bl	35a8 <aciUpdateCrc16>
    3aa8:	e59fc038 	ldr	ip, [pc, #56]	; 3ae8 <.text+0x3ae8>
    3aac:	e3a02001 	mov	r2, #1	; 0x1
    3ab0:	e28d1044 	add	r1, sp, #68	; 0x44
    3ab4:	e1cc00b0 	strh	r0, [ip]
    3ab8:	ebfffeba 	bl	35a8 <aciUpdateCrc16>
    3abc:	e59fe01c 	ldr	lr, [pc, #28]	; 3ae0 <.text+0x3ae0>
    3ac0:	e59e3000 	ldr	r3, [lr]
    3ac4:	e59f201c 	ldr	r2, [pc, #28]	; 3ae8 <.text+0x3ae8>
    3ac8:	e2833001 	add	r3, r3, #1	; 0x1
    3acc:	e1c200b0 	strh	r0, [r2]
    3ad0:	e58e3000 	str	r3, [lr]
    3ad4:	e28dd048 	add	sp, sp, #72	; 0x48
    3ad8:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3adc:	e12fff1e 	bx	lr
    3ae0:	40000e0c 	andmi	r0, r0, ip, lsl #28
    3ae4:	40003d94 	mulmi	r0, r4, sp
    3ae8:	4000001a 	andmi	r0, r0, sl, lsl r0

00003aec <aciSetReadParafromFlashCallback>:

void aciSetReadParafromFlashCallback(short (*aciReadParafromFlashCallback_func)(void))
{
	aciReadParafromFlashCallback = aciReadParafromFlashCallback_func;
    3aec:	e59f3004 	ldr	r3, [pc, #4]	; 3af8 <.text+0x3af8>
    3af0:	e5830000 	str	r0, [r3]
}
    3af4:	e12fff1e 	bx	lr
    3af8:	40000e68 	andmi	r0, r0, r8, ror #28

00003afc <aciSetSaveParaCallback>:

void aciSetSaveParaCallback(void (*aciSaveParaCallback_func)(void))
{
	aciSaveParaCallback=aciSaveParaCallback_func;
    3afc:	e59f3004 	ldr	r3, [pc, #4]	; 3b08 <.text+0x3b08>
    3b00:	e5830000 	str	r0, [r3]
}
    3b04:	e12fff1e 	bx	lr
    3b08:	40000e6c 	andmi	r0, r0, ip, ror #28

00003b0c <aciSetWriteParatoFlashCallback>:

void aciSetWriteParatoFlashCallback(short (*aciWriteParatoFlashCallback_func)(void))
{
	aciWriteParatoFlashCallback=aciWriteParatoFlashCallback_func;
    3b0c:	e59f3004 	ldr	r3, [pc, #4]	; 3b18 <.text+0x3b18>
    3b10:	e5830000 	str	r0, [r3]
}
    3b14:	e12fff1e 	bx	lr
    3b18:	40000e70 	andmi	r0, r0, r0, ror lr

00003b1c <aciTxRingBufferAddData>:
    3b1c:	e1a01801 	mov	r1, r1, lsl #16
    3b20:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3b24:	e1b04821 	movs	r4, r1, lsr #16
    3b28:	e1a05000 	mov	r5, r0
    3b2c:	1a000001 	bne	3b38 <aciTxRingBufferAddData+0x1c>
    3b30:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
    3b34:	e12fff1e 	bx	lr
    3b38:	ebfffe63 	bl	34cc <aciTxRingBufferGetFreeSpace>
    3b3c:	e1540000 	cmp	r4, r0
    3b40:	e59f60b8 	ldr	r6, [pc, #184]	; 3c00 <.text+0x3c00>
    3b44:	e1a07000 	mov	r7, r0
    3b48:	8afffff8 	bhi	3b30 <aciTxRingBufferAddData+0x14>
    3b4c:	e1d630b0 	ldrh	r3, [r6]
    3b50:	e59f80ac 	ldr	r8, [pc, #172]	; 3c04 <.text+0x3c04>
    3b54:	e263c0a0 	rsb	ip, r3, #160	; 0xa0
    3b58:	e15c0004 	cmp	ip, r4
    3b5c:	e1a01005 	mov	r1, r5
    3b60:	e1a02004 	mov	r2, r4
    3b64:	e0830008 	add	r0, r3, r8
    3b68:	da00000e 	ble	3ba8 <aciTxRingBufferAddData+0x8c>
    3b6c:	eb00562c 	bl	19424 <__memcpy_from_arm>
    3b70:	e1d630b0 	ldrh	r3, [r6]
    3b74:	e0843003 	add	r3, r4, r3
    3b78:	e1c630b0 	strh	r3, [r6]
    3b7c:	e357009f 	cmp	r7, #159	; 0x9f
    3b80:	e59f4080 	ldr	r4, [pc, #128]	; 3c08 <.text+0x3c08>
    3b84:	1affffe9 	bne	3b30 <aciTxRingBufferAddData+0x14>
    3b88:	e5943000 	ldr	r3, [r4]
    3b8c:	e3530000 	cmp	r3, #0	; 0x0
    3b90:	0affffe6 	beq	3b30 <aciTxRingBufferAddData+0x14>
    3b94:	ebfffe62 	bl	3524 <aciTxRingBufferGetNextByte>
    3b98:	e594c000 	ldr	ip, [r4]
    3b9c:	e1a0e00f 	mov	lr, pc
    3ba0:	e12fff1c 	bx	ip
    3ba4:	eaffffe1 	b	3b30 <aciTxRingBufferAddData+0x14>
    3ba8:	e1a0200c 	mov	r2, ip
    3bac:	e0830008 	add	r0, r3, r8
    3bb0:	e1a01005 	mov	r1, r5
    3bb4:	eb00561a 	bl	19424 <__memcpy_from_arm>
    3bb8:	e1d620b0 	ldrh	r2, [r6]
    3bbc:	e0621005 	rsb	r1, r2, r5
    3bc0:	e0842002 	add	r2, r4, r2
    3bc4:	e28110a0 	add	r1, r1, #160	; 0xa0
    3bc8:	e24220a0 	sub	r2, r2, #160	; 0xa0
    3bcc:	e1a00008 	mov	r0, r8
    3bd0:	eb005613 	bl	19424 <__memcpy_from_arm>
    3bd4:	e1d620b0 	ldrh	r2, [r6]
    3bd8:	e0842002 	add	r2, r4, r2
    3bdc:	e1a02802 	mov	r2, r2, lsl #16
    3be0:	e59f1024 	ldr	r1, [pc, #36]	; 3c0c <.text+0x3c0c>
    3be4:	e1a02822 	mov	r2, r2, lsr #16
    3be8:	e0830291 	umull	r0, r3, r1, r2
    3bec:	e1a033a3 	mov	r3, r3, lsr #7
    3bf0:	e0833103 	add	r3, r3, r3, lsl #2
    3bf4:	e0422283 	sub	r2, r2, r3, lsl #5
    3bf8:	e1c620b0 	strh	r2, [r6]
    3bfc:	eaffffde 	b	3b7c <aciTxRingBufferAddData+0x60>
    3c00:	40000e54 	andmi	r0, r0, r4, asr lr
    3c04:	40003c34 	andmi	r3, r0, r4, lsr ip
    3c08:	40004a68 	andmi	r4, r0, r8, ror #20
    3c0c:	cccccccd 	stcgtl	12, cr12, [ip], {205}

00003c10 <aciTxSendPacket>:
    3c10:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3c14:	e24dd010 	sub	sp, sp, #16	; 0x10
    3c18:	e28d500b 	add	r5, sp, #11	; 0xb
    3c1c:	e5cd0004 	strb	r0, [sp, #4]
    3c20:	e1cd20b0 	strh	r2, [sp]
    3c24:	e1a06001 	mov	r6, r1
    3c28:	e3a02003 	mov	r2, #3	; 0x3
    3c2c:	e59f10b0 	ldr	r1, [pc, #176]	; 3ce4 <.text+0x3ce4>
    3c30:	e1a00005 	mov	r0, r5
    3c34:	eb0055fa 	bl	19424 <__memcpy_from_arm>
    3c38:	e3a030ff 	mov	r3, #255	; 0xff
    3c3c:	e1cd30be 	strh	r3, [sp, #14]
    3c40:	ebfffe21 	bl	34cc <aciTxRingBufferGetFreeSpace>
    3c44:	e1dd40b0 	ldrh	r4, [sp]
    3c48:	e284400a 	add	r4, r4, #10	; 0xa
    3c4c:	e1540000 	cmp	r4, r0
    3c50:	e28d7004 	add	r7, sp, #4	; 0x4
    3c54:	e1a0800d 	mov	r8, sp
    3c58:	e3a01003 	mov	r1, #3	; 0x3
    3c5c:	e1a00005 	mov	r0, r5
    3c60:	aa00001c 	bge	3cd8 <aciTxSendPacket+0xc8>
    3c64:	ebffffac 	bl	3b1c <aciTxRingBufferAddData>
    3c68:	e1a00007 	mov	r0, r7
    3c6c:	e3a01001 	mov	r1, #1	; 0x1
    3c70:	ebffffa9 	bl	3b1c <aciTxRingBufferAddData>
    3c74:	e3a02001 	mov	r2, #1	; 0x1
    3c78:	e1a01007 	mov	r1, r7
    3c7c:	e1dd00be 	ldrh	r0, [sp, #14]
    3c80:	ebfffe48 	bl	35a8 <aciUpdateCrc16>
    3c84:	e3a01002 	mov	r1, #2	; 0x2
    3c88:	e1cd00be 	strh	r0, [sp, #14]
    3c8c:	e1a0000d 	mov	r0, sp
    3c90:	ebffffa1 	bl	3b1c <aciTxRingBufferAddData>
    3c94:	e3a02002 	mov	r2, #2	; 0x2
    3c98:	e1a0100d 	mov	r1, sp
    3c9c:	e1dd00be 	ldrh	r0, [sp, #14]
    3ca0:	ebfffe40 	bl	35a8 <aciUpdateCrc16>
    3ca4:	e1dd10b0 	ldrh	r1, [sp]
    3ca8:	e1cd00be 	strh	r0, [sp, #14]
    3cac:	e1a00006 	mov	r0, r6
    3cb0:	ebffff99 	bl	3b1c <aciTxRingBufferAddData>
    3cb4:	e1a01006 	mov	r1, r6
    3cb8:	e1dd00be 	ldrh	r0, [sp, #14]
    3cbc:	e1dd20b0 	ldrh	r2, [sp]
    3cc0:	ebfffe38 	bl	35a8 <aciUpdateCrc16>
    3cc4:	e28d3010 	add	r3, sp, #16	; 0x10
    3cc8:	e16300b2 	strh	r0, [r3, #-2]!
    3ccc:	e3a01002 	mov	r1, #2	; 0x2
    3cd0:	e1a00003 	mov	r0, r3
    3cd4:	ebffff90 	bl	3b1c <aciTxRingBufferAddData>
    3cd8:	e28dd010 	add	sp, sp, #16	; 0x10
    3cdc:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
    3ce0:	e12fff1e 	bx	lr
    3ce4:	00019544 	andeq	r9, r1, r4, asr #10

00003ce8 <aciSendVar>:
    3ce8:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3cec:	e59f03bc 	ldr	r0, [pc, #956]	; 40b0 <.text+0x40b0>
    3cf0:	e59f13bc 	ldr	r1, [pc, #956]	; 40b4 <.text+0x40b4>
    3cf4:	e59f23bc 	ldr	r2, [pc, #956]	; 40b8 <.text+0x40b8>
    3cf8:	e24dd034 	sub	sp, sp, #52	; 0x34
    3cfc:	e59f33b8 	ldr	r3, [pc, #952]	; 40bc <.text+0x40bc>
    3d00:	e58d000c 	str	r0, [sp, #12]
    3d04:	e58d1010 	str	r1, [sp, #16]
    3d08:	e58d2014 	str	r2, [sp, #20]
    3d0c:	e59fc3ac 	ldr	ip, [pc, #940]	; 40c0 <.text+0x40c0>
    3d10:	e59f03ac 	ldr	r0, [pc, #940]	; 40c4 <.text+0x40c4>
    3d14:	e59f13ac 	ldr	r1, [pc, #940]	; 40c8 <.text+0x40c8>
    3d18:	e59f23ac 	ldr	r2, [pc, #940]	; 40cc <.text+0x40cc>
    3d1c:	e58d3018 	str	r3, [sp, #24]
    3d20:	e3a03000 	mov	r3, #0	; 0x0
    3d24:	e58dc01c 	str	ip, [sp, #28]
    3d28:	e58d0020 	str	r0, [sp, #32]
    3d2c:	e58d1024 	str	r1, [sp, #36]
    3d30:	e58d2000 	str	r2, [sp]
    3d34:	e58d3008 	str	r3, [sp, #8]
    3d38:	e59dc00c 	ldr	ip, [sp, #12]
    3d3c:	e1dc40b0 	ldrh	r4, [ip]
    3d40:	e3540000 	cmp	r4, #0	; 0x0
    3d44:	0a000054 	beq	3e9c <aciSendVar+0x1b4>
    3d48:	e59d0024 	ldr	r0, [sp, #36]
    3d4c:	e1d030b0 	ldrh	r3, [r0]
    3d50:	e3530000 	cmp	r3, #0	; 0x0
    3d54:	0a000089 	beq	3f80 <aciSendVar+0x298>
    3d58:	e59f3370 	ldr	r3, [pc, #880]	; 40d0 <.text+0x40d0>
    3d5c:	e59d1008 	ldr	r1, [sp, #8]
    3d60:	e7d10003 	ldrb	r0, [r1, r3]
    3d64:	e59d2024 	ldr	r2, [sp, #36]
    3d68:	e3500000 	cmp	r0, #0	; 0x0
    3d6c:	e3a03000 	mov	r3, #0	; 0x0
    3d70:	e1c230b0 	strh	r3, [r2]
    3d74:	d3a0a000 	movle	sl, #0	; 0x0
    3d78:	d1a08301 	movle	r8, r1, lsl #6
    3d7c:	da00002b 	ble	3e30 <aciSendVar+0x148>
    3d80:	e59dc008 	ldr	ip, [sp, #8]
    3d84:	e59f5348 	ldr	r5, [pc, #840]	; 40d4 <.text+0x40d4>
    3d88:	e2809001 	add	r9, r0, #1	; 0x1
    3d8c:	e59f0344 	ldr	r0, [pc, #836]	; 40d8 <.text+0x40d8>
    3d90:	e1a0830c 	mov	r8, ip, lsl #6
    3d94:	e5d51000 	ldrb	r1, [r5]
    3d98:	e5d52001 	ldrb	r2, [r5, #1]
    3d9c:	e59f3338 	ldr	r3, [pc, #824]	; 40dc <.text+0x40dc>
    3da0:	e0880000 	add	r0, r8, r0
    3da4:	e3a0a000 	mov	sl, #0	; 0x0
    3da8:	e58d0004 	str	r0, [sp, #4]
    3dac:	e5936000 	ldr	r6, [r3]
    3db0:	e181b402 	orr	fp, r1, r2, lsl #8
    3db4:	e1a0300a 	mov	r3, sl
    3db8:	e3a07001 	mov	r7, #1	; 0x1
    3dbc:	e0883003 	add	r3, r8, r3
    3dc0:	e59f1318 	ldr	r1, [pc, #792]	; 40e0 <.text+0x40e0>
    3dc4:	e1a03083 	mov	r3, r3, lsl #1
    3dc8:	e3560000 	cmp	r6, #0	; 0x0
    3dcc:	e193e0b1 	ldrh	lr, [r3, r1]
    3dd0:	da000012 	ble	3e20 <aciSendVar+0x138>
    3dd4:	e15b000e 	cmp	fp, lr
    3dd8:	03a00000 	moveq	r0, #0	; 0x0
    3ddc:	01a01000 	moveq	r1, r0
    3de0:	0a00004d 	beq	3f1c <aciSendVar+0x234>
    3de4:	e3a0c001 	mov	ip, #1	; 0x1
    3de8:	ea000004 	b	3e00 <aciSendVar+0x118>
    3dec:	e7d33005 	ldrb	r3, [r3, r5]
    3df0:	e5d22001 	ldrb	r2, [r2, #1]
    3df4:	e1833402 	orr	r3, r3, r2, lsl #8
    3df8:	e15e0003 	cmp	lr, r3
    3dfc:	0a000046 	beq	3f1c <aciSendVar+0x234>
    3e00:	e1a0118c 	mov	r1, ip, lsl #3
    3e04:	e081300c 	add	r3, r1, ip
    3e08:	e08c3083 	add	r3, ip, r3, lsl #1
    3e0c:	e15c0006 	cmp	ip, r6
    3e10:	e1a0000c 	mov	r0, ip
    3e14:	e0832005 	add	r2, r3, r5
    3e18:	e28cc001 	add	ip, ip, #1	; 0x1
    3e1c:	1afffff2 	bne	3dec <aciSendVar+0x104>
    3e20:	e1a03007 	mov	r3, r7
    3e24:	e2877001 	add	r7, r7, #1	; 0x1
    3e28:	e1570009 	cmp	r7, r9
    3e2c:	1affffe2 	bne	3dbc <aciSendVar+0xd4>
    3e30:	e59d0018 	ldr	r0, [sp, #24]
    3e34:	e59f129c 	ldr	r1, [pc, #668]	; 40d8 <.text+0x40d8>
    3e38:	e1c0a0b0 	strh	sl, [r0]
    3e3c:	e59f32a0 	ldr	r3, [pc, #672]	; 40e4 <.text+0x40e4>
    3e40:	e59d0008 	ldr	r0, [sp, #8]
    3e44:	e3a0c000 	mov	ip, #0	; 0x0
    3e48:	e0882001 	add	r2, r8, r1
    3e4c:	e1a0e00c 	mov	lr, ip
    3e50:	e0831400 	add	r1, r3, r0, lsl #8
    3e54:	ea000005 	b	3e70 <aciSendVar+0x188>
    3e58:	e4d23001 	ldrb	r3, [r2], #1
    3e5c:	e08c3123 	add	r3, ip, r3, lsr #2
    3e60:	e1a03803 	mov	r3, r3, lsl #16
    3e64:	e3500501 	cmp	r0, #4194304	; 0x400000
    3e68:	e1a0c823 	mov	ip, r3, lsr #16
    3e6c:	0a000006 	beq	3e8c <aciSendVar+0x1a4>
    3e70:	e28e3001 	add	r3, lr, #1	; 0x1
    3e74:	e1a00803 	mov	r0, r3, lsl #16
    3e78:	e5913000 	ldr	r3, [r1]
    3e7c:	e3530000 	cmp	r3, #0	; 0x0
    3e80:	e1a0e820 	mov	lr, r0, lsr #16
    3e84:	e2811004 	add	r1, r1, #4	; 0x4
    3e88:	1afffff2 	bne	3e58 <aciSendVar+0x170>
    3e8c:	e59d1014 	ldr	r1, [sp, #20]
    3e90:	e59d2010 	ldr	r2, [sp, #16]
    3e94:	e1c1c0b0 	strh	ip, [r1]
    3e98:	e1c2c0b0 	strh	ip, [r2]
    3e9c:	e59dc008 	ldr	ip, [sp, #8]
    3ea0:	e59d0000 	ldr	r0, [sp]
    3ea4:	e28d100c 	add	r1, sp, #12	; 0xc
    3ea8:	e8910006 	ldmia	r1, {r1, r2}
    3eac:	e28cc001 	add	ip, ip, #1	; 0x1
    3eb0:	e2800001 	add	r0, r0, #1	; 0x1
    3eb4:	e2811002 	add	r1, r1, #2	; 0x2
    3eb8:	e2822002 	add	r2, r2, #2	; 0x2
    3ebc:	e59d3014 	ldr	r3, [sp, #20]
    3ec0:	e58dc008 	str	ip, [sp, #8]
    3ec4:	e35c0003 	cmp	ip, #3	; 0x3
    3ec8:	e58d0000 	str	r0, [sp]
    3ecc:	e59dc018 	ldr	ip, [sp, #24]
    3ed0:	e59d001c 	ldr	r0, [sp, #28]
    3ed4:	e58d100c 	str	r1, [sp, #12]
    3ed8:	e58d2010 	str	r2, [sp, #16]
    3edc:	e28d1020 	add	r1, sp, #32	; 0x20
    3ee0:	e8910006 	ldmia	r1, {r1, r2}
    3ee4:	e2833002 	add	r3, r3, #2	; 0x2
    3ee8:	e28cc002 	add	ip, ip, #2	; 0x2
    3eec:	e2800004 	add	r0, r0, #4	; 0x4
    3ef0:	e2811e23 	add	r1, r1, #560	; 0x230
    3ef4:	e2822002 	add	r2, r2, #2	; 0x2
    3ef8:	e58d3014 	str	r3, [sp, #20]
    3efc:	e58dc018 	str	ip, [sp, #24]
    3f00:	e58d001c 	str	r0, [sp, #28]
    3f04:	e58d1020 	str	r1, [sp, #32]
    3f08:	e58d2024 	str	r2, [sp, #36]
    3f0c:	1affff89 	bne	3d38 <aciSendVar+0x50>
    3f10:	e28dd034 	add	sp, sp, #52	; 0x34
    3f14:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3f18:	e12fff1e 	bx	lr
    3f1c:	e0811000 	add	r1, r1, r0
    3f20:	e0801081 	add	r1, r0, r1, lsl #1
    3f24:	e0811005 	add	r1, r1, r5
    3f28:	e281200c 	add	r2, r1, #12	; 0xc
    3f2c:	e5d20004 	ldrb	r0, [r2, #4]
    3f30:	e5d23003 	ldrb	r3, [r2, #3]
    3f34:	e5d24005 	ldrb	r4, [r2, #5]
    3f38:	e1833400 	orr	r3, r3, r0, lsl #8
    3f3c:	e28ac001 	add	ip, sl, #1	; 0x1
    3f40:	e5d20006 	ldrb	r0, [r2, #6]
    3f44:	e5d1e00e 	ldrb	lr, [r1, #14]
    3f48:	e59d2004 	ldr	r2, [sp, #4]
    3f4c:	e1a0c80c 	mov	ip, ip, lsl #16
    3f50:	e7c2e00a 	strb	lr, [r2, sl]
    3f54:	e1833804 	orr	r3, r3, r4, lsl #16
    3f58:	e088200a 	add	r2, r8, sl
    3f5c:	e1a0a82c 	mov	sl, ip, lsr #16
    3f60:	e59fc17c 	ldr	ip, [pc, #380]	; 40e4 <.text+0x40e4>
    3f64:	e1833c00 	orr	r3, r3, r0, lsl #24
    3f68:	e78c3102 	str	r3, [ip, r2, lsl #2]
    3f6c:	e1a03007 	mov	r3, r7
    3f70:	e2877001 	add	r7, r7, #1	; 0x1
    3f74:	e1570009 	cmp	r7, r9
    3f78:	1affff8f 	bne	3dbc <aciSendVar+0xd4>
    3f7c:	eaffffab 	b	3e30 <aciSendVar+0x148>
    3f80:	e59dc018 	ldr	ip, [sp, #24]
    3f84:	e1dc30b0 	ldrh	r3, [ip]
    3f88:	e3530000 	cmp	r3, #0	; 0x0
    3f8c:	0affffc2 	beq	3e9c <aciSendVar+0x1b4>
    3f90:	ebfffd4d 	bl	34cc <aciTxRingBufferGetFreeSpace>
    3f94:	e59d1010 	ldr	r1, [sp, #16]
    3f98:	e1d150b0 	ldrh	r5, [r1]
    3f9c:	e285300a 	add	r3, r5, #10	; 0xa
    3fa0:	e1530000 	cmp	r3, r0
    3fa4:	aaffffbc 	bge	3e9c <aciSendVar+0x1b4>
    3fa8:	e59f3138 	ldr	r3, [pc, #312]	; 40e8 <.text+0x40e8>
    3fac:	e5d32000 	ldrb	r2, [r3]
    3fb0:	e3520000 	cmp	r2, #0	; 0x0
    3fb4:	1affffb8 	bne	3e9c <aciSendVar+0x1b4>
    3fb8:	e59d201c 	ldr	r2, [sp, #28]
    3fbc:	e5923000 	ldr	r3, [r2]
    3fc0:	e1540003 	cmp	r4, r3
    3fc4:	2affffb4 	bcs	3e9c <aciSendVar+0x1b4>
    3fc8:	e28d402b 	add	r4, sp, #43	; 0x2b
    3fcc:	e3a02003 	mov	r2, #3	; 0x3
    3fd0:	e59f1114 	ldr	r1, [pc, #276]	; 40ec <.text+0x40ec>
    3fd4:	e1a00004 	mov	r0, r4
    3fd8:	eb005511 	bl	19424 <__memcpy_from_arm>
    3fdc:	e59dc008 	ldr	ip, [sp, #8]
    3fe0:	e24c3070 	sub	r3, ip, #112	; 0x70
    3fe4:	e5cd3033 	strb	r3, [sp, #51]
    3fe8:	e59d301c 	ldr	r3, [sp, #28]
    3fec:	e3a0c001 	mov	ip, #1	; 0x1
    3ff0:	e2852001 	add	r2, r5, #1	; 0x1
    3ff4:	e583c000 	str	ip, [r3]
    3ff8:	e1a00004 	mov	r0, r4
    3ffc:	e1cd22be 	strh	r2, [sp, #46]
    4000:	e28d4033 	add	r4, sp, #51	; 0x33
    4004:	e3a020ff 	mov	r2, #255	; 0xff
    4008:	e3a01003 	mov	r1, #3	; 0x3
    400c:	e1cd23b0 	strh	r2, [sp, #48]
    4010:	ebfffec1 	bl	3b1c <aciTxRingBufferAddData>
    4014:	e1a00004 	mov	r0, r4
    4018:	e3a01001 	mov	r1, #1	; 0x1
    401c:	ebfffebe 	bl	3b1c <aciTxRingBufferAddData>
    4020:	e1a01004 	mov	r1, r4
    4024:	e3a02001 	mov	r2, #1	; 0x1
    4028:	e1dd03b0 	ldrh	r0, [sp, #48]
    402c:	ebfffd5d 	bl	35a8 <aciUpdateCrc16>
    4030:	e28d402e 	add	r4, sp, #46	; 0x2e
    4034:	e1cd03b0 	strh	r0, [sp, #48]
    4038:	e3a01002 	mov	r1, #2	; 0x2
    403c:	e1a00004 	mov	r0, r4
    4040:	ebfffeb5 	bl	3b1c <aciTxRingBufferAddData>
    4044:	e1a01004 	mov	r1, r4
    4048:	e3a02002 	mov	r2, #2	; 0x2
    404c:	e1dd03b0 	ldrh	r0, [sp, #48]
    4050:	ebfffd54 	bl	35a8 <aciUpdateCrc16>
    4054:	e3a01001 	mov	r1, #1	; 0x1
    4058:	e1cd03b0 	strh	r0, [sp, #48]
    405c:	e59d0000 	ldr	r0, [sp]
    4060:	ebfffead 	bl	3b1c <aciTxRingBufferAddData>
    4064:	e3a02001 	mov	r2, #1	; 0x1
    4068:	e59d1000 	ldr	r1, [sp]
    406c:	e1dd03b0 	ldrh	r0, [sp, #48]
    4070:	ebfffd4c 	bl	35a8 <aciUpdateCrc16>
    4074:	e1cd03b0 	strh	r0, [sp, #48]
    4078:	e59d0014 	ldr	r0, [sp, #20]
    407c:	e1d010b0 	ldrh	r1, [r0]
    4080:	e59d0020 	ldr	r0, [sp, #32]
    4084:	ebfffea4 	bl	3b1c <aciTxRingBufferAddData>
    4088:	e59d3014 	ldr	r3, [sp, #20]
    408c:	e59d1020 	ldr	r1, [sp, #32]
    4090:	e1dd03b0 	ldrh	r0, [sp, #48]
    4094:	e1d320b0 	ldrh	r2, [r3]
    4098:	ebfffd42 	bl	35a8 <aciUpdateCrc16>
    409c:	e3a01002 	mov	r1, #2	; 0x2
    40a0:	e1cd03b0 	strh	r0, [sp, #48]
    40a4:	e28d0030 	add	r0, sp, #48	; 0x30
    40a8:	ebfffe9b 	bl	3b1c <aciTxRingBufferAddData>
    40ac:	eaffff7a 	b	3e9c <aciSendVar+0x1b4>
    40b0:	4000000c 	andmi	r0, r0, ip
    40b4:	40000e1c 	andmi	r0, r0, ip, lsl lr
    40b8:	40004662 	andmi	r4, r0, r2, ror #12
    40bc:	40000e22 	andmi	r0, r0, r2, lsr #28
    40c0:	40000e48 	andmi	r0, r0, r8, asr #28
    40c4:	40003424 	andmi	r3, r0, r4, lsr #8
    40c8:	40000e28 	andmi	r0, r0, r8, lsr #28
    40cc:	40000e18 	andmi	r0, r0, r8, lsl lr
    40d0:	40004bfe 	strmid	r4, [r0], -lr
    40d4:	40003d94 	mulmi	r0, r4, sp
    40d8:	40003cd4 	ldrmid	r3, [r0], -r4
    40dc:	40000e0c 	andmi	r0, r0, ip, lsl #28
    40e0:	40004c02 	andmi	r4, r0, r2, lsl #24
    40e4:	40004358 	andmi	r4, r0, r8, asr r3
    40e8:	40000e5a 	andmi	r0, r0, sl, asr lr
    40ec:	00019547 	andeq	r9, r1, r7, asr #10

000040f0 <aciSyncPar>:
    40f0:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    40f4:	e59f216c 	ldr	r2, [pc, #364]	; 4268 <.text+0x4268>
    40f8:	e24dd004 	sub	sp, sp, #4	; 0x4
    40fc:	e3a08000 	mov	r8, #0	; 0x0
    4100:	e58d2000 	str	r2, [sp]
    4104:	e59f9160 	ldr	r9, [pc, #352]	; 426c <.text+0x426c>
    4108:	e1a0b008 	mov	fp, r8
    410c:	e59d2000 	ldr	r2, [sp]
    4110:	e5d23000 	ldrb	r3, [r2]
    4114:	e3530000 	cmp	r3, #0	; 0x0
    4118:	0a00002b 	beq	41cc <aciSyncPar+0xdc>
    411c:	e5d96000 	ldrb	r6, [r9]
    4120:	e3560000 	cmp	r6, #0	; 0x0
    4124:	c3a03000 	movgt	r3, #0	; 0x0
    4128:	c1a07003 	movgt	r7, r3
    412c:	c3a0a001 	movgt	sl, #1	; 0x1
    4130:	da000022 	ble	41c0 <aciSyncPar+0xd0>
    4134:	e59f2134 	ldr	r2, [pc, #308]	; 4270 <.text+0x4270>
    4138:	e5925000 	ldr	r5, [r2]
    413c:	e3550000 	cmp	r5, #0	; 0x0
    4140:	da00001a 	ble	41b0 <aciSyncPar+0xc0>
    4144:	e59fc128 	ldr	ip, [pc, #296]	; 4274 <.text+0x4274>
    4148:	e0832308 	add	r2, r3, r8, lsl #6
    414c:	e59f3124 	ldr	r3, [pc, #292]	; 4278 <.text+0x4278>
    4150:	e1a02082 	mov	r2, r2, lsl #1
    4154:	e5dc1000 	ldrb	r1, [ip]
    4158:	e5dc0001 	ldrb	r0, [ip, #1]
    415c:	e192e0b3 	ldrh	lr, [r2, r3]
    4160:	e1811400 	orr	r1, r1, r0, lsl #8
    4164:	e151000e 	cmp	r1, lr
    4168:	03a01000 	moveq	r1, #0	; 0x0
    416c:	01a04001 	moveq	r4, r1
    4170:	0a000020 	beq	41f8 <aciSyncPar+0x108>
    4174:	e3a00001 	mov	r0, #1	; 0x1
    4178:	ea000004 	b	4190 <aciSyncPar+0xa0>
    417c:	e7d3300c 	ldrb	r3, [r3, ip]
    4180:	e5d22001 	ldrb	r2, [r2, #1]
    4184:	e1833402 	orr	r3, r3, r2, lsl #8
    4188:	e153000e 	cmp	r3, lr
    418c:	0a000019 	beq	41f8 <aciSyncPar+0x108>
    4190:	e1a04180 	mov	r4, r0, lsl #3
    4194:	e1a01000 	mov	r1, r0
    4198:	e0843000 	add	r3, r4, r0
    419c:	e0803083 	add	r3, r0, r3, lsl #1
    41a0:	e1550001 	cmp	r5, r1
    41a4:	e083200c 	add	r2, r3, ip
    41a8:	e2800001 	add	r0, r0, #1	; 0x1
    41ac:	1afffff2 	bne	417c <aciSyncPar+0x8c>
    41b0:	e15a0006 	cmp	sl, r6
    41b4:	e1a0300a 	mov	r3, sl
    41b8:	e28aa001 	add	sl, sl, #1	; 0x1
    41bc:	baffffdc 	blt	4134 <aciSyncPar+0x44>
    41c0:	e59d2000 	ldr	r2, [sp]
    41c4:	e3a03000 	mov	r3, #0	; 0x0
    41c8:	e5c23000 	strb	r3, [r2]
    41cc:	e59d3000 	ldr	r3, [sp]
    41d0:	e2888001 	add	r8, r8, #1	; 0x1
    41d4:	e2833001 	add	r3, r3, #1	; 0x1
    41d8:	e3580003 	cmp	r8, #3	; 0x3
    41dc:	e58d3000 	str	r3, [sp]
    41e0:	e2899001 	add	r9, r9, #1	; 0x1
    41e4:	e28bbe19 	add	fp, fp, #400	; 0x190
    41e8:	1affffc7 	bne	410c <aciSyncPar+0x1c>
    41ec:	e28dd004 	add	sp, sp, #4	; 0x4
    41f0:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    41f4:	e12fff1e 	bx	lr
    41f8:	e0844001 	add	r4, r4, r1
    41fc:	e0814084 	add	r4, r1, r4, lsl #1
    4200:	e084400c 	add	r4, r4, ip
    4204:	e284300c 	add	r3, r4, #12	; 0xc
    4208:	e5d32004 	ldrb	r2, [r3, #4]
    420c:	e5d30003 	ldrb	r0, [r3, #3]
    4210:	e5d3c005 	ldrb	ip, [r3, #5]
    4214:	e5d3e006 	ldrb	lr, [r3, #6]
    4218:	e1800402 	orr	r0, r0, r2, lsl #8
    421c:	e59f3058 	ldr	r3, [pc, #88]	; 427c <.text+0x427c>
    4220:	e5d4200e 	ldrb	r2, [r4, #14]
    4224:	e1a01807 	mov	r1, r7, lsl #16
    4228:	e180080c 	orr	r0, r0, ip, lsl #16
    422c:	e08b1841 	add	r1, fp, r1, asr #16
    4230:	e0811003 	add	r1, r1, r3
    4234:	e1800c0e 	orr	r0, r0, lr, lsl #24
    4238:	e1a02122 	mov	r2, r2, lsr #2
    423c:	eb005478 	bl	19424 <__memcpy_from_arm>
    4240:	e5d4300e 	ldrb	r3, [r4, #14]
    4244:	e5d96000 	ldrb	r6, [r9]
    4248:	e0873123 	add	r3, r7, r3, lsr #2
    424c:	e1a03803 	mov	r3, r3, lsl #16
    4250:	e15a0006 	cmp	sl, r6
    4254:	e1a07823 	mov	r7, r3, lsr #16
    4258:	e1a0300a 	mov	r3, sl
    425c:	e28aa001 	add	sl, sl, #1	; 0x1
    4260:	baffffb3 	blt	4134 <aciSyncPar+0x44>
    4264:	eaffffd5 	b	41c0 <aciSyncPar+0xd0>
    4268:	40000e40 	andmi	r0, r0, r0, asr #28
    426c:	40002f6e 	andmi	r2, r0, lr, ror #30
    4270:	40000e14 	andmi	r0, r0, r4, lsl lr
    4274:	40002808 	andmi	r2, r0, r8, lsl #16
    4278:	40002bbe 	strmih	r2, [r0], -lr
    427c:	400022cc 	andmi	r2, r0, ip, asr #5

00004280 <aciSyncCmd>:
    4280:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4284:	e59f216c 	ldr	r2, [pc, #364]	; 43f8 <.text+0x43f8>
    4288:	e24dd004 	sub	sp, sp, #4	; 0x4
    428c:	e3a08000 	mov	r8, #0	; 0x0
    4290:	e58d2000 	str	r2, [sp]
    4294:	e59f9160 	ldr	r9, [pc, #352]	; 43fc <.text+0x43fc>
    4298:	e1a0b008 	mov	fp, r8
    429c:	e59d2000 	ldr	r2, [sp]
    42a0:	e5d23000 	ldrb	r3, [r2]
    42a4:	e3530000 	cmp	r3, #0	; 0x0
    42a8:	0a00002b 	beq	435c <aciSyncCmd+0xdc>
    42ac:	e5d96000 	ldrb	r6, [r9]
    42b0:	e3560000 	cmp	r6, #0	; 0x0
    42b4:	c3a03000 	movgt	r3, #0	; 0x0
    42b8:	c1a07003 	movgt	r7, r3
    42bc:	c3a0a001 	movgt	sl, #1	; 0x1
    42c0:	da000022 	ble	4350 <aciSyncCmd+0xd0>
    42c4:	e59f2134 	ldr	r2, [pc, #308]	; 4400 <.text+0x4400>
    42c8:	e5925000 	ldr	r5, [r2]
    42cc:	e3550000 	cmp	r5, #0	; 0x0
    42d0:	da00001a 	ble	4340 <aciSyncCmd+0xc0>
    42d4:	e59fc128 	ldr	ip, [pc, #296]	; 4404 <.text+0x4404>
    42d8:	e0832308 	add	r2, r3, r8, lsl #6
    42dc:	e59f3124 	ldr	r3, [pc, #292]	; 4408 <.text+0x4408>
    42e0:	e1a02082 	mov	r2, r2, lsl #1
    42e4:	e5dc1000 	ldrb	r1, [ip]
    42e8:	e5dc0001 	ldrb	r0, [ip, #1]
    42ec:	e192e0b3 	ldrh	lr, [r2, r3]
    42f0:	e1811400 	orr	r1, r1, r0, lsl #8
    42f4:	e151000e 	cmp	r1, lr
    42f8:	03a01000 	moveq	r1, #0	; 0x0
    42fc:	01a04001 	moveq	r4, r1
    4300:	0a000020 	beq	4388 <aciSyncCmd+0x108>
    4304:	e3a00001 	mov	r0, #1	; 0x1
    4308:	ea000004 	b	4320 <aciSyncCmd+0xa0>
    430c:	e7d3300c 	ldrb	r3, [r3, ip]
    4310:	e5d22001 	ldrb	r2, [r2, #1]
    4314:	e1833402 	orr	r3, r3, r2, lsl #8
    4318:	e153000e 	cmp	r3, lr
    431c:	0a000019 	beq	4388 <aciSyncCmd+0x108>
    4320:	e1a04180 	mov	r4, r0, lsl #3
    4324:	e1a01000 	mov	r1, r0
    4328:	e0843000 	add	r3, r4, r0
    432c:	e0803083 	add	r3, r0, r3, lsl #1
    4330:	e1550001 	cmp	r5, r1
    4334:	e083200c 	add	r2, r3, ip
    4338:	e2800001 	add	r0, r0, #1	; 0x1
    433c:	1afffff2 	bne	430c <aciSyncCmd+0x8c>
    4340:	e15a0006 	cmp	sl, r6
    4344:	e1a0300a 	mov	r3, sl
    4348:	e28aa001 	add	sl, sl, #1	; 0x1
    434c:	baffffdc 	blt	42c4 <aciSyncCmd+0x44>
    4350:	e59d2000 	ldr	r2, [sp]
    4354:	e3a03000 	mov	r3, #0	; 0x0
    4358:	e5c23000 	strb	r3, [r2]
    435c:	e59d3000 	ldr	r3, [sp]
    4360:	e2888001 	add	r8, r8, #1	; 0x1
    4364:	e2833001 	add	r3, r3, #1	; 0x1
    4368:	e3580003 	cmp	r8, #3	; 0x3
    436c:	e58d3000 	str	r3, [sp]
    4370:	e2899001 	add	r9, r9, #1	; 0x1
    4374:	e28bbe19 	add	fp, fp, #400	; 0x190
    4378:	1affffc7 	bne	429c <aciSyncCmd+0x1c>
    437c:	e28dd004 	add	sp, sp, #4	; 0x4
    4380:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4384:	e12fff1e 	bx	lr
    4388:	e0844001 	add	r4, r4, r1
    438c:	e0814084 	add	r4, r1, r4, lsl #1
    4390:	e084400c 	add	r4, r4, ip
    4394:	e284300c 	add	r3, r4, #12	; 0xc
    4398:	e5d32004 	ldrb	r2, [r3, #4]
    439c:	e5d30003 	ldrb	r0, [r3, #3]
    43a0:	e5d3c005 	ldrb	ip, [r3, #5]
    43a4:	e5d3e006 	ldrb	lr, [r3, #6]
    43a8:	e1800402 	orr	r0, r0, r2, lsl #8
    43ac:	e59f3058 	ldr	r3, [pc, #88]	; 440c <.text+0x440c>
    43b0:	e5d4200e 	ldrb	r2, [r4, #14]
    43b4:	e1a01807 	mov	r1, r7, lsl #16
    43b8:	e180080c 	orr	r0, r0, ip, lsl #16
    43bc:	e08b1841 	add	r1, fp, r1, asr #16
    43c0:	e0811003 	add	r1, r1, r3
    43c4:	e1800c0e 	orr	r0, r0, lr, lsl #24
    43c8:	e1a02122 	mov	r2, r2, lsr #2
    43cc:	eb005414 	bl	19424 <__memcpy_from_arm>
    43d0:	e5d4300e 	ldrb	r3, [r4, #14]
    43d4:	e5d96000 	ldrb	r6, [r9]
    43d8:	e0873123 	add	r3, r7, r3, lsr #2
    43dc:	e1a03803 	mov	r3, r3, lsl #16
    43e0:	e15a0006 	cmp	sl, r6
    43e4:	e1a07823 	mov	r7, r3, lsr #16
    43e8:	e1a0300a 	mov	r3, sl
    43ec:	e28aa001 	add	sl, sl, #1	; 0x1
    43f0:	baffffb3 	blt	42c4 <aciSyncCmd+0x44>
    43f4:	eaffffd5 	b	4350 <aciSyncCmd+0xd0>
    43f8:	40000e37 	andmi	r0, r0, r7, lsr lr
    43fc:	40002f71 	andmi	r2, r0, r1, ror pc
    4400:	40000e10 	andmi	r0, r0, r0, lsl lr
    4404:	40004668 	andmi	r4, r0, r8, ror #12
    4408:	40003ab4 	strmih	r3, [r0], -r4
    440c:	40002f74 	andmi	r2, r0, r4, ror pc

00004410 <aciSyncVar>:
    4410:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4414:	e3a09000 	mov	r9, #0	; 0x0
    4418:	e59f8084 	ldr	r8, [pc, #132]	; 44a4 <.text+0x44a4>
    441c:	e1a0a009 	mov	sl, r9
    4420:	e1d830b0 	ldrh	r3, [r8]
    4424:	e3530000 	cmp	r3, #0	; 0x0
    4428:	0a000016 	beq	4488 <aciSyncVar+0x78>
    442c:	da000015 	ble	4488 <aciSyncVar+0x78>
    4430:	e59f3070 	ldr	r3, [pc, #112]	; 44a8 <.text+0x44a8>
    4434:	e59f2070 	ldr	r2, [pc, #112]	; 44ac <.text+0x44ac>
    4438:	e3a06000 	mov	r6, #0	; 0x0
    443c:	e59fb06c 	ldr	fp, [pc, #108]	; 44b0 <.text+0x44b0>
    4440:	e0837409 	add	r7, r3, r9, lsl #8
    4444:	e0824309 	add	r4, r2, r9, lsl #6
    4448:	e1a05006 	mov	r5, r6
    444c:	e5d42000 	ldrb	r2, [r4]
    4450:	e1a00805 	mov	r0, r5, lsl #16
    4454:	e08a0840 	add	r0, sl, r0, asr #16
    4458:	e1a02122 	mov	r2, r2, lsr #2
    445c:	e08b0000 	add	r0, fp, r0
    4460:	e4971004 	ldr	r1, [r7], #4
    4464:	eb0053ee 	bl	19424 <__memcpy_from_arm>
    4468:	e4d43001 	ldrb	r3, [r4], #1
    446c:	e1d820b0 	ldrh	r2, [r8]
    4470:	e0853123 	add	r3, r5, r3, lsr #2
    4474:	e2866001 	add	r6, r6, #1	; 0x1
    4478:	e1a03803 	mov	r3, r3, lsl #16
    447c:	e1520006 	cmp	r2, r6
    4480:	e1a05823 	mov	r5, r3, lsr #16
    4484:	cafffff0 	bgt	444c <aciSyncVar+0x3c>
    4488:	e2899001 	add	r9, r9, #1	; 0x1
    448c:	e3590003 	cmp	r9, #3	; 0x3
    4490:	e2888002 	add	r8, r8, #2	; 0x2
    4494:	e28aae23 	add	sl, sl, #560	; 0x230
    4498:	1affffe0 	bne	4420 <aciSyncVar+0x10>
    449c:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    44a0:	e12fff1e 	bx	lr
    44a4:	40000e22 	andmi	r0, r0, r2, lsr #28
    44a8:	40004358 	andmi	r4, r0, r8, asr r3
    44ac:	40003cd4 	ldrmid	r3, [r0], -r4
    44b0:	40003424 	andmi	r3, r0, r4, lsr #8

000044b4 <aciRxHandleMessage>:
    44b4:	e1a0c00d 	mov	ip, sp
    44b8:	e92ddff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
    44bc:	e20050ff 	and	r5, r0, #255	; 0xff
    44c0:	e24dde6d 	sub	sp, sp, #1744	; 0x6d0
    44c4:	e2453011 	sub	r3, r5, #17	; 0x11
    44c8:	e24cb004 	sub	fp, ip, #4	; 0x4
    44cc:	e24dd008 	sub	sp, sp, #8	; 0x8
    44d0:	e1a01801 	mov	r1, r1, lsl #16
    44d4:	e353000d 	cmp	r3, #13	; 0xd
    44d8:	e1a04821 	mov	r4, r1, lsr #16
    44dc:	9a000050 	bls	4624 <aciRxHandleMessage+0x170>
    44e0:	e2453031 	sub	r3, r5, #49	; 0x31
    44e4:	e353000d 	cmp	r3, #13	; 0xd
    44e8:	8a000081 	bhi	46f4 <aciRxHandleMessage+0x240>
    44ec:	e2453030 	sub	r3, r5, #48	; 0x30
    44f0:	e20360ff 	and	r6, r3, #255	; 0xff
    44f4:	e3560002 	cmp	r6, #2	; 0x2
    44f8:	8a000046 	bhi	4618 <aciRxHandleMessage+0x164>
    44fc:	e3540081 	cmp	r4, #129	; 0x81
    4500:	8286c030 	addhi	ip, r6, #48	; 0x30
    4504:	8a00010e 	bhi	4944 <aciRxHandleMessage+0x490>
    4508:	e59f1f98 	ldr	r1, [pc, #3992]	; 54a8 <.text+0x54a8>
    450c:	e2444002 	sub	r4, r4, #2	; 0x2
    4510:	e5d15001 	ldrb	r5, [r1, #1]
    4514:	e5d1e000 	ldrb	lr, [r1]
    4518:	e59f3f8c 	ldr	r3, [pc, #3980]	; 54ac <.text+0x54ac>
    451c:	e59fcf8c 	ldr	ip, [pc, #3980]	; 54b0 <.text+0x54b0>
    4520:	e59f9f8c 	ldr	r9, [pc, #3980]	; 54b4 <.text+0x54b4>
    4524:	e1a02004 	mov	r2, r4
    4528:	e0844fa4 	add	r4, r4, r4, lsr #31
    452c:	e7cc5006 	strb	r5, [ip, r6]
    4530:	e2811002 	add	r1, r1, #2	; 0x2
    4534:	e0890386 	add	r0, r9, r6, lsl #7
    4538:	e7c3e006 	strb	lr, [r3, r6]
    453c:	e1a050c4 	mov	r5, r4, asr #1
    4540:	eb0053b7 	bl	19424 <__memcpy_from_arm>
    4544:	e3550000 	cmp	r5, #0	; 0x0
    4548:	da000032 	ble	4618 <aciRxHandleMessage+0x164>
    454c:	e59f4f64 	ldr	r4, [pc, #3940]	; 54b8 <.text+0x54b8>
    4550:	e59f3f64 	ldr	r3, [pc, #3940]	; 54bc <.text+0x54bc>
    4554:	e5d41000 	ldrb	r1, [r4]
    4558:	e5d42001 	ldrb	r2, [r4, #1]
    455c:	e3a08000 	mov	r8, #0	; 0x0
    4560:	e593e000 	ldr	lr, [r3]
    4564:	e181a402 	orr	sl, r1, r2, lsl #8
    4568:	e1a03008 	mov	r3, r8
    456c:	e1a07008 	mov	r7, r8
    4570:	e35e0000 	cmp	lr, #0	; 0x0
    4574:	da000014 	ble	45cc <aciRxHandleMessage+0x118>
    4578:	e0833306 	add	r3, r3, r6, lsl #6
    457c:	e1a03083 	mov	r3, r3, lsl #1
    4580:	e193c0b9 	ldrh	ip, [r3, r9]
    4584:	e15a000c 	cmp	sl, ip
    4588:	03a01000 	moveq	r1, #0	; 0x0
    458c:	01a00001 	moveq	r0, r1
    4590:	0a0000f3 	beq	4964 <aciRxHandleMessage+0x4b0>
    4594:	e3a01000 	mov	r1, #0	; 0x0
    4598:	ea000004 	b	45b0 <aciRxHandleMessage+0xfc>
    459c:	e7d33004 	ldrb	r3, [r3, r4]
    45a0:	e5d22001 	ldrb	r2, [r2, #1]
    45a4:	e1833402 	orr	r3, r3, r2, lsl #8
    45a8:	e153000c 	cmp	r3, ip
    45ac:	0a0000ec 	beq	4964 <aciRxHandleMessage+0x4b0>
    45b0:	e2811001 	add	r1, r1, #1	; 0x1
    45b4:	e1a00181 	mov	r0, r1, lsl #3
    45b8:	e0803001 	add	r3, r0, r1
    45bc:	e0813083 	add	r3, r1, r3, lsl #1
    45c0:	e151000e 	cmp	r1, lr
    45c4:	e0832004 	add	r2, r3, r4
    45c8:	1afffff3 	bne	459c <aciRxHandleMessage+0xe8>
    45cc:	e2873001 	add	r3, r7, #1	; 0x1
    45d0:	e1550003 	cmp	r5, r3
    45d4:	e1a07003 	mov	r7, r3
    45d8:	1affffe4 	bne	4570 <aciRxHandleMessage+0xbc>
    45dc:	e3580000 	cmp	r8, #0	; 0x0
    45e0:	0a00000c 	beq	4618 <aciRxHandleMessage+0x164>
    45e4:	e59f3ed4 	ldr	r3, [pc, #3796]	; 54c0 <.text+0x54c0>
    45e8:	e59fced4 	ldr	ip, [pc, #3796]	; 54c4 <.text+0x54c4>
    45ec:	e1a0e086 	mov	lr, r6, lsl #1
    45f0:	e2864030 	add	r4, r6, #48	; 0x30
    45f4:	e18e80b3 	strh	r8, [lr, r3]
    45f8:	e3a000a0 	mov	r0, #160	; 0xa0
    45fc:	e3a03001 	mov	r3, #1	; 0x1
    4600:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4604:	e3a02002 	mov	r2, #2	; 0x2
    4608:	e7cc5006 	strb	r5, [ip, r6]
    460c:	e54b402a 	strb	r4, [fp, #-42]
    4610:	e54b3029 	strb	r3, [fp, #-41]
    4614:	ebfffd7d 	bl	3c10 <aciTxSendPacket>
    4618:	e24bd028 	sub	sp, fp, #40	; 0x28
    461c:	e89d6ff0 	ldmia	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
    4620:	e12fff1e 	bx	lr
    4624:	e2453010 	sub	r3, r5, #16	; 0x10
    4628:	e20370ff 	and	r7, r3, #255	; 0xff
    462c:	e59f3f1c 	ldr	r3, [pc, #3868]	; 5550 <.text+0x5550>
    4630:	e3a02000 	mov	r2, #0	; 0x0
    4634:	e3570002 	cmp	r7, #2	; 0x2
    4638:	e5c32000 	strb	r2, [r3]
    463c:	8afffff5 	bhi	4618 <aciRxHandleMessage+0x164>
    4640:	e3540081 	cmp	r4, #129	; 0x81
    4644:	8a0000bd 	bhi	4940 <aciRxHandleMessage+0x48c>
    4648:	e59f5efc 	ldr	r5, [pc, #3836]	; 554c <.text+0x554c>
    464c:	e59f3eec 	ldr	r3, [pc, #3820]	; 5540 <.text+0x5540>
    4650:	e59f6ee4 	ldr	r6, [pc, #3812]	; 553c <.text+0x553c>
    4654:	e1a00387 	mov	r0, r7, lsl #7
    4658:	e0831407 	add	r1, r3, r7, lsl #8
    465c:	e085c307 	add	ip, r5, r7, lsl #6
    4660:	e0803006 	add	r3, r0, r6
    4664:	e1a05002 	mov	r5, r2
    4668:	e1a0e002 	mov	lr, r2
    466c:	e7c2e00c 	strb	lr, [r2, ip]
    4670:	e2822001 	add	r2, r2, #1	; 0x1
    4674:	e3a08000 	mov	r8, #0	; 0x0
    4678:	e3520040 	cmp	r2, #64	; 0x40
    467c:	e0c380b2 	strh	r8, [r3], #2
    4680:	e4815004 	str	r5, [r1], #4
    4684:	1afffff8 	bne	466c <aciRxHandleMessage+0x1b8>
    4688:	e59f1e18 	ldr	r1, [pc, #3608]	; 54a8 <.text+0x54a8>
    468c:	e59f3eb4 	ldr	r3, [pc, #3764]	; 5548 <.text+0x5548>
    4690:	e4d1c001 	ldrb	ip, [r1], #1
    4694:	e2444001 	sub	r4, r4, #1	; 0x1
    4698:	e7c3c007 	strb	ip, [r3, r7]
    469c:	e1a02004 	mov	r2, r4
    46a0:	e0800006 	add	r0, r0, r6
    46a4:	e0844fa4 	add	r4, r4, r4, lsr #31
    46a8:	eb00535d 	bl	19424 <__memcpy_from_arm>
    46ac:	e1a040c4 	mov	r4, r4, asr #1
    46b0:	e59f3e10 	ldr	r3, [pc, #3600]	; 54c8 <.text+0x54c8>
    46b4:	e20440ff 	and	r4, r4, #255	; 0xff
    46b8:	e1a0e087 	mov	lr, r7, lsl #1
    46bc:	e18e40b3 	strh	r4, [lr, r3]
    46c0:	e59fce04 	ldr	ip, [pc, #3588]	; 54cc <.text+0x54cc>
    46c4:	e59f3e78 	ldr	r3, [pc, #3704]	; 5544 <.text+0x5544>
    46c8:	e3a05001 	mov	r5, #1	; 0x1
    46cc:	e2876010 	add	r6, r7, #16	; 0x10
    46d0:	e3a000a0 	mov	r0, #160	; 0xa0
    46d4:	e24b102a 	sub	r1, fp, #42	; 0x2a
    46d8:	e3a02002 	mov	r2, #2	; 0x2
    46dc:	e18e50bc 	strh	r5, [lr, ip]
    46e0:	e7c34007 	strb	r4, [r3, r7]
    46e4:	e54b602a 	strb	r6, [fp, #-42]
    46e8:	e54b5029 	strb	r5, [fp, #-41]
    46ec:	ebfffd47 	bl	3c10 <aciTxSendPacket>
    46f0:	eaffffc8 	b	4618 <aciRxHandleMessage+0x164>
    46f4:	e2453061 	sub	r3, r5, #97	; 0x61
    46f8:	e353000d 	cmp	r3, #13	; 0xd
    46fc:	8a00004c 	bhi	4834 <aciRxHandleMessage+0x380>
    4700:	e2453060 	sub	r3, r5, #96	; 0x60
    4704:	e20350ff 	and	r5, r3, #255	; 0xff
    4708:	e3550002 	cmp	r5, #2	; 0x2
    470c:	8affffc1 	bhi	4618 <aciRxHandleMessage+0x164>
    4710:	e3540081 	cmp	r4, #129	; 0x81
    4714:	8285c060 	addhi	ip, r5, #96	; 0x60
    4718:	8a000089 	bhi	4944 <aciRxHandleMessage+0x490>
    471c:	e59f1d84 	ldr	r1, [pc, #3460]	; 54a8 <.text+0x54a8>
    4720:	e59f2da8 	ldr	r2, [pc, #3496]	; 54d0 <.text+0x54d0>
    4724:	e59f3da8 	ldr	r3, [pc, #3496]	; 54d4 <.text+0x54d4>
    4728:	e4d1c001 	ldrb	ip, [r1], #1
    472c:	e2444001 	sub	r4, r4, #1	; 0x1
    4730:	e0820385 	add	r0, r2, r5, lsl #7
    4734:	e1a02004 	mov	r2, r4
    4738:	e0844fa4 	add	r4, r4, r4, lsr #31
    473c:	e7c3c005 	strb	ip, [r3, r5]
    4740:	e1a0a0c4 	mov	sl, r4, asr #1
    4744:	eb005336 	bl	19424 <__memcpy_from_arm>
    4748:	e35a0000 	cmp	sl, #0	; 0x0
    474c:	e2853060 	add	r3, r5, #96	; 0x60
    4750:	e54b36f8 	strb	r3, [fp, #-1784]
    4754:	e3a02001 	mov	r2, #1	; 0x1
    4758:	c3a03000 	movgt	r3, #0	; 0x0
    475c:	c24b9e6f 	subgt	r9, fp, #1776	; 0x6f0
    4760:	e54b26f7 	strb	r2, [fp, #-1783]
    4764:	c1a06003 	movgt	r6, r3
    4768:	c1a07003 	movgt	r7, r3
    476c:	c2499008 	subgt	r9, r9, #8	; 0x8
    4770:	da0000e4 	ble	4b08 <aciRxHandleMessage+0x654>
    4774:	e59f8d5c 	ldr	r8, [pc, #3420]	; 54d8 <.text+0x54d8>
    4778:	e598c000 	ldr	ip, [r8]
    477c:	e35c0000 	cmp	ip, #0	; 0x0
    4780:	da000019 	ble	47ec <aciRxHandleMessage+0x338>
    4784:	e59f8d50 	ldr	r8, [pc, #3408]	; 54dc <.text+0x54dc>
    4788:	e0833305 	add	r3, r3, r5, lsl #6
    478c:	e59fed3c 	ldr	lr, [pc, #3388]	; 54d0 <.text+0x54d0>
    4790:	e5d81001 	ldrb	r1, [r8, #1]
    4794:	e1a03083 	mov	r3, r3, lsl #1
    4798:	e5d82000 	ldrb	r2, [r8]
    479c:	e19300be 	ldrh	r0, [r3, lr]
    47a0:	e1822401 	orr	r2, r2, r1, lsl #8
    47a4:	e1520000 	cmp	r2, r0
    47a8:	03a01000 	moveq	r1, #0	; 0x0
    47ac:	01a04001 	moveq	r4, r1
    47b0:	0a00009b 	beq	4a24 <aciRxHandleMessage+0x570>
    47b4:	e3a01000 	mov	r1, #0	; 0x0
    47b8:	ea000004 	b	47d0 <aciRxHandleMessage+0x31c>
    47bc:	e7d33008 	ldrb	r3, [r3, r8]
    47c0:	e5d22001 	ldrb	r2, [r2, #1]
    47c4:	e1833402 	orr	r3, r3, r2, lsl #8
    47c8:	e1530000 	cmp	r3, r0
    47cc:	0a000094 	beq	4a24 <aciRxHandleMessage+0x570>
    47d0:	e2811001 	add	r1, r1, #1	; 0x1
    47d4:	e1a04181 	mov	r4, r1, lsl #3
    47d8:	e0843001 	add	r3, r4, r1
    47dc:	e0813083 	add	r3, r1, r3, lsl #1
    47e0:	e151000c 	cmp	r1, ip
    47e4:	e0832008 	add	r2, r3, r8
    47e8:	1afffff3 	bne	47bc <aciRxHandleMessage+0x308>
    47ec:	e2873001 	add	r3, r7, #1	; 0x1
    47f0:	e15a0003 	cmp	sl, r3
    47f4:	e1a07003 	mov	r7, r3
    47f8:	1affffdd 	bne	4774 <aciRxHandleMessage+0x2c0>
    47fc:	e1a02806 	mov	r2, r6, lsl #16
    4800:	e2823802 	add	r3, r2, #131072	; 0x20000
    4804:	e1a03823 	mov	r3, r3, lsr #16
    4808:	e1a04822 	mov	r4, r2, lsr #16
    480c:	e59fcccc 	ldr	ip, [pc, #3276]	; 54e0 <.text+0x54e0>
    4810:	e1a02003 	mov	r2, r3
    4814:	e1a03085 	mov	r3, r5, lsl #1
    4818:	e18340bc 	strh	r4, [r3, ip]
    481c:	e59f4cc0 	ldr	r4, [pc, #3264]	; 54e4 <.text+0x54e4>
    4820:	e1a01009 	mov	r1, r9
    4824:	e3a000a0 	mov	r0, #160	; 0xa0
    4828:	e7c4a005 	strb	sl, [r4, r5]
    482c:	ebfffcf7 	bl	3c10 <aciTxSendPacket>
    4830:	eaffff78 	b	4618 <aciRxHandleMessage+0x164>
    4834:	e2453041 	sub	r3, r5, #65	; 0x41
    4838:	e353000d 	cmp	r3, #13	; 0xd
    483c:	9a000050 	bls	4984 <aciRxHandleMessage+0x4d0>
    4840:	e2453071 	sub	r3, r5, #113	; 0x71
    4844:	e353000d 	cmp	r3, #13	; 0xd
    4848:	9a000063 	bls	49dc <aciRxHandleMessage+0x528>
    484c:	e3550024 	cmp	r5, #36	; 0x24
    4850:	0a000094 	beq	4aa8 <aciRxHandleMessage+0x5f4>
    4854:	8a000088 	bhi	4a7c <aciRxHandleMessage+0x5c8>
    4858:	e3550007 	cmp	r5, #7	; 0x7
    485c:	0a000142 	beq	4d6c <aciRxHandleMessage+0x8b8>
    4860:	8a0000f1 	bhi	4c2c <aciRxHandleMessage+0x778>
    4864:	e3550003 	cmp	r5, #3	; 0x3
    4868:	0a00028e 	beq	52a8 <aciRxHandleMessage+0xdf4>
    486c:	8a000208 	bhi	5094 <aciRxHandleMessage+0xbe0>
    4870:	e3550001 	cmp	r5, #1	; 0x1
    4874:	0a0002db 	beq	53e8 <aciRxHandleMessage+0xf34>
    4878:	e3550002 	cmp	r5, #2	; 0x2
    487c:	1affff65 	bne	4618 <aciRxHandleMessage+0x164>
    4880:	e1a018a1 	mov	r1, r1, lsr #17
    4884:	e3510000 	cmp	r1, #0	; 0x0
    4888:	daffff62 	ble	4618 <aciRxHandleMessage+0x164>
    488c:	e2811001 	add	r1, r1, #1	; 0x1
    4890:	e59fac10 	ldr	sl, [pc, #3088]	; 54a8 <.text+0x54a8>
    4894:	e59f9c20 	ldr	r9, [pc, #3104]	; 54bc <.text+0x54bc>
    4898:	e50b1700 	str	r1, [fp, #-1792]
    489c:	e3a02000 	mov	r2, #0	; 0x0
    48a0:	e3a08001 	mov	r8, #1	; 0x1
    48a4:	e1a02082 	mov	r2, r2, lsl #1
    48a8:	e082300a 	add	r3, r2, sl
    48ac:	e5d30001 	ldrb	r0, [r3, #1]
    48b0:	e7da1002 	ldrb	r1, [sl, r2]
    48b4:	e599c000 	ldr	ip, [r9]
    48b8:	e1811400 	orr	r1, r1, r0, lsl #8
    48bc:	e35c0000 	cmp	ip, #0	; 0x0
    48c0:	e14b12be 	strh	r1, [fp, #-46]
    48c4:	da000013 	ble	4918 <aciRxHandleMessage+0x464>
    48c8:	e59f4be8 	ldr	r4, [pc, #3048]	; 54b8 <.text+0x54b8>
    48cc:	e5d43000 	ldrb	r3, [r4]
    48d0:	e5d42001 	ldrb	r2, [r4, #1]
    48d4:	e1833402 	orr	r3, r3, r2, lsl #8
    48d8:	e1510003 	cmp	r1, r3
    48dc:	13a06000 	movne	r6, #0	; 0x0
    48e0:	11a00006 	movne	r0, r6
    48e4:	1a000005 	bne	4900 <aciRxHandleMessage+0x44c>
    48e8:	ea000196 	b	4f48 <aciRxHandleMessage+0xa94>
    48ec:	e5d32001 	ldrb	r2, [r3, #1]
    48f0:	e7d03004 	ldrb	r3, [r0, r4]
    48f4:	e1833402 	orr	r3, r3, r2, lsl #8
    48f8:	e1510003 	cmp	r1, r3
    48fc:	0a000193 	beq	4f50 <aciRxHandleMessage+0xa9c>
    4900:	e2866001 	add	r6, r6, #1	; 0x1
    4904:	e2800013 	add	r0, r0, #19	; 0x13
    4908:	e156000c 	cmp	r6, ip
    490c:	e1a07186 	mov	r7, r6, lsl #3
    4910:	e0803004 	add	r3, r0, r4
    4914:	1afffff4 	bne	48ec <aciRxHandleMessage+0x438>
    4918:	e3a00085 	mov	r0, #133	; 0x85
    491c:	e24b102e 	sub	r1, fp, #46	; 0x2e
    4920:	e3a02002 	mov	r2, #2	; 0x2
    4924:	ebfffcb9 	bl	3c10 <aciTxSendPacket>
    4928:	e51be700 	ldr	lr, [fp, #-1792]
    492c:	e1a02008 	mov	r2, r8
    4930:	e2888001 	add	r8, r8, #1	; 0x1
    4934:	e15e0008 	cmp	lr, r8
    4938:	1affffd9 	bne	48a4 <aciRxHandleMessage+0x3f0>
    493c:	eaffff35 	b	4618 <aciRxHandleMessage+0x164>
    4940:	e287c010 	add	ip, r7, #16	; 0x10
    4944:	e3e0300e 	mvn	r3, #14	; 0xe
    4948:	e3a000a0 	mov	r0, #160	; 0xa0
    494c:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4950:	e3a02002 	mov	r2, #2	; 0x2
    4954:	e54bc02a 	strb	ip, [fp, #-42]
    4958:	e54b3029 	strb	r3, [fp, #-41]
    495c:	ebfffcab 	bl	3c10 <aciTxSendPacket>
    4960:	eaffff2c 	b	4618 <aciRxHandleMessage+0x164>
    4964:	e0803001 	add	r3, r0, r1
    4968:	e0813083 	add	r3, r1, r3, lsl #1
    496c:	e0833004 	add	r3, r3, r4
    4970:	e5d3200e 	ldrb	r2, [r3, #14]
    4974:	e0882122 	add	r2, r8, r2, lsr #2
    4978:	e1a02802 	mov	r2, r2, lsl #16
    497c:	e1a08822 	mov	r8, r2, lsr #16
    4980:	eaffff11 	b	45cc <aciRxHandleMessage+0x118>
    4984:	e2453040 	sub	r3, r5, #64	; 0x40
    4988:	e20350ff 	and	r5, r3, #255	; 0xff
    498c:	e3550002 	cmp	r5, #2	; 0x2
    4990:	8affff20 	bhi	4618 <aciRxHandleMessage+0x164>
    4994:	e59f2b24 	ldr	r2, [pc, #2852]	; 54c0 <.text+0x54c0>
    4998:	e1a03085 	mov	r3, r5, lsl #1
    499c:	e19320b2 	ldrh	r2, [r3, r2]
    49a0:	e2441001 	sub	r1, r4, #1	; 0x1
    49a4:	e1520001 	cmp	r2, r1
    49a8:	0a000043 	beq	4abc <aciRxHandleMessage+0x608>
    49ac:	e59f2b34 	ldr	r2, [pc, #2868]	; 54e8 <.text+0x54e8>
    49b0:	e7d23005 	ldrb	r3, [r2, r5]
    49b4:	e2833001 	add	r3, r3, #1	; 0x1
    49b8:	e7c23005 	strb	r3, [r2, r5]
    49bc:	e59f3b28 	ldr	r3, [pc, #2856]	; 54ec <.text+0x54ec>
    49c0:	e3a01000 	mov	r1, #0	; 0x0
    49c4:	e7c31005 	strb	r1, [r3, r5]
    49c8:	eaffff12 	b	4618 <aciRxHandleMessage+0x164>
    49cc:	e3550060 	cmp	r5, #96	; 0x60
    49d0:	0affff4a 	beq	4700 <aciRxHandleMessage+0x24c>
    49d4:	e3550070 	cmp	r5, #112	; 0x70
    49d8:	1affff0e 	bne	4618 <aciRxHandleMessage+0x164>
    49dc:	e2453070 	sub	r3, r5, #112	; 0x70
    49e0:	e20350ff 	and	r5, r3, #255	; 0xff
    49e4:	e3550002 	cmp	r5, #2	; 0x2
    49e8:	8affff0a 	bhi	4618 <aciRxHandleMessage+0x164>
    49ec:	e59fcab4 	ldr	ip, [pc, #2740]	; 54a8 <.text+0x54a8>
    49f0:	e59f3adc 	ldr	r3, [pc, #2780]	; 54d4 <.text+0x54d4>
    49f4:	e5dc2000 	ldrb	r2, [ip]
    49f8:	e7d31005 	ldrb	r1, [r3, r5]
    49fc:	e1510002 	cmp	r1, r2
    4a00:	0a0000c3 	beq	4d14 <aciRxHandleMessage+0x860>
    4a04:	e59f2ae4 	ldr	r2, [pc, #2788]	; 54f0 <.text+0x54f0>
    4a08:	e7d23005 	ldrb	r3, [r2, r5]
    4a0c:	e2833001 	add	r3, r3, #1	; 0x1
    4a10:	e7c23005 	strb	r3, [r2, r5]
    4a14:	e59f3ad8 	ldr	r3, [pc, #2776]	; 54f4 <.text+0x54f4>
    4a18:	e3a01000 	mov	r1, #0	; 0x0
    4a1c:	e7c31005 	strb	r1, [r3, r5]
    4a20:	eafffefc 	b	4618 <aciRxHandleMessage+0x164>
    4a24:	e0844001 	add	r4, r4, r1
    4a28:	e0814084 	add	r4, r1, r4, lsl #1
    4a2c:	e0844008 	add	r4, r4, r8
    4a30:	e284300c 	add	r3, r4, #12	; 0xc
    4a34:	e5d32004 	ldrb	r2, [r3, #4]
    4a38:	e5d31003 	ldrb	r1, [r3, #3]
    4a3c:	e5d3c005 	ldrb	ip, [r3, #5]
    4a40:	e5d3e006 	ldrb	lr, [r3, #6]
    4a44:	e1811402 	orr	r1, r1, r2, lsl #8
    4a48:	e1a00806 	mov	r0, r6, lsl #16
    4a4c:	e5d4200e 	ldrb	r2, [r4, #14]
    4a50:	e181180c 	orr	r1, r1, ip, lsl #16
    4a54:	e0890840 	add	r0, r9, r0, asr #16
    4a58:	e1811c0e 	orr	r1, r1, lr, lsl #24
    4a5c:	e2800002 	add	r0, r0, #2	; 0x2
    4a60:	e1a02122 	mov	r2, r2, lsr #2
    4a64:	eb00526e 	bl	19424 <__memcpy_from_arm>
    4a68:	e5d4300e 	ldrb	r3, [r4, #14]
    4a6c:	e0863123 	add	r3, r6, r3, lsr #2
    4a70:	e1a03803 	mov	r3, r3, lsl #16
    4a74:	e1a06823 	mov	r6, r3, lsr #16
    4a78:	eaffff5b 	b	47ec <aciRxHandleMessage+0x338>
    4a7c:	e3550089 	cmp	r5, #137	; 0x89
    4a80:	0a000080 	beq	4c88 <aciRxHandleMessage+0x7d4>
    4a84:	8a000024 	bhi	4b1c <aciRxHandleMessage+0x668>
    4a88:	e3550040 	cmp	r5, #64	; 0x40
    4a8c:	0affffbc 	beq	4984 <aciRxHandleMessage+0x4d0>
    4a90:	8affffcd 	bhi	49cc <aciRxHandleMessage+0x518>
    4a94:	e3550025 	cmp	r5, #37	; 0x25
    4a98:	0a000337 	beq	577c <.text+0x577c>
    4a9c:	e3550030 	cmp	r5, #48	; 0x30
    4aa0:	1afffedc 	bne	4618 <aciRxHandleMessage+0x164>
    4aa4:	eafffe90 	b	44ec <aciRxHandleMessage+0x38>
    4aa8:	e3a000a2 	mov	r0, #162	; 0xa2
    4aac:	e59f1a44 	ldr	r1, [pc, #2628]	; 54f8 <.text+0x54f8>
    4ab0:	e3a02002 	mov	r2, #2	; 0x2
    4ab4:	ebfffc55 	bl	3c10 <aciTxSendPacket>
    4ab8:	eafffed6 	b	4618 <aciRxHandleMessage+0x164>
    4abc:	e59f3a38 	ldr	r3, [pc, #2616]	; 54fc <.text+0x54fc>
    4ac0:	e0850105 	add	r0, r5, r5, lsl #2
    4ac4:	e0800100 	add	r0, r0, r0, lsl #2
    4ac8:	e0830200 	add	r0, r3, r0, lsl #4
    4acc:	e59f1a2c 	ldr	r1, [pc, #2604]	; 5500 <.text+0x5500>
    4ad0:	eb005253 	bl	19424 <__memcpy_from_arm>
    4ad4:	e59f39d4 	ldr	r3, [pc, #2516]	; 54b0 <.text+0x54b0>
    4ad8:	e7d32005 	ldrb	r2, [r3, r5]
    4adc:	e59f3a20 	ldr	r3, [pc, #2592]	; 5504 <.text+0x5504>
    4ae0:	e3a04001 	mov	r4, #1	; 0x1
    4ae4:	e3520000 	cmp	r2, #0	; 0x0
    4ae8:	e7c34005 	strb	r4, [r3, r5]
    4aec:	1a0000c2 	bne	4dfc <aciRxHandleMessage+0x948>
    4af0:	e59f29f0 	ldr	r2, [pc, #2544]	; 54e8 <.text+0x54e8>
    4af4:	e59f19f0 	ldr	r1, [pc, #2544]	; 54ec <.text+0x54ec>
    4af8:	e3a03000 	mov	r3, #0	; 0x0
    4afc:	e7c23005 	strb	r3, [r2, r5]
    4b00:	e7c14005 	strb	r4, [r1, r5]
    4b04:	eafffec3 	b	4618 <aciRxHandleMessage+0x164>
    4b08:	e24b9e6f 	sub	r9, fp, #1776	; 0x6f0
    4b0c:	e3a04000 	mov	r4, #0	; 0x0
    4b10:	e3a03002 	mov	r3, #2	; 0x2
    4b14:	e2499008 	sub	r9, r9, #8	; 0x8
    4b18:	eaffff3b 	b	480c <aciRxHandleMessage+0x358>
    4b1c:	e35500a5 	cmp	r5, #165	; 0xa5
    4b20:	0a0000ec 	beq	4ed8 <aciRxHandleMessage+0xa24>
    4b24:	8a0000cb 	bhi	4e58 <aciRxHandleMessage+0x9a4>
    4b28:	e35500a3 	cmp	r5, #163	; 0xa3
    4b2c:	0a0002eb 	beq	56e0 <.text+0x56e0>
    4b30:	e35500a4 	cmp	r5, #164	; 0xa4
    4b34:	1afffeb7 	bne	4618 <aciRxHandleMessage+0x164>
    4b38:	e3540001 	cmp	r4, #1	; 0x1
    4b3c:	9afffeb5 	bls	4618 <aciRxHandleMessage+0x164>
    4b40:	e59f39c0 	ldr	r3, [pc, #2496]	; 5508 <.text+0x5508>
    4b44:	e593e000 	ldr	lr, [r3]
    4b48:	e59f2958 	ldr	r2, [pc, #2392]	; 54a8 <.text+0x54a8>
    4b4c:	e35e0000 	cmp	lr, #0	; 0x0
    4b50:	e5d21000 	ldrb	r1, [r2]
    4b54:	e5d23001 	ldrb	r3, [r2, #1]
    4b58:	dafffeae 	ble	4618 <aciRxHandleMessage+0x164>
    4b5c:	e59f99a8 	ldr	r9, [pc, #2472]	; 550c <.text+0x550c>
    4b60:	e1813403 	orr	r3, r1, r3, lsl #8
    4b64:	e5d92000 	ldrb	r2, [r9]
    4b68:	e5d91001 	ldrb	r1, [r9, #1]
    4b6c:	e1a03803 	mov	r3, r3, lsl #16
    4b70:	e1822401 	orr	r2, r2, r1, lsl #8
    4b74:	e1a0c843 	mov	ip, r3, asr #16
    4b78:	e152000c 	cmp	r2, ip
    4b7c:	13a01000 	movne	r1, #0	; 0x0
    4b80:	11a00001 	movne	r0, r1
    4b84:	0a0002d2 	beq	56d4 <.text+0x56d4>
    4b88:	e2811001 	add	r1, r1, #1	; 0x1
    4b8c:	e2800013 	add	r0, r0, #19	; 0x13
    4b90:	e15e0001 	cmp	lr, r1
    4b94:	e1a04181 	mov	r4, r1, lsl #3
    4b98:	e0803009 	add	r3, r0, r9
    4b9c:	0afffe9d 	beq	4618 <aciRxHandleMessage+0x164>
    4ba0:	e5d32001 	ldrb	r2, [r3, #1]
    4ba4:	e7d03009 	ldrb	r3, [r0, r9]
    4ba8:	e1833402 	orr	r3, r3, r2, lsl #8
    4bac:	e15c0003 	cmp	ip, r3
    4bb0:	1afffff4 	bne	4b88 <aciRxHandleMessage+0x6d4>
    4bb4:	e0844001 	add	r4, r4, r1
    4bb8:	e0814084 	add	r4, r1, r4, lsl #1
    4bbc:	e0845009 	add	r5, r4, r9
    4bc0:	e24b6fbe 	sub	r6, fp, #760	; 0x2f8
    4bc4:	e1a01005 	mov	r1, r5
    4bc8:	e1a00006 	mov	r0, r6
    4bcc:	e3a02002 	mov	r2, #2	; 0x2
    4bd0:	eb005213 	bl	19424 <__memcpy_from_arm>
    4bd4:	e285300c 	add	r3, r5, #12	; 0xc
    4bd8:	e5d32004 	ldrb	r2, [r3, #4]
    4bdc:	e5d31003 	ldrb	r1, [r3, #3]
    4be0:	e5d30005 	ldrb	r0, [r3, #5]
    4be4:	e5d3c006 	ldrb	ip, [r3, #6]
    4be8:	e1811402 	orr	r1, r1, r2, lsl #8
    4bec:	e5d5200e 	ldrb	r2, [r5, #14]
    4bf0:	e1811800 	orr	r1, r1, r0, lsl #16
    4bf4:	e1a03002 	mov	r3, r2
    4bf8:	e1811c0c 	orr	r1, r1, ip, lsl #24
    4bfc:	e1a02122 	mov	r2, r2, lsr #2
    4c00:	e2860003 	add	r0, r6, #3	; 0x3
    4c04:	e54b32f6 	strb	r3, [fp, #-758]
    4c08:	eb005205 	bl	19424 <__memcpy_from_arm>
    4c0c:	e5d5200e 	ldrb	r2, [r5, #14]
    4c10:	e1a02122 	mov	r2, r2, lsr #2
    4c14:	e1a01006 	mov	r1, r6
    4c18:	e2822003 	add	r2, r2, #3	; 0x3
    4c1c:	e3a000a4 	mov	r0, #164	; 0xa4
    4c20:	e0844009 	add	r4, r4, r9
    4c24:	ebfffbf9 	bl	3c10 <aciTxSendPacket>
    4c28:	eafffe7a 	b	4618 <aciRxHandleMessage+0x164>
    4c2c:	e3550021 	cmp	r5, #33	; 0x21
    4c30:	0a000083 	beq	4e44 <aciRxHandleMessage+0x990>
    4c34:	8a000077 	bhi	4e18 <aciRxHandleMessage+0x964>
    4c38:	e3550010 	cmp	r5, #16	; 0x10
    4c3c:	0afffe78 	beq	4624 <aciRxHandleMessage+0x170>
    4c40:	e3550020 	cmp	r5, #32	; 0x20
    4c44:	1afffe73 	bne	4618 <aciRxHandleMessage+0x164>
    4c48:	e59f3900 	ldr	r3, [pc, #2304]	; 5550 <.text+0x5550>
    4c4c:	e3a02000 	mov	r2, #0	; 0x0
    4c50:	e3540006 	cmp	r4, #6	; 0x6
    4c54:	e5c32000 	strb	r2, [r3]
    4c58:	1afffe6e 	bne	4618 <aciRxHandleMessage+0x164>
    4c5c:	e59f189c 	ldr	r1, [pc, #2204]	; 5500 <.text+0x5500>
    4c60:	e59f08a8 	ldr	r0, [pc, #2216]	; 5510 <.text+0x5510>
    4c64:	e281c006 	add	ip, r1, #6	; 0x6
    4c68:	e5d12000 	ldrb	r2, [r1]
    4c6c:	e5513001 	ldrb	r3, [r1, #-1]
    4c70:	e2811002 	add	r1, r1, #2	; 0x2
    4c74:	e1833402 	orr	r3, r3, r2, lsl #8
    4c78:	e151000c 	cmp	r1, ip
    4c7c:	e0c030b2 	strh	r3, [r0], #2
    4c80:	1afffff8 	bne	4c68 <aciRxHandleMessage+0x7b4>
    4c84:	eafffe63 	b	4618 <aciRxHandleMessage+0x164>
    4c88:	e3540002 	cmp	r4, #2	; 0x2
    4c8c:	1afffe61 	bne	4618 <aciRxHandleMessage+0x164>
    4c90:	e59f1810 	ldr	r1, [pc, #2064]	; 54a8 <.text+0x54a8>
    4c94:	e59f383c 	ldr	r3, [pc, #2108]	; 54d8 <.text+0x54d8>
    4c98:	e5d10000 	ldrb	r0, [r1]
    4c9c:	e593c000 	ldr	ip, [r3]
    4ca0:	e5d12001 	ldrb	r2, [r1, #1]
    4ca4:	e35c0000 	cmp	ip, #0	; 0x0
    4ca8:	e1800402 	orr	r0, r0, r2, lsl #8
    4cac:	e14b02be 	strh	r0, [fp, #-46]
    4cb0:	da000015 	ble	4d0c <aciRxHandleMessage+0x858>
    4cb4:	e59f8820 	ldr	r8, [pc, #2080]	; 54dc <.text+0x54dc>
    4cb8:	e5d83000 	ldrb	r3, [r8]
    4cbc:	e5d82001 	ldrb	r2, [r8, #1]
    4cc0:	e1833402 	orr	r3, r3, r2, lsl #8
    4cc4:	e1530000 	cmp	r3, r0
    4cc8:	03a01000 	moveq	r1, #0	; 0x0
    4ccc:	01a04001 	moveq	r4, r1
    4cd0:	0a0002c6 	beq	57f0 <.text+0x57f0>
    4cd4:	e3a01000 	mov	r1, #0	; 0x0
    4cd8:	ea000004 	b	4cf0 <aciRxHandleMessage+0x83c>
    4cdc:	e7d33008 	ldrb	r3, [r3, r8]
    4ce0:	e5d22001 	ldrb	r2, [r2, #1]
    4ce4:	e1833402 	orr	r3, r3, r2, lsl #8
    4ce8:	e1500003 	cmp	r0, r3
    4cec:	0a0002bf 	beq	57f0 <.text+0x57f0>
    4cf0:	e2811001 	add	r1, r1, #1	; 0x1
    4cf4:	e1a04181 	mov	r4, r1, lsl #3
    4cf8:	e0843001 	add	r3, r4, r1
    4cfc:	e0813083 	add	r3, r1, r3, lsl #1
    4d00:	e15c0001 	cmp	ip, r1
    4d04:	e0832008 	add	r2, r3, r8
    4d08:	1afffff3 	bne	4cdc <aciRxHandleMessage+0x828>
    4d0c:	e24b6071 	sub	r6, fp, #113	; 0x71
    4d10:	ea0002ce 	b	5850 <.text+0x5850>
    4d14:	e59f37f8 	ldr	r3, [pc, #2040]	; 5514 <.text+0x5514>
    4d18:	e0850105 	add	r0, r5, r5, lsl #2
    4d1c:	e0800100 	add	r0, r0, r0, lsl #2
    4d20:	e28c1001 	add	r1, ip, #1	; 0x1
    4d24:	e2442001 	sub	r2, r4, #1	; 0x1
    4d28:	e0830200 	add	r0, r3, r0, lsl #4
    4d2c:	eb0051bc 	bl	19424 <__memcpy_from_arm>
    4d30:	e59f37e0 	ldr	r3, [pc, #2016]	; 5518 <.text+0x5518>
    4d34:	e3a04001 	mov	r4, #1	; 0x1
    4d38:	e285c070 	add	ip, r5, #112	; 0x70
    4d3c:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4d40:	e1a02004 	mov	r2, r4
    4d44:	e7c34005 	strb	r4, [r3, r5]
    4d48:	e3a000a0 	mov	r0, #160	; 0xa0
    4d4c:	e54bc02a 	strb	ip, [fp, #-42]
    4d50:	ebfffbae 	bl	3c10 <aciTxSendPacket>
    4d54:	e59f3794 	ldr	r3, [pc, #1940]	; 54f0 <.text+0x54f0>
    4d58:	e59f2794 	ldr	r2, [pc, #1940]	; 54f4 <.text+0x54f4>
    4d5c:	e3a01000 	mov	r1, #0	; 0x0
    4d60:	e7c31005 	strb	r1, [r3, r5]
    4d64:	e7c24005 	strb	r4, [r2, r5]
    4d68:	eafffe2a 	b	4618 <aciRxHandleMessage+0x164>
    4d6c:	e59f3764 	ldr	r3, [pc, #1892]	; 54d8 <.text+0x54d8>
    4d70:	e5930000 	ldr	r0, [r3]
    4d74:	e1a06080 	mov	r6, r0, lsl #1
    4d78:	e1a03086 	mov	r3, r6, lsl #1
    4d7c:	e2833008 	add	r3, r3, #8	; 0x8
    4d80:	e1a0700d 	mov	r7, sp
    4d84:	e063d00d 	rsb	sp, r3, sp
    4d88:	e1a0212d 	mov	r2, sp, lsr #2
    4d8c:	e1a0c102 	mov	ip, r2, lsl #2
    4d90:	e3500000 	cmp	r0, #0	; 0x0
    4d94:	e1cc00b0 	strh	r0, [ip]
    4d98:	da00000f 	ble	4ddc <aciRxHandleMessage+0x928>
    4d9c:	e3a04000 	mov	r4, #0	; 0x0
    4da0:	e59f8734 	ldr	r8, [pc, #1844]	; 54dc <.text+0x54dc>
    4da4:	e3a05001 	mov	r5, #1	; 0x1
    4da8:	e1a0e004 	mov	lr, r4
    4dac:	e08e3008 	add	r3, lr, r8
    4db0:	e5d31001 	ldrb	r1, [r3, #1]
    4db4:	e7de2008 	ldrb	r2, [lr, r8]
    4db8:	e1a03805 	mov	r3, r5, lsl #16
    4dbc:	e2844001 	add	r4, r4, #1	; 0x1
    4dc0:	e1822401 	orr	r2, r2, r1, lsl #8
    4dc4:	e1a037a3 	mov	r3, r3, lsr #15
    4dc8:	e1500004 	cmp	r0, r4
    4dcc:	e18320bc 	strh	r2, [r3, ip]
    4dd0:	e28ee013 	add	lr, lr, #19	; 0x13
    4dd4:	e2855001 	add	r5, r5, #1	; 0x1
    4dd8:	1afffff3 	bne	4dac <aciRxHandleMessage+0x8f8>
    4ddc:	e2862002 	add	r2, r6, #2	; 0x2
    4de0:	e1a02802 	mov	r2, r2, lsl #16
    4de4:	e1a0100c 	mov	r1, ip
    4de8:	e1a02822 	mov	r2, r2, lsr #16
    4dec:	e3a00086 	mov	r0, #134	; 0x86
    4df0:	ebfffb86 	bl	3c10 <aciTxSendPacket>
    4df4:	e1a0d007 	mov	sp, r7
    4df8:	eafffe06 	b	4618 <aciRxHandleMessage+0x164>
    4dfc:	e2853050 	add	r3, r5, #80	; 0x50
    4e00:	e3a000a0 	mov	r0, #160	; 0xa0
    4e04:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4e08:	e1a02004 	mov	r2, r4
    4e0c:	e54b302a 	strb	r3, [fp, #-42]
    4e10:	ebfffb7e 	bl	3c10 <aciTxSendPacket>
    4e14:	eaffff35 	b	4af0 <aciRxHandleMessage+0x63c>
    4e18:	e3550022 	cmp	r5, #34	; 0x22
    4e1c:	0a00023a 	beq	570c <.text+0x570c>
    4e20:	e3550023 	cmp	r5, #35	; 0x23
    4e24:	1afffdfb 	bne	4618 <aciRxHandleMessage+0x164>
    4e28:	e3540002 	cmp	r4, #2	; 0x2
    4e2c:	1afffdf9 	bne	4618 <aciRxHandleMessage+0x164>
    4e30:	e1a02004 	mov	r2, r4
    4e34:	e59f166c 	ldr	r1, [pc, #1644]	; 54a8 <.text+0x54a8>
    4e38:	e59f06b8 	ldr	r0, [pc, #1720]	; 54f8 <.text+0x54f8>
    4e3c:	eb005178 	bl	19424 <__memcpy_from_arm>
    4e40:	eafffdf4 	b	4618 <aciRxHandleMessage+0x164>
    4e44:	e3a000a1 	mov	r0, #161	; 0xa1
    4e48:	e59f16c0 	ldr	r1, [pc, #1728]	; 5510 <.text+0x5510>
    4e4c:	e3a02006 	mov	r2, #6	; 0x6
    4e50:	ebfffb6e 	bl	3c10 <aciTxSendPacket>
    4e54:	eafffdef 	b	4618 <aciRxHandleMessage+0x164>
    4e58:	e35500f2 	cmp	r5, #242	; 0xf2
    4e5c:	0a00023c 	beq	5754 <.text+0x5754>
    4e60:	e35500f3 	cmp	r5, #243	; 0xf3
    4e64:	0a00022e 	beq	5724 <.text+0x5724>
    4e68:	e35500f0 	cmp	r5, #240	; 0xf0
    4e6c:	1afffde9 	bne	4618 <aciRxHandleMessage+0x164>
    4e70:	e3a02000 	mov	r2, #0	; 0x0
    4e74:	e3a01040 	mov	r1, #64	; 0x40
    4e78:	e3a00020 	mov	r0, #32	; 0x20
    4e7c:	e3a03001 	mov	r3, #1	; 0x1
    4e80:	e54b3053 	strb	r3, [fp, #-83]
    4e84:	e54b004f 	strb	r0, [fp, #-79]
    4e88:	e2833002 	add	r3, r3, #2	; 0x2
    4e8c:	e54b104d 	strb	r1, [fp, #-77]
    4e90:	e54b2052 	strb	r2, [fp, #-82]
    4e94:	e54b1050 	strb	r1, [fp, #-80]
    4e98:	e54b0051 	strb	r0, [fp, #-81]
    4e9c:	e54b204c 	strb	r2, [fp, #-76]
    4ea0:	e54b204b 	strb	r2, [fp, #-75]
    4ea4:	e54b304e 	strb	r3, [fp, #-78]
    4ea8:	e1a0c002 	mov	ip, r2
    4eac:	e24b304b 	sub	r3, fp, #75	; 0x4b
    4eb0:	e28cc001 	add	ip, ip, #1	; 0x1
    4eb4:	e35c0008 	cmp	ip, #8	; 0x8
    4eb8:	e5c32001 	strb	r2, [r3, #1]
    4ebc:	e5e32002 	strb	r2, [r3, #2]!
    4ec0:	1afffffa 	bne	4eb0 <aciRxHandleMessage+0x9fc>
    4ec4:	e3a000f1 	mov	r0, #241	; 0xf1
    4ec8:	e24b1053 	sub	r1, fp, #83	; 0x53
    4ecc:	e3a02019 	mov	r2, #25	; 0x19
    4ed0:	ebfffb4e 	bl	3c10 <aciTxSendPacket>
    4ed4:	eafffdcf 	b	4618 <aciRxHandleMessage+0x164>
    4ed8:	e59f363c 	ldr	r3, [pc, #1596]	; 551c <.text+0x551c>
    4edc:	e1d330b0 	ldrh	r3, [r3]
    4ee0:	e24b0038 	sub	r0, fp, #56	; 0x38
    4ee4:	e59f1634 	ldr	r1, [pc, #1588]	; 5520 <.text+0x5520>
    4ee8:	e3a02002 	mov	r2, #2	; 0x2
    4eec:	e14b33ba 	strh	r3, [fp, #-58]
    4ef0:	eb00514b 	bl	19424 <__memcpy_from_arm>
    4ef4:	e24b0036 	sub	r0, fp, #54	; 0x36
    4ef8:	e59f1624 	ldr	r1, [pc, #1572]	; 5524 <.text+0x5524>
    4efc:	e3a02002 	mov	r2, #2	; 0x2
    4f00:	eb005147 	bl	19424 <__memcpy_from_arm>
    4f04:	e24b0034 	sub	r0, fp, #52	; 0x34
    4f08:	e59f15f8 	ldr	r1, [pc, #1528]	; 5508 <.text+0x5508>
    4f0c:	e3a02002 	mov	r2, #2	; 0x2
    4f10:	eb005143 	bl	19424 <__memcpy_from_arm>
    4f14:	e24b0032 	sub	r0, fp, #50	; 0x32
    4f18:	e59f159c 	ldr	r1, [pc, #1436]	; 54bc <.text+0x54bc>
    4f1c:	e3a02002 	mov	r2, #2	; 0x2
    4f20:	eb00513f 	bl	19424 <__memcpy_from_arm>
    4f24:	e24b0030 	sub	r0, fp, #48	; 0x30
    4f28:	e3a02002 	mov	r2, #2	; 0x2
    4f2c:	e59f15a4 	ldr	r1, [pc, #1444]	; 54d8 <.text+0x54d8>
    4f30:	eb00513b 	bl	19424 <__memcpy_from_arm>
    4f34:	e1a00005 	mov	r0, r5
    4f38:	e24b103a 	sub	r1, fp, #58	; 0x3a
    4f3c:	e3a0200c 	mov	r2, #12	; 0xc
    4f40:	ebfffb32 	bl	3c10 <aciTxSendPacket>
    4f44:	eafffdb3 	b	4618 <aciRxHandleMessage+0x164>
    4f48:	e3a06000 	mov	r6, #0	; 0x0
    4f4c:	e1a07006 	mov	r7, r6
    4f50:	e0873006 	add	r3, r7, r6
    4f54:	e0863083 	add	r3, r6, r3, lsl #1
    4f58:	e0833004 	add	r3, r3, r4
    4f5c:	e5d32002 	ldrb	r2, [r3, #2]
    4f60:	e5d31003 	ldrb	r1, [r3, #3]
    4f64:	e5d3c004 	ldrb	ip, [r3, #4]
    4f68:	e5d30005 	ldrb	r0, [r3, #5]
    4f6c:	e1822401 	orr	r2, r2, r1, lsl #8
    4f70:	e182280c 	orr	r2, r2, ip, lsl #16
    4f74:	e1825c00 	orr	r5, r2, r0, lsl #24
    4f78:	e1a00005 	mov	r0, r5
    4f7c:	eb005137 	bl	19460 <__strlen_from_arm>
    4f80:	e3500020 	cmp	r0, #32	; 0x20
    4f84:	9a000113 	bls	53d8 <aciRxHandleMessage+0xf24>
    4f88:	e1a01005 	mov	r1, r5
    4f8c:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    4f90:	e3a02020 	mov	r2, #32	; 0x20
    4f94:	eb005122 	bl	19424 <__memcpy_from_arm>
    4f98:	e3a03000 	mov	r3, #0	; 0x0
    4f9c:	e54b30d7 	strb	r3, [fp, #-215]
    4fa0:	e0873006 	add	r3, r7, r6
    4fa4:	e0863083 	add	r3, r6, r3, lsl #1
    4fa8:	e0833004 	add	r3, r3, r4
    4fac:	e2833004 	add	r3, r3, #4	; 0x4
    4fb0:	e5d32002 	ldrb	r2, [r3, #2]
    4fb4:	e5d31003 	ldrb	r1, [r3, #3]
    4fb8:	e5d3c004 	ldrb	ip, [r3, #4]
    4fbc:	e5d30005 	ldrb	r0, [r3, #5]
    4fc0:	e1822401 	orr	r2, r2, r1, lsl #8
    4fc4:	e182280c 	orr	r2, r2, ip, lsl #16
    4fc8:	e1825c00 	orr	r5, r2, r0, lsl #24
    4fcc:	e1a00005 	mov	r0, r5
    4fd0:	eb005122 	bl	19460 <__strlen_from_arm>
    4fd4:	e3500040 	cmp	r0, #64	; 0x40
    4fd8:	9a0000fa 	bls	53c8 <aciRxHandleMessage+0xf14>
    4fdc:	e1a01005 	mov	r1, r5
    4fe0:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    4fe4:	e3a02020 	mov	r2, #32	; 0x20
    4fe8:	eb00510d 	bl	19424 <__memcpy_from_arm>
    4fec:	e3a03000 	mov	r3, #0	; 0x0
    4ff0:	e54b3097 	strb	r3, [fp, #-151]
    4ff4:	e0873006 	add	r3, r7, r6
    4ff8:	e0863083 	add	r3, r6, r3, lsl #1
    4ffc:	e0833004 	add	r3, r3, r4
    5000:	e2833008 	add	r3, r3, #8	; 0x8
    5004:	e5d32002 	ldrb	r2, [r3, #2]
    5008:	e5d31003 	ldrb	r1, [r3, #3]
    500c:	e5d3c004 	ldrb	ip, [r3, #4]
    5010:	e5d30005 	ldrb	r0, [r3, #5]
    5014:	e1822401 	orr	r2, r2, r1, lsl #8
    5018:	e182280c 	orr	r2, r2, ip, lsl #16
    501c:	e1825c00 	orr	r5, r2, r0, lsl #24
    5020:	e1a00005 	mov	r0, r5
    5024:	eb00510d 	bl	19460 <__strlen_from_arm>
    5028:	e3500020 	cmp	r0, #32	; 0x20
    502c:	9a000213 	bls	5880 <.text+0x5880>
    5030:	e1a01005 	mov	r1, r5
    5034:	e24b0096 	sub	r0, fp, #150	; 0x96
    5038:	e3a02020 	mov	r2, #32	; 0x20
    503c:	eb0050f8 	bl	19424 <__memcpy_from_arm>
    5040:	e3a03000 	mov	r3, #0	; 0x0
    5044:	e54b3077 	strb	r3, [fp, #-119]
    5048:	e0873006 	add	r3, r7, r6
    504c:	e0863083 	add	r3, r6, r3, lsl #1
    5050:	e0832004 	add	r2, r3, r4
    5054:	e7d3c004 	ldrb	ip, [r3, r4]
    5058:	e5d21001 	ldrb	r1, [r2, #1]
    505c:	e51b4074 	ldr	r4, [fp, #-116]
    5060:	e5d2e00e 	ldrb	lr, [r2, #14]
    5064:	e18cc401 	orr	ip, ip, r1, lsl #8
    5068:	e20444ff 	and	r4, r4, #-16777216	; 0xff000000
    506c:	e3a03000 	mov	r3, #0	; 0x0
    5070:	e3a00084 	mov	r0, #132	; 0x84
    5074:	e24b10f8 	sub	r1, fp, #248	; 0xf8
    5078:	e3a02083 	mov	r2, #131	; 0x83
    507c:	e14bcfb8 	strh	ip, [fp, #-248]
    5080:	e54be076 	strb	lr, [fp, #-118]
    5084:	e54b3075 	strb	r3, [fp, #-117]
    5088:	e50b4074 	str	r4, [fp, #-116]
    508c:	ebfffadf 	bl	3c10 <aciTxSendPacket>
    5090:	eafffe24 	b	4928 <aciRxHandleMessage+0x474>
    5094:	e3550004 	cmp	r5, #4	; 0x4
    5098:	0a0000a6 	beq	5338 <aciRxHandleMessage+0xe84>
    509c:	e3550005 	cmp	r5, #5	; 0x5
    50a0:	1afffd5c 	bne	4618 <aciRxHandleMessage+0x164>
    50a4:	e1a018a1 	mov	r1, r1, lsr #17
    50a8:	e3510000 	cmp	r1, #0	; 0x0
    50ac:	c59fa3f4 	ldrgt	sl, [pc, #1012]	; 54a8 <.text+0x54a8>
    50b0:	c2819001 	addgt	r9, r1, #1	; 0x1
    50b4:	c3a02000 	movgt	r2, #0	; 0x0
    50b8:	c3a07001 	movgt	r7, #1	; 0x1
    50bc:	dafffd55 	ble	4618 <aciRxHandleMessage+0x164>
    50c0:	e1a02082 	mov	r2, r2, lsl #1
    50c4:	e082300a 	add	r3, r2, sl
    50c8:	e7da1002 	ldrb	r1, [sl, r2]
    50cc:	e59f2404 	ldr	r2, [pc, #1028]	; 54d8 <.text+0x54d8>
    50d0:	e5d30001 	ldrb	r0, [r3, #1]
    50d4:	e592c000 	ldr	ip, [r2]
    50d8:	e1811400 	orr	r1, r1, r0, lsl #8
    50dc:	e35c0000 	cmp	ip, #0	; 0x0
    50e0:	e14b12be 	strh	r1, [fp, #-46]
    50e4:	da000013 	ble	5138 <aciRxHandleMessage+0xc84>
    50e8:	e59f83ec 	ldr	r8, [pc, #1004]	; 54dc <.text+0x54dc>
    50ec:	e5d83000 	ldrb	r3, [r8]
    50f0:	e5d82001 	ldrb	r2, [r8, #1]
    50f4:	e1833402 	orr	r3, r3, r2, lsl #8
    50f8:	e1530001 	cmp	r3, r1
    50fc:	13a05000 	movne	r5, #0	; 0x0
    5100:	11a00005 	movne	r0, r5
    5104:	1a000005 	bne	5120 <aciRxHandleMessage+0xc6c>
    5108:	ea000013 	b	515c <aciRxHandleMessage+0xca8>
    510c:	e5d32001 	ldrb	r2, [r3, #1]
    5110:	e7d03008 	ldrb	r3, [r0, r8]
    5114:	e1833402 	orr	r3, r3, r2, lsl #8
    5118:	e1510003 	cmp	r1, r3
    511c:	0a000010 	beq	5164 <aciRxHandleMessage+0xcb0>
    5120:	e2855001 	add	r5, r5, #1	; 0x1
    5124:	e2800013 	add	r0, r0, #19	; 0x13
    5128:	e15c0005 	cmp	ip, r5
    512c:	e1a06185 	mov	r6, r5, lsl #3
    5130:	e0803008 	add	r3, r0, r8
    5134:	1afffff4 	bne	510c <aciRxHandleMessage+0xc58>
    5138:	e3a00088 	mov	r0, #136	; 0x88
    513c:	e24b102e 	sub	r1, fp, #46	; 0x2e
    5140:	e3a02002 	mov	r2, #2	; 0x2
    5144:	ebfffab1 	bl	3c10 <aciTxSendPacket>
    5148:	e1a02007 	mov	r2, r7
    514c:	e2877001 	add	r7, r7, #1	; 0x1
    5150:	e1590007 	cmp	r9, r7
    5154:	1affffd9 	bne	50c0 <aciRxHandleMessage+0xc0c>
    5158:	eafffd2e 	b	4618 <aciRxHandleMessage+0x164>
    515c:	e3a05000 	mov	r5, #0	; 0x0
    5160:	e1a06005 	mov	r6, r5
    5164:	e0863005 	add	r3, r6, r5
    5168:	e0853083 	add	r3, r5, r3, lsl #1
    516c:	e0833008 	add	r3, r3, r8
    5170:	e5d32002 	ldrb	r2, [r3, #2]
    5174:	e5d31003 	ldrb	r1, [r3, #3]
    5178:	e5d3c004 	ldrb	ip, [r3, #4]
    517c:	e5d30005 	ldrb	r0, [r3, #5]
    5180:	e1822401 	orr	r2, r2, r1, lsl #8
    5184:	e182280c 	orr	r2, r2, ip, lsl #16
    5188:	e1824c00 	orr	r4, r2, r0, lsl #24
    518c:	e1a00004 	mov	r0, r4
    5190:	eb0050b2 	bl	19460 <__strlen_from_arm>
    5194:	e3500020 	cmp	r0, #32	; 0x20
    5198:	9a0001c4 	bls	58b0 <.text+0x58b0>
    519c:	e1a01004 	mov	r1, r4
    51a0:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    51a4:	e3a02020 	mov	r2, #32	; 0x20
    51a8:	eb00509d 	bl	19424 <__memcpy_from_arm>
    51ac:	e3a03000 	mov	r3, #0	; 0x0
    51b0:	e54b30d7 	strb	r3, [fp, #-215]
    51b4:	e0863005 	add	r3, r6, r5
    51b8:	e0853083 	add	r3, r5, r3, lsl #1
    51bc:	e0833008 	add	r3, r3, r8
    51c0:	e2833004 	add	r3, r3, #4	; 0x4
    51c4:	e5d32002 	ldrb	r2, [r3, #2]
    51c8:	e5d31003 	ldrb	r1, [r3, #3]
    51cc:	e5d3c004 	ldrb	ip, [r3, #4]
    51d0:	e5d30005 	ldrb	r0, [r3, #5]
    51d4:	e1822401 	orr	r2, r2, r1, lsl #8
    51d8:	e182280c 	orr	r2, r2, ip, lsl #16
    51dc:	e1824c00 	orr	r4, r2, r0, lsl #24
    51e0:	e1a00004 	mov	r0, r4
    51e4:	eb00509d 	bl	19460 <__strlen_from_arm>
    51e8:	e3500040 	cmp	r0, #64	; 0x40
    51ec:	9a0001ab 	bls	58a0 <.text+0x58a0>
    51f0:	e1a01004 	mov	r1, r4
    51f4:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    51f8:	e3a02020 	mov	r2, #32	; 0x20
    51fc:	eb005088 	bl	19424 <__memcpy_from_arm>
    5200:	e3a03000 	mov	r3, #0	; 0x0
    5204:	e54b3097 	strb	r3, [fp, #-151]
    5208:	e0863005 	add	r3, r6, r5
    520c:	e0853083 	add	r3, r5, r3, lsl #1
    5210:	e0833008 	add	r3, r3, r8
    5214:	e2833008 	add	r3, r3, #8	; 0x8
    5218:	e5d32002 	ldrb	r2, [r3, #2]
    521c:	e5d31003 	ldrb	r1, [r3, #3]
    5220:	e5d3c004 	ldrb	ip, [r3, #4]
    5224:	e5d30005 	ldrb	r0, [r3, #5]
    5228:	e1822401 	orr	r2, r2, r1, lsl #8
    522c:	e182280c 	orr	r2, r2, ip, lsl #16
    5230:	e1824c00 	orr	r4, r2, r0, lsl #24
    5234:	e1a00004 	mov	r0, r4
    5238:	eb005088 	bl	19460 <__strlen_from_arm>
    523c:	e3500020 	cmp	r0, #32	; 0x20
    5240:	9a000192 	bls	5890 <.text+0x5890>
    5244:	e1a01004 	mov	r1, r4
    5248:	e24b0096 	sub	r0, fp, #150	; 0x96
    524c:	e3a02020 	mov	r2, #32	; 0x20
    5250:	eb005073 	bl	19424 <__memcpy_from_arm>
    5254:	e3a03000 	mov	r3, #0	; 0x0
    5258:	e54b3077 	strb	r3, [fp, #-119]
    525c:	e0863005 	add	r3, r6, r5
    5260:	e0853083 	add	r3, r5, r3, lsl #1
    5264:	e0832008 	add	r2, r3, r8
    5268:	e7d3c008 	ldrb	ip, [r3, r8]
    526c:	e5d21001 	ldrb	r1, [r2, #1]
    5270:	e51b4074 	ldr	r4, [fp, #-116]
    5274:	e5d2e00e 	ldrb	lr, [r2, #14]
    5278:	e18cc401 	orr	ip, ip, r1, lsl #8
    527c:	e20444ff 	and	r4, r4, #-16777216	; 0xff000000
    5280:	e3a03000 	mov	r3, #0	; 0x0
    5284:	e3a00087 	mov	r0, #135	; 0x87
    5288:	e24b10f8 	sub	r1, fp, #248	; 0xf8
    528c:	e3a02083 	mov	r2, #131	; 0x83
    5290:	e14bcfb8 	strh	ip, [fp, #-248]
    5294:	e54be076 	strb	lr, [fp, #-118]
    5298:	e54b3075 	strb	r3, [fp, #-117]
    529c:	e50b4074 	str	r4, [fp, #-116]
    52a0:	ebfffa5a 	bl	3c10 <aciTxSendPacket>
    52a4:	eaffffa7 	b	5148 <aciRxHandleMessage+0xc94>
    52a8:	e59f3258 	ldr	r3, [pc, #600]	; 5508 <.text+0x5508>
    52ac:	e5930000 	ldr	r0, [r3]
    52b0:	e1a06080 	mov	r6, r0, lsl #1
    52b4:	e1a03086 	mov	r3, r6, lsl #1
    52b8:	e2833008 	add	r3, r3, #8	; 0x8
    52bc:	e1a0700d 	mov	r7, sp
    52c0:	e063d00d 	rsb	sp, r3, sp
    52c4:	e1a0212d 	mov	r2, sp, lsr #2
    52c8:	e1a0c102 	mov	ip, r2, lsl #2
    52cc:	e3500000 	cmp	r0, #0	; 0x0
    52d0:	e1cc00b0 	strh	r0, [ip]
    52d4:	da00000f 	ble	5318 <aciRxHandleMessage+0xe64>
    52d8:	e3a04000 	mov	r4, #0	; 0x0
    52dc:	e59f9228 	ldr	r9, [pc, #552]	; 550c <.text+0x550c>
    52e0:	e3a05001 	mov	r5, #1	; 0x1
    52e4:	e1a0e004 	mov	lr, r4
    52e8:	e08e3009 	add	r3, lr, r9
    52ec:	e5d31001 	ldrb	r1, [r3, #1]
    52f0:	e7de2009 	ldrb	r2, [lr, r9]
    52f4:	e1a03805 	mov	r3, r5, lsl #16
    52f8:	e2844001 	add	r4, r4, #1	; 0x1
    52fc:	e1822401 	orr	r2, r2, r1, lsl #8
    5300:	e1a037a3 	mov	r3, r3, lsr #15
    5304:	e1500004 	cmp	r0, r4
    5308:	e18320bc 	strh	r2, [r3, ip]
    530c:	e28ee013 	add	lr, lr, #19	; 0x13
    5310:	e2855001 	add	r5, r5, #1	; 0x1
    5314:	1afffff3 	bne	52e8 <aciRxHandleMessage+0xe34>
    5318:	e2862002 	add	r2, r6, #2	; 0x2
    531c:	e1a02802 	mov	r2, r2, lsl #16
    5320:	e1a0100c 	mov	r1, ip
    5324:	e1a02822 	mov	r2, r2, lsr #16
    5328:	e3a00080 	mov	r0, #128	; 0x80
    532c:	ebfffa37 	bl	3c10 <aciTxSendPacket>
    5330:	e1a0d007 	mov	sp, r7
    5334:	eafffcb7 	b	4618 <aciRxHandleMessage+0x164>
    5338:	e59f317c 	ldr	r3, [pc, #380]	; 54bc <.text+0x54bc>
    533c:	e5930000 	ldr	r0, [r3]
    5340:	e1a07080 	mov	r7, r0, lsl #1
    5344:	e1a03087 	mov	r3, r7, lsl #1
    5348:	e2833008 	add	r3, r3, #8	; 0x8
    534c:	e1a0800d 	mov	r8, sp
    5350:	e063d00d 	rsb	sp, r3, sp
    5354:	e1a0212d 	mov	r2, sp, lsr #2
    5358:	e1a0c102 	mov	ip, r2, lsl #2
    535c:	e3500000 	cmp	r0, #0	; 0x0
    5360:	e1cc00b0 	strh	r0, [ip]
    5364:	da00000f 	ble	53a8 <aciRxHandleMessage+0xef4>
    5368:	e3a05000 	mov	r5, #0	; 0x0
    536c:	e59f4144 	ldr	r4, [pc, #324]	; 54b8 <.text+0x54b8>
    5370:	e3a06001 	mov	r6, #1	; 0x1
    5374:	e1a0e005 	mov	lr, r5
    5378:	e08e3004 	add	r3, lr, r4
    537c:	e5d31001 	ldrb	r1, [r3, #1]
    5380:	e7de2004 	ldrb	r2, [lr, r4]
    5384:	e1a03806 	mov	r3, r6, lsl #16
    5388:	e2855001 	add	r5, r5, #1	; 0x1
    538c:	e1822401 	orr	r2, r2, r1, lsl #8
    5390:	e1a037a3 	mov	r3, r3, lsr #15
    5394:	e1500005 	cmp	r0, r5
    5398:	e18320bc 	strh	r2, [r3, ip]
    539c:	e28ee013 	add	lr, lr, #19	; 0x13
    53a0:	e2866001 	add	r6, r6, #1	; 0x1
    53a4:	1afffff3 	bne	5378 <aciRxHandleMessage+0xec4>
    53a8:	e2872002 	add	r2, r7, #2	; 0x2
    53ac:	e1a02802 	mov	r2, r2, lsl #16
    53b0:	e1a0100c 	mov	r1, ip
    53b4:	e1a02822 	mov	r2, r2, lsr #16
    53b8:	e3a00083 	mov	r0, #131	; 0x83
    53bc:	ebfffa13 	bl	3c10 <aciTxSendPacket>
    53c0:	e1a0d008 	mov	sp, r8
    53c4:	eafffc93 	b	4618 <aciRxHandleMessage+0x164>
    53c8:	e1a01005 	mov	r1, r5
    53cc:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    53d0:	eb005025 	bl	1946c <__strcpy_from_arm>
    53d4:	eaffff06 	b	4ff4 <aciRxHandleMessage+0xb40>
    53d8:	e1a01005 	mov	r1, r5
    53dc:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    53e0:	eb005021 	bl	1946c <__strcpy_from_arm>
    53e4:	eafffeed 	b	4fa0 <aciRxHandleMessage+0xaec>
    53e8:	e1a018a1 	mov	r1, r1, lsr #17
    53ec:	e3510000 	cmp	r1, #0	; 0x0
    53f0:	dafffc88 	ble	4618 <aciRxHandleMessage+0x164>
    53f4:	e2811001 	add	r1, r1, #1	; 0x1
    53f8:	e59fa0a8 	ldr	sl, [pc, #168]	; 54a8 <.text+0x54a8>
    53fc:	e59f8104 	ldr	r8, [pc, #260]	; 5508 <.text+0x5508>
    5400:	e50b16fc 	str	r1, [fp, #-1788]
    5404:	e1a07005 	mov	r7, r5
    5408:	e3a02000 	mov	r2, #0	; 0x0
    540c:	e1a02082 	mov	r2, r2, lsl #1
    5410:	e082300a 	add	r3, r2, sl
    5414:	e5d30001 	ldrb	r0, [r3, #1]
    5418:	e7da1002 	ldrb	r1, [sl, r2]
    541c:	e598c000 	ldr	ip, [r8]
    5420:	e1810400 	orr	r0, r1, r0, lsl #8
    5424:	e35c0000 	cmp	ip, #0	; 0x0
    5428:	e14b02be 	strh	r0, [fp, #-46]
    542c:	da000013 	ble	5480 <aciRxHandleMessage+0xfcc>
    5430:	e59f90d4 	ldr	r9, [pc, #212]	; 550c <.text+0x550c>
    5434:	e5d93000 	ldrb	r3, [r9]
    5438:	e5d92001 	ldrb	r2, [r9, #1]
    543c:	e1833402 	orr	r3, r3, r2, lsl #8
    5440:	e1500003 	cmp	r0, r3
    5444:	13a05000 	movne	r5, #0	; 0x0
    5448:	11a01005 	movne	r1, r5
    544c:	1a000005 	bne	5468 <aciRxHandleMessage+0xfb4>
    5450:	ea000040 	b	5558 <.text+0x5558>
    5454:	e5d32001 	ldrb	r2, [r3, #1]
    5458:	e7d13009 	ldrb	r3, [r1, r9]
    545c:	e1833402 	orr	r3, r3, r2, lsl #8
    5460:	e1500003 	cmp	r0, r3
    5464:	0a00003d 	beq	5560 <.text+0x5560>
    5468:	e2855001 	add	r5, r5, #1	; 0x1
    546c:	e2811013 	add	r1, r1, #19	; 0x13
    5470:	e155000c 	cmp	r5, ip
    5474:	e1a06185 	mov	r6, r5, lsl #3
    5478:	e0813009 	add	r3, r1, r9
    547c:	1afffff4 	bne	5454 <aciRxHandleMessage+0xfa0>
    5480:	e3a00082 	mov	r0, #130	; 0x82
    5484:	e24b102e 	sub	r1, fp, #46	; 0x2e
    5488:	e3a02002 	mov	r2, #2	; 0x2
    548c:	ebfff9df 	bl	3c10 <aciTxSendPacket>
    5490:	e51b16fc 	ldr	r1, [fp, #-1788]
    5494:	e1a02007 	mov	r2, r7
    5498:	e2877001 	add	r7, r7, #1	; 0x1
    549c:	e1570001 	cmp	r7, r1
    54a0:	1affffd9 	bne	540c <aciRxHandleMessage+0xf58>
    54a4:	eafffc5b 	b	4618 <aciRxHandleMessage+0x164>
    54a8:	40004a6c 	andmi	r4, r0, ip, ror #20
    54ac:	40000e2e 	andmi	r0, r0, lr, lsr #28
    54b0:	40000e31 	andmi	r0, r0, r1, lsr lr
    54b4:	40003ab4 	strmih	r3, [r0], -r4
    54b8:	40004668 	andmi	r4, r0, r8, ror #12
    54bc:	40000e10 	andmi	r0, r0, r0, lsl lr
    54c0:	40004bf8 	strmid	r4, [r0], -r8
    54c4:	40002f71 	andmi	r2, r0, r1, ror pc
    54c8:	40004662 	andmi	r4, r0, r2, ror #12
    54cc:	40000e28 	andmi	r0, r0, r8, lsr #28
    54d0:	40002bbe 	strmih	r2, [r0], -lr
    54d4:	40000e3a 	andmi	r0, r0, sl, lsr lr
    54d8:	40000e14 	andmi	r0, r0, r4, lsl lr
    54dc:	40002808 	andmi	r2, r0, r8, lsl #16
    54e0:	40004658 	andmi	r4, r0, r8, asr r6
    54e4:	40002f6e 	andmi	r2, r0, lr, ror #30
    54e8:	4000465e 	andmi	r4, r0, lr, asr r6
    54ec:	40004bef 	andmi	r4, r0, pc, ror #23
    54f0:	40004bec 	andmi	r4, r0, ip, ror #23
    54f4:	400042c6 	andmi	r4, r0, r6, asr #5
    54f8:	40000018 	andmi	r0, r0, r8, lsl r0
    54fc:	40002f74 	andmi	r2, r0, r4, ror pc
    5500:	40004a6d 	andmi	r4, r0, sp, ror #20
    5504:	40000e37 	andmi	r0, r0, r7, lsr lr
    5508:	40000e0c 	andmi	r0, r0, ip, lsl #28
    550c:	40003d94 	mulmi	r0, r4, sp
    5510:	4000000c 	andmi	r0, r0, ip
    5514:	400022cc 	andmi	r2, r0, ip, asr #5
    5518:	40000e40 	andmi	r0, r0, r0, asr #28
    551c:	4000001a 	andmi	r0, r0, sl, lsl r0
    5520:	4000001c 	andmi	r0, r0, ip, lsl r0
    5524:	4000001e 	andmi	r0, r0, lr, lsl r0
    5528:	40004a6c 	andmi	r4, r0, ip, ror #20
    552c:	400042ca 	andmi	r4, r0, sl, asr #5
    5530:	40000e68 	andmi	r0, r0, r8, ror #28
    5534:	40000e6c 	andmi	r0, r0, ip, ror #28
    5538:	40000e46 	andmi	r0, r0, r6, asr #28
    553c:	40004c02 	andmi	r4, r0, r2, lsl #24
    5540:	40004358 	andmi	r4, r0, r8, asr r3
    5544:	40004bfe 	strmid	r4, [r0], -lr
    5548:	40000e18 	andmi	r0, r0, r8, lsl lr
    554c:	40003cd4 	ldrmid	r3, [r0], -r4
    5550:	40000e5a 	andmi	r0, r0, sl, asr lr
    5554:	40000e58 	andmi	r0, r0, r8, asr lr
    5558:	e3a05000 	mov	r5, #0	; 0x0
    555c:	e1a06005 	mov	r6, r5
    5560:	e0863005 	add	r3, r6, r5
    5564:	e0853083 	add	r3, r5, r3, lsl #1
    5568:	e0833009 	add	r3, r3, r9
    556c:	e5d32002 	ldrb	r2, [r3, #2]
    5570:	e5d31003 	ldrb	r1, [r3, #3]
    5574:	e5d3c004 	ldrb	ip, [r3, #4]
    5578:	e5d30005 	ldrb	r0, [r3, #5]
    557c:	e1822401 	orr	r2, r2, r1, lsl #8
    5580:	e182280c 	orr	r2, r2, ip, lsl #16
    5584:	e1824c00 	orr	r4, r2, r0, lsl #24
    5588:	e1a00004 	mov	r0, r4
    558c:	eb004fb3 	bl	19460 <__strlen_from_arm>
    5590:	e3500020 	cmp	r0, #32	; 0x20
    5594:	9a000042 	bls	56a4 <.text+0x56a4>
    5598:	e1a01004 	mov	r1, r4
    559c:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    55a0:	e3a02020 	mov	r2, #32	; 0x20
    55a4:	eb004f9e 	bl	19424 <__memcpy_from_arm>
    55a8:	e3a03000 	mov	r3, #0	; 0x0
    55ac:	e54b30d7 	strb	r3, [fp, #-215]
    55b0:	e0863005 	add	r3, r6, r5
    55b4:	e0853083 	add	r3, r5, r3, lsl #1
    55b8:	e0833009 	add	r3, r3, r9
    55bc:	e2833004 	add	r3, r3, #4	; 0x4
    55c0:	e5d32002 	ldrb	r2, [r3, #2]
    55c4:	e5d31003 	ldrb	r1, [r3, #3]
    55c8:	e5d3c004 	ldrb	ip, [r3, #4]
    55cc:	e5d30005 	ldrb	r0, [r3, #5]
    55d0:	e1822401 	orr	r2, r2, r1, lsl #8
    55d4:	e182280c 	orr	r2, r2, ip, lsl #16
    55d8:	e1824c00 	orr	r4, r2, r0, lsl #24
    55dc:	e1a00004 	mov	r0, r4
    55e0:	eb004f9e 	bl	19460 <__strlen_from_arm>
    55e4:	e3500040 	cmp	r0, #64	; 0x40
    55e8:	9a000035 	bls	56c4 <.text+0x56c4>
    55ec:	e1a01004 	mov	r1, r4
    55f0:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    55f4:	e3a02020 	mov	r2, #32	; 0x20
    55f8:	eb004f89 	bl	19424 <__memcpy_from_arm>
    55fc:	e3a03000 	mov	r3, #0	; 0x0
    5600:	e54b3097 	strb	r3, [fp, #-151]
    5604:	e0863005 	add	r3, r6, r5
    5608:	e0853083 	add	r3, r5, r3, lsl #1
    560c:	e0833009 	add	r3, r3, r9
    5610:	e2833008 	add	r3, r3, #8	; 0x8
    5614:	e5d32002 	ldrb	r2, [r3, #2]
    5618:	e5d31003 	ldrb	r1, [r3, #3]
    561c:	e5d3c004 	ldrb	ip, [r3, #4]
    5620:	e5d30005 	ldrb	r0, [r3, #5]
    5624:	e1822401 	orr	r2, r2, r1, lsl #8
    5628:	e182280c 	orr	r2, r2, ip, lsl #16
    562c:	e1824c00 	orr	r4, r2, r0, lsl #24
    5630:	e1a00004 	mov	r0, r4
    5634:	eb004f89 	bl	19460 <__strlen_from_arm>
    5638:	e3500020 	cmp	r0, #32	; 0x20
    563c:	9a00001c 	bls	56b4 <.text+0x56b4>
    5640:	e1a01004 	mov	r1, r4
    5644:	e24b0096 	sub	r0, fp, #150	; 0x96
    5648:	e3a02020 	mov	r2, #32	; 0x20
    564c:	eb004f74 	bl	19424 <__memcpy_from_arm>
    5650:	e3a03000 	mov	r3, #0	; 0x0
    5654:	e54b3077 	strb	r3, [fp, #-119]
    5658:	e0863005 	add	r3, r6, r5
    565c:	e0853083 	add	r3, r5, r3, lsl #1
    5660:	e0832009 	add	r2, r3, r9
    5664:	e7d3c009 	ldrb	ip, [r3, r9]
    5668:	e5d21001 	ldrb	r1, [r2, #1]
    566c:	e51b4074 	ldr	r4, [fp, #-116]
    5670:	e5d2e00e 	ldrb	lr, [r2, #14]
    5674:	e18cc401 	orr	ip, ip, r1, lsl #8
    5678:	e20444ff 	and	r4, r4, #-16777216	; 0xff000000
    567c:	e3a03000 	mov	r3, #0	; 0x0
    5680:	e3a00081 	mov	r0, #129	; 0x81
    5684:	e24b10f8 	sub	r1, fp, #248	; 0xf8
    5688:	e3a02083 	mov	r2, #131	; 0x83
    568c:	e14bcfb8 	strh	ip, [fp, #-248]
    5690:	e54be076 	strb	lr, [fp, #-118]
    5694:	e54b3075 	strb	r3, [fp, #-117]
    5698:	e50b4074 	str	r4, [fp, #-116]
    569c:	ebfff95b 	bl	3c10 <aciTxSendPacket>
    56a0:	eaffff7a 	b	5490 <aciRxHandleMessage+0xfdc>
    56a4:	e1a01004 	mov	r1, r4
    56a8:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    56ac:	eb004f6e 	bl	1946c <__strcpy_from_arm>
    56b0:	eaffffbe 	b	55b0 <.text+0x55b0>
    56b4:	e1a01004 	mov	r1, r4
    56b8:	e24b0096 	sub	r0, fp, #150	; 0x96
    56bc:	eb004f6a 	bl	1946c <__strcpy_from_arm>
    56c0:	eaffffe4 	b	5658 <.text+0x5658>
    56c4:	e1a01004 	mov	r1, r4
    56c8:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    56cc:	eb004f66 	bl	1946c <__strcpy_from_arm>
    56d0:	eaffffcb 	b	5604 <.text+0x5604>
    56d4:	e3a01000 	mov	r1, #0	; 0x0
    56d8:	e1a04001 	mov	r4, r1
    56dc:	eafffd34 	b	4bb4 <aciRxHandleMessage+0x700>
    56e0:	e51f11c0 	ldr	r1, [pc, #-448]	; 5528 <.text+0x5528>
    56e4:	e5d12001 	ldrb	r2, [r1, #1]
    56e8:	e5d13000 	ldrb	r3, [r1]
    56ec:	e1833402 	orr	r3, r3, r2, lsl #8
    56f0:	e2433001 	sub	r3, r3, #1	; 0x1
    56f4:	e1a03803 	mov	r3, r3, lsl #16
    56f8:	e51f21d4 	ldr	r2, [pc, #-468]	; 552c <.text+0x552c>
    56fc:	e1a037c3 	mov	r3, r3, asr #15
    5700:	e3a08000 	mov	r8, #0	; 0x0
    5704:	e18380b2 	strh	r8, [r3, r2]
    5708:	eafffbc2 	b	4618 <aciRxHandleMessage+0x164>
    570c:	e51f21c0 	ldr	r2, [pc, #-448]	; 5554 <.text+0x5554>
    5710:	e51f11c8 	ldr	r1, [pc, #-456]	; 5550 <.text+0x5550>
    5714:	e3a03000 	mov	r3, #0	; 0x0
    5718:	e1c230b0 	strh	r3, [r2]
    571c:	e5c13000 	strb	r3, [r1]
    5720:	eafffbbc 	b	4618 <aciRxHandleMessage+0x164>
    5724:	e51f31fc 	ldr	r3, [pc, #-508]	; 5530 <.text+0x5530>
    5728:	e5933000 	ldr	r3, [r3]
    572c:	e3530000 	cmp	r3, #0	; 0x0
    5730:	0afffbb8 	beq	4618 <aciRxHandleMessage+0x164>
    5734:	e1a0e00f 	mov	lr, pc
    5738:	e12fff13 	bx	r3
    573c:	e24b102c 	sub	r1, fp, #44	; 0x2c
    5740:	e14b02bc 	strh	r0, [fp, #-44]
    5744:	e3a02002 	mov	r2, #2	; 0x2
    5748:	e1a00005 	mov	r0, r5
    574c:	ebfff92f 	bl	3c10 <aciTxSendPacket>
    5750:	eafffbb0 	b	4618 <aciRxHandleMessage+0x164>
    5754:	e51f3228 	ldr	r3, [pc, #-552]	; 5534 <.text+0x5534>
    5758:	e5933000 	ldr	r3, [r3]
    575c:	e3530000 	cmp	r3, #0	; 0x0
    5760:	0afffbac 	beq	4618 <aciRxHandleMessage+0x164>
    5764:	e1a0e00f 	mov	lr, pc
    5768:	e12fff13 	bx	r3
    576c:	e51f323c 	ldr	r3, [pc, #-572]	; 5538 <.text+0x5538>
    5770:	e3a02001 	mov	r2, #1	; 0x1
    5774:	e5c32000 	strb	r2, [r3]
    5778:	eafffba6 	b	4618 <aciRxHandleMessage+0x164>
    577c:	e51f6248 	ldr	r6, [pc, #-584]	; 553c <.text+0x553c>
    5780:	e51fa248 	ldr	sl, [pc, #-584]	; 5540 <.text+0x5540>
    5784:	e51f5240 	ldr	r5, [pc, #-576]	; 554c <.text+0x554c>
    5788:	e51f8248 	ldr	r8, [pc, #-584]	; 5548 <.text+0x5548>
    578c:	e51f7250 	ldr	r7, [pc, #-592]	; 5544 <.text+0x5544>
    5790:	e3a02000 	mov	r2, #0	; 0x0
    5794:	e0864382 	add	r4, r6, r2, lsl #7
    5798:	e08ae402 	add	lr, sl, r2, lsl #8
    579c:	e085c302 	add	ip, r5, r2, lsl #6
    57a0:	e3a03000 	mov	r3, #0	; 0x0
    57a4:	e2833001 	add	r3, r3, #1	; 0x1
    57a8:	e1a03803 	mov	r3, r3, lsl #16
    57ac:	e3a01000 	mov	r1, #0	; 0x0
    57b0:	e3530501 	cmp	r3, #4194304	; 0x400000
    57b4:	e0c410b2 	strh	r1, [r4], #2
    57b8:	e48e1004 	str	r1, [lr], #4
    57bc:	e4cc1001 	strb	r1, [ip], #1
    57c0:	e1a03823 	mov	r3, r3, lsr #16
    57c4:	1afffff6 	bne	57a4 <.text+0x57a4>
    57c8:	e7c21008 	strb	r1, [r2, r8]
    57cc:	e7c21007 	strb	r1, [r2, r7]
    57d0:	e2822001 	add	r2, r2, #1	; 0x1
    57d4:	e3520003 	cmp	r2, #3	; 0x3
    57d8:	1affffed 	bne	5794 <.text+0x5794>
    57dc:	e51f3294 	ldr	r3, [pc, #-660]	; 5550 <.text+0x5550>
    57e0:	e51f2294 	ldr	r2, [pc, #-660]	; 5554 <.text+0x5554>
    57e4:	e5c31000 	strb	r1, [r3]
    57e8:	e1c210b0 	strh	r1, [r2]
    57ec:	eafffb89 	b	4618 <aciRxHandleMessage+0x164>
    57f0:	e0844001 	add	r4, r4, r1
    57f4:	e0814084 	add	r4, r1, r4, lsl #1
    57f8:	e0844008 	add	r4, r4, r8
    57fc:	e5d4300e 	ldrb	r3, [r4, #14]
    5800:	e24b6071 	sub	r6, fp, #113	; 0x71
    5804:	e284400c 	add	r4, r4, #12	; 0xc
    5808:	e1a03123 	mov	r3, r3, lsr #2
    580c:	e3a02002 	mov	r2, #2	; 0x2
    5810:	e24b102e 	sub	r1, fp, #46	; 0x2e
    5814:	e1a00006 	mov	r0, r6
    5818:	e0835002 	add	r5, r3, r2
    581c:	eb004f00 	bl	19424 <__memcpy_from_arm>
    5820:	e5d41003 	ldrb	r1, [r4, #3]
    5824:	e5d43004 	ldrb	r3, [r4, #4]
    5828:	e5d40005 	ldrb	r0, [r4, #5]
    582c:	e5d42006 	ldrb	r2, [r4, #6]
    5830:	e1811403 	orr	r1, r1, r3, lsl #8
    5834:	e1811800 	orr	r1, r1, r0, lsl #16
    5838:	e1811c02 	orr	r1, r1, r2, lsl #24
    583c:	e24b006f 	sub	r0, fp, #111	; 0x6f
    5840:	e2452002 	sub	r2, r5, #2	; 0x2
    5844:	eb004ef6 	bl	19424 <__memcpy_from_arm>
    5848:	e3550000 	cmp	r5, #0	; 0x0
    584c:	1a000006 	bne	586c <.text+0x586c>
    5850:	e3a03000 	mov	r3, #0	; 0x0
    5854:	e1a01006 	mov	r1, r6
    5858:	e3a00089 	mov	r0, #137	; 0x89
    585c:	e3a02001 	mov	r2, #1	; 0x1
    5860:	e54b3071 	strb	r3, [fp, #-113]
    5864:	ebfff8e9 	bl	3c10 <aciTxSendPacket>
    5868:	eafffb6a 	b	4618 <aciRxHandleMessage+0x164>
    586c:	e1a01006 	mov	r1, r6
    5870:	e1a02005 	mov	r2, r5
    5874:	e3a00089 	mov	r0, #137	; 0x89
    5878:	ebfff8e4 	bl	3c10 <aciTxSendPacket>
    587c:	eafffb65 	b	4618 <aciRxHandleMessage+0x164>
    5880:	e1a01005 	mov	r1, r5
    5884:	e24b0096 	sub	r0, fp, #150	; 0x96
    5888:	eb004ef7 	bl	1946c <__strcpy_from_arm>
    588c:	eafffded 	b	5048 <aciRxHandleMessage+0xb94>
    5890:	e1a01004 	mov	r1, r4
    5894:	e24b0096 	sub	r0, fp, #150	; 0x96
    5898:	eb004ef3 	bl	1946c <__strcpy_from_arm>
    589c:	eafffe6e 	b	525c <aciRxHandleMessage+0xda8>
    58a0:	e1a01004 	mov	r1, r4
    58a4:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    58a8:	eb004eef 	bl	1946c <__strcpy_from_arm>
    58ac:	eafffe55 	b	5208 <aciRxHandleMessage+0xd54>
    58b0:	e1a01004 	mov	r1, r4
    58b4:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    58b8:	eb004eeb 	bl	1946c <__strcpy_from_arm>
    58bc:	eafffe3c 	b	51b4 <aciRxHandleMessage+0xd00>

000058c0 <aciReceiveHandler>:
    58c0:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    58c4:	e59f71b8 	ldr	r7, [pc, #440]	; 5a84 <.text+0x5a84>
    58c8:	e5d73000 	ldrb	r3, [r7]
    58cc:	e20060ff 	and	r6, r0, #255	; 0xff
    58d0:	e3530008 	cmp	r3, #8	; 0x8
    58d4:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    58d8:	ea000012 	b	5928 <.text+0x5928>
    58dc:	00005930 	andeq	r5, r0, r0, lsr r9
    58e0:	00005a58 	andeq	r5, r0, r8, asr sl
    58e4:	00005a44 	andeq	r5, r0, r4, asr #20
    58e8:	00005a1c 	andeq	r5, r0, ip, lsl sl
    58ec:	000059f4 	streqd	r5, [r0], -r4
    58f0:	000059a4 	andeq	r5, r0, r4, lsr #19
    58f4:	00005954 	andeq	r5, r0, r4, asr r9
    58f8:	00005940 	andeq	r5, r0, r0, asr #18
    58fc:	00005900 	andeq	r5, r0, r0, lsl #18
    5900:	e59f0180 	ldr	r0, [pc, #384]	; 5a88 <.text+0x5a88>
    5904:	e59f2180 	ldr	r2, [pc, #384]	; 5a8c <.text+0x5a8c>
    5908:	e1d030b0 	ldrh	r3, [r0]
    590c:	e1d210b0 	ldrh	r1, [r2]
    5910:	e1833406 	orr	r3, r3, r6, lsl #8
    5914:	e1510003 	cmp	r1, r3
    5918:	e1c030b0 	strh	r3, [r0]
    591c:	0a000052 	beq	5a6c <.text+0x5a6c>
    5920:	e3a03000 	mov	r3, #0	; 0x0
    5924:	e5c73000 	strb	r3, [r7]
    5928:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    592c:	e12fff1e 	bx	lr
    5930:	e3560021 	cmp	r6, #33	; 0x21
    5934:	03a03001 	moveq	r3, #1	; 0x1
    5938:	05c73000 	streqb	r3, [r7]
    593c:	eafffff9 	b	5928 <.text+0x5928>
    5940:	e59f3140 	ldr	r3, [pc, #320]	; 5a88 <.text+0x5a88>
    5944:	e3a02008 	mov	r2, #8	; 0x8
    5948:	e1c360b0 	strh	r6, [r3]
    594c:	e5c72000 	strb	r2, [r7]
    5950:	eafffff4 	b	5928 <.text+0x5928>
    5954:	e59f5130 	ldr	r5, [pc, #304]	; 5a8c <.text+0x5a8c>
    5958:	e1a01006 	mov	r1, r6
    595c:	e1d500b0 	ldrh	r0, [r5]
    5960:	ebfff705 	bl	357c <aciCrcUpdate>
    5964:	e59f4124 	ldr	r4, [pc, #292]	; 5a90 <.text+0x5a90>
    5968:	e1d4c0b0 	ldrh	ip, [r4]
    596c:	e59f3120 	ldr	r3, [pc, #288]	; 5a94 <.text+0x5a94>
    5970:	e28c2001 	add	r2, ip, #1	; 0x1
    5974:	e1d310b0 	ldrh	r1, [r3]
    5978:	e1a02802 	mov	r2, r2, lsl #16
    597c:	e1a02822 	mov	r2, r2, lsr #16
    5980:	e59f3110 	ldr	r3, [pc, #272]	; 5a98 <.text+0x5a98>
    5984:	e1510002 	cmp	r1, r2
    5988:	e1c500b0 	strh	r0, [r5]
    598c:	e7c3600c 	strb	r6, [r3, ip]
    5990:	e1c420b0 	strh	r2, [r4]
    5994:	1affffe3 	bne	5928 <.text+0x5928>
    5998:	e3a03007 	mov	r3, #7	; 0x7
    599c:	e5c73000 	strb	r3, [r7]
    59a0:	eaffffe0 	b	5928 <.text+0x5928>
    59a4:	e59f30e8 	ldr	r3, [pc, #232]	; 5a94 <.text+0x5a94>
    59a8:	e1d310b0 	ldrh	r1, [r3]
    59ac:	e1812406 	orr	r2, r1, r6, lsl #8
    59b0:	e3520d06 	cmp	r2, #384	; 0x180
    59b4:	e1c320b0 	strh	r2, [r3]
    59b8:	e1815406 	orr	r5, r1, r6, lsl #8
    59bc:	8affffd7 	bhi	5920 <.text+0x5920>
    59c0:	e59f40c4 	ldr	r4, [pc, #196]	; 5a8c <.text+0x5a8c>
    59c4:	e1a01006 	mov	r1, r6
    59c8:	e1d400b0 	ldrh	r0, [r4]
    59cc:	ebfff6ea 	bl	357c <aciCrcUpdate>
    59d0:	e59f30b8 	ldr	r3, [pc, #184]	; 5a90 <.text+0x5a90>
    59d4:	e3550000 	cmp	r5, #0	; 0x0
    59d8:	e3a02000 	mov	r2, #0	; 0x0
    59dc:	e1c320b0 	strh	r2, [r3]
    59e0:	13a03006 	movne	r3, #6	; 0x6
    59e4:	e1c400b0 	strh	r0, [r4]
    59e8:	15c73000 	strneb	r3, [r7]
    59ec:	1affffcd 	bne	5928 <.text+0x5928>
    59f0:	eaffffe8 	b	5998 <.text+0x5998>
    59f4:	e59f3098 	ldr	r3, [pc, #152]	; 5a94 <.text+0x5a94>
    59f8:	e59f408c 	ldr	r4, [pc, #140]	; 5a8c <.text+0x5a8c>
    59fc:	e1c360b0 	strh	r6, [r3]
    5a00:	e1d400b0 	ldrh	r0, [r4]
    5a04:	e1a01006 	mov	r1, r6
    5a08:	ebfff6db 	bl	357c <aciCrcUpdate>
    5a0c:	e3a03005 	mov	r3, #5	; 0x5
    5a10:	e1c400b0 	strh	r0, [r4]
    5a14:	e5c73000 	strb	r3, [r7]
    5a18:	eaffffc2 	b	5928 <.text+0x5928>
    5a1c:	e59f3078 	ldr	r3, [pc, #120]	; 5a9c <.text+0x5a9c>
    5a20:	e1a01006 	mov	r1, r6
    5a24:	e5c36000 	strb	r6, [r3]
    5a28:	e3a000ff 	mov	r0, #255	; 0xff
    5a2c:	ebfff6d2 	bl	357c <aciCrcUpdate>
    5a30:	e59f3054 	ldr	r3, [pc, #84]	; 5a8c <.text+0x5a8c>
    5a34:	e3a02004 	mov	r2, #4	; 0x4
    5a38:	e1c300b0 	strh	r0, [r3]
    5a3c:	e5c72000 	strb	r2, [r7]
    5a40:	eaffffb8 	b	5928 <.text+0x5928>
    5a44:	e3560021 	cmp	r6, #33	; 0x21
    5a48:	03a03003 	moveq	r3, #3	; 0x3
    5a4c:	05c73000 	streqb	r3, [r7]
    5a50:	1affffb2 	bne	5920 <.text+0x5920>
    5a54:	eaffffb3 	b	5928 <.text+0x5928>
    5a58:	e3560023 	cmp	r6, #35	; 0x23
    5a5c:	03a03002 	moveq	r3, #2	; 0x2
    5a60:	05c73000 	streqb	r3, [r7]
    5a64:	1affffad 	bne	5920 <.text+0x5920>
    5a68:	eaffffae 	b	5928 <.text+0x5928>
    5a6c:	e59f3028 	ldr	r3, [pc, #40]	; 5a9c <.text+0x5a9c>
    5a70:	e59f201c 	ldr	r2, [pc, #28]	; 5a94 <.text+0x5a94>
    5a74:	e5d30000 	ldrb	r0, [r3]
    5a78:	e1d210b0 	ldrh	r1, [r2]
    5a7c:	ebfffa8c 	bl	44b4 <aciRxHandleMessage>
    5a80:	eaffffa6 	b	5920 <.text+0x5920>
    5a84:	40000e7f 	andmi	r0, r0, pc, ror lr
    5a88:	40000e78 	andmi	r0, r0, r8, ror lr
    5a8c:	40000e7a 	andmi	r0, r0, sl, ror lr
    5a90:	40004a64 	andmi	r4, r0, r4, ror #20
    5a94:	40000e7c 	andmi	r0, r0, ip, ror lr
    5a98:	40004a6c 	andmi	r4, r0, ip, ror #20
    5a9c:	40000e7e 	andmi	r0, r0, lr, ror lr

00005aa0 <aciSingleSend>:
    5aa0:	e1a0c00d 	mov	ip, sp
    5aa4:	e92dddf0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    5aa8:	e24cb004 	sub	fp, ip, #4	; 0x4
    5aac:	e24dd00c 	sub	sp, sp, #12	; 0xc
    5ab0:	e54b102c 	strb	r1, [fp, #-44]
    5ab4:	e14b23b0 	strh	r2, [fp, #-48]
    5ab8:	e55b502c 	ldrb	r5, [fp, #-44]
    5abc:	e15bc3b0 	ldrh	ip, [fp, #-48]
    5ac0:	e35c0000 	cmp	ip, #0	; 0x0
    5ac4:	13550000 	cmpne	r5, #0	; 0x0
    5ac8:	13a0e000 	movne	lr, #0	; 0x0
    5acc:	03a0e001 	moveq	lr, #1	; 0x1
    5ad0:	e1a08000 	mov	r8, r0
    5ad4:	e20310ff 	and	r1, r3, #255	; 0xff
    5ad8:	e1a0700d 	mov	r7, sp
    5adc:	0a000005 	beq	5af8 <aciSingleSend+0x58>
    5ae0:	e59f613c 	ldr	r6, [pc, #316]	; 5c24 <.text+0x5c24>
    5ae4:	e1d630b0 	ldrh	r3, [r6]
    5ae8:	e1a02125 	mov	r2, r5, lsr #2
    5aec:	e0833002 	add	r3, r3, r2
    5af0:	e3530e23 	cmp	r3, #560	; 0x230
    5af4:	da000003 	ble	5b08 <aciSingleSend+0x68>
    5af8:	e1a0d007 	mov	sp, r7
    5afc:	e24bd024 	sub	sp, fp, #36	; 0x24
    5b00:	e89d6df0 	ldmia	sp, {r4, r5, r6, r7, r8, sl, fp, sp, lr}
    5b04:	e12fff1e 	bx	lr
    5b08:	e282300b 	add	r3, r2, #11	; 0xb
    5b0c:	e203307c 	and	r3, r3, #124	; 0x7c
    5b10:	e063d00d 	rsb	sp, r3, sp
    5b14:	e3510000 	cmp	r1, #0	; 0x0
    5b18:	e1a0312d 	mov	r3, sp, lsr #2
    5b1c:	e1a04103 	mov	r4, r3, lsl #2
    5b20:	e14be2b6 	strh	lr, [fp, #-38]
    5b24:	159fa0fc 	ldrne	sl, [pc, #252]	; 5c28 <.text+0x5c28>
    5b28:	11a0100e 	movne	r1, lr
    5b2c:	0a000026 	beq	5bcc <aciSingleSend+0x12c>
    5b30:	e1a03081 	mov	r3, r1, lsl #1
    5b34:	e19320ba 	ldrh	r2, [r3, sl]
    5b38:	e3520000 	cmp	r2, #0	; 0x0
    5b3c:	01a0e001 	moveq	lr, r1
    5b40:	13e0e000 	mvnne	lr, #0	; 0x0
    5b44:	e2811001 	add	r1, r1, #1	; 0x1
    5b48:	e3510045 	cmp	r1, #69	; 0x45
    5b4c:	ca000004 	bgt	5b64 <aciSingleSend+0xc4>
    5b50:	e37e0001 	cmn	lr, #1	; 0x1
    5b54:	0afffff5 	beq	5b30 <aciSingleSend+0x90>
    5b58:	e2811001 	add	r1, r1, #1	; 0x1
    5b5c:	e3510045 	cmp	r1, #69	; 0x45
    5b60:	dafffffa 	ble	5b50 <aciSingleSend+0xb0>
    5b64:	e37e0001 	cmn	lr, #1	; 0x1
    5b68:	0affffe2 	beq	5af8 <aciSingleSend+0x58>
    5b6c:	e1d630b0 	ldrh	r3, [r6]
    5b70:	e59f00b4 	ldr	r0, [pc, #180]	; 5c2c <.text+0x5c2c>
    5b74:	e0830000 	add	r0, r3, r0
    5b78:	e59f30b0 	ldr	r3, [pc, #176]	; 5c30 <.text+0x5c30>
    5b7c:	e1a0408e 	mov	r4, lr, lsl #1
    5b80:	e184c0b3 	strh	ip, [r4, r3]
    5b84:	e59fc0a8 	ldr	ip, [pc, #168]	; 5c34 <.text+0x5c34>
    5b88:	e3a03001 	mov	r3, #1	; 0x1
    5b8c:	e1a01008 	mov	r1, r8
    5b90:	e1a02125 	mov	r2, r5, lsr #2
    5b94:	e7cc500e 	strb	r5, [ip, lr]
    5b98:	e18430ba 	strh	r3, [r4, sl]
    5b9c:	eb004e20 	bl	19424 <__memcpy_from_arm>
    5ba0:	e59fc090 	ldr	ip, [pc, #144]	; 5c38 <.text+0x5c38>
    5ba4:	e1d600b0 	ldrh	r0, [r6]
    5ba8:	e1dc10b0 	ldrh	r1, [ip]
    5bac:	e55b202c 	ldrb	r2, [fp, #-44]
    5bb0:	e59f3084 	ldr	r3, [pc, #132]	; 5c3c <.text+0x5c3c>
    5bb4:	e0802122 	add	r2, r0, r2, lsr #2
    5bb8:	e2811001 	add	r1, r1, #1	; 0x1
    5bbc:	e18400b3 	strh	r0, [r4, r3]
    5bc0:	e1c620b0 	strh	r2, [r6]
    5bc4:	e1cc10b0 	strh	r1, [ip]
    5bc8:	eaffffca 	b	5af8 <aciSingleSend+0x58>
    5bcc:	e24b1026 	sub	r1, fp, #38	; 0x26
    5bd0:	e3a02002 	mov	r2, #2	; 0x2
    5bd4:	e1a00004 	mov	r0, r4
    5bd8:	eb004e11 	bl	19424 <__memcpy_from_arm>
    5bdc:	e3a02002 	mov	r2, #2	; 0x2
    5be0:	e24b1030 	sub	r1, fp, #48	; 0x30
    5be4:	e0840002 	add	r0, r4, r2
    5be8:	eb004e0d 	bl	19424 <__memcpy_from_arm>
    5bec:	e55b302c 	ldrb	r3, [fp, #-44]
    5bf0:	e5c43004 	strb	r3, [r4, #4]
    5bf4:	e55b202c 	ldrb	r2, [fp, #-44]
    5bf8:	e1a01008 	mov	r1, r8
    5bfc:	e1a02122 	mov	r2, r2, lsr #2
    5c00:	e2840005 	add	r0, r4, #5	; 0x5
    5c04:	eb004e06 	bl	19424 <__memcpy_from_arm>
    5c08:	e55b202c 	ldrb	r2, [fp, #-44]
    5c0c:	e1a02122 	mov	r2, r2, lsr #2
    5c10:	e1a01004 	mov	r1, r4
    5c14:	e2822005 	add	r2, r2, #5	; 0x5
    5c18:	e3a000a3 	mov	r0, #163	; 0xa3
    5c1c:	ebfff7fb 	bl	3c10 <aciTxSendPacket>
    5c20:	eaffffb4 	b	5af8 <aciSingleSend+0x58>
    5c24:	40000e76 	andmi	r0, r0, r6, ror lr
    5c28:	400042ca 	andmi	r4, r0, sl, asr #5
    5c2c:	40002d3e 	andmi	r2, r0, lr, lsr sp
    5c30:	40002240 	andmi	r2, r0, r0, asr #4
    5c34:	40004a1e 	andmi	r4, r0, lr, lsl sl
    5c38:	40000e74 	andmi	r0, r0, r4, ror lr
    5c3c:	4000277c 	andmi	r2, r0, ip, ror r7

00005c40 <aciSendSingleWithAck>:
    5c40:	e1a0c00d 	mov	ip, sp
    5c44:	e92dd9f0 	stmdb	sp!, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
    5c48:	e24cb004 	sub	fp, ip, #4	; 0x4
    5c4c:	e1a0c800 	mov	ip, r0, lsl #16
    5c50:	e1a0c82c 	mov	ip, ip, lsr #16
    5c54:	e24dd004 	sub	sp, sp, #4	; 0x4
    5c58:	e1a0580c 	mov	r5, ip, lsl #16
    5c5c:	e59f20b8 	ldr	r2, [pc, #184]	; 5d1c <.text+0x5d1c>
    5c60:	e1a05845 	mov	r5, r5, asr #16
    5c64:	e7d27005 	ldrb	r7, [r2, r5]
    5c68:	e1a03127 	mov	r3, r7, lsr #2
    5c6c:	e283300b 	add	r3, r3, #11	; 0xb
    5c70:	e203307c 	and	r3, r3, #124	; 0x7c
    5c74:	e1a0800d 	mov	r8, sp
    5c78:	e063d00d 	rsb	sp, r3, sp
    5c7c:	e1a0412d 	mov	r4, sp, lsr #2
    5c80:	e1a04104 	mov	r4, r4, lsl #2
    5c84:	e3a06002 	mov	r6, #2	; 0x2
    5c88:	e28cc001 	add	ip, ip, #1	; 0x1
    5c8c:	e24b1024 	sub	r1, fp, #36	; 0x24
    5c90:	e1a02006 	mov	r2, r6
    5c94:	e1a00004 	mov	r0, r4
    5c98:	e14bc2b4 	strh	ip, [fp, #-36]
    5c9c:	e54b7021 	strb	r7, [fp, #-33]
    5ca0:	eb004ddf 	bl	19424 <__memcpy_from_arm>
    5ca4:	e59f1074 	ldr	r1, [pc, #116]	; 5d20 <.text+0x5d20>
    5ca8:	e1a05085 	mov	r5, r5, lsl #1
    5cac:	e0851001 	add	r1, r5, r1
    5cb0:	e1a02006 	mov	r2, r6
    5cb4:	e0840006 	add	r0, r4, r6
    5cb8:	eb004dd9 	bl	19424 <__memcpy_from_arm>
    5cbc:	e55b3021 	ldrb	r3, [fp, #-33]
    5cc0:	e59f205c 	ldr	r2, [pc, #92]	; 5d24 <.text+0x5d24>
    5cc4:	e5c43004 	strb	r3, [r4, #4]
    5cc8:	e59f1058 	ldr	r1, [pc, #88]	; 5d28 <.text+0x5d28>
    5ccc:	e19530b2 	ldrh	r3, [r5, r2]
    5cd0:	e55b2021 	ldrb	r2, [fp, #-33]
    5cd4:	e0831001 	add	r1, r3, r1
    5cd8:	e1a02632 	mov	r2, r2, lsr r6
    5cdc:	e2840005 	add	r0, r4, #5	; 0x5
    5ce0:	eb004dcf 	bl	19424 <__memcpy_from_arm>
    5ce4:	e55b2021 	ldrb	r2, [fp, #-33]
    5ce8:	e1a02632 	mov	r2, r2, lsr r6
    5cec:	e59fc038 	ldr	ip, [pc, #56]	; 5d2c <.text+0x5d2c>
    5cf0:	e19530bc 	ldrh	r3, [r5, ip]
    5cf4:	e2833001 	add	r3, r3, #1	; 0x1
    5cf8:	e1a01004 	mov	r1, r4
    5cfc:	e2822005 	add	r2, r2, #5	; 0x5
    5d00:	e3a000a3 	mov	r0, #163	; 0xa3
    5d04:	e18530bc 	strh	r3, [r5, ip]
    5d08:	ebfff7c0 	bl	3c10 <aciTxSendPacket>
    5d0c:	e1a0d008 	mov	sp, r8
    5d10:	e24bd020 	sub	sp, fp, #32	; 0x20
    5d14:	e89d69f0 	ldmia	sp, {r4, r5, r6, r7, r8, fp, sp, lr}
    5d18:	e12fff1e 	bx	lr
    5d1c:	40004a1e 	andmi	r4, r0, lr, lsl sl
    5d20:	40002240 	andmi	r2, r0, r0, asr #4
    5d24:	4000277c 	andmi	r2, r0, ip, ror r7
    5d28:	40002d3e 	andmi	r2, r0, lr, lsr sp
    5d2c:	400042ca 	andmi	r4, r0, sl, asr #5

00005d30 <aciEngine>:
    5d30:	e59f0150 	ldr	r0, [pc, #336]	; 5e88 <.text+0x5e88>
    5d34:	e1d030b0 	ldrh	r3, [r0]
    5d38:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    5d3c:	e59f2148 	ldr	r2, [pc, #328]	; 5e8c <.text+0x5e8c>
    5d40:	e2833001 	add	r3, r3, #1	; 0x1
    5d44:	e1a03803 	mov	r3, r3, lsl #16
    5d48:	e1d210b0 	ldrh	r1, [r2]
    5d4c:	e1a03823 	mov	r3, r3, lsr #16
    5d50:	e1510003 	cmp	r1, r3
    5d54:	e24dd004 	sub	sp, sp, #4	; 0x4
    5d58:	e1c030b0 	strh	r3, [r0]
    5d5c:	8a000043 	bhi	5e70 <aciEngine+0x140>
    5d60:	e59f3128 	ldr	r3, [pc, #296]	; 5e90 <.text+0x5e90>
    5d64:	e3a02001 	mov	r2, #1	; 0x1
    5d68:	e5c32000 	strb	r2, [r3]
    5d6c:	e3a03000 	mov	r3, #0	; 0x0
    5d70:	e1c030b0 	strh	r3, [r0]
    5d74:	e59f6118 	ldr	r6, [pc, #280]	; 5e94 <.text+0x5e94>
    5d78:	e59f2118 	ldr	r2, [pc, #280]	; 5e98 <.text+0x5e98>
    5d7c:	e5963000 	ldr	r3, [r6]
    5d80:	e282000c 	add	r0, r2, #12	; 0xc
    5d84:	e0831103 	add	r1, r3, r3, lsl #2
    5d88:	e5923000 	ldr	r3, [r2]
    5d8c:	e2833001 	add	r3, r3, #1	; 0x1
    5d90:	e1530001 	cmp	r3, r1
    5d94:	83a03000 	movhi	r3, #0	; 0x0
    5d98:	e4823004 	str	r3, [r2], #4
    5d9c:	e1520000 	cmp	r2, r0
    5da0:	1afffff8 	bne	5d88 <aciEngine+0x58>
    5da4:	e59f40f0 	ldr	r4, [pc, #240]	; 5e9c <.text+0x5e9c>
    5da8:	e5d43000 	ldrb	r3, [r4]
    5dac:	e3530000 	cmp	r3, #0	; 0x0
    5db0:	0a00000c 	beq	5de8 <aciEngine+0xb8>
    5db4:	e59f30e4 	ldr	r3, [pc, #228]	; 5ea0 <.text+0x5ea0>
    5db8:	e5933000 	ldr	r3, [r3]
    5dbc:	e3530000 	cmp	r3, #0	; 0x0
    5dc0:	0a000008 	beq	5de8 <aciEngine+0xb8>
    5dc4:	e1a0e00f 	mov	lr, pc
    5dc8:	e12fff13 	bx	r3
    5dcc:	e28d1004 	add	r1, sp, #4	; 0x4
    5dd0:	e3a03000 	mov	r3, #0	; 0x0
    5dd4:	e16100b2 	strh	r0, [r1, #-2]!
    5dd8:	e3a02002 	mov	r2, #2	; 0x2
    5ddc:	e3a000f2 	mov	r0, #242	; 0xf2
    5de0:	e5c43000 	strb	r3, [r4]
    5de4:	ebfff789 	bl	3c10 <aciTxSendPacket>
    5de8:	e59f30b4 	ldr	r3, [pc, #180]	; 5ea4 <.text+0x5ea4>
    5dec:	e1d320b0 	ldrh	r2, [r3]
    5df0:	e3520000 	cmp	r2, #0	; 0x0
    5df4:	059f30ac 	ldreq	r3, [pc, #172]	; 5ea8 <.text+0x5ea8>
    5df8:	01c320b0 	streqh	r2, [r3]
    5dfc:	0a000018 	beq	5e64 <aciEngine+0x134>
    5e00:	e59f50a4 	ldr	r5, [pc, #164]	; 5eac <.text+0x5eac>
    5e04:	e3a04000 	mov	r4, #0	; 0x0
    5e08:	ea00000a 	b	5e38 <aciEngine+0x108>
    5e0c:	e5963000 	ldr	r3, [r6]
    5e10:	e2833002 	add	r3, r3, #2	; 0x2
    5e14:	e1520003 	cmp	r2, r3
    5e18:	e2823001 	add	r3, r2, #1	; 0x1
    5e1c:	03a03001 	moveq	r3, #1	; 0x1
    5e20:	01c530b0 	streqh	r3, [r5]
    5e24:	11c530b0 	strneh	r3, [r5]
    5e28:	e2844001 	add	r4, r4, #1	; 0x1
    5e2c:	e3540046 	cmp	r4, #70	; 0x46
    5e30:	e2855002 	add	r5, r5, #2	; 0x2
    5e34:	0a00000a 	beq	5e64 <aciEngine+0x134>
    5e38:	e1d520b0 	ldrh	r2, [r5]
    5e3c:	e3520000 	cmp	r2, #0	; 0x0
    5e40:	0afffff8 	beq	5e28 <aciEngine+0xf8>
    5e44:	e3520001 	cmp	r2, #1	; 0x1
    5e48:	e1a00004 	mov	r0, r4
    5e4c:	1affffee 	bne	5e0c <aciEngine+0xdc>
    5e50:	e2844001 	add	r4, r4, #1	; 0x1
    5e54:	ebffff79 	bl	5c40 <aciSendSingleWithAck>
    5e58:	e3540046 	cmp	r4, #70	; 0x46
    5e5c:	e2855002 	add	r5, r5, #2	; 0x2
    5e60:	1afffff4 	bne	5e38 <aciEngine+0x108>
    5e64:	e28dd004 	add	sp, sp, #4	; 0x4
    5e68:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    5e6c:	e12fff1e 	bx	lr
    5e70:	e59f3018 	ldr	r3, [pc, #24]	; 5e90 <.text+0x5e90>
    5e74:	e5d32000 	ldrb	r2, [r3]
    5e78:	e3520000 	cmp	r2, #0	; 0x0
    5e7c:	1affffbc 	bne	5d74 <aciEngine+0x44>
    5e80:	ebfff798 	bl	3ce8 <aciSendVar>
    5e84:	eaffffba 	b	5d74 <aciEngine+0x44>
    5e88:	40000e58 	andmi	r0, r0, r8, asr lr
    5e8c:	40000018 	andmi	r0, r0, r8, lsl r0
    5e90:	40000e5a 	andmi	r0, r0, sl, asr lr
    5e94:	40000014 	andmi	r0, r0, r4, lsl r0
    5e98:	40000e48 	andmi	r0, r0, r8, asr #28
    5e9c:	40000e46 	andmi	r0, r0, r6, asr #28
    5ea0:	40000e70 	andmi	r0, r0, r0, ror lr
    5ea4:	40000e74 	andmi	r0, r0, r4, ror lr
    5ea8:	40000e76 	andmi	r0, r0, r6, ror lr
    5eac:	400042ca 	andmi	r4, r0, sl, asr #5

00005eb0 <generateBuildInfo>:
 *  MODIFY THIS FUNCTION TO INCLUDE ALL IMPORTANT DEFINES OF A PROJECT
 */

void generateBuildInfo()
{
    5eb0:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5eb4:	e24dd030 	sub	sp, sp, #48	; 0x30
	char months[12][3]={"Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dez"};
    5eb8:	e28d4001 	add	r4, sp, #1	; 0x1
    5ebc:	e59f119c 	ldr	r1, [pc, #412]	; 6060 <.text+0x6060>
    5ec0:	e3a02024 	mov	r2, #36	; 0x24
    5ec4:	e1a00004 	mov	r0, r4
	    char dateStr[11]=__DATE__;
    5ec8:	e28d6025 	add	r6, sp, #37	; 0x25
    5ecc:	eb004d54 	bl	19424 <__memcpy_from_arm>
    5ed0:	e1a00006 	mov	r0, r6
    5ed4:	e59f1188 	ldr	r1, [pc, #392]	; 6064 <.text+0x6064>
    5ed8:	e3a0200b 	mov	r2, #11	; 0xb
    5edc:	eb004d50 	bl	19424 <__memcpy_from_arm>
    5ee0:	e59f5180 	ldr	r5, [pc, #384]	; 6068 <.text+0x6068>
    5ee4:	e3a00000 	mov	r0, #0	; 0x0
    5ee8:	e5dd7025 	ldrb	r7, [sp, #37]
    5eec:	e5dde026 	ldrb	lr, [sp, #38]
    5ef0:	e5ddc027 	ldrb	ip, [sp, #39]
    5ef4:	e1a0a000 	mov	sl, r0
    5ef8:	e1a09000 	mov	r9, r0
    5efc:	e1a0b000 	mov	fp, r0
    5f00:	e1a08000 	mov	r8, r0
    5f04:	ea000005 	b	5f20 <generateBuildInfo+0x70>
	    int m,d,y;
	    int i,z;


	    m=1;

	    for (z=0;z<11;z++)
	    {
	            int cnt=0;
	            for (i=0;i<3;i++)
	                    if (months[z][i]==dateStr[i])
	                            cnt++;
	            if (cnt==3)
    5f08:	e3510003 	cmp	r1, #3	; 0x3
    5f0c:	e2844003 	add	r4, r4, #3	; 0x3
    5f10:	0a000010 	beq	5f58 <generateBuildInfo+0xa8>
    5f14:	e2800001 	add	r0, r0, #1	; 0x1
    5f18:	e350000b 	cmp	r0, #11	; 0xb
    5f1c:	0a00000f 	beq	5f60 <generateBuildInfo+0xb0>
    5f20:	e5d43000 	ldrb	r3, [r4]
    5f24:	e5d42001 	ldrb	r2, [r4, #1]
    5f28:	e1530007 	cmp	r3, r7
    5f2c:	13a01000 	movne	r1, #0	; 0x0
    5f30:	03a01001 	moveq	r1, #1	; 0x1
    5f34:	e5d43002 	ldrb	r3, [r4, #2]
    5f38:	e152000e 	cmp	r2, lr
    5f3c:	02811001 	addeq	r1, r1, #1	; 0x1
    5f40:	e153000c 	cmp	r3, ip
    5f44:	1affffef 	bne	5f08 <generateBuildInfo+0x58>
    5f48:	e2811001 	add	r1, r1, #1	; 0x1
    5f4c:	e3510003 	cmp	r1, #3	; 0x3
    5f50:	e2844003 	add	r4, r4, #3	; 0x3
    5f54:	1affffee 	bne	5f14 <generateBuildInfo+0x64>
	            {
	                    m=z+1;
    5f58:	e2804001 	add	r4, r0, #1	; 0x1
    5f5c:	ea000000 	b	5f64 <generateBuildInfo+0xb4>
    5f60:	e3a04001 	mov	r4, #1	; 0x1
    5f64:	e3a02000 	mov	r2, #0	; 0x0
    5f68:	e3a01030 	mov	r1, #48	; 0x30
	                    break;
	            }
	    }
	    for (z=0;z<11;z++)
	            if (dateStr[z]<48)
    5f6c:	e7d23006 	ldrb	r3, [r2, r6]
    5f70:	e353002f 	cmp	r3, #47	; 0x2f
	                    dateStr[z]=48;
    5f74:	97c21006 	strlsb	r1, [r2, r6]
    5f78:	e2822001 	add	r2, r2, #1	; 0x1
    5f7c:	e352000b 	cmp	r2, #11	; 0xb
    5f80:	1afffff9 	bne	5f6c <generateBuildInfo+0xbc>



	    d=(dateStr[4]-48)*10+(dateStr[5]-48);
	    y=(dateStr[7]-48)*1000+(dateStr[8]-48)*100+(dateStr[9]-48)*10+(dateStr[10]-48);


	 buildInfo.build_date=y+m*10000+d*1000000;
    5f84:	e5dd302d 	ldrb	r3, [sp, #45]
    5f88:	e5dd102c 	ldrb	r1, [sp, #44]
    5f8c:	e0833103 	add	r3, r3, r3, lsl #2
    5f90:	e5ddc029 	ldrb	ip, [sp, #41]
    5f94:	e0612281 	rsb	r2, r1, r1, lsl #5
    5f98:	e0833103 	add	r3, r3, r3, lsl #2
    5f9c:	e5dd002a 	ldrb	r0, [sp, #42]
    5fa0:	e0811102 	add	r1, r1, r2, lsl #2
    5fa4:	e08cc10c 	add	ip, ip, ip, lsl #2
    5fa8:	e5dde02f 	ldrb	lr, [sp, #47]
    5fac:	e1a03103 	mov	r3, r3, lsl #2
    5fb0:	e5dd202e 	ldrb	r2, [sp, #46]
    5fb4:	e0833181 	add	r3, r3, r1, lsl #3
    5fb8:	e080008c 	add	r0, r0, ip, lsl #1
    5fbc:	e083300e 	add	r3, r3, lr
    5fc0:	e2400e21 	sub	r0, r0, #528	; 0x210
    5fc4:	e0822102 	add	r2, r2, r2, lsl #2
    5fc8:	e0833082 	add	r3, r3, r2, lsl #1
    5fcc:	e0601280 	rsb	r1, r0, r0, lsl #5
    5fd0:	e0611301 	rsb	r1, r1, r1, lsl #6
    5fd4:	e2433a0d 	sub	r3, r3, #53248	; 0xd000
    5fd8:	e0642284 	rsb	r2, r4, r4, lsl #5
    5fdc:	e0800181 	add	r0, r0, r1, lsl #3
    5fe0:	e0842102 	add	r2, r4, r2, lsl #2
    5fe4:	e2433050 	sub	r3, r3, #80	; 0x50
    5fe8:	e0833300 	add	r3, r3, r0, lsl #6
    5fec:	e0822102 	add	r2, r2, r2, lsl #2
    5ff0:	e0833202 	add	r3, r3, r2, lsl #4
	 buildInfo.configuration=__BUILD_CONFIG;
	 buildInfo.build_number=0;
	 buildInfo.svn_modified=0;
	 buildInfo.svn_revision=0;
    5ff4:	e3a01000 	mov	r1, #0	; 0x0
    5ff8:	e1a0e423 	mov	lr, r3, lsr #8
    5ffc:	e1a0c823 	mov	ip, r3, lsr #16
    6000:	e1a00c23 	mov	r0, r3, lsr #24
    6004:	e3a02003 	mov	r2, #3	; 0x3
    6008:	e5c53004 	strb	r3, [r5, #4]
    600c:	e5c52000 	strb	r2, [r5]
    6010:	e5c51011 	strb	r1, [r5, #17]
    6014:	e5c58010 	strb	r8, [r5, #16]
    6018:	e5c5b012 	strb	fp, [r5, #18]
    601c:	e5c5900b 	strb	r9, [r5, #11]
    6020:	e5c5a00a 	strb	sl, [r5, #10]
    6024:	e5c51009 	strb	r1, [r5, #9]
    6028:	e5c51008 	strb	r1, [r5, #8]
    602c:	e5c5100f 	strb	r1, [r5, #15]
    6030:	e5c5100e 	strb	r1, [r5, #14]
    6034:	e5c5100d 	strb	r1, [r5, #13]
    6038:	e5c5100c 	strb	r1, [r5, #12]
    603c:	e5c50007 	strb	r0, [r5, #7]
    6040:	e5c5c006 	strb	ip, [r5, #6]
    6044:	e5c5e005 	strb	lr, [r5, #5]
    6048:	e5c51003 	strb	r1, [r5, #3]
    604c:	e5c51002 	strb	r1, [r5, #2]
    6050:	e5c51001 	strb	r1, [r5, #1]
	 buildInfo.version_major=__VERSION_MAJOR;
	 buildInfo.version_minor=__VERSION_MINOR;

}
    6054:	e28dd030 	add	sp, sp, #48	; 0x30
    6058:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    605c:	e12fff1e 	bx	lr
    6060:	0001954a 	andeq	r9, r1, sl, asr #10
    6064:	0001a418 	andeq	sl, r1, r8, lsl r4
    6068:	40004d82 	andmi	r4, r0, r2, lsl #27

0000606c <timer0ISR>:

extern short laser_distance;

void timer0ISR(void) __irq
{
    606c:	e1a0c00d 	mov	ip, sp
    6070:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6074:	e24cb004 	sub	fp, ip, #4	; 0x4
  T0IR = 0x01;      //Clear the timer 0 interrupt
    6078:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    607c:	e2833901 	add	r3, r3, #16384	; 0x4000
    6080:	e3a02001 	mov	r2, #1	; 0x1
    6084:	e5832000 	str	r2, [r3]
  IENABLE;
  trigger_cnt++;
    6088:	e59f30b4 	ldr	r3, [pc, #180]	; 6144 <.text+0x6144>
    608c:	e5933000 	ldr	r3, [r3]
    6090:	e2832001 	add	r2, r3, #1	; 0x1
    6094:	e59f30a8 	ldr	r3, [pc, #168]	; 6144 <.text+0x6144>
    6098:	e5832000 	str	r2, [r3]
  if(trigger_cnt==ControllerCyclesPerSecond)
    609c:	e59f30a0 	ldr	r3, [pc, #160]	; 6144 <.text+0x6144>
    60a0:	e5933000 	ldr	r3, [r3]
    60a4:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    60a8:	1a000012 	bne	60f8 <timer0ISR+0x8c>
  {
  	trigger_cnt=0;
    60ac:	e59f2090 	ldr	r2, [pc, #144]	; 6144 <.text+0x6144>
    60b0:	e3a03000 	mov	r3, #0	; 0x0
    60b4:	e5823000 	str	r3, [r2]
  	HL_Status.up_time++;
    60b8:	e59f3088 	ldr	r3, [pc, #136]	; 6148 <.text+0x6148>
    60bc:	e1d330b4 	ldrh	r3, [r3, #4]
    60c0:	e2833001 	add	r3, r3, #1	; 0x1
    60c4:	e1a03803 	mov	r3, r3, lsl #16
    60c8:	e1a02823 	mov	r2, r3, lsr #16
    60cc:	e59f3074 	ldr	r3, [pc, #116]	; 6148 <.text+0x6148>
    60d0:	e1c320b4 	strh	r2, [r3, #4]
  	HL_Status.cpu_load=mainloop_cnt;
    60d4:	e59f3070 	ldr	r3, [pc, #112]	; 614c <.text+0x614c>
    60d8:	e5933000 	ldr	r3, [r3]
    60dc:	e1a03803 	mov	r3, r3, lsl #16
    60e0:	e1a02823 	mov	r2, r3, lsr #16
    60e4:	e59f305c 	ldr	r3, [pc, #92]	; 6148 <.text+0x6148>
    60e8:	e1c321b2 	strh	r2, [r3, #18]

  	mainloop_cnt=0;
    60ec:	e59f2058 	ldr	r2, [pc, #88]	; 614c <.text+0x614c>
    60f0:	e3a03000 	mov	r3, #0	; 0x0
    60f4:	e5823000 	str	r3, [r2]
  }

  if(mainloop_trigger<10) mainloop_trigger++;
    60f8:	e59f3050 	ldr	r3, [pc, #80]	; 6150 <.text+0x6150>
    60fc:	e5d33000 	ldrb	r3, [r3]
    6100:	e20330ff 	and	r3, r3, #255	; 0xff
    6104:	e3530009 	cmp	r3, #9	; 0x9
    6108:	8a000006 	bhi	6128 <timer0ISR+0xbc>
    610c:	e59f303c 	ldr	r3, [pc, #60]	; 6150 <.text+0x6150>
    6110:	e5d33000 	ldrb	r3, [r3]
    6114:	e20330ff 	and	r3, r3, #255	; 0xff
    6118:	e2833001 	add	r3, r3, #1	; 0x1
    611c:	e20330ff 	and	r3, r3, #255	; 0xff
    6120:	e59f2028 	ldr	r2, [pc, #40]	; 6150 <.text+0x6150>
    6124:	e5c23000 	strb	r3, [r2]

  IDISABLE;
  VICVectAddr = 0;		// Acknowledge Interrupt
    6128:	e3a03000 	mov	r3, #0	; 0x0
    612c:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    6130:	e3a02000 	mov	r2, #0	; 0x0
    6134:	e5832000 	str	r2, [r3]
}
    6138:	e24bd00c 	sub	sp, fp, #12	; 0xc
    613c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6140:	e12fff1e 	bx	lr
    6144:	40000e94 	mulmi	r0, r4, lr
    6148:	40004e3c 	andmi	r4, r0, ip, lsr lr
    614c:	40000e88 	andmi	r0, r0, r8, lsl #29
    6150:	40000e8c 	andmi	r0, r0, ip, lsl #29

00006154 <main>:

/**********************************************************
                       MAIN
**********************************************************/
int	main (void) {
    6154:	e1a0c00d 	mov	ip, sp
    6158:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    615c:	e24cb004 	sub	fp, ip, #4	; 0x4
    6160:	e24dd00c 	sub	sp, sp, #12	; 0xc

  static int vbat1; //battery_voltage (lowpass-filtered)
  unsigned int TimerT1, TimerT2;

  init();
    6164:	eb000332 	bl	6e34 <init>
  buzzer(OFF);
    6168:	e3a00000 	mov	r0, #0	; 0x0
    616c:	ebfff217 	bl	29d0 <buzzer>
  LL_write_init();
    6170:	eb0012f6 	bl	ad50 <LL_write_init>

  //initialize AscTec Firefly LED fin on I2C1 (not necessary on AscTec Hummingbird or Pelican)
  I2C1Init();
    6174:	eb001089 	bl	a3a0 <I2C1Init>
  I2C1_setRGBLed(255,0,0);
    6178:	e3a000ff 	mov	r0, #255	; 0xff
    617c:	e3a01000 	mov	r1, #0	; 0x0
    6180:	e3a02000 	mov	r2, #0	; 0x0
    6184:	eb001044 	bl	a29c <I2C1_setRGBLed>

	/* Initialize I2C controller. by Xun */
	I2CInit(I2CMASTER);
    6188:	e3a00001 	mov	r0, #1	; 0x1
    618c:	eb000a73 	bl	8b60 <I2CInit>

  ADC0triggerSampling(1<<VOLTAGE_1); //activate ADC sampling
    6190:	e3a00004 	mov	r0, #4	; 0x4
    6194:	eb00122f 	bl	aa58 <ADC0triggerSampling>

  generateBuildInfo();
    6198:	ebffff44 	bl	5eb0 <generateBuildInfo>

  HL_Status.up_time=0;
    619c:	e59f3318 	ldr	r3, [pc, #792]	; 64bc <.text+0x64bc>
    61a0:	e3a02000 	mov	r2, #0	; 0x0
    61a4:	e1c320b4 	strh	r2, [r3, #4]

  LED(1,ON);
    61a8:	e3a00001 	mov	r0, #1	; 0x1
    61ac:	e3a01001 	mov	r1, #1	; 0x1
    61b0:	eb0002fc 	bl	6da8 <LED>

  ACISDK();	//AscTec Communication Interface: publish variables, set callbacks, etc.
    61b4:	eb0001ce 	bl	68f4 <ACISDK>

  //update parameters stored by ACI:
  //...

  PTU_init();	//initialize camera PanTiltUnit
    61b8:	eb001376 	bl	af98 <PTU_init>
    61bc:	eaffffff 	b	61c0 <main+0x6c>
#ifdef MATLAB
  //ee_read((unsigned int*)&matlab_params); //read params from eeprom
  onboard_matlab_initialize(); //initialize matlab code
#endif

  while(1)
  {
      if(mainloop_trigger)
    61c0:	e59f32f8 	ldr	r3, [pc, #760]	; 64c0 <.text+0x64c0>
    61c4:	e5d33000 	ldrb	r3, [r3]
    61c8:	e20330ff 	and	r3, r3, #255	; 0xff
    61cc:	e3530000 	cmp	r3, #0	; 0x0
    61d0:	0afffffa 	beq	61c0 <main+0x6c>
      {
      	TimerT1 =  T0TC;
    61d4:	e3a03901 	mov	r3, #16384	; 0x4000
    61d8:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    61dc:	e5933000 	ldr	r3, [r3]
    61e0:	e50b3014 	str	r3, [fp, #-20]
     	if(GPS_timeout<ControllerCyclesPerSecond) GPS_timeout++;
    61e4:	e59f32d8 	ldr	r3, [pc, #728]	; 64c4 <.text+0x64c4>
    61e8:	e5932000 	ldr	r2, [r3]
    61ec:	e3a03ff9 	mov	r3, #996	; 0x3e4
    61f0:	e2833003 	add	r3, r3, #3	; 0x3
    61f4:	e1520003 	cmp	r2, r3
    61f8:	8a000005 	bhi	6214 <main+0xc0>
    61fc:	e59f32c0 	ldr	r3, [pc, #704]	; 64c4 <.text+0x64c4>
    6200:	e5933000 	ldr	r3, [r3]
    6204:	e2832001 	add	r2, r3, #1	; 0x1
    6208:	e59f32b4 	ldr	r3, [pc, #692]	; 64c4 <.text+0x64c4>
    620c:	e5832000 	str	r2, [r3]
    6210:	ea00000d 	b	624c <main+0xf8>
	  	else if(GPS_timeout==ControllerCyclesPerSecond)
    6214:	e59f32a8 	ldr	r3, [pc, #680]	; 64c4 <.text+0x64c4>
    6218:	e5933000 	ldr	r3, [r3]
    621c:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    6220:	1a000009 	bne	624c <main+0xf8>
	  	{
  	 		GPS_timeout=ControllerCyclesPerSecond+1;
    6224:	e59f2298 	ldr	r2, [pc, #664]	; 64c4 <.text+0x64c4>
    6228:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    622c:	e2833001 	add	r3, r3, #1	; 0x1
    6230:	e5823000 	str	r3, [r2]
	  		GPS_Data.status=0;
    6234:	e59f228c 	ldr	r2, [pc, #652]	; 64c8 <.text+0x64c8>
    6238:	e3a03000 	mov	r3, #0	; 0x0
    623c:	e5823028 	str	r3, [r2, #40]
	  		GPS_Data.numSV=0;
    6240:	e59f2280 	ldr	r2, [pc, #640]	; 64c8 <.text+0x64c8>
    6244:	e3a03000 	mov	r3, #0	; 0x0
    6248:	e5823024 	str	r3, [r2, #36]
	  	}

        //battery monitoring
        ADC0getSamplingResults(0xFF,adcChannelValues);
    624c:	e3a000ff 	mov	r0, #255	; 0xff
    6250:	e59f1274 	ldr	r1, [pc, #628]	; 64cc <.text+0x64cc>
    6254:	eb001210 	bl	aa9c <ADC0getSamplingResults>
        vbat1=(vbat1*14+(adcChannelValues[VOLTAGE_1]*9872/579))/15;	//voltage in mV
    6258:	e59f3270 	ldr	r3, [pc, #624]	; 64d0 <.text+0x64d0>
    625c:	e5932000 	ldr	r2, [r3]
    6260:	e1a03002 	mov	r3, r2
    6264:	e1a03183 	mov	r3, r3, lsl #3
    6268:	e0623003 	rsb	r3, r2, r3
    626c:	e1a03083 	mov	r3, r3, lsl #1
    6270:	e1a00003 	mov	r0, r3
    6274:	e59f3250 	ldr	r3, [pc, #592]	; 64cc <.text+0x64cc>
    6278:	e5931008 	ldr	r1, [r3, #8]
    627c:	e1a02001 	mov	r2, r1
    6280:	e1a02102 	mov	r2, r2, lsl #2
    6284:	e0822001 	add	r2, r2, r1
    6288:	e1a02082 	mov	r2, r2, lsl #1
    628c:	e0822001 	add	r2, r2, r1
    6290:	e1a03182 	mov	r3, r2, lsl #3
    6294:	e0623003 	rsb	r3, r2, r3
    6298:	e1a03183 	mov	r3, r3, lsl #3
    629c:	e0833001 	add	r3, r3, r1
    62a0:	e1a03203 	mov	r3, r3, lsl #4
    62a4:	e1a02003 	mov	r2, r3
    62a8:	e3a032be 	mov	r3, #-536870901	; 0xe000000b
    62ac:	e2833626 	add	r3, r3, #39845888	; 0x2600000
    62b0:	e2833c63 	add	r3, r3, #25344	; 0x6300
    62b4:	e0831392 	umull	r1, r3, r2, r3
    62b8:	e1a034a3 	mov	r3, r3, lsr #9
    62bc:	e0802003 	add	r2, r0, r3
    62c0:	e59f320c 	ldr	r3, [pc, #524]	; 64d4 <.text+0x64d4>
    62c4:	e0831392 	umull	r1, r3, r2, r3
    62c8:	e1a031a3 	mov	r3, r3, lsr #3
    62cc:	e1a02003 	mov	r2, r3
    62d0:	e59f31f8 	ldr	r3, [pc, #504]	; 64d0 <.text+0x64d0>
    62d4:	e5832000 	str	r2, [r3]

		HL_Status.battery_voltage_1=vbat1;
    62d8:	e59f31f0 	ldr	r3, [pc, #496]	; 64d0 <.text+0x64d0>
    62dc:	e5933000 	ldr	r3, [r3]
    62e0:	e1a03803 	mov	r3, r3, lsl #16
    62e4:	e1a02823 	mov	r2, r3, lsr #16
    62e8:	e59f31cc 	ldr	r3, [pc, #460]	; 64bc <.text+0x64bc>
    62ec:	e1c320b0 	strh	r2, [r3]
        mainloop_cnt++;
    62f0:	e59f31e0 	ldr	r3, [pc, #480]	; 64d8 <.text+0x64d8>
    62f4:	e5933000 	ldr	r3, [r3]
    62f8:	e2832001 	add	r2, r3, #1	; 0x1
    62fc:	e59f31d4 	ldr	r3, [pc, #468]	; 64d8 <.text+0x64d8>
    6300:	e5832000 	str	r2, [r3]
		if(!(mainloop_cnt%10)) buzzer_handler(HL_Status.battery_voltage_1);
    6304:	e59f31cc 	ldr	r3, [pc, #460]	; 64d8 <.text+0x64d8>
    6308:	e5932000 	ldr	r2, [r3]
    630c:	e59f31c8 	ldr	r3, [pc, #456]	; 64dc <.text+0x64dc>
    6310:	e0831392 	umull	r1, r3, r2, r3
    6314:	e1a031a3 	mov	r3, r3, lsr #3
    6318:	e50b3018 	str	r3, [fp, #-24]
    631c:	e51b3018 	ldr	r3, [fp, #-24]
    6320:	e1a03103 	mov	r3, r3, lsl #2
    6324:	e51b1018 	ldr	r1, [fp, #-24]
    6328:	e0833001 	add	r3, r3, r1
    632c:	e1a03083 	mov	r3, r3, lsl #1
    6330:	e0632002 	rsb	r2, r3, r2
    6334:	e50b2018 	str	r2, [fp, #-24]
    6338:	e51b3018 	ldr	r3, [fp, #-24]
    633c:	e3530000 	cmp	r3, #0	; 0x0
    6340:	1a000005 	bne	635c <main+0x208>
    6344:	e59f3170 	ldr	r3, [pc, #368]	; 64bc <.text+0x64bc>
    6348:	e1d330b0 	ldrh	r3, [r3]
    634c:	e1a03803 	mov	r3, r3, lsl #16
    6350:	e1a03843 	mov	r3, r3, asr #16
    6354:	e1a00003 	mov	r0, r3
    6358:	ebfff1a6 	bl	29f8 <buzzer_handler>

	    if(mainloop_trigger) mainloop_trigger--;
    635c:	e59f315c 	ldr	r3, [pc, #348]	; 64c0 <.text+0x64c0>
    6360:	e5d33000 	ldrb	r3, [r3]
    6364:	e20330ff 	and	r3, r3, #255	; 0xff
    6368:	e3530000 	cmp	r3, #0	; 0x0
    636c:	0a000006 	beq	638c <main+0x238>
    6370:	e59f3148 	ldr	r3, [pc, #328]	; 64c0 <.text+0x64c0>
    6374:	e5d33000 	ldrb	r3, [r3]
    6378:	e20330ff 	and	r3, r3, #255	; 0xff
    637c:	e2433001 	sub	r3, r3, #1	; 0x1
    6380:	e20330ff 	and	r3, r3, #255	; 0xff
    6384:	e59f2134 	ldr	r2, [pc, #308]	; 64c0 <.text+0x64c0>
    6388:	e5c23000 	strb	r3, [r2]
        mainloop();
    638c:	eb000054 	bl	64e4 <mainloop>
        // CPU Usage calculation
        TimerT2 = T0TC;
    6390:	e3a03901 	mov	r3, #16384	; 0x4000
    6394:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    6398:	e5933000 	ldr	r3, [r3]
    639c:	e50b3010 	str	r3, [fp, #-16]
        if (mainloop_trigger)
    63a0:	e59f3118 	ldr	r3, [pc, #280]	; 64c0 <.text+0x64c0>
    63a4:	e5d33000 	ldrb	r3, [r3]
    63a8:	e20330ff 	and	r3, r3, #255	; 0xff
    63ac:	e3530000 	cmp	r3, #0	; 0x0
    63b0:	0a00000a 	beq	63e0 <main+0x28c>
        {
        	HL_Status.cpu_load = 1000;
    63b4:	e59f2100 	ldr	r2, [pc, #256]	; 64bc <.text+0x64bc>
    63b8:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    63bc:	e1c231b2 	strh	r3, [r2, #18]
        	mainloop_overflows++;
    63c0:	e59f3118 	ldr	r3, [pc, #280]	; 64e0 <.text+0x64e0>
    63c4:	e1d330b0 	ldrh	r3, [r3]
    63c8:	e2833001 	add	r3, r3, #1	; 0x1
    63cc:	e1a03803 	mov	r3, r3, lsl #16
    63d0:	e1a02823 	mov	r2, r3, lsr #16
    63d4:	e59f3104 	ldr	r3, [pc, #260]	; 64e0 <.text+0x64e0>
    63d8:	e1c320b0 	strh	r2, [r3]
    63dc:	eaffff77 	b	61c0 <main+0x6c>
        }
        else if (TimerT2 < TimerT1)
    63e0:	e51b2010 	ldr	r2, [fp, #-16]
    63e4:	e51b3014 	ldr	r3, [fp, #-20]
    63e8:	e1520003 	cmp	r2, r3
    63ec:	2a00001b 	bcs	6460 <main+0x30c>
        	HL_Status.cpu_load = (T0MR0 - TimerT1 + TimerT2)*1000/T0MR0; // load = "timer cycles" / "timer cycles per controller cycle" * 1000
    63f0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    63f4:	e2833901 	add	r3, r3, #16384	; 0x4000
    63f8:	e2833018 	add	r3, r3, #24	; 0x18
    63fc:	e5932000 	ldr	r2, [r3]
    6400:	e51b3014 	ldr	r3, [fp, #-20]
    6404:	e0632002 	rsb	r2, r3, r2
    6408:	e51b3010 	ldr	r3, [fp, #-16]
    640c:	e0822003 	add	r2, r2, r3
    6410:	e1a03002 	mov	r3, r2
    6414:	e1a03283 	mov	r3, r3, lsl #5
    6418:	e0623003 	rsb	r3, r2, r3
    641c:	e1a03103 	mov	r3, r3, lsl #2
    6420:	e0833002 	add	r3, r3, r2
    6424:	e1a03183 	mov	r3, r3, lsl #3
    6428:	e1a02003 	mov	r2, r3
    642c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6430:	e2833901 	add	r3, r3, #16384	; 0x4000
    6434:	e2833018 	add	r3, r3, #24	; 0x18
    6438:	e5933000 	ldr	r3, [r3]
    643c:	e1a00002 	mov	r0, r2
    6440:	e1a01003 	mov	r1, r3
    6444:	eb004c02 	bl	19454 <____udivsi3_from_arm>
    6448:	e1a03000 	mov	r3, r0
    644c:	e1a03803 	mov	r3, r3, lsl #16
    6450:	e1a02823 	mov	r2, r3, lsr #16
    6454:	e59f3060 	ldr	r3, [pc, #96]	; 64bc <.text+0x64bc>
    6458:	e1c321b2 	strh	r2, [r3, #18]
    645c:	eaffff57 	b	61c0 <main+0x6c>
        else
        	HL_Status.cpu_load = (TimerT2 - TimerT1)*1000/T0MR0; // load = "timer cycles" / "timer cycles per controller cycle" * 1000
    6460:	e51b2010 	ldr	r2, [fp, #-16]
    6464:	e51b3014 	ldr	r3, [fp, #-20]
    6468:	e0632002 	rsb	r2, r3, r2
    646c:	e1a03002 	mov	r3, r2
    6470:	e1a03283 	mov	r3, r3, lsl #5
    6474:	e0623003 	rsb	r3, r2, r3
    6478:	e1a03103 	mov	r3, r3, lsl #2
    647c:	e0833002 	add	r3, r3, r2
    6480:	e1a03183 	mov	r3, r3, lsl #3
    6484:	e1a02003 	mov	r2, r3
    6488:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    648c:	e2833901 	add	r3, r3, #16384	; 0x4000
    6490:	e2833018 	add	r3, r3, #24	; 0x18
    6494:	e5933000 	ldr	r3, [r3]
    6498:	e1a00002 	mov	r0, r2
    649c:	e1a01003 	mov	r1, r3
    64a0:	eb004beb 	bl	19454 <____udivsi3_from_arm>
    64a4:	e1a03000 	mov	r3, r0
    64a8:	e1a03803 	mov	r3, r3, lsl #16
    64ac:	e1a02823 	mov	r2, r3, lsr #16
    64b0:	e59f3004 	ldr	r3, [pc, #4]	; 64bc <.text+0x64bc>
    64b4:	e1c321b2 	strh	r2, [r3, #18]
      }

  }
    64b8:	eaffff40 	b	61c0 <main+0x6c>
    64bc:	40004e3c 	andmi	r4, r0, ip, lsr lr
    64c0:	40000e8c 	andmi	r0, r0, ip, lsl #29
    64c4:	40000e90 	mulmi	r0, r0, lr
    64c8:	40002014 	andmi	r2, r0, r4, lsl r0
    64cc:	40004f8c 	andmi	r4, r0, ip, lsl #31
    64d0:	40000e9c 	mulmi	r0, ip, lr
    64d4:	88888889 	stmhiia	r8, {r0, r3, r7, fp, pc}
    64d8:	40000e88 	andmi	r0, r0, r8, lsl #29
    64dc:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    64e0:	40000e9a 	mulmi	r0, sl, lr

000064e4 <mainloop>:
  return 0;
}


void mainloop(void) //mainloop is triggered at 1 kHz
{
    64e4:	e1a0c00d 	mov	ip, sp
    64e8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    64ec:	e24cb004 	sub	fp, ip, #4	; 0x4
    64f0:	e24dd00c 	sub	sp, sp, #12	; 0xc
    static unsigned char led_cnt=0, led_state=1;
    static int Firefly_led_fin_cnt=0;
	unsigned char t;

	//blink red led if no GPS lock available
	led_cnt++;
    64f4:	e59f33bc 	ldr	r3, [pc, #956]	; 68b8 <.text+0x68b8>
    64f8:	e5d33000 	ldrb	r3, [r3]
    64fc:	e2833001 	add	r3, r3, #1	; 0x1
    6500:	e20330ff 	and	r3, r3, #255	; 0xff
    6504:	e59f23ac 	ldr	r2, [pc, #940]	; 68b8 <.text+0x68b8>
    6508:	e5c23000 	strb	r3, [r2]
	if((GPS_Data.status&0xFF)==0x03)
    650c:	e59f33a8 	ldr	r3, [pc, #936]	; 68bc <.text+0x68bc>
    6510:	e5933028 	ldr	r3, [r3, #40]
    6514:	e20330ff 	and	r3, r3, #255	; 0xff
    6518:	e3530003 	cmp	r3, #3	; 0x3
    651c:	1a000003 	bne	6530 <mainloop+0x4c>
	{
		LED(0,OFF);
    6520:	e3a00000 	mov	r0, #0	; 0x0
    6524:	e3a01000 	mov	r1, #0	; 0x0
    6528:	eb00021e 	bl	6da8 <LED>
    652c:	ea000011 	b	6578 <mainloop+0x94>
	}
	else
	{
	    if(led_cnt==150)
    6530:	e59f3380 	ldr	r3, [pc, #896]	; 68b8 <.text+0x68b8>
    6534:	e5d33000 	ldrb	r3, [r3]
    6538:	e3530096 	cmp	r3, #150	; 0x96
    653c:	1a000003 	bne	6550 <mainloop+0x6c>
	    {
	      LED(0,ON);
    6540:	e3a00000 	mov	r0, #0	; 0x0
    6544:	e3a01001 	mov	r1, #1	; 0x1
    6548:	eb000216 	bl	6da8 <LED>
    654c:	ea000009 	b	6578 <mainloop+0x94>
	    }
	    else if(led_cnt==200)
    6550:	e59f3360 	ldr	r3, [pc, #864]	; 68b8 <.text+0x68b8>
    6554:	e5d33000 	ldrb	r3, [r3]
    6558:	e35300c8 	cmp	r3, #200	; 0xc8
    655c:	1a000005 	bne	6578 <mainloop+0x94>
	    {
	      led_cnt=0;
    6560:	e59f3350 	ldr	r3, [pc, #848]	; 68b8 <.text+0x68b8>
    6564:	e3a02000 	mov	r2, #0	; 0x0
    6568:	e5c32000 	strb	r2, [r3]
	      LED(0,OFF);
    656c:	e3a00000 	mov	r0, #0	; 0x0
    6570:	e3a01000 	mov	r1, #0	; 0x0
    6574:	eb00020b 	bl	6da8 <LED>
	    }
	}


	//after first lock, determine magnetic inclination and declination
	if (SYSTEM_initialized)
    6578:	e59f3340 	ldr	r3, [pc, #832]	; 68c0 <.text+0x68c0>
    657c:	e5d33000 	ldrb	r3, [r3]
    6580:	e20330ff 	and	r3, r3, #255	; 0xff
    6584:	e3530000 	cmp	r3, #0	; 0x0
    6588:	0a000035 	beq	6664 <mainloop+0x180>
	{
		if ((!declinationAvailable) && (GPS_Data.horizontal_accuracy<10000) && ((GPS_Data.status&0x03)==0x03)) //make sure GPS lock is valid
    658c:	e59f3330 	ldr	r3, [pc, #816]	; 68c4 <.text+0x68c4>
    6590:	e5d33000 	ldrb	r3, [r3]
    6594:	e20330ff 	and	r3, r3, #255	; 0xff
    6598:	e3530000 	cmp	r3, #0	; 0x0
    659c:	1a000030 	bne	6664 <mainloop+0x180>
    65a0:	e59f3314 	ldr	r3, [pc, #788]	; 68bc <.text+0x68bc>
    65a4:	e5932018 	ldr	r2, [r3, #24]
    65a8:	e3a03c27 	mov	r3, #9984	; 0x2700
    65ac:	e283300f 	add	r3, r3, #15	; 0xf
    65b0:	e1520003 	cmp	r2, r3
    65b4:	8a00002a 	bhi	6664 <mainloop+0x180>
    65b8:	e59f32fc 	ldr	r3, [pc, #764]	; 68bc <.text+0x68bc>
    65bc:	e5933028 	ldr	r3, [r3, #40]
    65c0:	e2033003 	and	r3, r3, #3	; 0x3
    65c4:	e3530003 	cmp	r3, #3	; 0x3
    65c8:	1a000025 	bne	6664 <mainloop+0x180>
		{
			int status;
			estimatedDeclination=getDeclination(GPS_Data.latitude,GPS_Data.longitude,GPS_Data.height/1000,2012,&status);
    65cc:	e59f32e8 	ldr	r3, [pc, #744]	; 68bc <.text+0x68bc>
    65d0:	e5930000 	ldr	r0, [r3]
    65d4:	e59f32e0 	ldr	r3, [pc, #736]	; 68bc <.text+0x68bc>
    65d8:	e593c004 	ldr	ip, [r3, #4]
    65dc:	e59f32d8 	ldr	r3, [pc, #728]	; 68bc <.text+0x68bc>
    65e0:	e5931008 	ldr	r1, [r3, #8]
    65e4:	e59f32dc 	ldr	r3, [pc, #732]	; 68c8 <.text+0x68c8>
    65e8:	e0c32391 	smull	r2, r3, r1, r3
    65ec:	e1a02343 	mov	r2, r3, asr #6
    65f0:	e1a03fc1 	mov	r3, r1, asr #31
    65f4:	e0632002 	rsb	r2, r3, r2
    65f8:	e24b3014 	sub	r3, fp, #20	; 0x14
    65fc:	e58d3000 	str	r3, [sp]
    6600:	e1a0100c 	mov	r1, ip
    6604:	e3a03e7d 	mov	r3, #2000	; 0x7d0
    6608:	e283300c 	add	r3, r3, #12	; 0xc
    660c:	eb003942 	bl	14b1c <getDeclination>
    6610:	e1a02000 	mov	r2, r0
    6614:	e59f32b0 	ldr	r3, [pc, #688]	; 68cc <.text+0x68cc>
    6618:	e5832000 	str	r2, [r3]
			if (estimatedDeclination<-32000) estimatedDeclination=-32000;
    661c:	e59f32a8 	ldr	r3, [pc, #680]	; 68cc <.text+0x68cc>
    6620:	e5933000 	ldr	r3, [r3]
    6624:	e3730c7d 	cmn	r3, #32000	; 0x7d00
    6628:	aa000003 	bge	663c <mainloop+0x158>
    662c:	e59f2298 	ldr	r2, [pc, #664]	; 68cc <.text+0x68cc>
    6630:	e3a03483 	mov	r3, #-2097152000	; 0x83000000
    6634:	e1a03843 	mov	r3, r3, asr #16
    6638:	e5823000 	str	r3, [r2]
			if (estimatedDeclination>32000) estimatedDeclination=32000;
    663c:	e59f3288 	ldr	r3, [pc, #648]	; 68cc <.text+0x68cc>
    6640:	e5933000 	ldr	r3, [r3]
    6644:	e3530c7d 	cmp	r3, #32000	; 0x7d00
    6648:	da000002 	ble	6658 <mainloop+0x174>
    664c:	e59f2278 	ldr	r2, [pc, #632]	; 68cc <.text+0x68cc>
    6650:	e3a03c7d 	mov	r3, #32000	; 0x7d00
    6654:	e5823000 	str	r3, [r2]
			declinationAvailable=1;
    6658:	e59f3264 	ldr	r3, [pc, #612]	; 68c4 <.text+0x68c4>
    665c:	e3a02001 	mov	r2, #1	; 0x1
    6660:	e5c32000 	strb	r2, [r3]
		}
	}

	//toggle green LED and update SDK input struct when GPS data packet is received
    if (gpsLEDTrigger)
    6664:	e59f3264 	ldr	r3, [pc, #612]	; 68d0 <.text+0x68d0>
    6668:	e5d33000 	ldrb	r3, [r3]
    666c:	e3530000 	cmp	r3, #0	; 0x0
    6670:	0a000047 	beq	6794 <mainloop+0x2b0>
    {
		if(led_state)
    6674:	e59f3258 	ldr	r3, [pc, #600]	; 68d4 <.text+0x68d4>
    6678:	e5d33000 	ldrb	r3, [r3]
    667c:	e3530000 	cmp	r3, #0	; 0x0
    6680:	0a000006 	beq	66a0 <mainloop+0x1bc>
		{
			led_state=0;
    6684:	e59f3248 	ldr	r3, [pc, #584]	; 68d4 <.text+0x68d4>
    6688:	e3a02000 	mov	r2, #0	; 0x0
    668c:	e5c32000 	strb	r2, [r3]
			LED(1,OFF);
    6690:	e3a00001 	mov	r0, #1	; 0x1
    6694:	e3a01000 	mov	r1, #0	; 0x0
    6698:	eb0001c2 	bl	6da8 <LED>
    669c:	ea000005 	b	66b8 <mainloop+0x1d4>
		}
		else
		{
			LED(1,ON);
    66a0:	e3a00001 	mov	r0, #1	; 0x1
    66a4:	e3a01001 	mov	r1, #1	; 0x1
    66a8:	eb0001be 	bl	6da8 <LED>
			led_state=1;
    66ac:	e59f3220 	ldr	r3, [pc, #544]	; 68d4 <.text+0x68d4>
    66b0:	e3a02001 	mov	r2, #1	; 0x1
    66b4:	e5c32000 	strb	r2, [r3]
		}

		RO_ALL_Data.GPS_height=GPS_Data.height;
    66b8:	e59f31fc 	ldr	r3, [pc, #508]	; 68bc <.text+0x68bc>
    66bc:	e5932008 	ldr	r2, [r3, #8]
    66c0:	e59f3210 	ldr	r3, [pc, #528]	; 68d8 <.text+0x68d8>
    66c4:	e5832058 	str	r2, [r3, #88]
		RO_ALL_Data.GPS_latitude=GPS_Data.latitude;
    66c8:	e59f31ec 	ldr	r3, [pc, #492]	; 68bc <.text+0x68bc>
    66cc:	e5932000 	ldr	r2, [r3]
    66d0:	e59f3200 	ldr	r3, [pc, #512]	; 68d8 <.text+0x68d8>
    66d4:	e5832050 	str	r2, [r3, #80]
		RO_ALL_Data.GPS_longitude=GPS_Data.longitude;
    66d8:	e59f31dc 	ldr	r3, [pc, #476]	; 68bc <.text+0x68bc>
    66dc:	e5932004 	ldr	r2, [r3, #4]
    66e0:	e59f31f0 	ldr	r3, [pc, #496]	; 68d8 <.text+0x68d8>
    66e4:	e5832054 	str	r2, [r3, #84]
		RO_ALL_Data.GPS_speed_x=GPS_Data.speed_x;
    66e8:	e59f31cc 	ldr	r3, [pc, #460]	; 68bc <.text+0x68bc>
    66ec:	e593200c 	ldr	r2, [r3, #12]
    66f0:	e59f31e0 	ldr	r3, [pc, #480]	; 68d8 <.text+0x68d8>
    66f4:	e583205c 	str	r2, [r3, #92]
		RO_ALL_Data.GPS_speed_y=GPS_Data.speed_y;
    66f8:	e59f31bc 	ldr	r3, [pc, #444]	; 68bc <.text+0x68bc>
    66fc:	e5932010 	ldr	r2, [r3, #16]
    6700:	e59f31d0 	ldr	r3, [pc, #464]	; 68d8 <.text+0x68d8>
    6704:	e5832060 	str	r2, [r3, #96]
		RO_ALL_Data.GPS_status=GPS_Data.status;
    6708:	e59f31ac 	ldr	r3, [pc, #428]	; 68bc <.text+0x68bc>
    670c:	e5932028 	ldr	r2, [r3, #40]
    6710:	e59f31c0 	ldr	r3, [pc, #448]	; 68d8 <.text+0x68d8>
    6714:	e5832078 	str	r2, [r3, #120]
		RO_ALL_Data.GPS_sat_num=GPS_Data.numSV;
    6718:	e59f319c 	ldr	r3, [pc, #412]	; 68bc <.text+0x68bc>
    671c:	e5932024 	ldr	r2, [r3, #36]
    6720:	e59f31b0 	ldr	r3, [pc, #432]	; 68d8 <.text+0x68d8>
    6724:	e5832074 	str	r2, [r3, #116]
		RO_ALL_Data.GPS_week=GPS_Time.week;
    6728:	e59f31ac 	ldr	r3, [pc, #428]	; 68dc <.text+0x68dc>
    672c:	e1d320b4 	ldrh	r2, [r3, #4]
    6730:	e59f31a0 	ldr	r3, [pc, #416]	; 68d8 <.text+0x68d8>
    6734:	e1c328b0 	strh	r2, [r3, #128]
		RO_ALL_Data.GPS_time_of_week=GPS_Time.time_of_week;
    6738:	e59f319c 	ldr	r3, [pc, #412]	; 68dc <.text+0x68dc>
    673c:	e5932000 	ldr	r2, [r3]
    6740:	e59f3190 	ldr	r3, [pc, #400]	; 68d8 <.text+0x68d8>
    6744:	e583207c 	str	r2, [r3, #124]
		RO_ALL_Data.GPS_heading=GPS_Data.heading;
    6748:	e59f316c 	ldr	r3, [pc, #364]	; 68bc <.text+0x68bc>
    674c:	e5932014 	ldr	r2, [r3, #20]
    6750:	e59f3180 	ldr	r3, [pc, #384]	; 68d8 <.text+0x68d8>
    6754:	e5832064 	str	r2, [r3, #100]
		RO_ALL_Data.GPS_position_accuracy=GPS_Data.horizontal_accuracy;
    6758:	e59f315c 	ldr	r3, [pc, #348]	; 68bc <.text+0x68bc>
    675c:	e5932018 	ldr	r2, [r3, #24]
    6760:	e59f3170 	ldr	r3, [pc, #368]	; 68d8 <.text+0x68d8>
    6764:	e5832068 	str	r2, [r3, #104]
		RO_ALL_Data.GPS_speed_accuracy=GPS_Data.speed_accuracy;
    6768:	e59f314c 	ldr	r3, [pc, #332]	; 68bc <.text+0x68bc>
    676c:	e5932020 	ldr	r2, [r3, #32]
    6770:	e59f3160 	ldr	r3, [pc, #352]	; 68d8 <.text+0x68d8>
    6774:	e5832070 	str	r2, [r3, #112]
		RO_ALL_Data.GPS_height_accuracy=GPS_Data.vertical_accuracy;
    6778:	e59f313c 	ldr	r3, [pc, #316]	; 68bc <.text+0x68bc>
    677c:	e593201c 	ldr	r2, [r3, #28]
    6780:	e59f3150 	ldr	r3, [pc, #336]	; 68d8 <.text+0x68d8>
    6784:	e583206c 	str	r2, [r3, #108]

		gpsLEDTrigger=0;
    6788:	e59f2140 	ldr	r2, [pc, #320]	; 68d0 <.text+0x68d0>
    678c:	e3a03000 	mov	r3, #0	; 0x0
    6790:	e5c23000 	strb	r3, [r2]
    }

	//re-trigger UART-transmission if it was paused by modem CTS pin
	if(trigger_transmission)
    6794:	e59f3144 	ldr	r3, [pc, #324]	; 68e0 <.text+0x68e0>
    6798:	e5d33000 	ldrb	r3, [r3]
    679c:	e3530000 	cmp	r3, #0	; 0x0
    67a0:	0a000016 	beq	6800 <mainloop+0x31c>
	{
		if(!(IOPIN0&(1<<CTS_RADIO)))
    67a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    67a8:	e283390a 	add	r3, r3, #163840	; 0x28000
    67ac:	e5933000 	ldr	r3, [r3]
    67b0:	e2033501 	and	r3, r3, #4194304	; 0x400000
    67b4:	e3530000 	cmp	r3, #0	; 0x0
    67b8:	1a000010 	bne	6800 <mainloop+0x31c>
	  	{
	  		trigger_transmission=0;
    67bc:	e59f211c 	ldr	r2, [pc, #284]	; 68e0 <.text+0x68e0>
    67c0:	e3a03000 	mov	r3, #0	; 0x0
    67c4:	e5c23000 	strb	r3, [r2]
		    if(ringbuffer(RBREAD, &t, 1))
    67c8:	e24b300d 	sub	r3, fp, #13	; 0xd
    67cc:	e3a00000 	mov	r0, #0	; 0x0
    67d0:	e1a01003 	mov	r1, r3
    67d4:	e3a02001 	mov	r2, #1	; 0x1
    67d8:	eb0005af 	bl	7e9c <ringbuffer>
    67dc:	e1a03000 	mov	r3, r0
    67e0:	e3530000 	cmp	r3, #0	; 0x0
    67e4:	0a000005 	beq	6800 <mainloop+0x31c>
		    {
		      transmission_running=1;
    67e8:	e59f20f4 	ldr	r2, [pc, #244]	; 68e4 <.text+0x68e4>
    67ec:	e3a03001 	mov	r3, #1	; 0x1
    67f0:	e5c23000 	strb	r3, [r2]
		      UARTWriteChar(t);
    67f4:	e55b300d 	ldrb	r3, [fp, #-13]
    67f8:	e1a00003 	mov	r0, r3
    67fc:	eb000422 	bl	788c <UARTWriteChar>
		    }
	  	}
	}

#ifdef MATLAB
	//re-trigger UART-transmission if it was paused by modem CTS pin
	if(trigger_transmission)
	{
		if(!(IOPIN0&(1<<CTS_RADIO)))
	  	{
	  		trigger_transmission=0;
		    if(UART_Matlab_fifo(RBREAD, &t, 1))
		    {
		      transmission_running=1;
		      UARTWriteChar(t);
		    }
	  	}
	}
#endif

	//send data packet as an example how to use HL_serial_0 (please refer to uart.c for details)
/*
    if(uart_cnt++==ControllerCyclesPerSecond/DataOutputsPerSecond)
    {
    	uart_cnt=0;
      	if((sizeof(RO_ALL_Data))<ringbuffer(RBFREE, 0, 0))
       	{
       		UART_SendPacket(&RO_ALL_Data, sizeof(RO_ALL_Data), PD_RO_ALL_DATA);
       	}
    }
*/
    //handle gps data reception
    uBloxReceiveEngine();
    6800:	eb003f0d 	bl	1643c <uBloxReceiveEngine>

	//run SDK mainloop. Please put all your data handling / controller code in sdk.c
	SDK_mainloop();
    6804:	ebffee66 	bl	21a4 <SDK_mainloop>

    //write data to transmit buffer for immediate transfer to LL processor
    HL2LL_write_cycle();
    6808:	ebffe705 	bl	424 <HL2LL_write_cycle>

    //control pan-tilt-unit ("cam option 4" @ AscTec Pelican and AscTec Firefly)
    PTU_update();
    680c:	eb001229 	bl	b0b8 <PTU_update>

    //synchronize all variables, commands and parameters with ACI
    aciSyncVar();
    6810:	ebfff6fe 	bl	4410 <aciSyncVar>
    aciSyncCmd();
    6814:	ebfff699 	bl	4280 <aciSyncCmd>
    aciSyncPar();
    6818:	ebfff634 	bl	40f0 <aciSyncPar>

    //run ACI engine
    aciEngine();
    681c:	ebfffd43 	bl	5d30 <aciEngine>

    //send buildinfo
    if ((SYSTEM_initialized) && (!transmitBuildInfoTrigger))
    6820:	e59f3098 	ldr	r3, [pc, #152]	; 68c0 <.text+0x68c0>
    6824:	e5d33000 	ldrb	r3, [r3]
    6828:	e20330ff 	and	r3, r3, #255	; 0xff
    682c:	e3530000 	cmp	r3, #0	; 0x0
    6830:	0a000007 	beq	6854 <mainloop+0x370>
    6834:	e59f30ac 	ldr	r3, [pc, #172]	; 68e8 <.text+0x68e8>
    6838:	e5d33000 	ldrb	r3, [r3]
    683c:	e20330ff 	and	r3, r3, #255	; 0xff
    6840:	e3530000 	cmp	r3, #0	; 0x0
    6844:	1a000002 	bne	6854 <mainloop+0x370>
		transmitBuildInfoTrigger=1;
    6848:	e59f3098 	ldr	r3, [pc, #152]	; 68e8 <.text+0x68e8>
    684c:	e3a02001 	mov	r2, #1	; 0x1
    6850:	e5c32000 	strb	r2, [r3]

    //Firefly LED
    if (SYSTEM_initialized&&fireflyLedEnabled)
    6854:	e59f3064 	ldr	r3, [pc, #100]	; 68c0 <.text+0x68c0>
    6858:	e5d33000 	ldrb	r3, [r3]
    685c:	e20330ff 	and	r3, r3, #255	; 0xff
    6860:	e3530000 	cmp	r3, #0	; 0x0
    6864:	0a000010 	beq	68ac <mainloop+0x3c8>
    6868:	e59f307c 	ldr	r3, [pc, #124]	; 68ec <.text+0x68ec>
    686c:	e5d33000 	ldrb	r3, [r3]
    6870:	e3530000 	cmp	r3, #0	; 0x0
    6874:	0a00000c 	beq	68ac <mainloop+0x3c8>
    {
    	if(++Firefly_led_fin_cnt==10)
    6878:	e59f3070 	ldr	r3, [pc, #112]	; 68f0 <.text+0x68f0>
    687c:	e5933000 	ldr	r3, [r3]
    6880:	e2832001 	add	r2, r3, #1	; 0x1
    6884:	e59f3064 	ldr	r3, [pc, #100]	; 68f0 <.text+0x68f0>
    6888:	e5832000 	str	r2, [r3]
    688c:	e59f305c 	ldr	r3, [pc, #92]	; 68f0 <.text+0x68f0>
    6890:	e5933000 	ldr	r3, [r3]
    6894:	e353000a 	cmp	r3, #10	; 0xa
    6898:	1a000003 	bne	68ac <mainloop+0x3c8>
    	{
    		Firefly_led_fin_cnt=0;
    689c:	e59f204c 	ldr	r2, [pc, #76]	; 68f0 <.text+0x68f0>
    68a0:	e3a03000 	mov	r3, #0	; 0x0
    68a4:	e5823000 	str	r3, [r2]
    		fireFlyLedHandler();
    68a8:	eb000bac 	bl	9760 <fireFlyLedHandler>
    	}
    }

}
    68ac:	e24bd00c 	sub	sp, fp, #12	; 0xc
    68b0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    68b4:	e12fff1e 	bx	lr
    68b8:	40000ea4 	andmi	r0, r0, r4, lsr #29
    68bc:	40002014 	andmi	r2, r0, r4, lsl r0
    68c0:	40000e98 	mulmi	r0, r8, lr
    68c4:	40001280 	andmi	r1, r0, r0, lsl #5
    68c8:	10624dd3 	ldrned	r4, [r2], #-211
    68cc:	40001278 	andmi	r1, r0, r8, ror r2
    68d0:	40000da0 	andmi	r0, r0, r0, lsr #27
    68d4:	40000022 	andmi	r0, r0, r2, lsr #32
    68d8:	400020a4 	andmi	r2, r0, r4, lsr #1
    68dc:	40004dd8 	ldrmid	r4, [r0], -r8
    68e0:	40000eac 	andmi	r0, r0, ip, lsr #29
    68e4:	40000eaa 	andmi	r0, r0, sl, lsr #29
    68e8:	40000db2 	strmih	r0, [r0], -r2
    68ec:	40000e99 	mulmi	r0, r9, lr
    68f0:	40000ea0 	andmi	r0, r0, r0, lsr #29

000068f4 <ACISDK>:


void ACISDK(void)
{
    68f4:	e1a0c00d 	mov	ip, sp
    68f8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    68fc:	e24cb004 	sub	fp, ip, #4	; 0x4
    6900:	e24dd008 	sub	sp, sp, #8	; 0x8
	aciInit(1000);
    6904:	e3a00ffa 	mov	r0, #1000	; 0x3e8
    6908:	ebfff291 	bl	3354 <aciInit>
	lpc_aci_init();
    690c:	ebfff27d 	bl	3308 <lpc_aci_init>
#ifndef MATLAB
	aciSetStartTxCallback(UARTWriteChar);
    6910:	e59f033c 	ldr	r0, [pc, #828]	; 6c54 <.text+0x6c54>
    6914:	ebfff2e0 	bl	349c <aciSetStartTxCallback>
	// Variables
	/*
	aciPublishVariable(&RO_ALL_Data.UAV_status, VARTYPE_INT16, 0x0001, "UAV_status", "UAV status information","See in wiki");
	aciPublishVariable(&RO_ALL_Data.flight_time, VARTYPE_INT16, 0x0002, "flight_time", "Total flight time","s");
	aciPublishVariable(&RO_ALL_Data.battery_voltage, VARTYPE_INT16, 0x0003, "battery_voltage", "Battery voltage","mV");
	aciPublishVariable(&RO_ALL_Data.HL_cpu_load, VARTYPE_INT16, 0x0004, "HL_cpu_load", "High-level CPU load","Hz");
	aciPublishVariable(&RO_ALL_Data.HL_up_time, VARTYPE_INT16, 0x0005, "HL_up_time", "AHigh-level up-time","ms");

	aciPublishVariable(&RO_ALL_Data.motor_rpm[0], VARTYPE_UINT8, 0x0100, "motor_rpm[0]", "Quadcopter: front, Hexcopter front-left", "RPM measurements (0..200)");
	aciPublishVariable(&RO_ALL_Data.motor_rpm[1], VARTYPE_UINT8, 0x0101, "motor_rpm[1]", "Quadcopter: rear, Hexcopter left", "RPM measurements (0..200)");
	aciPublishVariable(&RO_ALL_Data.motor_rpm[2], VARTYPE_UINT8, 0x0102, "motor_rpm[2]", "Quadcopter: left, Hexcopter rear-left", "RPM measurements (0..200)");
	aciPublishVariable(&RO_ALL_Data.motor_rpm[3], VARTYPE_UINT8, 0x0103, "motor_rpm[3]", "Quadcopter: right, Hexcopter rear-right", "RPM measurements (0..200)");
	aciPublishVariable(&RO_ALL_Data.motor_rpm[4], VARTYPE_UINT8, 0x0104, "motor_rpm[4]", "Quadcopter: N/A, Hexcopter right", "RPM measurements (0..200)");
	aciPublishVariable(&RO_ALL_Data.motor_rpm[5], VARTYPE_UINT8, 0x0105, "motor_rpm[5]", "Quadcopter: N/A, Hexcopter front-right", "RPM measurements (0..200)");

	aciPublishVariable(&RO_ALL_Data.GPS_latitude, VARTYPE_INT32, 0x0106, "GPS_latitude", "Latitude from the GPS sensor", "degrees * 10^7");
	aciPublishVariable(&RO_ALL_Data.GPS_longitude, VARTYPE_INT32, 0x0107, "GPS_longitude", "Longitude from the GPS sensor", "degrees * 10^7");
	aciPublishVariable(&RO_ALL_Data.GPS_height, VARTYPE_INT32, 0x0108, "GPS_height", "Height from the GPS sensor", "mm");
	aciPublishVariable(&RO_ALL_Data.GPS_speed_x, VARTYPE_INT32, 0x0109, "GPS_speed_x", "Speed in East/West from the GPS sensor", "mm/s");
	aciPublishVariable(&RO_ALL_Data.GPS_speed_y, VARTYPE_INT32, 0x010A, "GPS_speed_y", "Speed in North/South from the GPS sensor", "mm/s");
	aciPublishVariable(&RO_ALL_Data.GPS_heading, VARTYPE_INT32, 0x010B, "GPS_heading", "Heading from the Compass", "deg * 1000");
	aciPublishVariable(&RO_ALL_Data.GPS_position_accuracy, VARTYPE_UINT32, 0x010C, "GPS_position_accuracy", "GPS position accuracy estimate", "mm");
	aciPublishVariable(&RO_ALL_Data.GPS_height_accuracy, VARTYPE_UINT32, 0x010D, "GPS_height_accuracy", "GPS height accuracy estimate", "mm");
	aciPublishVariable(&RO_ALL_Data.GPS_speed_accuracy, VARTYPE_UINT32, 0x010E, "GPS_speed_accuracy", "GPS speed accuracy estimate", "mm/s");
	aciPublishVariable(&RO_ALL_Data.GPS_sat_num, VARTYPE_UINT32, 0x010F, "GPS_sat_num", "Number of satellites used in NAV solution", "count");
	aciPublishVariable(&RO_ALL_Data.GPS_status, VARTYPE_INT32, 0x0110, "GPS_status", "GPS status information", "see documentation");
	aciPublishVariable(&RO_ALL_Data.GPS_time_of_week, VARTYPE_UINT32, 0x0111, "GPS_time_of_week", "Time of the week (1 week = 604,800 s)", "ms");
	aciPublishVariable(&RO_ALL_Data.GPS_week, VARTYPE_UINT16, 0x0112, "GPS_week", "Week counter since 1980", "count");
	*/

	aciPublishVariable(&RO_ALL_Data.angvel_pitch, VARTYPE_INT32, 0x0200, "angvel_pitch", "Pitch angle velocity", "0.0154 degree/s, ""bias free");
    6918:	e59f3338 	ldr	r3, [pc, #824]	; 6c58 <.text+0x6c58>
    691c:	e58d3000 	str	r3, [sp]
    6920:	e59f3334 	ldr	r3, [pc, #820]	; 6c5c <.text+0x6c5c>
    6924:	e58d3004 	str	r3, [sp, #4]
    6928:	e59f0330 	ldr	r0, [pc, #816]	; 6c60 <.text+0x6c60>
    692c:	e3a01010 	mov	r1, #16	; 0x10
    6930:	e3a02c02 	mov	r2, #512	; 0x200
    6934:	e59f3328 	ldr	r3, [pc, #808]	; 6c64 <.text+0x6c64>
    6938:	ebfff400 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.angvel_roll, VARTYPE_INT32, 0x0201, "angvel_roll", "Roll angle velocity", "0.0154 degree/s, bias free");
    693c:	e59f3324 	ldr	r3, [pc, #804]	; 6c68 <.text+0x6c68>
    6940:	e58d3000 	str	r3, [sp]
    6944:	e59f3320 	ldr	r3, [pc, #800]	; 6c6c <.text+0x6c6c>
    6948:	e58d3004 	str	r3, [sp, #4]
    694c:	e59f031c 	ldr	r0, [pc, #796]	; 6c70 <.text+0x6c70>
    6950:	e3a01010 	mov	r1, #16	; 0x10
    6954:	e3a02c02 	mov	r2, #512	; 0x200
    6958:	e2822001 	add	r2, r2, #1	; 0x1
    695c:	e59f3310 	ldr	r3, [pc, #784]	; 6c74 <.text+0x6c74>
    6960:	ebfff3f6 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.angvel_yaw, VARTYPE_INT32, 0x0202, "angvel_yaw", "Yaw angle velocity", "0.0154 degree/s, bias free");
    6964:	e59f330c 	ldr	r3, [pc, #780]	; 6c78 <.text+0x6c78>
    6968:	e58d3000 	str	r3, [sp]
    696c:	e59f3308 	ldr	r3, [pc, #776]	; 6c7c <.text+0x6c7c>
    6970:	e58d3004 	str	r3, [sp, #4]
    6974:	e59f0304 	ldr	r0, [pc, #772]	; 6c80 <.text+0x6c80>
    6978:	e3a01010 	mov	r1, #16	; 0x10
    697c:	e3a02c02 	mov	r2, #512	; 0x200
    6980:	e2822002 	add	r2, r2, #2	; 0x2
    6984:	e59f32f8 	ldr	r3, [pc, #760]	; 6c84 <.text+0x6c84>
    6988:	ebfff3ec 	bl	3940 <aciPublishVariableInt>

	aciPublishVariable(&RO_ALL_Data.acc_x, VARTYPE_INT16, 0x0203, "acc_x", "Acc-sensor output in x, body frame coordinate system","-10000..+10000 = -1g..+1g");
    698c:	e59f32f4 	ldr	r3, [pc, #756]	; 6c88 <.text+0x6c88>
    6990:	e58d3000 	str	r3, [sp]
    6994:	e59f32f0 	ldr	r3, [pc, #752]	; 6c8c <.text+0x6c8c>
    6998:	e58d3004 	str	r3, [sp, #4]
    699c:	e59f02ec 	ldr	r0, [pc, #748]	; 6c90 <.text+0x6c90>
    69a0:	e3a01008 	mov	r1, #8	; 0x8
    69a4:	e3a02c02 	mov	r2, #512	; 0x200
    69a8:	e2822003 	add	r2, r2, #3	; 0x3
    69ac:	e59f32e0 	ldr	r3, [pc, #736]	; 6c94 <.text+0x6c94>
    69b0:	ebfff3e2 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.acc_y, VARTYPE_INT16, 0x0204, "acc_y", "Acc-sensor output in y, body frame coordinate system","-10000..+10000 = -1g..+1g");
    69b4:	e59f32dc 	ldr	r3, [pc, #732]	; 6c98 <.text+0x6c98>
    69b8:	e58d3000 	str	r3, [sp]
    69bc:	e59f32d8 	ldr	r3, [pc, #728]	; 6c9c <.text+0x6c9c>
    69c0:	e58d3004 	str	r3, [sp, #4]
    69c4:	e59f02d4 	ldr	r0, [pc, #724]	; 6ca0 <.text+0x6ca0>
    69c8:	e3a01008 	mov	r1, #8	; 0x8
    69cc:	e3a02f81 	mov	r2, #516	; 0x204
    69d0:	e59f32cc 	ldr	r3, [pc, #716]	; 6ca4 <.text+0x6ca4>
    69d4:	ebfff3d9 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.acc_z, VARTYPE_INT16, 0x0205, "acc_z", "Acc-sensor output in z, body frame coordinate system","-10000..+10000 = -1g..+1g");
    69d8:	e59f32c8 	ldr	r3, [pc, #712]	; 6ca8 <.text+0x6ca8>
    69dc:	e58d3000 	str	r3, [sp]
    69e0:	e59f32c4 	ldr	r3, [pc, #708]	; 6cac <.text+0x6cac>
    69e4:	e58d3004 	str	r3, [sp, #4]
    69e8:	e59f02c0 	ldr	r0, [pc, #704]	; 6cb0 <.text+0x6cb0>
    69ec:	e3a01008 	mov	r1, #8	; 0x8
    69f0:	e3a02f81 	mov	r2, #516	; 0x204
    69f4:	e2822001 	add	r2, r2, #1	; 0x1
    69f8:	e59f32b4 	ldr	r3, [pc, #692]	; 6cb4 <.text+0x6cb4>
    69fc:	ebfff3cf 	bl	3940 <aciPublishVariableInt>

	aciPublishVariable(&RO_ALL_Data.Hx, VARTYPE_INT32, 0x0206, "Hx", "Magnetic field sensors output in x", "+-2500 =+- earth field strength");
    6a00:	e59f32b0 	ldr	r3, [pc, #688]	; 6cb8 <.text+0x6cb8>
    6a04:	e58d3000 	str	r3, [sp]
    6a08:	e59f32ac 	ldr	r3, [pc, #684]	; 6cbc <.text+0x6cbc>
    6a0c:	e58d3004 	str	r3, [sp, #4]
    6a10:	e59f02a8 	ldr	r0, [pc, #680]	; 6cc0 <.text+0x6cc0>
    6a14:	e3a01010 	mov	r1, #16	; 0x10
    6a18:	e3a02f81 	mov	r2, #516	; 0x204
    6a1c:	e2822002 	add	r2, r2, #2	; 0x2
    6a20:	e59f329c 	ldr	r3, [pc, #668]	; 6cc4 <.text+0x6cc4>
    6a24:	ebfff3c5 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.Hy, VARTYPE_INT32, 0x0207, "Hy", "Magnetic field sensors output in y", "+-2500 =+- earth field strength");
    6a28:	e59f3298 	ldr	r3, [pc, #664]	; 6cc8 <.text+0x6cc8>
    6a2c:	e58d3000 	str	r3, [sp]
    6a30:	e59f3294 	ldr	r3, [pc, #660]	; 6ccc <.text+0x6ccc>
    6a34:	e58d3004 	str	r3, [sp, #4]
    6a38:	e59f0290 	ldr	r0, [pc, #656]	; 6cd0 <.text+0x6cd0>
    6a3c:	e3a01010 	mov	r1, #16	; 0x10
    6a40:	e3a02f81 	mov	r2, #516	; 0x204
    6a44:	e2822003 	add	r2, r2, #3	; 0x3
    6a48:	e59f3284 	ldr	r3, [pc, #644]	; 6cd4 <.text+0x6cd4>
    6a4c:	ebfff3bb 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.Hz, VARTYPE_INT32, 0x0208, "Hz", "Magnetic field sensors output in z", "+-2500 =+- earth field strength");
    6a50:	e59f3280 	ldr	r3, [pc, #640]	; 6cd8 <.text+0x6cd8>
    6a54:	e58d3000 	str	r3, [sp]
    6a58:	e59f327c 	ldr	r3, [pc, #636]	; 6cdc <.text+0x6cdc>
    6a5c:	e58d3004 	str	r3, [sp, #4]
    6a60:	e59f0278 	ldr	r0, [pc, #632]	; 6ce0 <.text+0x6ce0>
    6a64:	e3a01010 	mov	r1, #16	; 0x10
    6a68:	e3a02f82 	mov	r2, #520	; 0x208
    6a6c:	e59f3270 	ldr	r3, [pc, #624]	; 6ce4 <.text+0x6ce4>
    6a70:	ebfff3b2 	bl	3940 <aciPublishVariableInt>

	aciPublishVariable(&RO_ALL_Data.angle_pitch, VARTYPE_INT32, 0x0300, "angle_pitch", "Pitch angle derived by by data fusion", "degree*1000");
    6a74:	e59f326c 	ldr	r3, [pc, #620]	; 6ce8 <.text+0x6ce8>
    6a78:	e58d3000 	str	r3, [sp]
    6a7c:	e59f3268 	ldr	r3, [pc, #616]	; 6cec <.text+0x6cec>
    6a80:	e58d3004 	str	r3, [sp, #4]
    6a84:	e59f0264 	ldr	r0, [pc, #612]	; 6cf0 <.text+0x6cf0>
    6a88:	e3a01010 	mov	r1, #16	; 0x10
    6a8c:	e3a02c03 	mov	r2, #768	; 0x300
    6a90:	e59f325c 	ldr	r3, [pc, #604]	; 6cf4 <.text+0x6cf4>
    6a94:	ebfff3a9 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.angle_roll, VARTYPE_INT32, 0x0301, "angle_roll", "Roll angle derived by data fusion", "degree*1000");
    6a98:	e59f3258 	ldr	r3, [pc, #600]	; 6cf8 <.text+0x6cf8>
    6a9c:	e58d3000 	str	r3, [sp]
    6aa0:	e59f3254 	ldr	r3, [pc, #596]	; 6cfc <.text+0x6cfc>
    6aa4:	e58d3004 	str	r3, [sp, #4]
    6aa8:	e59f0250 	ldr	r0, [pc, #592]	; 6d00 <.text+0x6d00>
    6aac:	e3a01010 	mov	r1, #16	; 0x10
    6ab0:	e3a02c03 	mov	r2, #768	; 0x300
    6ab4:	e2822001 	add	r2, r2, #1	; 0x1
    6ab8:	e59f3244 	ldr	r3, [pc, #580]	; 6d04 <.text+0x6d04>
    6abc:	ebfff39f 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.angle_yaw, VARTYPE_INT32, 0x0302, "angle_yaw", "Yaw angle derived by data fusion", "degree*1000");
    6ac0:	e59f3240 	ldr	r3, [pc, #576]	; 6d08 <.text+0x6d08>
    6ac4:	e58d3000 	str	r3, [sp]
    6ac8:	e59f323c 	ldr	r3, [pc, #572]	; 6d0c <.text+0x6d0c>
    6acc:	e58d3004 	str	r3, [sp, #4]
    6ad0:	e59f0238 	ldr	r0, [pc, #568]	; 6d10 <.text+0x6d10>
    6ad4:	e3a01010 	mov	r1, #16	; 0x10
    6ad8:	e3a02c03 	mov	r2, #768	; 0x300
    6adc:	e2822002 	add	r2, r2, #2	; 0x2
    6ae0:	e59f322c 	ldr	r3, [pc, #556]	; 6d14 <.text+0x6d14>
    6ae4:	ebfff395 	bl	3940 <aciPublishVariableInt>

	aciPublishVariable(&RO_ALL_Data.fusion_latitude, VARTYPE_INT32, 0x0303, "fusion_latitude", "Fused latitude with all other sensors (best estimations)", "degrees * 10^7");
    6ae8:	e59f3228 	ldr	r3, [pc, #552]	; 6d18 <.text+0x6d18>
    6aec:	e58d3000 	str	r3, [sp]
    6af0:	e59f3224 	ldr	r3, [pc, #548]	; 6d1c <.text+0x6d1c>
    6af4:	e58d3004 	str	r3, [sp, #4]
    6af8:	e59f0220 	ldr	r0, [pc, #544]	; 6d20 <.text+0x6d20>
    6afc:	e3a01010 	mov	r1, #16	; 0x10
    6b00:	e3a02c03 	mov	r2, #768	; 0x300
    6b04:	e2822003 	add	r2, r2, #3	; 0x3
    6b08:	e59f3214 	ldr	r3, [pc, #532]	; 6d24 <.text+0x6d24>
    6b0c:	ebfff38b 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.fusion_longitude, VARTYPE_INT32, 0x0304, "fusion_longitude", "Fused longitude with all other sensors (best estimations)", "degrees * 10^7");
    6b10:	e59f3210 	ldr	r3, [pc, #528]	; 6d28 <.text+0x6d28>
    6b14:	e58d3000 	str	r3, [sp]
    6b18:	e59f320c 	ldr	r3, [pc, #524]	; 6d2c <.text+0x6d2c>
    6b1c:	e58d3004 	str	r3, [sp, #4]
    6b20:	e59f0208 	ldr	r0, [pc, #520]	; 6d30 <.text+0x6d30>
    6b24:	e3a01010 	mov	r1, #16	; 0x10
    6b28:	e3a02fc1 	mov	r2, #772	; 0x304
    6b2c:	e59f3200 	ldr	r3, [pc, #512]	; 6d34 <.text+0x6d34>
    6b30:	ebfff382 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.fusion_dheight, VARTYPE_INT32, 0x0305, "fusion_dheight", "Difference height after data fusion", "mm/s");
    6b34:	e59f31fc 	ldr	r3, [pc, #508]	; 6d38 <.text+0x6d38>
    6b38:	e58d3000 	str	r3, [sp]
    6b3c:	e59f31f8 	ldr	r3, [pc, #504]	; 6d3c <.text+0x6d3c>
    6b40:	e58d3004 	str	r3, [sp, #4]
    6b44:	e59f01f4 	ldr	r0, [pc, #500]	; 6d40 <.text+0x6d40>
    6b48:	e3a01010 	mov	r1, #16	; 0x10
    6b4c:	e3a02fc1 	mov	r2, #772	; 0x304
    6b50:	e2822001 	add	r2, r2, #1	; 0x1
    6b54:	e59f31e8 	ldr	r3, [pc, #488]	; 6d44 <.text+0x6d44>
    6b58:	ebfff378 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.fusion_height, VARTYPE_INT32, 0x0306, "fusion_height", "Height after data fusion", "mm");
    6b5c:	e59f31e4 	ldr	r3, [pc, #484]	; 6d48 <.text+0x6d48>
    6b60:	e58d3000 	str	r3, [sp]
    6b64:	e59f31e0 	ldr	r3, [pc, #480]	; 6d4c <.text+0x6d4c>
    6b68:	e58d3004 	str	r3, [sp, #4]
    6b6c:	e59f01dc 	ldr	r0, [pc, #476]	; 6d50 <.text+0x6d50>
    6b70:	e3a01010 	mov	r1, #16	; 0x10
    6b74:	e3a02fc1 	mov	r2, #772	; 0x304
    6b78:	e2822002 	add	r2, r2, #2	; 0x2
    6b7c:	e59f31d0 	ldr	r3, [pc, #464]	; 6d54 <.text+0x6d54>
    6b80:	ebfff36e 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.fusion_speed_x, VARTYPE_INT16, 0x0307, "fusion_speed_x", "Fused speed in East/West with all other sensors (best estimations)", "mm/s");
    6b84:	e59f31cc 	ldr	r3, [pc, #460]	; 6d58 <.text+0x6d58>
    6b88:	e58d3000 	str	r3, [sp]
    6b8c:	e59f31c8 	ldr	r3, [pc, #456]	; 6d5c <.text+0x6d5c>
    6b90:	e58d3004 	str	r3, [sp, #4]
    6b94:	e59f01c4 	ldr	r0, [pc, #452]	; 6d60 <.text+0x6d60>
    6b98:	e3a01008 	mov	r1, #8	; 0x8
    6b9c:	e3a02fc1 	mov	r2, #772	; 0x304
    6ba0:	e2822003 	add	r2, r2, #3	; 0x3
    6ba4:	e59f31b8 	ldr	r3, [pc, #440]	; 6d64 <.text+0x6d64>
    6ba8:	ebfff364 	bl	3940 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.fusion_speed_y, VARTYPE_INT16, 0x0308, "fusion_speed_y", "Fused speed in North/South with all other sensors (best estimations)", "mm/s");
    6bac:	e59f31b4 	ldr	r3, [pc, #436]	; 6d68 <.text+0x6d68>
    6bb0:	e58d3000 	str	r3, [sp]
    6bb4:	e59f31b0 	ldr	r3, [pc, #432]	; 6d6c <.text+0x6d6c>
    6bb8:	e58d3004 	str	r3, [sp, #4]
    6bbc:	e59f01ac 	ldr	r0, [pc, #428]	; 6d70 <.text+0x6d70>
    6bc0:	e3a01008 	mov	r1, #8	; 0x8
    6bc4:	e3a02fc2 	mov	r2, #776	; 0x308
    6bc8:	e59f31a4 	ldr	r3, [pc, #420]	; 6d74 <.text+0x6d74>
    6bcc:	ebfff35b 	bl	3940 <aciPublishVariableInt>

	aciPublishVariable(&laser_distance, VARTYPE_INT16, 0x0309, "laser measurement", "the 16-bit measured distance", "cm");	// by Xun
    6bd0:	e59f31a0 	ldr	r3, [pc, #416]	; 6d78 <.text+0x6d78>
    6bd4:	e58d3000 	str	r3, [sp]
    6bd8:	e59f319c 	ldr	r3, [pc, #412]	; 6d7c <.text+0x6d7c>
    6bdc:	e58d3004 	str	r3, [sp, #4]
    6be0:	e59f0198 	ldr	r0, [pc, #408]	; 6d80 <.text+0x6d80>
    6be4:	e3a01008 	mov	r1, #8	; 0x8
    6be8:	e3a02fc2 	mov	r2, #776	; 0x308
    6bec:	e2822001 	add	r2, r2, #1	; 0x1
    6bf0:	e59f318c 	ldr	r3, [pc, #396]	; 6d84 <.text+0x6d84>
    6bf4:	ebfff351 	bl	3940 <aciPublishVariableInt>

	/*
	aciPublishVariable(&RO_ALL_Data.channel[0], VARTYPE_UINT16, 0x0600, "channel[0]", "Pitch command received from the remote control", "0..4095");
	aciPublishVariable(&RO_ALL_Data.channel[1], VARTYPE_UINT16, 0x0601, "channel[1]", "Roll command received from the remote control", "0..4095");
	aciPublishVariable(&RO_ALL_Data.channel[2], VARTYPE_UINT16, 0x0602, "channel[2]", "Thrust command received from the remote control", "0..4095");
	aciPublishVariable(&RO_ALL_Data.channel[3], VARTYPE_UINT16, 0x0603, "channel[3]", "Yaw command received from the remote control", "0..4095");
	aciPublishVariable(&RO_ALL_Data.channel[4], VARTYPE_UINT16, 0x0604, "channel[4]", "Serial interface enable/disable", ">2048 enabled, else disabled");
	aciPublishVariable(&RO_ALL_Data.channel[5], VARTYPE_UINT16, 0x0605, "channel[5]", "Manual / height control / GPS + height control", "see documentation");
	aciPublishVariable(&RO_ALL_Data.channel[6], VARTYPE_UINT16, 0x0606, "channel[6]", "Custom remote control data","n/a");
	aciPublishVariable(&RO_ALL_Data.channel[7], VARTYPE_UINT16, 0x0607, "channel[7]", "Custom remote control data","n/a");


	// Commands
	aciPublishCommand(&(WO_Direct_Individual_Motor_Control.motor[0]), VARTYPE_UINT8, 0x0500, "DIMC motor[0]", "Direct motor control 1", "0..200 = 0..100 %");
	aciPublishCommand(&(WO_Direct_Individual_Motor_Control.motor[1]), VARTYPE_UINT8, 0x0501, "DIMC motor[1]", "Direct motor control 2", "0..200 = 0..100 %");
	aciPublishCommand(&(WO_Direct_Individual_Motor_Control.motor[2]), VARTYPE_UINT8, 0x0502, "DIMC motor[2]", "Direct motor control 3", "0..200 = 0..100 %");
	aciPublishCommand(&(WO_Direct_Individual_Motor_Control.motor[3]), VARTYPE_UINT8, 0x0503, "DIMC motor[3]", "Direct motor control 4", "0..200 = 0..100 %");
	aciPublishCommand(&(WO_Direct_Individual_Motor_Control.motor[4]), VARTYPE_UINT8, 0x0504, "DIMC motor[4]", "Direct motor control 5", "0..200 = 0..100 %");
	aciPublishCommand(&(WO_Direct_Individual_Motor_Control.motor[5]), VARTYPE_UINT8, 0x0505, "DIMC motor[5]", "Direct motor control 6", "0..200 = 0..100 %");

	aciPublishCommand(&WO_Direct_Motor_Control.pitch, VARTYPE_UINT8, 0x0506, "DMC pitch", "Pitch input (DMC)", "0..200 = - 100..+100%");
	aciPublishCommand(&WO_Direct_Motor_Control.roll, VARTYPE_UINT8, 0x0507, "DMC roll", "Roll input (DMC)", "0..200 = - 100..+100%");
	aciPublishCommand(&WO_Direct_Motor_Control.yaw, VARTYPE_UINT8, 0x0508, "DMC yaw", "Yaw input (DMC)", "0..200 = - 100..+100%");
	aciPublishCommand(&WO_Direct_Motor_Control.thrust, VARTYPE_UINT8, 0x0509, "DMC thrust", "Thrust input (DMC)", "0..200 = 0..100 %");

	aciPublishCommand(&WO_CTRL_Input.pitch, VARTYPE_INT16, 0x050A, "CRTL pitch", "Pitch input (CRTL)", "-2047..+2047 (0=neutral)");
	aciPublishCommand(&WO_CTRL_Input.roll, VARTYPE_INT16, 0x050B, "CTRL roll", "Roll input (CRTL)", "-2047..+2047 (0=neutral)");
	aciPublishCommand(&WO_CTRL_Input.yaw, VARTYPE_INT16, 0x050C, "CTRL yaw", "Yaw input (CRTL)", "-2047..+2047 (0=neutral)");
	aciPublishCommand(&WO_CTRL_Input.thrust, VARTYPE_INT16, 0x050D, "CTRL thrust", "Thrust input (CRTL)", "0..4095 = 0..100%");
	aciPublishCommand(&WO_CTRL_Input.ctrl, VARTYPE_INT16, 0x050E, "CTRL ctrl", "Control byte for enable different controls", "see documentation");

	aciPublishCommand(&WO_SDK.ctrl_mode,VARTYPE_UINT8,0x0600,"ctrl_mode","Control mode setting parameter","0:DIMC, 1: DMC, 2: CRTL, 3: GPS");
	aciPublishCommand(&WO_SDK.ctrl_enabled,VARTYPE_UINT8,0x0601,"ctrl_enabled","Control commands are accepted/ignored by LL processor", "0x00: ignored, 0x01: accepted");
*/
	aciPublishCommand(&WO_SDK.disable_motor_onoff_by_stick,VARTYPE_UINT8,0x0602,"disable_motor_onoff_by_stick","Setting if motors can be turned on by using the stick input","0x00: disable, 0x01 enable");
    6bf8:	e59f3188 	ldr	r3, [pc, #392]	; 6d88 <.text+0x6d88>
    6bfc:	e58d3000 	str	r3, [sp]
    6c00:	e59f3184 	ldr	r3, [pc, #388]	; 6d8c <.text+0x6d8c>
    6c04:	e58d3004 	str	r3, [sp, #4]
    6c08:	e59f0180 	ldr	r0, [pc, #384]	; 6d90 <.text+0x6d90>
    6c0c:	e3a01005 	mov	r1, #5	; 0x5
    6c10:	e3a02c06 	mov	r2, #1536	; 0x600
    6c14:	e2822002 	add	r2, r2, #2	; 0x2
    6c18:	e59f3174 	ldr	r3, [pc, #372]	; 6d94 <.text+0x6d94>
    6c1c:	ebfff2dc 	bl	3794 <aciPublishCommandInt>

	/*
	// Parameters
	aciPublishParameter(&ALARM_battery_warning_voltage_high,VARTYPE_UINT16,0x0001,"battery_warning_voltage_high","First battery warning level","mV");
	aciPublishParameter(&ALARM_battery_warning_voltage_low,VARTYPE_UINT16,0x0002,"battery_warning_voltage_low","Second battery warning level","mV");
	aciPublishParameter(&buzzer_warnings,VARTYPE_UINT8,0x0003,"buzzer_warnings","Enable/Disable acoustic warnings","");
	aciPublishParameter(&PTU_cam_option_4_version,VARTYPE_UINT8,0x0004,"PTU_cam_option_4_version","Version of Pelican/Firefly PanTilt camera mount option 4","1 or 2");
	aciPublishParameter(&PTU_cam_angle_roll_offset,VARTYPE_INT32,0x0400,"cam_angle_roll_offset","Camera roll angle offset","0.001deg");
	aciPublishParameter(&PTU_cam_angle_pitch_offset,VARTYPE_INT32,0x0401,"cam_angle_pitch_offset","Camera pitch angle offset","0.001deg");
*/
	aciPublishParameter(&PTU_enable_plain_ch7_to_servo,VARTYPE_UINT8,0x0005,"PTU_enable_plain_ch7_to_servo","Channel7 mapped directly to servo out","1=enable 0=disable");
    6c20:	e59f3170 	ldr	r3, [pc, #368]	; 6d98 <.text+0x6d98>
    6c24:	e58d3000 	str	r3, [sp]
    6c28:	e59f316c 	ldr	r3, [pc, #364]	; 6d9c <.text+0x6d9c>
    6c2c:	e58d3004 	str	r3, [sp, #4]
    6c30:	e59f0168 	ldr	r0, [pc, #360]	; 6da0 <.text+0x6da0>
    6c34:	e3a01005 	mov	r1, #5	; 0x5
    6c38:	e3a02005 	mov	r2, #5	; 0x5
    6c3c:	e59f3160 	ldr	r3, [pc, #352]	; 6da4 <.text+0x6da4>
    6c40:	ebfff268 	bl	35e8 <aciPublishParameterInt>


#else
	// Matlab parameters

	aciPublishParameter(&matlab_params.p01,VARTYPE_STRUCT_WITH_SIZE(60),0x0F00,"Matlab Parameter Set 1","Matlab paramters 1..15","");
	aciPublishParameter(&matlab_params.p16,VARTYPE_STRUCT_WITH_SIZE(60),0x0F01,"Matlab Parameter Set 2","Matlab paramters 15..30","");
	aciPublishParameter(&matlab_params.p30,VARTYPE_STRUCT_WITH_SIZE(48),0x0F02,"Matlab Parameter Set 3","Matlab paramters 30..40 and CRC","");
#endif

	//get initial values from flash for all parameters
	lpc_aci_ReadParafromFlash();
    6c44:	ebfff145 	bl	3160 <lpc_aci_ReadParafromFlash>

}
    6c48:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6c4c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6c50:	e12fff1e 	bx	lr
    6c54:	0000788c 	andeq	r7, r0, ip, lsl #17
    6c58:	00019b98 	muleq	r1, r8, fp
    6c5c:	00019b7c 	andeq	r9, r1, ip, ror fp
    6c60:	400020cc 	andmi	r2, r0, ip, asr #1
    6c64:	00019bb0 	streqh	r9, [r1], -r0
    6c68:	00019b5c 	andeq	r9, r1, ip, asr fp
    6c6c:	00019b40 	andeq	r9, r1, r0, asr #22
    6c70:	400020d0 	ldrmid	r2, [r0], -r0
    6c74:	00019b70 	andeq	r9, r1, r0, ror fp
    6c78:	00019b20 	andeq	r9, r1, r0, lsr #22
    6c7c:	00019b04 	andeq	r9, r1, r4, lsl #22
    6c80:	400020d4 	ldrmid	r2, [r0], -r4
    6c84:	00019b34 	andeq	r9, r1, r4, lsr fp
    6c88:	00019ac4 	andeq	r9, r1, r4, asr #21
    6c8c:	00019aa8 	andeq	r9, r1, r8, lsr #21
    6c90:	400020d8 	ldrmid	r2, [r0], -r8
    6c94:	00019afc 	streqd	r9, [r1], -ip
    6c98:	00019a68 	andeq	r9, r1, r8, ror #20
    6c9c:	00019a4c 	andeq	r9, r1, ip, asr #20
    6ca0:	400020da 	ldrmid	r2, [r0], -sl
    6ca4:	00019aa0 	andeq	r9, r1, r0, lsr #21
    6ca8:	00019a0c 	andeq	r9, r1, ip, lsl #20
    6cac:	000199f0 	streqd	r9, [r1], -r0
    6cb0:	400020dc 	ldrmid	r2, [r0], -ip
    6cb4:	00019a44 	andeq	r9, r1, r4, asr #20
    6cb8:	000199c8 	andeq	r9, r1, r8, asr #19
    6cbc:	000199a8 	andeq	r9, r1, r8, lsr #19
    6cc0:	400020e0 	andmi	r2, r0, r0, ror #1
    6cc4:	000199ec 	andeq	r9, r1, ip, ror #19
    6cc8:	00019980 	andeq	r9, r1, r0, lsl #19
    6ccc:	00019960 	andeq	r9, r1, r0, ror #18
    6cd0:	400020e4 	andmi	r2, r0, r4, ror #1
    6cd4:	000199a4 	andeq	r9, r1, r4, lsr #19
    6cd8:	00019938 	andeq	r9, r1, r8, lsr r9
    6cdc:	00019918 	andeq	r9, r1, r8, lsl r9
    6ce0:	400020e8 	andmi	r2, r0, r8, ror #1
    6ce4:	0001995c 	andeq	r9, r1, ip, asr r9
    6ce8:	000198e4 	andeq	r9, r1, r4, ror #17
    6cec:	000198d8 	ldreqd	r9, [r1], -r8
    6cf0:	400020c0 	andmi	r2, r0, r0, asr #1
    6cf4:	0001990c 	andeq	r9, r1, ip, lsl #18
    6cf8:	000198a8 	andeq	r9, r1, r8, lsr #17
    6cfc:	0001989c 	muleq	r1, ip, r8
    6d00:	400020c4 	andmi	r2, r0, r4, asr #1
    6d04:	000198cc 	andeq	r9, r1, ip, asr #17
    6d08:	0001986c 	andeq	r9, r1, ip, ror #16
    6d0c:	00019860 	andeq	r9, r1, r0, ror #16
    6d10:	400020c8 	andmi	r2, r0, r8, asr #1
    6d14:	00019890 	muleq	r1, r0, r8
    6d18:	00019814 	andeq	r9, r1, r4, lsl r8
    6d1c:	00019804 	andeq	r9, r1, r4, lsl #16
    6d20:	40002130 	andmi	r2, r0, r0, lsr r1
    6d24:	00019850 	andeq	r9, r1, r0, asr r8
    6d28:	000197b4 	streqh	r9, [r1], -r4
    6d2c:	000197a4 	andeq	r9, r1, r4, lsr #15
    6d30:	40002134 	andmi	r2, r0, r4, lsr r1
    6d34:	000197f0 	streqd	r9, [r1], -r0
    6d38:	00019770 	andeq	r9, r1, r0, ror r7
    6d3c:	00019768 	andeq	r9, r1, r8, ror #14
    6d40:	4000212c 	andmi	r2, r0, ip, lsr #2
    6d44:	00019794 	muleq	r1, r4, r7
    6d48:	0001973c 	andeq	r9, r1, ip, lsr r7
    6d4c:	00019738 	andeq	r9, r1, r8, lsr r7
    6d50:	40002128 	andmi	r2, r0, r8, lsr #2
    6d54:	00019758 	andeq	r9, r1, r8, asr r7
    6d58:	000196e4 	andeq	r9, r1, r4, ror #13
    6d5c:	000196dc 	ldreqd	r9, [r1], -ip
    6d60:	40002138 	andmi	r2, r0, r8, lsr r1
    6d64:	00019728 	andeq	r9, r1, r8, lsr #14
    6d68:	00019684 	andeq	r9, r1, r4, lsl #13
    6d6c:	0001967c 	andeq	r9, r1, ip, ror r6
    6d70:	4000213a 	andmi	r2, r0, sl, lsr r1
    6d74:	000196cc 	andeq	r9, r1, ip, asr #13
    6d78:	00019648 	andeq	r9, r1, r8, asr #12
    6d7c:	00019644 	andeq	r9, r1, r4, asr #12
    6d80:	400020a0 	andmi	r2, r0, r0, lsr #1
    6d84:	00019668 	andeq	r9, r1, r8, ror #12
    6d88:	000195e8 	andeq	r9, r1, r8, ror #11
    6d8c:	000195cc 	andeq	r9, r1, ip, asr #11
    6d90:	4000208a 	andmi	r2, r0, sl, lsl #1
    6d94:	00019624 	andeq	r9, r1, r4, lsr #12
    6d98:	00019584 	andeq	r9, r1, r4, lsl #11
    6d9c:	00019570 	andeq	r9, r1, r0, ror r5
    6da0:	40001214 	andmi	r1, r0, r4, lsl r2
    6da4:	000195ac 	andeq	r9, r1, ip, lsr #11

00006da8 <LED>:
#include "irq.h"


void LED(unsigned char nr, unsigned char onoff) //set or reset LED 0..3
{
    6da8:	e1a0c00d 	mov	ip, sp
    6dac:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6db0:	e24cb004 	sub	fp, ip, #4	; 0x4
    6db4:	e24dd008 	sub	sp, sp, #8	; 0x8
    6db8:	e1a03000 	mov	r3, r0
    6dbc:	e1a02001 	mov	r2, r1
    6dc0:	e54b3010 	strb	r3, [fp, #-16]
    6dc4:	e1a03002 	mov	r3, r2
    6dc8:	e54b3014 	strb	r3, [fp, #-20]
  if (nr>=2)
    6dcc:	e55b3010 	ldrb	r3, [fp, #-16]
    6dd0:	e3530001 	cmp	r3, #1	; 0x1
    6dd4:	8a000013 	bhi	6e28 <LED+0x80>
  	return;
  if(onoff == OFF)
    6dd8:	e55b3014 	ldrb	r3, [fp, #-20]
    6ddc:	e3530000 	cmp	r3, #0	; 0x0
    6de0:	1a000008 	bne	6e08 <LED+0x60>
  {
    IOSET1 = (1<<(24+nr));
    6de4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6de8:	e282290a 	add	r2, r2, #163840	; 0x28000
    6dec:	e2822014 	add	r2, r2, #20	; 0x14
    6df0:	e55b3010 	ldrb	r3, [fp, #-16]
    6df4:	e2831018 	add	r1, r3, #24	; 0x18
    6df8:	e3a03001 	mov	r3, #1	; 0x1
    6dfc:	e1a03113 	mov	r3, r3, lsl r1
    6e00:	e5823000 	str	r3, [r2]
    6e04:	ea000007 	b	6e28 <LED+0x80>
  }
  else
  {
    IOCLR1 = (1<<(24+nr));
    6e08:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6e0c:	e282290a 	add	r2, r2, #163840	; 0x28000
    6e10:	e282201c 	add	r2, r2, #28	; 0x1c
    6e14:	e55b3010 	ldrb	r3, [fp, #-16]
    6e18:	e2831018 	add	r1, r3, #24	; 0x18
    6e1c:	e3a03001 	mov	r3, #1	; 0x1
    6e20:	e1a03113 	mov	r3, r3, lsl r1
    6e24:	e5823000 	str	r3, [r2]
  }
}
    6e28:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6e2c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6e30:	e12fff1e 	bx	lr

00006e34 <init>:
#include "ssp.h"
#include "adc.h"

void init(void)
{
    6e34:	e1a0c00d 	mov	ip, sp
    6e38:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6e3c:	e24cb004 	sub	fp, ip, #4	; 0x4
  MAMCR = 0x02;  //Memory Acceleration enabled
    6e40:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6e44:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6e48:	e3a02002 	mov	r2, #2	; 0x2
    6e4c:	e5832000 	str	r2, [r3]
  MAMTIM = 0x04;
    6e50:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6e54:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6e58:	e3a02004 	mov	r2, #4	; 0x4
    6e5c:	e5832000 	str	r2, [r3]
  VPBDIV = 0x01;  //0x01: peripheral frequency == cpu frequency, 0x00: per. freq. = crystal freq.
    6e60:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6e64:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6e68:	e2833c01 	add	r3, r3, #256	; 0x100
    6e6c:	e3a02001 	mov	r2, #1	; 0x1
    6e70:	e5832000 	str	r2, [r3]
  pll_init();
    6e74:	eb0000f1 	bl	7240 <pll_init>
  pll_feed();
    6e78:	eb000100 	bl	7280 <pll_feed>
  init_ports();
    6e7c:	eb000039 	bl	6f68 <init_ports>
#ifdef MATLAB
  UART_Matlab_Initialize(57600);
#else
  UARTInitialize(57600);	//debug / command
    6e80:	e3a00ce1 	mov	r0, #57600	; 0xe100
    6e84:	eb00022a 	bl	7734 <UARTInitialize>
#endif
  UART1Initialize(57600);	//57600 Servo / GPS, 38400 "indoor GPS"
    6e88:	e3a00ce1 	mov	r0, #57600	; 0xe100
    6e8c:	eb000253 	bl	77e0 <UART1Initialize>
  init_spi();
    6e90:	eb0000b5 	bl	716c <init_spi>
  init_spi1();
    6e94:	eb0000c2 	bl	71a4 <init_spi1>
  init_timer0();
    6e98:	eb00005c 	bl	7010 <init_timer0>
//  I2CInit(I2CMASTER);
  PWM_Init();
    6e9c:	eb000085 	bl	70b8 <PWM_Init>
  ADCInit(ADC_CLK);
    6ea0:	e3a0093d 	mov	r0, #999424	; 0xf4000
    6ea4:	e2800d09 	add	r0, r0, #576	; 0x240
    6ea8:	eb000e37 	bl	a78c <ADCInit>
  init_interrupts();
    6eac:	eb000002 	bl	6ebc <init_interrupts>
 }
    6eb0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6eb4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6eb8:	e12fff1e 	bx	lr

00006ebc <init_interrupts>:

void init_interrupts(void)
{
    6ebc:	e1a0c00d 	mov	ip, sp
    6ec0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6ec4:	e24cb004 	sub	fp, ip, #4	; 0x4
  init_VIC();
    6ec8:	eb000d83 	bl	a4dc <init_VIC>

  //Timer0 interrupt
  install_irq( TIMER0_INT, (void *) timer0ISR );
    6ecc:	e3a00004 	mov	r0, #4	; 0x4
    6ed0:	e59f1080 	ldr	r1, [pc, #128]	; 6f58 <.text+0x6f58>
    6ed4:	eb000db1 	bl	a5a0 <install_irq>

  //UART1 interrupt
  install_irq( UART1_INT, (void *) uart1ISR );
    6ed8:	e3a00007 	mov	r0, #7	; 0x7
    6edc:	e59f1078 	ldr	r1, [pc, #120]	; 6f5c <.text+0x6f5c>
    6ee0:	eb000dae 	bl	a5a0 <install_irq>
  U1IER = 3; //=3; enable THRE and RX interrupt
    6ee4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6ee8:	e2833801 	add	r3, r3, #65536	; 0x10000
    6eec:	e3a02003 	mov	r2, #3	; 0x3
    6ef0:	e5832000 	str	r2, [r3]

  //UART0 interrupt
  install_irq( UART0_INT, (void *) uart0ISR );
    6ef4:	e3a00006 	mov	r0, #6	; 0x6
    6ef8:	e59f1060 	ldr	r1, [pc, #96]	; 6f60 <.text+0x6f60>
    6efc:	eb000da7 	bl	a5a0 <install_irq>
  U0IER = 3; //=3; enable THRE and RX interrupt
    6f00:	e3a03903 	mov	r3, #49152	; 0xc000
    6f04:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    6f08:	e3a02003 	mov	r2, #3	; 0x3
    6f0c:	e5832000 	str	r2, [r3]

  //I2C0 interrupt
//  install_irq( I2C0_INT, (void *) I2C0MasterHandler );
//  I20CONSET = I2CONSET_I2EN;

  //SSP interrupt
  install_irq( SPI1_INT, (void *) SSPHandler );
    6f10:	e3a0000b 	mov	r0, #11	; 0xb
    6f14:	e59f1048 	ldr	r1, [pc, #72]	; 6f64 <.text+0x6f64>
    6f18:	eb000da0 	bl	a5a0 <install_irq>
  /* Set SSPINMS registers to enable interrupts */
  /* enable all interrupts, Rx overrun, Rx timeout, RX FIFO half full int,
  TX FIFO half empty int */
  SSPIMSC = SSPIMSC_TXIM | SSPIMSC_RXIM | SSPIMSC_RORIM;// | SSPIMSC_RTIM;
    6f1c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6f20:	e283391a 	add	r3, r3, #425984	; 0x68000
    6f24:	e2833014 	add	r3, r3, #20	; 0x14
    6f28:	e3a0200d 	mov	r2, #13	; 0xd
    6f2c:	e5832000 	str	r2, [r3]
  /* SSP Enabled */
  SSPCR1 |= SSPCR1_SSE;
    6f30:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    6f34:	e282291a 	add	r2, r2, #425984	; 0x68000
    6f38:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6f3c:	e283391a 	add	r3, r3, #425984	; 0x68000
    6f40:	e5933000 	ldr	r3, [r3]
    6f44:	e3833002 	orr	r3, r3, #2	; 0x2
    6f48:	e5823000 	str	r3, [r2]
}
    6f4c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6f50:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6f54:	e12fff1e 	bx	lr
    6f58:	0000606c 	andeq	r6, r0, ip, rrx
    6f5c:	000073c0 	andeq	r7, r0, r0, asr #7
    6f60:	00007490 	muleq	r0, r0, r4
    6f64:	0000ab78 	andeq	sl, r0, r8, ror fp

00006f68 <init_ports>:


void init_ports(void)
{
    6f68:	e1a0c00d 	mov	ip, sp
    6f6c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6f70:	e24cb004 	sub	fp, ip, #4	; 0x4
/* PINSEL0
 *
 * PORT0:
 * P0.0: TXD0 -> 01
 * P0.1: RXD0 -> 01
 * P0.2: SCO0 -> 01
 * P0.3: SDA0 -> 01
 * Byte0_sel = 0b01010101 = 0x55
 *
 * P0.4: SCK0 -> 01
 * P0.5: MISO0 -> 01
 * P0.6: MOSI0 -> 01
 * P0.7: LL_NCS/IO_out -> 00
 * or: PWM2 -> 10
 * Byte1_sel = 0x00010101 = 0x15
 * Byte0_io_dir = 0x80
 *
 * P0.8: TXD1 -> 01
 * P0.9: RXD1 -> 01
 * P0.10: IO_in -> 00
 * P0.11: SCL1 -> 11
 * or Falcon8: IO_out -> 00
 * Byte2_sel = 0b11000101 = 0xC5
 *
 * P0.12: IO_in -> 00
 * P0.13: IO_in -> 00
 * P0.14: SDA1 -> 11
 * or IO_out (CS SD-Card) => SD_Logging
 * P0.15: IO_in -> 00
 * Byte3_sel = 0b00110000 = 0x30
 * Byte1_io_dir = 0x00
 * or SD_Logging => Byte1_io_dir=0x40
 */

 	PINSEL0=0x30C51555;
    6f74:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6f78:	e283390b 	add	r3, r3, #180224	; 0x2c000
    6f7c:	e59f2084 	ldr	r2, [pc, #132]	; 7008 <.text+0x7008>
    6f80:	e5832000 	str	r2, [r3]

 /* PINSEL1
  *
  * P0.16: IO_in -> 00
  * P0.17: SCK1 -> 10
  * P0.18: MISO1 -> 10
  * P0.19: MOSI1-> 10
  * Byte0: 0b10101000 = 0xA8
  *
  * P0.20: SSEL1 -> 10
  * P0.21: PWM5 -> 01
  * P0.22: IO_in -> 00
  * P0.23: IO_in -> 00
  * Byte1: 0b00000110 = 0x06
  * Byte2_io_dir: 0x30 //0x11
  *
  * P0.24: 00
  * P0.25: VOLTAGE_2: -> 01
  * or IO_in (FALCON) -> 00
  * P0.26: 00
  * P0.27: 00
  * Byte2: 0b00000100 = 0x04
  *
  * P0.28: CURRENT_2: -> 01
  * P0.29: VOLTAGE_1: -> 01
  * P0.30: CURRENT_1: -> 01
  * P0.31: IO_in -> 00
  * Byte3: 0b00010101 = 0x15
  * Byte3_io_dir=0x00
  */
 PINSEL1 = 0x150406A8;
    6f84:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6f88:	e283390b 	add	r3, r3, #180224	; 0x2c000
    6f8c:	e59f2078 	ldr	r2, [pc, #120]	; 700c <.text+0x700c>
    6f90:	e5832000 	str	r2, [r3]

 PINSEL2 = 0x00000004;
    6f94:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6f98:	e283390b 	add	r3, r3, #180224	; 0x2c000
    6f9c:	e2833014 	add	r3, r3, #20	; 0x14
    6fa0:	e3a02004 	mov	r2, #4	; 0x4
    6fa4:	e5832000 	str	r2, [r3]

 IODIR0 = 0x0030B480;
    6fa8:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    6fac:	e282290a 	add	r2, r2, #163840	; 0x28000
    6fb0:	e3a039c2 	mov	r3, #3178496	; 0x308000
    6fb4:	e2833dd2 	add	r3, r3, #13440	; 0x3480
    6fb8:	e5823000 	str	r3, [r2]

 IOSET0 = (1<<EXT_NCS)|(1<<11); //all nCS high
    6fbc:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6fc0:	e283390a 	add	r3, r3, #163840	; 0x28000
    6fc4:	e3a02d22 	mov	r2, #2176	; 0x880
    6fc8:	e5832000 	str	r2, [r3]
 //IOSET0 = (1<<LL_nCS);	//CS LL_Controller

/* P1.16: IO_1/IO_out	=> FET for camera power supply
 * P1.17: Beeper/IO_out
 * .
 * .
 * P1.24: LED1/IO_out
 * P1.25: LED2/IO_out
 *
 */

 IODIR1 = 0x03030000;
    6fcc:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6fd0:	e282290a 	add	r2, r2, #163840	; 0x28000
    6fd4:	e2822018 	add	r2, r2, #24	; 0x18
    6fd8:	e3a03403 	mov	r3, #50331648	; 0x3000000
    6fdc:	e2833803 	add	r3, r3, #196608	; 0x30000
    6fe0:	e5823000 	str	r3, [r2]
 IOSET1 = ((1<<24)|(1<<16)); //turn off LED1, turn beeper off
    6fe4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6fe8:	e282290a 	add	r2, r2, #163840	; 0x28000
    6fec:	e2822014 	add	r2, r2, #20	; 0x14
    6ff0:	e3a03401 	mov	r3, #16777216	; 0x1000000
    6ff4:	e2833801 	add	r3, r3, #65536	; 0x10000
    6ff8:	e5823000 	str	r3, [r2]

}
    6ffc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7000:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7004:	e12fff1e 	bx	lr
    7008:	30c51555 	sbccc	r1, r5, r5, asr r5
    700c:	150406a8 	strne	r0, [r4, #-1704]

00007010 <init_timer0>:

void init_timer0(void)
{
    7010:	e1a0c00d 	mov	ip, sp
    7014:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    7018:	e24cb004 	sub	fp, ip, #4	; 0x4
  T0TC=0;
    701c:	e3a03901 	mov	r3, #16384	; 0x4000
    7020:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    7024:	e3a02000 	mov	r2, #0	; 0x0
    7028:	e5832000 	str	r2, [r3]
  T0TCR=0x0;    //Reset timer0
    702c:	e3a03901 	mov	r3, #16384	; 0x4000
    7030:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    7034:	e3a02000 	mov	r2, #0	; 0x0
    7038:	e5832000 	str	r2, [r3]
  T0MCR=0x3;    //Interrupt on match MR0 and reset counter
    703c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7040:	e2833901 	add	r3, r3, #16384	; 0x4000
    7044:	e2833014 	add	r3, r3, #20	; 0x14
    7048:	e3a02003 	mov	r2, #3	; 0x3
    704c:	e5832000 	str	r2, [r3]
  T0PR=0;
    7050:	e3a03901 	mov	r3, #16384	; 0x4000
    7054:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    7058:	e3a02000 	mov	r2, #0	; 0x0
    705c:	e5832000 	str	r2, [r3]
  T0PC=0;     //Prescale Counter = 0
    7060:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7064:	e2833901 	add	r3, r3, #16384	; 0x4000
    7068:	e2833010 	add	r3, r3, #16	; 0x10
    706c:	e3a02000 	mov	r2, #0	; 0x0
    7070:	e5832000 	str	r2, [r3]
  T0MR0=peripheralClockFrequency()/ControllerCyclesPerSecond; // /200 => 200 Hz Period
    7074:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    7078:	e2844901 	add	r4, r4, #16384	; 0x4000
    707c:	e2844018 	add	r4, r4, #24	; 0x18
    7080:	eb000096 	bl	72e0 <peripheralClockFrequency>
    7084:	e1a02000 	mov	r2, r0
    7088:	e59f3024 	ldr	r3, [pc, #36]	; 70b4 <.text+0x70b4>
    708c:	e0831392 	umull	r1, r3, r2, r3
    7090:	e1a03323 	mov	r3, r3, lsr #6
    7094:	e5843000 	str	r3, [r4]
  T0TCR=0x1;   //Set timer0
    7098:	e3a03901 	mov	r3, #16384	; 0x4000
    709c:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    70a0:	e3a02001 	mov	r2, #1	; 0x1
    70a4:	e5832000 	str	r2, [r3]
}
    70a8:	e24bd010 	sub	sp, fp, #16	; 0x10
    70ac:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    70b0:	e12fff1e 	bx	lr
    70b4:	10624dd3 	ldrned	r4, [r2], #-211

000070b8 <PWM_Init>:

void PWM_Init( void )
{
    70b8:	e1a0c00d 	mov	ip, sp
    70bc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    70c0:	e24cb004 	sub	fp, ip, #4	; 0x4
  //  match_counter = 0;
  //  PINSEL0 = 0x000A800A;	/* set GPIOs for all PWMs */
  //  PINSEL1 = 0x00000400;
    PWMTCR = TCR_RESET;		/* Counter Reset */
    70c4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    70c8:	e2833905 	add	r3, r3, #81920	; 0x14000
    70cc:	e3a02002 	mov	r2, #2	; 0x2
    70d0:	e5832000 	str	r2, [r3]

    PWMPR = 0x00;		/* count frequency:Fpclk */
    70d4:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    70d8:	e2833905 	add	r3, r3, #81920	; 0x14000
    70dc:	e3a02000 	mov	r2, #0	; 0x0
    70e0:	e5832000 	str	r2, [r3]
    PWMMCR = PWMMR0R;	/* interrupt on PWMMR0, reset on PWMMR0, reset
    70e4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    70e8:	e2833905 	add	r3, r3, #81920	; 0x14000
    70ec:	e2833014 	add	r3, r3, #20	; 0x14
    70f0:	e3a02002 	mov	r2, #2	; 0x2
    70f4:	e5832000 	str	r2, [r3]
				TC if PWM0 matches */
    PWMMR0 = 1179648 ;
    70f8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    70fc:	e2833905 	add	r3, r3, #81920	; 0x14000
    7100:	e2833018 	add	r3, r3, #24	; 0x18
    7104:	e3a02812 	mov	r2, #1179648	; 0x120000
    7108:	e5832000 	str	r2, [r3]
    PWMMR5 = 88470;
    710c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7110:	e2822905 	add	r2, r2, #81920	; 0x14000
    7114:	e2822044 	add	r2, r2, #68	; 0x44
    7118:	e3a03b56 	mov	r3, #88064	; 0x15800
    711c:	e2833f65 	add	r3, r3, #404	; 0x194
    7120:	e2833002 	add	r3, r3, #2	; 0x2
    7124:	e5823000 	str	r3, [r2]

    /* all PWM latch enabled */
    PWMLER = LER5_EN;
    7128:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    712c:	e2833905 	add	r3, r3, #81920	; 0x14000
    7130:	e2833050 	add	r3, r3, #80	; 0x50
    7134:	e3a02020 	mov	r2, #32	; 0x20
    7138:	e5832000 	str	r2, [r3]

        /* All single edge, all enable */
    PWMPCR = PWMENA1 | PWMENA2 | PWMENA3 | PWMENA4 | PWMENA5 | PWMENA6;
    713c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7140:	e2833905 	add	r3, r3, #81920	; 0x14000
    7144:	e283304c 	add	r3, r3, #76	; 0x4c
    7148:	e3a02c7e 	mov	r2, #32256	; 0x7e00
    714c:	e5832000 	str	r2, [r3]
    PWMTCR = TCR_CNT_EN | TCR_PWM_EN;	/* counter enable, PWM enable */
    7150:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    7154:	e2833905 	add	r3, r3, #81920	; 0x14000
    7158:	e3a02009 	mov	r2, #9	; 0x9
    715c:	e5832000 	str	r2, [r3]
}
    7160:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7164:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7168:	e12fff1e 	bx	lr

0000716c <init_spi>:


void init_spi(void)
{
    716c:	e1a0c00d 	mov	ip, sp
    7170:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7174:	e24cb004 	sub	fp, ip, #4	; 0x4
  S0SPCCR=0x04; //30 clock-cycles (~60MHz) = 1 SPI cycle => SPI @ 2MHz
    7178:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    717c:	e2833802 	add	r3, r3, #131072	; 0x20000
    7180:	e3a02004 	mov	r2, #4	; 0x4
    7184:	e5832000 	str	r2, [r3]
  S0SPCR=0x20;  //LPC is Master
    7188:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    718c:	e2833802 	add	r3, r3, #131072	; 0x20000
    7190:	e3a02020 	mov	r2, #32	; 0x20
    7194:	e5832000 	str	r2, [r3]
}
    7198:	e24bd00c 	sub	sp, fp, #12	; 0xc
    719c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    71a0:	e12fff1e 	bx	lr

000071a4 <init_spi1>:

void init_spi1(void)
{
    71a4:	e1a0c00d 	mov	ip, sp
    71a8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    71ac:	e24cb004 	sub	fp, ip, #4	; 0x4
    71b0:	e24dd004 	sub	sp, sp, #4	; 0x4
	unsigned char i, Dummy;

    /* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 3 */
    SSPCR0 = 0x040F;
    71b4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    71b8:	e282291a 	add	r2, r2, #425984	; 0x68000
    71bc:	e3a03b01 	mov	r3, #1024	; 0x400
    71c0:	e283300f 	add	r3, r3, #15	; 0xf
    71c4:	e5823000 	str	r3, [r2]

    /* SSPCPSR clock prescale register, master mode, minimum divisor is 0x02 */
    SSPCPSR = 0x1B;
    71c8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    71cc:	e283391a 	add	r3, r3, #425984	; 0x68000
    71d0:	e2833010 	add	r3, r3, #16	; 0x10
    71d4:	e3a0201b 	mov	r2, #27	; 0x1b
    71d8:	e5832000 	str	r2, [r3]

    for ( i = 0; i < FIFOSIZE; i++ )
    71dc:	e3a03000 	mov	r3, #0	; 0x0
    71e0:	e54b300e 	strb	r3, [fp, #-14]
    71e4:	ea000006 	b	7204 <init_spi1+0x60>
    {
	Dummy = SSPDR;		/* clear the RxFIFO */
    71e8:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    71ec:	e283391a 	add	r3, r3, #425984	; 0x68000
    71f0:	e5933000 	ldr	r3, [r3]
    71f4:	e54b300d 	strb	r3, [fp, #-13]
    71f8:	e55b300e 	ldrb	r3, [fp, #-14]
    71fc:	e2833001 	add	r3, r3, #1	; 0x1
    7200:	e54b300e 	strb	r3, [fp, #-14]
    7204:	e55b300e 	ldrb	r3, [fp, #-14]
    7208:	e3530007 	cmp	r3, #7	; 0x7
    720c:	9afffff5 	bls	71e8 <init_spi1+0x44>
    }

    /*all ints deactivated*/
	SSPIMSC = 0;
    7210:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7214:	e283391a 	add	r3, r3, #425984	; 0x68000
    7218:	e2833014 	add	r3, r3, #20	; 0x14
    721c:	e3a02000 	mov	r2, #0	; 0x0
    7220:	e5832000 	str	r2, [r3]

    /* Device select as master, SSP Enabled */
    SSPCR1 = 0x00;// | SSPCR1_SSE;
    7224:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    7228:	e283391a 	add	r3, r3, #425984	; 0x68000
    722c:	e3a02000 	mov	r2, #0	; 0x0
    7230:	e5832000 	str	r2, [r3]

    return;


}
    7234:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7238:	e89d6800 	ldmia	sp, {fp, sp, lr}
    723c:	e12fff1e 	bx	lr

00007240 <pll_init>:

void pll_init(void)
{
    7240:	e1a0c00d 	mov	ip, sp
    7244:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7248:	e24cb004 	sub	fp, ip, #4	; 0x4
  PLLCFG=0x23;    //0b00100011; => M=4,0690; P=2;
    724c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7250:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    7254:	e2833084 	add	r3, r3, #132	; 0x84
    7258:	e3a02023 	mov	r2, #35	; 0x23
    725c:	e5832000 	str	r2, [r3]
  PLLCON=0x03;    //PLLE=1, PLLC=1 => PLL enabled as system clock
    7260:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7264:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    7268:	e2833080 	add	r3, r3, #128	; 0x80
    726c:	e3a02003 	mov	r2, #3	; 0x3
    7270:	e5832000 	str	r2, [r3]
}
    7274:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7278:	e89d6800 	ldmia	sp, {fp, sp, lr}
    727c:	e12fff1e 	bx	lr

00007280 <pll_feed>:

void pll_feed(void)
{
    7280:	e1a0c00d 	mov	ip, sp
    7284:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7288:	e24cb004 	sub	fp, ip, #4	; 0x4
  PLLFEED=0xAA;
    728c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7290:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    7294:	e283308c 	add	r3, r3, #140	; 0x8c
    7298:	e3a020aa 	mov	r2, #170	; 0xaa
    729c:	e5832000 	str	r2, [r3]
  PLLFEED=0x55;
    72a0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    72a4:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    72a8:	e283308c 	add	r3, r3, #140	; 0x8c
    72ac:	e3a02055 	mov	r2, #85	; 0x55
    72b0:	e5832000 	str	r2, [r3]
}
    72b4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    72b8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    72bc:	e12fff1e 	bx	lr

000072c0 <processorClockFrequency>:

unsigned int processorClockFrequency(void)
{
    72c0:	e1a0c00d 	mov	ip, sp
    72c4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    72c8:	e24cb004 	sub	fp, ip, #4	; 0x4
  return 58982400;
    72cc:	e3a037e1 	mov	r3, #58982400	; 0x3840000
}
    72d0:	e1a00003 	mov	r0, r3
    72d4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    72d8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    72dc:	e12fff1e 	bx	lr

000072e0 <peripheralClockFrequency>:

unsigned int peripheralClockFrequency(void)
{
    72e0:	e1a0c00d 	mov	ip, sp
    72e4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    72e8:	e24cb004 	sub	fp, ip, #4	; 0x4
    72ec:	e24dd008 	sub	sp, sp, #8	; 0x8
  unsigned int divider;
  switch (VPBDIV & 3)
    72f0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    72f4:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    72f8:	e2833c01 	add	r3, r3, #256	; 0x100
    72fc:	e5933000 	ldr	r3, [r3]
    7300:	e2033003 	and	r3, r3, #3	; 0x3
    7304:	e50b3014 	str	r3, [fp, #-20]
    7308:	e51b3014 	ldr	r3, [fp, #-20]
    730c:	e3530001 	cmp	r3, #1	; 0x1
    7310:	0a000009 	beq	733c <peripheralClockFrequency+0x5c>
    7314:	e51b3014 	ldr	r3, [fp, #-20]
    7318:	e3530001 	cmp	r3, #1	; 0x1
    731c:	3a000003 	bcc	7330 <peripheralClockFrequency+0x50>
    7320:	e51b3014 	ldr	r3, [fp, #-20]
    7324:	e3530002 	cmp	r3, #2	; 0x2
    7328:	0a000006 	beq	7348 <peripheralClockFrequency+0x68>
    732c:	ea000007 	b	7350 <peripheralClockFrequency+0x70>
    {
      case 0:
        divider = 4;
    7330:	e3a03004 	mov	r3, #4	; 0x4
    7334:	e50b3010 	str	r3, [fp, #-16]
        break;
    7338:	ea000004 	b	7350 <peripheralClockFrequency+0x70>
      case 1:
        divider = 1;
    733c:	e3a03001 	mov	r3, #1	; 0x1
    7340:	e50b3010 	str	r3, [fp, #-16]
        break;
    7344:	ea000001 	b	7350 <peripheralClockFrequency+0x70>
      case 2:
        divider = 2;
    7348:	e3a03002 	mov	r3, #2	; 0x2
    734c:	e50b3010 	str	r3, [fp, #-16]
        break;
    }
  return processorClockFrequency() / divider;
    7350:	ebffffda 	bl	72c0 <processorClockFrequency>
    7354:	e1a03000 	mov	r3, r0
    7358:	e1a00003 	mov	r0, r3
    735c:	e51b1010 	ldr	r1, [fp, #-16]
    7360:	eb00483b 	bl	19454 <____udivsi3_from_arm>
    7364:	e1a03000 	mov	r3, r0
}
    7368:	e1a00003 	mov	r0, r3
    736c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7370:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7374:	e12fff1e 	bx	lr

00007378 <delay>:

void delay(int n)
{
    7378:	e1a0c00d 	mov	ip, sp
    737c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7380:	e24cb004 	sub	fp, ip, #4	; 0x4
    7384:	e24dd008 	sub	sp, sp, #8	; 0x8
    7388:	e50b0014 	str	r0, [fp, #-20]
  volatile int i;
  for (i = 0; i < n; ++i);
    738c:	e3a03000 	mov	r3, #0	; 0x0
    7390:	e50b3010 	str	r3, [fp, #-16]
    7394:	ea000002 	b	73a4 <delay+0x2c>
    7398:	e51b3010 	ldr	r3, [fp, #-16]
    739c:	e2833001 	add	r3, r3, #1	; 0x1
    73a0:	e50b3010 	str	r3, [fp, #-16]
    73a4:	e51b2010 	ldr	r2, [fp, #-16]
    73a8:	e51b3014 	ldr	r3, [fp, #-20]
    73ac:	e1520003 	cmp	r2, r3
    73b0:	bafffff8 	blt	7398 <delay+0x20>
}
    73b4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    73b8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    73bc:	e12fff1e 	bx	lr

000073c0 <uart1ISR>:
unsigned char stopstring[]={'<','#','<'};


void uart1ISR(void) __irq
{
    73c0:	e1a0c00d 	mov	ip, sp
    73c4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    73c8:	e24cb004 	sub	fp, ip, #4	; 0x4
    73cc:	e24dd00c 	sub	sp, sp, #12	; 0xc
  unsigned char t;
  IENABLE;
  unsigned iir = U1IIR;
    73d0:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    73d4:	e2833801 	add	r3, r3, #65536	; 0x10000
    73d8:	e5933000 	ldr	r3, [r3]
    73dc:	e50b3010 	str	r3, [fp, #-16]
  // Handle UART interrupt
  switch ((iir >> 1) & 0x7)
    73e0:	e51b3010 	ldr	r3, [fp, #-16]
    73e4:	e1a030a3 	mov	r3, r3, lsr #1
    73e8:	e2033007 	and	r3, r3, #7	; 0x7
    73ec:	e50b3018 	str	r3, [fp, #-24]
    73f0:	e51b3018 	ldr	r3, [fp, #-24]
    73f4:	e3530001 	cmp	r3, #1	; 0x1
    73f8:	0a000003 	beq	740c <uart1ISR+0x4c>
    73fc:	e51b3018 	ldr	r3, [fp, #-24]
    7400:	e3530002 	cmp	r3, #2	; 0x2
    7404:	0a000013 	beq	7458 <uart1ISR+0x98>
    7408:	ea000018 	b	7470 <uart1ISR+0xb0>
    {
      case 1:
		  // THRE interrupt
		 if (ringbuffer1(RBREAD, &t, 1))
    740c:	e24b3011 	sub	r3, fp, #17	; 0x11
    7410:	e3a00000 	mov	r0, #0	; 0x0
    7414:	e1a01003 	mov	r1, r3
    7418:	e3a02001 	mov	r2, #1	; 0x1
    741c:	eb000319 	bl	8088 <ringbuffer1>
    7420:	e1a03000 	mov	r3, r0
    7424:	e3530000 	cmp	r3, #0	; 0x0
    7428:	0a000006 	beq	7448 <uart1ISR+0x88>
		 {
		   transmission1_running=1;
    742c:	e59f2058 	ldr	r2, [pc, #88]	; 748c <.text+0x748c>
    7430:	e3a03001 	mov	r3, #1	; 0x1
    7434:	e5c23000 	strb	r3, [r2]
		   UART1WriteChar(t);
    7438:	e55b3011 	ldrb	r3, [fp, #-17]
    743c:	e1a00003 	mov	r0, r3
    7440:	eb000125 	bl	78dc <UART1WriteChar>
    7444:	ea000009 	b	7470 <uart1ISR+0xb0>
		 }
		 else
		 {
		   transmission1_running=0;
    7448:	e59f303c 	ldr	r3, [pc, #60]	; 748c <.text+0x748c>
    744c:	e3a02000 	mov	r2, #0	; 0x0
    7450:	e5c32000 	strb	r2, [r3]
		 }
        break;
    7454:	ea000005 	b	7470 <uart1ISR+0xb0>
      case 2:
    	// RX interrupt
	    uBloxReceiveHandler(U1RBR);
    7458:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    745c:	e2833801 	add	r3, r3, #65536	; 0x10000
    7460:	e5933000 	ldr	r3, [r3]
    7464:	e20330ff 	and	r3, r3, #255	; 0xff
    7468:	e1a00003 	mov	r0, r3
    746c:	eb003a41 	bl	15d78 <uBloxReceiveHandler>
	    break;
      case 3:
        // RLS interrupt
        break;
      case 6:
        // CTI interrupt
        break;
   }
  IDISABLE;
  VICVectAddr = 0;		/* Acknowledge Interrupt */
    7470:	e3a03000 	mov	r3, #0	; 0x0
    7474:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    7478:	e3a02000 	mov	r2, #0	; 0x0
    747c:	e5832000 	str	r2, [r3]
}
    7480:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7484:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7488:	e12fff1e 	bx	lr
    748c:	40000eab 	andmi	r0, r0, fp, lsr #29

00007490 <uart0ISR>:


void uart0ISR(void) __irq
{
    7490:	e1a0c00d 	mov	ip, sp
    7494:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7498:	e24cb004 	sub	fp, ip, #4	; 0x4
    749c:	e24dd00c 	sub	sp, sp, #12	; 0xc
  unsigned char UART_rxdata;
#ifdef MATLAB
  unsigned char t;
#endif

  // Read IIR to clear interrupt and find out the cause
  IENABLE;
  unsigned iir = U0IIR;
    74a0:	e3a03903 	mov	r3, #49152	; 0xc000
    74a4:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    74a8:	e5933000 	ldr	r3, [r3]
    74ac:	e50b3010 	str	r3, [fp, #-16]
  // Handle UART interrupt
  switch ((iir >> 1) & 0x7)
    74b0:	e51b3010 	ldr	r3, [fp, #-16]
    74b4:	e1a030a3 	mov	r3, r3, lsr #1
    74b8:	e2033007 	and	r3, r3, #7	; 0x7
    74bc:	e50b3018 	str	r3, [fp, #-24]
    74c0:	e51b3018 	ldr	r3, [fp, #-24]
    74c4:	e3530001 	cmp	r3, #1	; 0x1
    74c8:	0a000003 	beq	74dc <uart0ISR+0x4c>
    74cc:	e51b3018 	ldr	r3, [fp, #-24]
    74d0:	e3530002 	cmp	r3, #2	; 0x2
    74d4:	0a000009 	beq	7500 <uart0ISR+0x70>
    74d8:	ea00008d 	b	7714 <uart0ISR+0x284>
    {
      case 1:
#ifdef MATLAB
    	  if (UART_Matlab_fifo(RBREAD, &t, 1))
    	 		 {
    	 		   transmission_running=1;
    	 		   UARTWriteChar(t);
    	 		 }
    	 		 else
    	 		 {
    	 		   transmission_running=0;
    	 		 }
#else
    	  if (aciTxRingBufferByteAvailable())
    74dc:	ebfff00a 	bl	350c <aciTxRingBufferByteAvailable>
    74e0:	e1a03000 	mov	r3, r0
    74e4:	e3530000 	cmp	r3, #0	; 0x0
    74e8:	0a000089 	beq	7714 <uart0ISR+0x284>
  			UARTWriteChar(aciTxRingBufferGetNextByte());
    74ec:	ebfff00c 	bl	3524 <aciTxRingBufferGetNextByte>
    74f0:	e1a03000 	mov	r3, r0
    74f4:	e1a00003 	mov	r0, r3
    74f8:	eb0000e3 	bl	788c <UARTWriteChar>
#endif
		break;
    74fc:	ea000084 	b	7714 <uart0ISR+0x284>

      case 2:
        // RDA interrupt - put your HL_serial_0 receive state machine here!
        UART_rxdata = U0RBR;
    7500:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7504:	e2833903 	add	r3, r3, #49152	; 0xc000
    7508:	e5933000 	ldr	r3, [r3]
    750c:	e54b3011 	strb	r3, [fp, #-17]
#ifdef MATLAB
        if (UART_syncstate==0)
        		{
        			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
        		}
        		else if (UART_syncstate==1)
        		{
        			if (UART_rxdata=='*') UART_syncstate++; else UART_syncstate=0;
        		}
        		else if (UART_syncstate==2)
        		{
        			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
        		}
        		else if (UART_syncstate==3)
        		{
        			if (UART_rxdata=='p') //data pending p=flight params
        			{
        				UART_syncstate=4;
        				UART_rxcount = sizeof(matlab_params_tmp);
        				UART_rxptr = (unsigned char*) &matlab_params_tmp;

        			}
        			else if (UART_rxdata=='c') //data pending c=uart ctrl
        			{
        				UART_syncstate = 5;
        				UART_rxcount = 24+2;
        				UART_rxptr = (unsigned char*) &matlab_uart_tmp;
        			}
        			else if (UART_rxdata=='s') //data pending s=save to eeprom
        			{
        				UART_syncstate=0;
        				triggerSaveMatlabParams=1;
        			}
        			else if (UART_rxdata=='h') // stop debug transmission
        			{
        				UART_syncstate=0;
        				xbee_send_flag=0;
        			}
                    else
                    	UART_syncstate=0;
                }
          		else if (UART_syncstate==4)
        		{
        			UART_rxcount--;
        			*UART_rxptr=UART_rxdata;
        			UART_rxptr++;
        			if (UART_rxcount==0)
                	{
                     	unsigned short crc_comp=0;
                     	UART_syncstate=0;
                     	crc_comp = crc16(&matlab_params_tmp, sizeof(matlab_params_tmp)-4);
                     	if (crc_comp==matlab_params_tmp.crc)
                     	{
                     		memcpy(&matlab_params, &matlab_params_tmp, sizeof(matlab_params));
                			//parameter_beep=ControllerCyclesPerSecond/10;
                     	}

                	}
        		}
          		else if (UART_syncstate==5)
        		{
        			UART_rxcount--;
        			*UART_rxptr=UART_rxdata;
        			UART_rxptr++;
        			if (UART_rxcount==0)
        			{
        				unsigned short crc_comp=0;
        				UART_syncstate=0;
        				crc_comp = crc16(&matlab_uart_tmp, 24);
        				if (crc_comp == matlab_uart_tmp.crc)
        				{
        					memcpy(&matlab_uart, &matlab_uart_tmp, sizeof(matlab_uart));
        					xbee_send_flag=1;
        				}


        			}
        		}
        		else UART_syncstate=0;
#else
        aciReceiveHandler(UART_rxdata);
    7510:	e55b3011 	ldrb	r3, [fp, #-17]
    7514:	e1a00003 	mov	r0, r3
    7518:	ebfff8e8 	bl	58c0 <aciReceiveHandler>
        if (UART_syncstate==0)
    751c:	e59f320c 	ldr	r3, [pc, #524]	; 7730 <.text+0x7730>
    7520:	e5d33000 	ldrb	r3, [r3]
    7524:	e3530000 	cmp	r3, #0	; 0x0
    7528:	1a00000d 	bne	7564 <uart0ISR+0xd4>
		{
			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
    752c:	e55b3011 	ldrb	r3, [fp, #-17]
    7530:	e353003e 	cmp	r3, #62	; 0x3e
    7534:	1a000006 	bne	7554 <uart0ISR+0xc4>
    7538:	e59f31f0 	ldr	r3, [pc, #496]	; 7730 <.text+0x7730>
    753c:	e5d33000 	ldrb	r3, [r3]
    7540:	e2833001 	add	r3, r3, #1	; 0x1
    7544:	e20330ff 	and	r3, r3, #255	; 0xff
    7548:	e59f21e0 	ldr	r2, [pc, #480]	; 7730 <.text+0x7730>
    754c:	e5c23000 	strb	r3, [r2]
    7550:	ea00006f 	b	7714 <uart0ISR+0x284>
    7554:	e59f31d4 	ldr	r3, [pc, #468]	; 7730 <.text+0x7730>
    7558:	e3a02000 	mov	r2, #0	; 0x0
    755c:	e5c32000 	strb	r2, [r3]
    7560:	ea00006b 	b	7714 <uart0ISR+0x284>
		}
		else if (UART_syncstate==1)
    7564:	e59f31c4 	ldr	r3, [pc, #452]	; 7730 <.text+0x7730>
    7568:	e5d33000 	ldrb	r3, [r3]
    756c:	e3530001 	cmp	r3, #1	; 0x1
    7570:	1a00000d 	bne	75ac <uart0ISR+0x11c>
		{
			if (UART_rxdata=='*') UART_syncstate++; else UART_syncstate=0;
    7574:	e55b3011 	ldrb	r3, [fp, #-17]
    7578:	e353002a 	cmp	r3, #42	; 0x2a
    757c:	1a000006 	bne	759c <uart0ISR+0x10c>
    7580:	e59f31a8 	ldr	r3, [pc, #424]	; 7730 <.text+0x7730>
    7584:	e5d33000 	ldrb	r3, [r3]
    7588:	e2833001 	add	r3, r3, #1	; 0x1
    758c:	e20330ff 	and	r3, r3, #255	; 0xff
    7590:	e59f2198 	ldr	r2, [pc, #408]	; 7730 <.text+0x7730>
    7594:	e5c23000 	strb	r3, [r2]
    7598:	ea00005d 	b	7714 <uart0ISR+0x284>
    759c:	e59f318c 	ldr	r3, [pc, #396]	; 7730 <.text+0x7730>
    75a0:	e3a02000 	mov	r2, #0	; 0x0
    75a4:	e5c32000 	strb	r2, [r3]
    75a8:	ea000059 	b	7714 <uart0ISR+0x284>
		}
		else if (UART_syncstate==2)
    75ac:	e59f317c 	ldr	r3, [pc, #380]	; 7730 <.text+0x7730>
    75b0:	e5d33000 	ldrb	r3, [r3]
    75b4:	e3530002 	cmp	r3, #2	; 0x2
    75b8:	1a00000d 	bne	75f4 <uart0ISR+0x164>
		{
			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
    75bc:	e55b3011 	ldrb	r3, [fp, #-17]
    75c0:	e353003e 	cmp	r3, #62	; 0x3e
    75c4:	1a000006 	bne	75e4 <uart0ISR+0x154>
    75c8:	e59f3160 	ldr	r3, [pc, #352]	; 7730 <.text+0x7730>
    75cc:	e5d33000 	ldrb	r3, [r3]
    75d0:	e2833001 	add	r3, r3, #1	; 0x1
    75d4:	e20330ff 	and	r3, r3, #255	; 0xff
    75d8:	e59f2150 	ldr	r2, [pc, #336]	; 7730 <.text+0x7730>
    75dc:	e5c23000 	strb	r3, [r2]
    75e0:	ea00004b 	b	7714 <uart0ISR+0x284>
    75e4:	e59f3144 	ldr	r3, [pc, #324]	; 7730 <.text+0x7730>
    75e8:	e3a02000 	mov	r2, #0	; 0x0
    75ec:	e5c32000 	strb	r2, [r3]
    75f0:	ea000047 	b	7714 <uart0ISR+0x284>
		}
		else if (UART_syncstate==3)
    75f4:	e59f3134 	ldr	r3, [pc, #308]	; 7730 <.text+0x7730>
    75f8:	e5d33000 	ldrb	r3, [r3]
    75fc:	e3530003 	cmp	r3, #3	; 0x3
    7600:	1a00000a 	bne	7630 <uart0ISR+0x1a0>
		{
			if (UART_rxdata=='b')
    7604:	e55b3011 	ldrb	r3, [fp, #-17]
    7608:	e3530062 	cmp	r3, #98	; 0x62
    760c:	1a000003 	bne	7620 <uart0ISR+0x190>
			{
				UART_syncstate=4;
    7610:	e59f3118 	ldr	r3, [pc, #280]	; 7730 <.text+0x7730>
    7614:	e3a02004 	mov	r2, #4	; 0x4
    7618:	e5c32000 	strb	r2, [r3]
    761c:	ea00003c 	b	7714 <uart0ISR+0x284>
			}else
				UART_syncstate=0;
    7620:	e59f3108 	ldr	r3, [pc, #264]	; 7730 <.text+0x7730>
    7624:	e3a02000 	mov	r2, #0	; 0x0
    7628:	e5c32000 	strb	r2, [r3]
    762c:	ea000038 	b	7714 <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else if (UART_syncstate==4)
    7630:	e59f30f8 	ldr	r3, [pc, #248]	; 7730 <.text+0x7730>
    7634:	e5d33000 	ldrb	r3, [r3]
    7638:	e3530004 	cmp	r3, #4	; 0x4
    763c:	1a000013 	bne	7690 <uart0ISR+0x200>
		{
			if (UART_rxdata=='o')
    7640:	e55b3011 	ldrb	r3, [fp, #-17]
    7644:	e353006f 	cmp	r3, #111	; 0x6f
    7648:	1a000003 	bne	765c <uart0ISR+0x1cc>
			{
				UART_syncstate=5;
    764c:	e59f30dc 	ldr	r3, [pc, #220]	; 7730 <.text+0x7730>
    7650:	e3a02005 	mov	r2, #5	; 0x5
    7654:	e5c32000 	strb	r2, [r3]
    7658:	ea00002d 	b	7714 <uart0ISR+0x284>
			}else if (UART_rxdata=='s')
    765c:	e55b3011 	ldrb	r3, [fp, #-17]
    7660:	e3530073 	cmp	r3, #115	; 0x73
    7664:	1a000005 	bne	7680 <uart0ISR+0x1f0>
			{
				//send sync
				UARTWriteChar('S');
    7668:	e3a00053 	mov	r0, #83	; 0x53
    766c:	eb000086 	bl	788c <UARTWriteChar>
				UART_syncstate=0;
    7670:	e59f30b8 	ldr	r3, [pc, #184]	; 7730 <.text+0x7730>
    7674:	e3a02000 	mov	r2, #0	; 0x0
    7678:	e5c32000 	strb	r2, [r3]
    767c:	ea000024 	b	7714 <uart0ISR+0x284>
			}
			else
				UART_syncstate=0;
    7680:	e59f30a8 	ldr	r3, [pc, #168]	; 7730 <.text+0x7730>
    7684:	e3a02000 	mov	r2, #0	; 0x0
    7688:	e5c32000 	strb	r2, [r3]
    768c:	ea000020 	b	7714 <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else if (UART_syncstate==5)
    7690:	e59f3098 	ldr	r3, [pc, #152]	; 7730 <.text+0x7730>
    7694:	e5d33000 	ldrb	r3, [r3]
    7698:	e3530005 	cmp	r3, #5	; 0x5
    769c:	1a00000a 	bne	76cc <uart0ISR+0x23c>
		{
			if (UART_rxdata=='o')
    76a0:	e55b3011 	ldrb	r3, [fp, #-17]
    76a4:	e353006f 	cmp	r3, #111	; 0x6f
    76a8:	1a000003 	bne	76bc <uart0ISR+0x22c>
			{
				UART_syncstate=6;
    76ac:	e59f307c 	ldr	r3, [pc, #124]	; 7730 <.text+0x7730>
    76b0:	e3a02006 	mov	r2, #6	; 0x6
    76b4:	e5c32000 	strb	r2, [r3]
    76b8:	ea000015 	b	7714 <uart0ISR+0x284>
			}else
				UART_syncstate=0;
    76bc:	e59f306c 	ldr	r3, [pc, #108]	; 7730 <.text+0x7730>
    76c0:	e3a02000 	mov	r2, #0	; 0x0
    76c4:	e5c32000 	strb	r2, [r3]
    76c8:	ea000011 	b	7714 <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else if (UART_syncstate==6)
    76cc:	e59f305c 	ldr	r3, [pc, #92]	; 7730 <.text+0x7730>
    76d0:	e5d33000 	ldrb	r3, [r3]
    76d4:	e3530006 	cmp	r3, #6	; 0x6
    76d8:	1a00000a 	bne	7708 <uart0ISR+0x278>
		{
			if (UART_rxdata=='t')
    76dc:	e55b3011 	ldrb	r3, [fp, #-17]
    76e0:	e3530074 	cmp	r3, #116	; 0x74
    76e4:	1a000003 	bne	76f8 <uart0ISR+0x268>
			{
				//start LPC bootloader
				UART_syncstate=0;
    76e8:	e59f3040 	ldr	r3, [pc, #64]	; 7730 <.text+0x7730>
    76ec:	e3a02000 	mov	r2, #0	; 0x0
    76f0:	e5c32000 	strb	r2, [r3]
				enter_isp();
    76f4:	eb00161a 	bl	cf64 <enter_isp>
			}

			UART_syncstate=0;
    76f8:	e59f3030 	ldr	r3, [pc, #48]	; 7730 <.text+0x7730>
    76fc:	e3a02000 	mov	r2, #0	; 0x0
    7700:	e5c32000 	strb	r2, [r3]
    7704:	ea000002 	b	7714 <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else UART_syncstate=0;
    7708:	e59f3020 	ldr	r3, [pc, #32]	; 7730 <.text+0x7730>
    770c:	e3a02000 	mov	r2, #0	; 0x0
    7710:	e5c32000 	strb	r2, [r3]
#endif

		break;
      case 3:
        // RLS interrupt
        break;
      case 6:
        // CTI interrupt
        break;
  }
  IDISABLE;
  VICVectAddr = 0;		// Acknowledge Interrupt
    7714:	e3a03000 	mov	r3, #0	; 0x0
    7718:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    771c:	e3a02000 	mov	r2, #0	; 0x0
    7720:	e5832000 	str	r2, [r3]
 }
    7724:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7728:	e89d6800 	ldmia	sp, {fp, sp, lr}
    772c:	e12fff1e 	bx	lr
    7730:	40000eae 	andmi	r0, r0, lr, lsr #29

00007734 <UARTInitialize>:


void UARTInitialize(unsigned int baud)
{
    7734:	e1a0c00d 	mov	ip, sp
    7738:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    773c:	e24cb004 	sub	fp, ip, #4	; 0x4
    7740:	e24dd008 	sub	sp, sp, #8	; 0x8
    7744:	e50b0014 	str	r0, [fp, #-20]
  unsigned int divisor = peripheralClockFrequency() / (16 * baud);
    7748:	ebfffee4 	bl	72e0 <peripheralClockFrequency>
    774c:	e1a02000 	mov	r2, r0
    7750:	e51b3014 	ldr	r3, [fp, #-20]
    7754:	e1a03203 	mov	r3, r3, lsl #4
    7758:	e1a00002 	mov	r0, r2
    775c:	e1a01003 	mov	r1, r3
    7760:	eb00473b 	bl	19454 <____udivsi3_from_arm>
    7764:	e1a03000 	mov	r3, r0
    7768:	e50b3010 	str	r3, [fp, #-16]

  //UART0
  U0LCR = 0x83; /* 8 bit, 1 stop bit, no parity, enable DLAB */
    776c:	e3a03903 	mov	r3, #49152	; 0xc000
    7770:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    7774:	e3a02083 	mov	r2, #131	; 0x83
    7778:	e5832000 	str	r2, [r3]
  U0DLL = divisor & 0xFF;
    777c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7780:	e2833903 	add	r3, r3, #49152	; 0xc000
    7784:	e51b2010 	ldr	r2, [fp, #-16]
    7788:	e20220ff 	and	r2, r2, #255	; 0xff
    778c:	e5832000 	str	r2, [r3]
  U0DLM = (divisor >> 8) & 0xFF;
    7790:	e3a02903 	mov	r2, #49152	; 0xc000
    7794:	e282224e 	add	r2, r2, #-536870908	; 0xe0000004
    7798:	e51b3010 	ldr	r3, [fp, #-16]
    779c:	e1a03423 	mov	r3, r3, lsr #8
    77a0:	e20330ff 	and	r3, r3, #255	; 0xff
    77a4:	e5823000 	str	r3, [r2]
  U0LCR &= ~0x80; /* Disable DLAB */
    77a8:	e3a02903 	mov	r2, #49152	; 0xc000
    77ac:	e28222ce 	add	r2, r2, #-536870900	; 0xe000000c
    77b0:	e3a03903 	mov	r3, #49152	; 0xc000
    77b4:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    77b8:	e5933000 	ldr	r3, [r3]
    77bc:	e3c33080 	bic	r3, r3, #128	; 0x80
    77c0:	e5823000 	str	r3, [r2]
  U0FCR = 1;
    77c4:	e3a03903 	mov	r3, #49152	; 0xc000
    77c8:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    77cc:	e3a02001 	mov	r2, #1	; 0x1
    77d0:	e5832000 	str	r2, [r3]


}
    77d4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    77d8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    77dc:	e12fff1e 	bx	lr

000077e0 <UART1Initialize>:

void UART1Initialize(unsigned int baud)
{
    77e0:	e1a0c00d 	mov	ip, sp
    77e4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    77e8:	e24cb004 	sub	fp, ip, #4	; 0x4
    77ec:	e24dd008 	sub	sp, sp, #8	; 0x8
    77f0:	e50b0014 	str	r0, [fp, #-20]
  unsigned int divisor = peripheralClockFrequency() / (16 * baud);
    77f4:	ebfffeb9 	bl	72e0 <peripheralClockFrequency>
    77f8:	e1a02000 	mov	r2, r0
    77fc:	e51b3014 	ldr	r3, [fp, #-20]
    7800:	e1a03203 	mov	r3, r3, lsl #4
    7804:	e1a00002 	mov	r0, r2
    7808:	e1a01003 	mov	r1, r3
    780c:	eb004710 	bl	19454 <____udivsi3_from_arm>
    7810:	e1a03000 	mov	r3, r0
    7814:	e50b3010 	str	r3, [fp, #-16]
//UART1
  U1LCR = 0x83; /* 8 bit, 1 stop bit, no parity, enable DLAB */
    7818:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    781c:	e2833801 	add	r3, r3, #65536	; 0x10000
    7820:	e3a02083 	mov	r2, #131	; 0x83
    7824:	e5832000 	str	r2, [r3]
  U1DLL = divisor & 0xFF;
    7828:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    782c:	e2833801 	add	r3, r3, #65536	; 0x10000
    7830:	e51b2010 	ldr	r2, [fp, #-16]
    7834:	e20220ff 	and	r2, r2, #255	; 0xff
    7838:	e5832000 	str	r2, [r3]
  U1DLM = (divisor >> 8) & 0xFF;
    783c:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    7840:	e2822801 	add	r2, r2, #65536	; 0x10000
    7844:	e51b3010 	ldr	r3, [fp, #-16]
    7848:	e1a03423 	mov	r3, r3, lsr #8
    784c:	e20330ff 	and	r3, r3, #255	; 0xff
    7850:	e5823000 	str	r3, [r2]
  U1LCR &= ~0x80; /* Disable DLAB */
    7854:	e3a022ce 	mov	r2, #-536870900	; 0xe000000c
    7858:	e2822801 	add	r2, r2, #65536	; 0x10000
    785c:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    7860:	e2833801 	add	r3, r3, #65536	; 0x10000
    7864:	e5933000 	ldr	r3, [r3]
    7868:	e3c33080 	bic	r3, r3, #128	; 0x80
    786c:	e5823000 	str	r3, [r2]
  U1FCR = 1;
    7870:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    7874:	e2833801 	add	r3, r3, #65536	; 0x10000
    7878:	e3a02001 	mov	r2, #1	; 0x1
    787c:	e5832000 	str	r2, [r3]
}
    7880:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7884:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7888:	e12fff1e 	bx	lr

0000788c <UARTWriteChar>:


//Write to UART0
void UARTWriteChar(unsigned char ch)
{
    788c:	e1a0c00d 	mov	ip, sp
    7890:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7894:	e24cb004 	sub	fp, ip, #4	; 0x4
    7898:	e24dd004 	sub	sp, sp, #4	; 0x4
    789c:	e1a03000 	mov	r3, r0
    78a0:	e54b3010 	strb	r3, [fp, #-16]
  while ((U0LSR & 0x20) == 0);
    78a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    78a8:	e2833903 	add	r3, r3, #49152	; 0xc000
    78ac:	e2833014 	add	r3, r3, #20	; 0x14
    78b0:	e5933000 	ldr	r3, [r3]
    78b4:	e2033020 	and	r3, r3, #32	; 0x20
    78b8:	e3530000 	cmp	r3, #0	; 0x0
    78bc:	0afffff8 	beq	78a4 <UARTWriteChar+0x18>
  U0THR = ch;
    78c0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    78c4:	e2833903 	add	r3, r3, #49152	; 0xc000
    78c8:	e55b2010 	ldrb	r2, [fp, #-16]
    78cc:	e5832000 	str	r2, [r3]
}
    78d0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    78d4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    78d8:	e12fff1e 	bx	lr

000078dc <UART1WriteChar>:
//Write to UART1
void UART1WriteChar(unsigned char ch)
{
    78dc:	e1a0c00d 	mov	ip, sp
    78e0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    78e4:	e24cb004 	sub	fp, ip, #4	; 0x4
    78e8:	e24dd004 	sub	sp, sp, #4	; 0x4
    78ec:	e1a03000 	mov	r3, r0
    78f0:	e54b3010 	strb	r3, [fp, #-16]
  while ((U1LSR & 0x20) == 0);
    78f4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    78f8:	e2833801 	add	r3, r3, #65536	; 0x10000
    78fc:	e2833014 	add	r3, r3, #20	; 0x14
    7900:	e5933000 	ldr	r3, [r3]
    7904:	e2033020 	and	r3, r3, #32	; 0x20
    7908:	e3530000 	cmp	r3, #0	; 0x0
    790c:	0afffff8 	beq	78f4 <UART1WriteChar+0x18>
  U1THR = ch;
    7910:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7914:	e2833801 	add	r3, r3, #65536	; 0x10000
    7918:	e55b2010 	ldrb	r2, [fp, #-16]
    791c:	e5832000 	str	r2, [r3]
}
    7920:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7924:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7928:	e12fff1e 	bx	lr

0000792c <UARTReadChar>:

unsigned char UARTReadChar(void)
{
    792c:	e1a0c00d 	mov	ip, sp
    7930:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7934:	e24cb004 	sub	fp, ip, #4	; 0x4
  while ((U0LSR & 0x01) == 0);
    7938:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    793c:	e2833903 	add	r3, r3, #49152	; 0xc000
    7940:	e2833014 	add	r3, r3, #20	; 0x14
    7944:	e5933000 	ldr	r3, [r3]
    7948:	e2033001 	and	r3, r3, #1	; 0x1
    794c:	e3530000 	cmp	r3, #0	; 0x0
    7950:	0afffff8 	beq	7938 <UARTReadChar+0xc>
  return U0RBR;
    7954:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7958:	e2833903 	add	r3, r3, #49152	; 0xc000
    795c:	e5933000 	ldr	r3, [r3]
    7960:	e20330ff 	and	r3, r3, #255	; 0xff
}
    7964:	e1a00003 	mov	r0, r3
    7968:	e24bd00c 	sub	sp, fp, #12	; 0xc
    796c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7970:	e12fff1e 	bx	lr

00007974 <UART1ReadChar>:

unsigned char UART1ReadChar(void)
{
    7974:	e1a0c00d 	mov	ip, sp
    7978:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    797c:	e24cb004 	sub	fp, ip, #4	; 0x4
  while ((U1LSR & 0x01) == 0);
    7980:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7984:	e2833801 	add	r3, r3, #65536	; 0x10000
    7988:	e2833014 	add	r3, r3, #20	; 0x14
    798c:	e5933000 	ldr	r3, [r3]
    7990:	e2033001 	and	r3, r3, #1	; 0x1
    7994:	e3530000 	cmp	r3, #0	; 0x0
    7998:	0afffff8 	beq	7980 <UART1ReadChar+0xc>
  return U1RBR;
    799c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    79a0:	e2833801 	add	r3, r3, #65536	; 0x10000
    79a4:	e5933000 	ldr	r3, [r3]
    79a8:	e20330ff 	and	r3, r3, #255	; 0xff
}
    79ac:	e1a00003 	mov	r0, r3
    79b0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    79b4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    79b8:	e12fff1e 	bx	lr

000079bc <__putchar>:

void __putchar(int ch)
{
    79bc:	e1a0c00d 	mov	ip, sp
    79c0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    79c4:	e24cb004 	sub	fp, ip, #4	; 0x4
    79c8:	e24dd004 	sub	sp, sp, #4	; 0x4
    79cc:	e50b0010 	str	r0, [fp, #-16]
  if (ch == '\n')
    79d0:	e51b3010 	ldr	r3, [fp, #-16]
    79d4:	e353000a 	cmp	r3, #10	; 0xa
    79d8:	1a000001 	bne	79e4 <__putchar+0x28>
    UARTWriteChar('\r');
    79dc:	e3a0000d 	mov	r0, #13	; 0xd
    79e0:	ebffffa9 	bl	788c <UARTWriteChar>
  UARTWriteChar(ch);
    79e4:	e51b3010 	ldr	r3, [fp, #-16]
    79e8:	e20330ff 	and	r3, r3, #255	; 0xff
    79ec:	e1a00003 	mov	r0, r3
    79f0:	ebffffa5 	bl	788c <UARTWriteChar>
}
    79f4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    79f8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    79fc:	e12fff1e 	bx	lr

00007a00 <UART_send>:

void UART_send(char *buffer, unsigned char length)
{
    7a00:	e1a0c00d 	mov	ip, sp
    7a04:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7a08:	e24cb004 	sub	fp, ip, #4	; 0x4
    7a0c:	e24dd00c 	sub	sp, sp, #12	; 0xc
    7a10:	e50b0014 	str	r0, [fp, #-20]
    7a14:	e1a03001 	mov	r3, r1
    7a18:	e54b3018 	strb	r3, [fp, #-24]
  unsigned char cnt=0;
    7a1c:	e3a03000 	mov	r3, #0	; 0x0
    7a20:	e54b300d 	strb	r3, [fp, #-13]
  while (!(U0LSR & 0x20)); //wait until U0THR and U0TSR are both empty
    7a24:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7a28:	e2833903 	add	r3, r3, #49152	; 0xc000
    7a2c:	e2833014 	add	r3, r3, #20	; 0x14
    7a30:	e5933000 	ldr	r3, [r3]
    7a34:	e2033020 	and	r3, r3, #32	; 0x20
    7a38:	e3530000 	cmp	r3, #0	; 0x0
    7a3c:	0afffff8 	beq	7a24 <UART_send+0x24>
  while(length--)
    7a40:	ea000014 	b	7a98 <UART_send+0x98>
  {
    U0THR = buffer[cnt++];
    7a44:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7a48:	e2822903 	add	r2, r2, #49152	; 0xc000
    7a4c:	e55b300d 	ldrb	r3, [fp, #-13]
    7a50:	e1a01003 	mov	r1, r3
    7a54:	e51b3014 	ldr	r3, [fp, #-20]
    7a58:	e0813003 	add	r3, r1, r3
    7a5c:	e5d33000 	ldrb	r3, [r3]
    7a60:	e5823000 	str	r3, [r2]
    7a64:	e55b300d 	ldrb	r3, [fp, #-13]
    7a68:	e2833001 	add	r3, r3, #1	; 0x1
    7a6c:	e54b300d 	strb	r3, [fp, #-13]
    if(cnt>15)
    7a70:	e55b300d 	ldrb	r3, [fp, #-13]
    7a74:	e353000f 	cmp	r3, #15	; 0xf
    7a78:	9a000006 	bls	7a98 <UART_send+0x98>
    {
      while (!(U0LSR & 0x20)); //wait until U0THR is empty
    7a7c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7a80:	e2833903 	add	r3, r3, #49152	; 0xc000
    7a84:	e2833014 	add	r3, r3, #20	; 0x14
    7a88:	e5933000 	ldr	r3, [r3]
    7a8c:	e2033020 	and	r3, r3, #32	; 0x20
    7a90:	e3530000 	cmp	r3, #0	; 0x0
    7a94:	0afffff8 	beq	7a7c <UART_send+0x7c>
    7a98:	e55b3018 	ldrb	r3, [fp, #-24]
    7a9c:	e2433001 	sub	r3, r3, #1	; 0x1
    7aa0:	e54b3018 	strb	r3, [fp, #-24]
    7aa4:	e55b3018 	ldrb	r3, [fp, #-24]
    7aa8:	e35300ff 	cmp	r3, #255	; 0xff
    7aac:	1affffe4 	bne	7a44 <UART_send+0x44>
    }
  }
}
    7ab0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7ab4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7ab8:	e12fff1e 	bx	lr

00007abc <UART1_send>:

void UART1_send(unsigned char *buffer, unsigned char length)
{
    7abc:	e1a0c00d 	mov	ip, sp
    7ac0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7ac4:	e24cb004 	sub	fp, ip, #4	; 0x4
    7ac8:	e24dd00c 	sub	sp, sp, #12	; 0xc
    7acc:	e50b0014 	str	r0, [fp, #-20]
    7ad0:	e1a03001 	mov	r3, r1
    7ad4:	e54b3018 	strb	r3, [fp, #-24]
  unsigned char cnt=0;
    7ad8:	e3a03000 	mov	r3, #0	; 0x0
    7adc:	e54b300d 	strb	r3, [fp, #-13]
  while(length--)
    7ae0:	ea000011 	b	7b2c <UART1_send+0x70>
  {
    while (!(U1LSR & 0x20)); //wait until U1THR is empty
    7ae4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7ae8:	e2833801 	add	r3, r3, #65536	; 0x10000
    7aec:	e2833014 	add	r3, r3, #20	; 0x14
    7af0:	e5933000 	ldr	r3, [r3]
    7af4:	e2033020 	and	r3, r3, #32	; 0x20
    7af8:	e3530000 	cmp	r3, #0	; 0x0
    7afc:	0afffff8 	beq	7ae4 <UART1_send+0x28>
    U1THR = buffer[cnt++];
    7b00:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7b04:	e2822801 	add	r2, r2, #65536	; 0x10000
    7b08:	e55b300d 	ldrb	r3, [fp, #-13]
    7b0c:	e1a01003 	mov	r1, r3
    7b10:	e51b3014 	ldr	r3, [fp, #-20]
    7b14:	e0813003 	add	r3, r1, r3
    7b18:	e5d33000 	ldrb	r3, [r3]
    7b1c:	e5823000 	str	r3, [r2]
    7b20:	e55b300d 	ldrb	r3, [fp, #-13]
    7b24:	e2833001 	add	r3, r3, #1	; 0x1
    7b28:	e54b300d 	strb	r3, [fp, #-13]
    7b2c:	e55b3018 	ldrb	r3, [fp, #-24]
    7b30:	e2433001 	sub	r3, r3, #1	; 0x1
    7b34:	e54b3018 	strb	r3, [fp, #-24]
    7b38:	e55b3018 	ldrb	r3, [fp, #-24]
    7b3c:	e35300ff 	cmp	r3, #255	; 0xff
    7b40:	1affffe7 	bne	7ae4 <UART1_send+0x28>
  }
}
    7b44:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7b48:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7b4c:	e12fff1e 	bx	lr

00007b50 <UART_send_ringbuffer>:


void UART_send_ringbuffer(void)
{
    7b50:	e1a0c00d 	mov	ip, sp
    7b54:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7b58:	e24cb004 	sub	fp, ip, #4	; 0x4
    7b5c:	e24dd004 	sub	sp, sp, #4	; 0x4
  unsigned char t;
  if(!transmission_running)
    7b60:	e59f304c 	ldr	r3, [pc, #76]	; 7bb4 <.text+0x7bb4>
    7b64:	e5d33000 	ldrb	r3, [r3]
    7b68:	e3530000 	cmp	r3, #0	; 0x0
    7b6c:	1a00000d 	bne	7ba8 <UART_send_ringbuffer+0x58>
  {
    if(ringbuffer(RBREAD, &t, 1))
    7b70:	e24b300d 	sub	r3, fp, #13	; 0xd
    7b74:	e3a00000 	mov	r0, #0	; 0x0
    7b78:	e1a01003 	mov	r1, r3
    7b7c:	e3a02001 	mov	r2, #1	; 0x1
    7b80:	eb0000c5 	bl	7e9c <ringbuffer>
    7b84:	e1a03000 	mov	r3, r0
    7b88:	e3530000 	cmp	r3, #0	; 0x0
    7b8c:	0a000005 	beq	7ba8 <UART_send_ringbuffer+0x58>
    {
      transmission_running=1;
    7b90:	e59f201c 	ldr	r2, [pc, #28]	; 7bb4 <.text+0x7bb4>
    7b94:	e3a03001 	mov	r3, #1	; 0x1
    7b98:	e5c23000 	strb	r3, [r2]
      UARTWriteChar(t);
    7b9c:	e55b300d 	ldrb	r3, [fp, #-13]
    7ba0:	e1a00003 	mov	r0, r3
    7ba4:	ebffff38 	bl	788c <UARTWriteChar>
    }
  }
}
    7ba8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7bac:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7bb0:	e12fff1e 	bx	lr
    7bb4:	40000eaa 	andmi	r0, r0, sl, lsr #29

00007bb8 <UART1_send_ringbuffer>:

void UART1_send_ringbuffer(void)
{
    7bb8:	e1a0c00d 	mov	ip, sp
    7bbc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7bc0:	e24cb004 	sub	fp, ip, #4	; 0x4
    7bc4:	e24dd004 	sub	sp, sp, #4	; 0x4
  unsigned char t;
  if(!transmission1_running)
    7bc8:	e59f304c 	ldr	r3, [pc, #76]	; 7c1c <.text+0x7c1c>
    7bcc:	e5d33000 	ldrb	r3, [r3]
    7bd0:	e3530000 	cmp	r3, #0	; 0x0
    7bd4:	1a00000d 	bne	7c10 <UART1_send_ringbuffer+0x58>
  {
    if(ringbuffer1(RBREAD, &t, 1))
    7bd8:	e24b300d 	sub	r3, fp, #13	; 0xd
    7bdc:	e3a00000 	mov	r0, #0	; 0x0
    7be0:	e1a01003 	mov	r1, r3
    7be4:	e3a02001 	mov	r2, #1	; 0x1
    7be8:	eb000126 	bl	8088 <ringbuffer1>
    7bec:	e1a03000 	mov	r3, r0
    7bf0:	e3530000 	cmp	r3, #0	; 0x0
    7bf4:	0a000005 	beq	7c10 <UART1_send_ringbuffer+0x58>
    {
      transmission1_running=1;
    7bf8:	e59f201c 	ldr	r2, [pc, #28]	; 7c1c <.text+0x7c1c>
    7bfc:	e3a03001 	mov	r3, #1	; 0x1
    7c00:	e5c23000 	strb	r3, [r2]
      UART1WriteChar(t);
    7c04:	e55b300d 	ldrb	r3, [fp, #-13]
    7c08:	e1a00003 	mov	r0, r3
    7c0c:	ebffff32 	bl	78dc <UART1WriteChar>
    }
  }
}
    7c10:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7c14:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7c18:	e12fff1e 	bx	lr
    7c1c:	40000eab 	andmi	r0, r0, fp, lsr #29

00007c20 <UART_SendPacket>:

void UART_SendPacket(void *data, unsigned short count, unsigned char packetdescriptor) //example to send data packets as on LL_serial_0
{
    7c20:	e1a0c00d 	mov	ip, sp
    7c24:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7c28:	e24cb004 	sub	fp, ip, #4	; 0x4
    7c2c:	e24dd014 	sub	sp, sp, #20	; 0x14
    7c30:	e50b0018 	str	r0, [fp, #-24]
    7c34:	e1a03001 	mov	r3, r1
    7c38:	e14b31bc 	strh	r3, [fp, #-28]
    7c3c:	e1a03002 	mov	r3, r2
    7c40:	e54b3020 	strb	r3, [fp, #-32]
  unsigned short crc;
  int state;
      state=ringbuffer(RBWRITE, startstring, 3);
    7c44:	e3a00001 	mov	r0, #1	; 0x1
    7c48:	e59f10c0 	ldr	r1, [pc, #192]	; 7d10 <.text+0x7d10>
    7c4c:	e3a02003 	mov	r2, #3	; 0x3
    7c50:	eb000091 	bl	7e9c <ringbuffer>
    7c54:	e1a03000 	mov	r3, r0
    7c58:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, (unsigned char *) &count, 2);
    7c5c:	e24b301c 	sub	r3, fp, #28	; 0x1c
    7c60:	e3a00001 	mov	r0, #1	; 0x1
    7c64:	e1a01003 	mov	r1, r3
    7c68:	e3a02002 	mov	r2, #2	; 0x2
    7c6c:	eb00008a 	bl	7e9c <ringbuffer>
    7c70:	e1a03000 	mov	r3, r0
    7c74:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, &packetdescriptor, 1);
    7c78:	e24b3020 	sub	r3, fp, #32	; 0x20
    7c7c:	e3a00001 	mov	r0, #1	; 0x1
    7c80:	e1a01003 	mov	r1, r3
    7c84:	e3a02001 	mov	r2, #1	; 0x1
    7c88:	eb000083 	bl	7e9c <ringbuffer>
    7c8c:	e1a03000 	mov	r3, r0
    7c90:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, data, count);
    7c94:	e51b2018 	ldr	r2, [fp, #-24]
    7c98:	e15b31bc 	ldrh	r3, [fp, #-28]
    7c9c:	e3a00001 	mov	r0, #1	; 0x1
    7ca0:	e1a01002 	mov	r1, r2
    7ca4:	e1a02003 	mov	r2, r3
    7ca8:	eb00007b 	bl	7e9c <ringbuffer>
    7cac:	e1a03000 	mov	r3, r0
    7cb0:	e50b3010 	str	r3, [fp, #-16]
                crc=crc16(data,count);
    7cb4:	e15b31bc 	ldrh	r3, [fp, #-28]
    7cb8:	e51b0018 	ldr	r0, [fp, #-24]
    7cbc:	e1a01003 	mov	r1, r3
    7cc0:	eb000050 	bl	7e08 <crc16>
    7cc4:	e1a03000 	mov	r3, r0
    7cc8:	e14b31b2 	strh	r3, [fp, #-18]
      state=ringbuffer(RBWRITE, (unsigned char *) &crc, 2);
    7ccc:	e24b3012 	sub	r3, fp, #18	; 0x12
    7cd0:	e3a00001 	mov	r0, #1	; 0x1
    7cd4:	e1a01003 	mov	r1, r3
    7cd8:	e3a02002 	mov	r2, #2	; 0x2
    7cdc:	eb00006e 	bl	7e9c <ringbuffer>
    7ce0:	e1a03000 	mov	r3, r0
    7ce4:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, stopstring, 3);
    7ce8:	e3a00001 	mov	r0, #1	; 0x1
    7cec:	e59f1020 	ldr	r1, [pc, #32]	; 7d14 <.text+0x7d14>
    7cf0:	e3a02003 	mov	r2, #3	; 0x3
    7cf4:	eb000068 	bl	7e9c <ringbuffer>
    7cf8:	e1a03000 	mov	r3, r0
    7cfc:	e50b3010 	str	r3, [fp, #-16]
      UART_send_ringbuffer();
    7d00:	ebffff92 	bl	7b50 <UART_send_ringbuffer>
}
    7d04:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7d08:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7d0c:	e12fff1e 	bx	lr
    7d10:	40000024 	andmi	r0, r0, r4, lsr #32
    7d14:	40000027 	andmi	r0, r0, r7, lsr #32

00007d18 <crc_update>:

//example CRC16 function
unsigned short crc_update (unsigned short crc, unsigned char data)
     {
    7d18:	e1a0c00d 	mov	ip, sp
    7d1c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7d20:	e24cb004 	sub	fp, ip, #4	; 0x4
    7d24:	e24dd008 	sub	sp, sp, #8	; 0x8
    7d28:	e1a03000 	mov	r3, r0
    7d2c:	e1a02001 	mov	r2, r1
    7d30:	e14b31b0 	strh	r3, [fp, #-16]
    7d34:	e1a03002 	mov	r3, r2
    7d38:	e54b3014 	strb	r3, [fp, #-20]
         data ^= (crc & 0xff);
    7d3c:	e15b31b0 	ldrh	r3, [fp, #-16]
    7d40:	e20330ff 	and	r3, r3, #255	; 0xff
    7d44:	e20330ff 	and	r3, r3, #255	; 0xff
    7d48:	e55b2014 	ldrb	r2, [fp, #-20]
    7d4c:	e1a01003 	mov	r1, r3
    7d50:	e1a03002 	mov	r3, r2
    7d54:	e0213003 	eor	r3, r1, r3
    7d58:	e20330ff 	and	r3, r3, #255	; 0xff
    7d5c:	e54b3014 	strb	r3, [fp, #-20]
         data ^= data << 4;
    7d60:	e55b3014 	ldrb	r3, [fp, #-20]
    7d64:	e1a03203 	mov	r3, r3, lsl #4
    7d68:	e20330ff 	and	r3, r3, #255	; 0xff
    7d6c:	e55b2014 	ldrb	r2, [fp, #-20]
    7d70:	e1a01003 	mov	r1, r3
    7d74:	e1a03002 	mov	r3, r2
    7d78:	e0213003 	eor	r3, r1, r3
    7d7c:	e20330ff 	and	r3, r3, #255	; 0xff
    7d80:	e54b3014 	strb	r3, [fp, #-20]

         return ((((unsigned short )data << 8) | ((crc>>8)&0xff)) ^ (unsigned char )(data >> 4)
    7d84:	e55b3014 	ldrb	r3, [fp, #-20]
    7d88:	e1a03403 	mov	r3, r3, lsl #8
    7d8c:	e1a03803 	mov	r3, r3, lsl #16
    7d90:	e1a02823 	mov	r2, r3, lsr #16
    7d94:	e15b31b0 	ldrh	r3, [fp, #-16]
    7d98:	e1a03423 	mov	r3, r3, lsr #8
    7d9c:	e1a03803 	mov	r3, r3, lsl #16
    7da0:	e1a03823 	mov	r3, r3, lsr #16
    7da4:	e1a03803 	mov	r3, r3, lsl #16
    7da8:	e1a03823 	mov	r3, r3, lsr #16
    7dac:	e20330ff 	and	r3, r3, #255	; 0xff
    7db0:	e1823003 	orr	r3, r2, r3
    7db4:	e1a03803 	mov	r3, r3, lsl #16
    7db8:	e1a02823 	mov	r2, r3, lsr #16
    7dbc:	e55b3014 	ldrb	r3, [fp, #-20]
    7dc0:	e1a03223 	mov	r3, r3, lsr #4
    7dc4:	e20330ff 	and	r3, r3, #255	; 0xff
    7dc8:	e0223003 	eor	r3, r2, r3
    7dcc:	e1a03803 	mov	r3, r3, lsl #16
    7dd0:	e1a02823 	mov	r2, r3, lsr #16
    7dd4:	e55b3014 	ldrb	r3, [fp, #-20]
    7dd8:	e1a03183 	mov	r3, r3, lsl #3
    7ddc:	e1a03803 	mov	r3, r3, lsl #16
    7de0:	e1a03823 	mov	r3, r3, lsr #16
    7de4:	e0223003 	eor	r3, r2, r3
    7de8:	e1a03803 	mov	r3, r3, lsl #16
    7dec:	e1a03823 	mov	r3, r3, lsr #16
    7df0:	e1a03803 	mov	r3, r3, lsl #16
    7df4:	e1a03823 	mov	r3, r3, lsr #16
                 ^ ((unsigned short )data << 3));
     }
    7df8:	e1a00003 	mov	r0, r3
    7dfc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7e00:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7e04:	e12fff1e 	bx	lr

00007e08 <crc16>:

 unsigned short crc16(void* data, unsigned short cnt)
 {
    7e08:	e1a0c00d 	mov	ip, sp
    7e0c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7e10:	e24cb004 	sub	fp, ip, #4	; 0x4
    7e14:	e24dd014 	sub	sp, sp, #20	; 0x14
    7e18:	e50b001c 	str	r0, [fp, #-28]
    7e1c:	e1a03001 	mov	r3, r1
    7e20:	e14b32b0 	strh	r3, [fp, #-32]
   unsigned short crc=0xff;
    7e24:	e3a030ff 	mov	r3, #255	; 0xff
    7e28:	e14b31b6 	strh	r3, [fp, #-22]
   unsigned char * ptr=(unsigned char *) data;
    7e2c:	e51b301c 	ldr	r3, [fp, #-28]
    7e30:	e50b3014 	str	r3, [fp, #-20]
   int i;

   for (i=0;i<cnt;i++)
    7e34:	e3a03000 	mov	r3, #0	; 0x0
    7e38:	e50b3010 	str	r3, [fp, #-16]
    7e3c:	ea00000d 	b	7e78 <crc16+0x70>
     {
       crc=crc_update(crc,*ptr);
    7e40:	e15b21b6 	ldrh	r2, [fp, #-22]
    7e44:	e51b3014 	ldr	r3, [fp, #-20]
    7e48:	e5d33000 	ldrb	r3, [r3]
    7e4c:	e1a00002 	mov	r0, r2
    7e50:	e1a01003 	mov	r1, r3
    7e54:	ebffffaf 	bl	7d18 <crc_update>
    7e58:	e1a03000 	mov	r3, r0
    7e5c:	e14b31b6 	strh	r3, [fp, #-22]
       ptr++;
    7e60:	e51b3014 	ldr	r3, [fp, #-20]
    7e64:	e2833001 	add	r3, r3, #1	; 0x1
    7e68:	e50b3014 	str	r3, [fp, #-20]
    7e6c:	e51b3010 	ldr	r3, [fp, #-16]
    7e70:	e2833001 	add	r3, r3, #1	; 0x1
    7e74:	e50b3010 	str	r3, [fp, #-16]
    7e78:	e15b22b0 	ldrh	r2, [fp, #-32]
    7e7c:	e51b3010 	ldr	r3, [fp, #-16]
    7e80:	e1520003 	cmp	r2, r3
    7e84:	caffffed 	bgt	7e40 <crc16+0x38>
     }
   return crc;
    7e88:	e15b31b6 	ldrh	r3, [fp, #-22]
 }
    7e8c:	e1a00003 	mov	r0, r3
    7e90:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7e94:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7e98:	e12fff1e 	bx	lr

00007e9c <ringbuffer>:

// no longer a ringbuffer! - now it's a FIFO
int ringbuffer(unsigned char rw, unsigned char *data, unsigned int count)	//returns 1 when write/read was successful, 0 elsewise
{
    7e9c:	e1a0c00d 	mov	ip, sp
    7ea0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7ea4:	e24cb004 	sub	fp, ip, #4	; 0x4
    7ea8:	e24dd018 	sub	sp, sp, #24	; 0x18
    7eac:	e1a03000 	mov	r3, r0
    7eb0:	e50b101c 	str	r1, [fp, #-28]
    7eb4:	e50b2020 	str	r2, [fp, #-32]
    7eb8:	e54b3018 	strb	r3, [fp, #-24]
    static volatile unsigned char buffer[RINGBUFFERSIZE];
//	static volatile unsigned int pfirst=0, plast=0;	//Pointers to first and last to read byte
	static volatile unsigned int read_pointer, write_pointer;
	static volatile unsigned int content=0;
	unsigned int p=0;
    7ebc:	e3a03000 	mov	r3, #0	; 0x0
    7ec0:	e50b3014 	str	r3, [fp, #-20]
    unsigned int p2=0;
    7ec4:	e3a03000 	mov	r3, #0	; 0x0
    7ec8:	e50b3010 	str	r3, [fp, #-16]

	if(rw==RBWRITE)
    7ecc:	e55b3018 	ldrb	r3, [fp, #-24]
    7ed0:	e3530001 	cmp	r3, #1	; 0x1
    7ed4:	1a000021 	bne	7f60 <ringbuffer+0xc4>
	{
		if(count<RINGBUFFERSIZE-content)	//enough space in buffer?
    7ed8:	e59f3198 	ldr	r3, [pc, #408]	; 8078 <.text+0x8078>
    7edc:	e5933000 	ldr	r3, [r3]
    7ee0:	e2632d06 	rsb	r2, r3, #384	; 0x180
    7ee4:	e51b3020 	ldr	r3, [fp, #-32]
    7ee8:	e1520003 	cmp	r2, r3
    7eec:	9a00005a 	bls	805c <ringbuffer+0x1c0>
		{
			while(p<count)
    7ef0:	ea00000d 	b	7f2c <ringbuffer+0x90>
			{
				buffer[write_pointer++]=data[p++];
    7ef4:	e59f3180 	ldr	r3, [pc, #384]	; 807c <.text+0x807c>
    7ef8:	e5931000 	ldr	r1, [r3]
    7efc:	e51b2014 	ldr	r2, [fp, #-20]
    7f00:	e51b301c 	ldr	r3, [fp, #-28]
    7f04:	e0823003 	add	r3, r2, r3
    7f08:	e5d33000 	ldrb	r3, [r3]
    7f0c:	e59f216c 	ldr	r2, [pc, #364]	; 8080 <.text+0x8080>
    7f10:	e7c23001 	strb	r3, [r2, r1]
    7f14:	e2812001 	add	r2, r1, #1	; 0x1
    7f18:	e59f315c 	ldr	r3, [pc, #348]	; 807c <.text+0x807c>
    7f1c:	e5832000 	str	r2, [r3]
    7f20:	e51b3014 	ldr	r3, [fp, #-20]
    7f24:	e2833001 	add	r3, r3, #1	; 0x1
    7f28:	e50b3014 	str	r3, [fp, #-20]
    7f2c:	e51b2014 	ldr	r2, [fp, #-20]
    7f30:	e51b3020 	ldr	r3, [fp, #-32]
    7f34:	e1520003 	cmp	r2, r3
    7f38:	3affffed 	bcc	7ef4 <ringbuffer+0x58>
			}
            content+=count;
    7f3c:	e59f3134 	ldr	r3, [pc, #308]	; 8078 <.text+0x8078>
    7f40:	e5932000 	ldr	r2, [r3]
    7f44:	e51b3020 	ldr	r3, [fp, #-32]
    7f48:	e0822003 	add	r2, r2, r3
    7f4c:	e59f3124 	ldr	r3, [pc, #292]	; 8078 <.text+0x8078>
    7f50:	e5832000 	str	r2, [r3]
            return(1);
    7f54:	e3a03001 	mov	r3, #1	; 0x1
    7f58:	e50b3024 	str	r3, [fp, #-36]
    7f5c:	ea000040 	b	8064 <ringbuffer+0x1c8>
		}
	}
	else if(rw==RBREAD)
    7f60:	e55b3018 	ldrb	r3, [fp, #-24]
    7f64:	e3530000 	cmp	r3, #0	; 0x0
    7f68:	1a00002b 	bne	801c <ringbuffer+0x180>
	{
		if(content>=count)
    7f6c:	e59f3104 	ldr	r3, [pc, #260]	; 8078 <.text+0x8078>
    7f70:	e5932000 	ldr	r2, [r3]
    7f74:	e51b3020 	ldr	r3, [fp, #-32]
    7f78:	e1520003 	cmp	r2, r3
    7f7c:	3a000036 	bcc	805c <ringbuffer+0x1c0>
		{
			while(p2<count)
    7f80:	ea00000e 	b	7fc0 <ringbuffer+0x124>
			{
				data[p2++]=buffer[read_pointer++];
    7f84:	e51b2010 	ldr	r2, [fp, #-16]
    7f88:	e51b301c 	ldr	r3, [fp, #-28]
    7f8c:	e0822003 	add	r2, r2, r3
    7f90:	e59f30ec 	ldr	r3, [pc, #236]	; 8084 <.text+0x8084>
    7f94:	e5931000 	ldr	r1, [r3]
    7f98:	e59f30e0 	ldr	r3, [pc, #224]	; 8080 <.text+0x8080>
    7f9c:	e7d33001 	ldrb	r3, [r3, r1]
    7fa0:	e20330ff 	and	r3, r3, #255	; 0xff
    7fa4:	e5c23000 	strb	r3, [r2]
    7fa8:	e51b3010 	ldr	r3, [fp, #-16]
    7fac:	e2833001 	add	r3, r3, #1	; 0x1
    7fb0:	e50b3010 	str	r3, [fp, #-16]
    7fb4:	e2812001 	add	r2, r1, #1	; 0x1
    7fb8:	e59f30c4 	ldr	r3, [pc, #196]	; 8084 <.text+0x8084>
    7fbc:	e5832000 	str	r2, [r3]
    7fc0:	e51b2010 	ldr	r2, [fp, #-16]
    7fc4:	e51b3020 	ldr	r3, [fp, #-32]
    7fc8:	e1520003 	cmp	r2, r3
    7fcc:	3affffec 	bcc	7f84 <ringbuffer+0xe8>
			}
            content-=count;
    7fd0:	e59f30a0 	ldr	r3, [pc, #160]	; 8078 <.text+0x8078>
    7fd4:	e5932000 	ldr	r2, [r3]
    7fd8:	e51b3020 	ldr	r3, [fp, #-32]
    7fdc:	e0632002 	rsb	r2, r3, r2
    7fe0:	e59f3090 	ldr	r3, [pc, #144]	; 8078 <.text+0x8078>
    7fe4:	e5832000 	str	r2, [r3]
            if(!content) //buffer empty
    7fe8:	e59f3088 	ldr	r3, [pc, #136]	; 8078 <.text+0x8078>
    7fec:	e5933000 	ldr	r3, [r3]
    7ff0:	e3530000 	cmp	r3, #0	; 0x0
    7ff4:	1a000005 	bne	8010 <ringbuffer+0x174>
            {
            	write_pointer=0;
    7ff8:	e59f207c 	ldr	r2, [pc, #124]	; 807c <.text+0x807c>
    7ffc:	e3a03000 	mov	r3, #0	; 0x0
    8000:	e5823000 	str	r3, [r2]
            	read_pointer=0;
    8004:	e59f2078 	ldr	r2, [pc, #120]	; 8084 <.text+0x8084>
    8008:	e3a03000 	mov	r3, #0	; 0x0
    800c:	e5823000 	str	r3, [r2]
            }
			return(1);
    8010:	e3a03001 	mov	r3, #1	; 0x1
    8014:	e50b3024 	str	r3, [fp, #-36]
    8018:	ea000011 	b	8064 <ringbuffer+0x1c8>
		}
	}
        else if(rw==RBFREE)
    801c:	e55b3018 	ldrb	r3, [fp, #-24]
    8020:	e3530002 	cmp	r3, #2	; 0x2
    8024:	1a00000c 	bne	805c <ringbuffer+0x1c0>
        {
          if(content) return 0;
    8028:	e59f3048 	ldr	r3, [pc, #72]	; 8078 <.text+0x8078>
    802c:	e5933000 	ldr	r3, [r3]
    8030:	e3530000 	cmp	r3, #0	; 0x0
    8034:	0a000002 	beq	8044 <ringbuffer+0x1a8>
    8038:	e3a03000 	mov	r3, #0	; 0x0
    803c:	e50b3024 	str	r3, [fp, #-36]
    8040:	ea000007 	b	8064 <ringbuffer+0x1c8>
          else return(RINGBUFFERSIZE-11);
    8044:	e3a03f5d 	mov	r3, #372	; 0x174
    8048:	e50b3024 	str	r3, [fp, #-36]
    804c:	e51b3024 	ldr	r3, [fp, #-36]
    8050:	e2833001 	add	r3, r3, #1	; 0x1
    8054:	e50b3024 	str	r3, [fp, #-36]
    8058:	ea000001 	b	8064 <ringbuffer+0x1c8>
        }

	return(0);
    805c:	e3a03000 	mov	r3, #0	; 0x0
    8060:	e50b3024 	str	r3, [fp, #-36]
    8064:	e51b3024 	ldr	r3, [fp, #-36]
}
    8068:	e1a00003 	mov	r0, r3
    806c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8070:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8074:	e12fff1e 	bx	lr
    8078:	40000ebc 	strmih	r0, [r0], -ip
    807c:	40000ec0 	andmi	r0, r0, r0, asr #29
    8080:	40000ec8 	andmi	r0, r0, r8, asr #29
    8084:	40000ec4 	andmi	r0, r0, r4, asr #29

00008088 <ringbuffer1>:

int ringbuffer1(unsigned char rw, unsigned char *data, unsigned int count)	//returns 1 when write/read was successful, 0 elsewise
{
    8088:	e1a0c00d 	mov	ip, sp
    808c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8090:	e24cb004 	sub	fp, ip, #4	; 0x4
    8094:	e24dd018 	sub	sp, sp, #24	; 0x18
    8098:	e1a03000 	mov	r3, r0
    809c:	e50b101c 	str	r1, [fp, #-28]
    80a0:	e50b2020 	str	r2, [fp, #-32]
    80a4:	e54b3018 	strb	r3, [fp, #-24]
    static volatile unsigned char buffer[RINGBUFFERSIZE];
//	static volatile unsigned int pfirst=0, plast=0;	//Pointers to first and last to read byte
	static volatile unsigned int read_pointer, write_pointer;
	static volatile unsigned int content=0;
	unsigned int p=0;
    80a8:	e3a03000 	mov	r3, #0	; 0x0
    80ac:	e50b3014 	str	r3, [fp, #-20]
    unsigned int p2=0;
    80b0:	e3a03000 	mov	r3, #0	; 0x0
    80b4:	e50b3010 	str	r3, [fp, #-16]

	if(rw==RBWRITE)
    80b8:	e55b3018 	ldrb	r3, [fp, #-24]
    80bc:	e3530001 	cmp	r3, #1	; 0x1
    80c0:	1a000021 	bne	814c <ringbuffer1+0xc4>
	{
		if(count<RINGBUFFERSIZE-content)	//enough space in buffer?
    80c4:	e59f3198 	ldr	r3, [pc, #408]	; 8264 <.text+0x8264>
    80c8:	e5933000 	ldr	r3, [r3]
    80cc:	e2632d06 	rsb	r2, r3, #384	; 0x180
    80d0:	e51b3020 	ldr	r3, [fp, #-32]
    80d4:	e1520003 	cmp	r2, r3
    80d8:	9a00005a 	bls	8248 <ringbuffer1+0x1c0>
		{
			while(p<count)
    80dc:	ea00000d 	b	8118 <ringbuffer1+0x90>
			{
				buffer[write_pointer++]=data[p++];
    80e0:	e59f3180 	ldr	r3, [pc, #384]	; 8268 <.text+0x8268>
    80e4:	e5931000 	ldr	r1, [r3]
    80e8:	e51b2014 	ldr	r2, [fp, #-20]
    80ec:	e51b301c 	ldr	r3, [fp, #-28]
    80f0:	e0823003 	add	r3, r2, r3
    80f4:	e5d33000 	ldrb	r3, [r3]
    80f8:	e59f216c 	ldr	r2, [pc, #364]	; 826c <.text+0x826c>
    80fc:	e7c23001 	strb	r3, [r2, r1]
    8100:	e2812001 	add	r2, r1, #1	; 0x1
    8104:	e59f315c 	ldr	r3, [pc, #348]	; 8268 <.text+0x8268>
    8108:	e5832000 	str	r2, [r3]
    810c:	e51b3014 	ldr	r3, [fp, #-20]
    8110:	e2833001 	add	r3, r3, #1	; 0x1
    8114:	e50b3014 	str	r3, [fp, #-20]
    8118:	e51b2014 	ldr	r2, [fp, #-20]
    811c:	e51b3020 	ldr	r3, [fp, #-32]
    8120:	e1520003 	cmp	r2, r3
    8124:	3affffed 	bcc	80e0 <ringbuffer1+0x58>
			}
            content+=count;
    8128:	e59f3134 	ldr	r3, [pc, #308]	; 8264 <.text+0x8264>
    812c:	e5932000 	ldr	r2, [r3]
    8130:	e51b3020 	ldr	r3, [fp, #-32]
    8134:	e0822003 	add	r2, r2, r3
    8138:	e59f3124 	ldr	r3, [pc, #292]	; 8264 <.text+0x8264>
    813c:	e5832000 	str	r2, [r3]
            return(1);
    8140:	e3a03001 	mov	r3, #1	; 0x1
    8144:	e50b3024 	str	r3, [fp, #-36]
    8148:	ea000040 	b	8250 <ringbuffer1+0x1c8>
		}
	}
	else if(rw==RBREAD)
    814c:	e55b3018 	ldrb	r3, [fp, #-24]
    8150:	e3530000 	cmp	r3, #0	; 0x0
    8154:	1a00002b 	bne	8208 <ringbuffer1+0x180>
	{
		if(content>=count)
    8158:	e59f3104 	ldr	r3, [pc, #260]	; 8264 <.text+0x8264>
    815c:	e5932000 	ldr	r2, [r3]
    8160:	e51b3020 	ldr	r3, [fp, #-32]
    8164:	e1520003 	cmp	r2, r3
    8168:	3a000036 	bcc	8248 <ringbuffer1+0x1c0>
		{
			while(p2<count)
    816c:	ea00000e 	b	81ac <ringbuffer1+0x124>
			{
				data[p2++]=buffer[read_pointer++];
    8170:	e51b2010 	ldr	r2, [fp, #-16]
    8174:	e51b301c 	ldr	r3, [fp, #-28]
    8178:	e0822003 	add	r2, r2, r3
    817c:	e59f30ec 	ldr	r3, [pc, #236]	; 8270 <.text+0x8270>
    8180:	e5931000 	ldr	r1, [r3]
    8184:	e59f30e0 	ldr	r3, [pc, #224]	; 826c <.text+0x826c>
    8188:	e7d33001 	ldrb	r3, [r3, r1]
    818c:	e20330ff 	and	r3, r3, #255	; 0xff
    8190:	e5c23000 	strb	r3, [r2]
    8194:	e51b3010 	ldr	r3, [fp, #-16]
    8198:	e2833001 	add	r3, r3, #1	; 0x1
    819c:	e50b3010 	str	r3, [fp, #-16]
    81a0:	e2812001 	add	r2, r1, #1	; 0x1
    81a4:	e59f30c4 	ldr	r3, [pc, #196]	; 8270 <.text+0x8270>
    81a8:	e5832000 	str	r2, [r3]
    81ac:	e51b2010 	ldr	r2, [fp, #-16]
    81b0:	e51b3020 	ldr	r3, [fp, #-32]
    81b4:	e1520003 	cmp	r2, r3
    81b8:	3affffec 	bcc	8170 <ringbuffer1+0xe8>
			}
            content-=count;
    81bc:	e59f30a0 	ldr	r3, [pc, #160]	; 8264 <.text+0x8264>
    81c0:	e5932000 	ldr	r2, [r3]
    81c4:	e51b3020 	ldr	r3, [fp, #-32]
    81c8:	e0632002 	rsb	r2, r3, r2
    81cc:	e59f3090 	ldr	r3, [pc, #144]	; 8264 <.text+0x8264>
    81d0:	e5832000 	str	r2, [r3]
            if(!content) //buffer empty
    81d4:	e59f3088 	ldr	r3, [pc, #136]	; 8264 <.text+0x8264>
    81d8:	e5933000 	ldr	r3, [r3]
    81dc:	e3530000 	cmp	r3, #0	; 0x0
    81e0:	1a000005 	bne	81fc <ringbuffer1+0x174>
            {
            	write_pointer=0;
    81e4:	e59f207c 	ldr	r2, [pc, #124]	; 8268 <.text+0x8268>
    81e8:	e3a03000 	mov	r3, #0	; 0x0
    81ec:	e5823000 	str	r3, [r2]
            	read_pointer=0;
    81f0:	e59f2078 	ldr	r2, [pc, #120]	; 8270 <.text+0x8270>
    81f4:	e3a03000 	mov	r3, #0	; 0x0
    81f8:	e5823000 	str	r3, [r2]
            }
			return(1);
    81fc:	e3a03001 	mov	r3, #1	; 0x1
    8200:	e50b3024 	str	r3, [fp, #-36]
    8204:	ea000011 	b	8250 <ringbuffer1+0x1c8>
		}
	}
        else if(rw==RBFREE)
    8208:	e55b3018 	ldrb	r3, [fp, #-24]
    820c:	e3530002 	cmp	r3, #2	; 0x2
    8210:	1a00000c 	bne	8248 <ringbuffer1+0x1c0>
        {
          if(content) return 0;
    8214:	e59f3048 	ldr	r3, [pc, #72]	; 8264 <.text+0x8264>
    8218:	e5933000 	ldr	r3, [r3]
    821c:	e3530000 	cmp	r3, #0	; 0x0
    8220:	0a000002 	beq	8230 <ringbuffer1+0x1a8>
    8224:	e3a03000 	mov	r3, #0	; 0x0
    8228:	e50b3024 	str	r3, [fp, #-36]
    822c:	ea000007 	b	8250 <ringbuffer1+0x1c8>
          else return(RINGBUFFERSIZE-11);
    8230:	e3a03f5d 	mov	r3, #372	; 0x174
    8234:	e50b3024 	str	r3, [fp, #-36]
    8238:	e51b3024 	ldr	r3, [fp, #-36]
    823c:	e2833001 	add	r3, r3, #1	; 0x1
    8240:	e50b3024 	str	r3, [fp, #-36]
    8244:	ea000001 	b	8250 <ringbuffer1+0x1c8>
        }

	return(0);
    8248:	e3a03000 	mov	r3, #0	; 0x0
    824c:	e50b3024 	str	r3, [fp, #-36]
    8250:	e51b3024 	ldr	r3, [fp, #-36]
}
    8254:	e1a00003 	mov	r0, r3
    8258:	e24bd00c 	sub	sp, fp, #12	; 0xc
    825c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8260:	e12fff1e 	bx	lr
    8264:	40001048 	andmi	r1, r0, r8, asr #32
    8268:	4000104c 	andmi	r1, r0, ip, asr #32
    826c:	40001054 	andmi	r1, r0, r4, asr r0
    8270:	40001050 	andmi	r1, r0, r0, asr r0

00008274 <_read_r>:
#include "uart.h"

// new code for _read_r provided by Alexey Shusharin - Thanks
_ssize_t _read_r(struct _reent *r, int file, void *ptr, size_t len)
{
    8274:	e1a0c00d 	mov	ip, sp
    8278:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    827c:	e24cb004 	sub	fp, ip, #4	; 0x4
    8280:	e24dd020 	sub	sp, sp, #32	; 0x20
    8284:	e50b001c 	str	r0, [fp, #-28]
    8288:	e50b1020 	str	r1, [fp, #-32]
    828c:	e50b2024 	str	r2, [fp, #-36]
    8290:	e50b3028 	str	r3, [fp, #-40]
  char c;
  int  i;
  unsigned char *p;

  p = (unsigned char*)ptr;
    8294:	e51b3024 	ldr	r3, [fp, #-36]
    8298:	e50b3010 	str	r3, [fp, #-16]

  for (i = 0; i < len; i++)
    829c:	e3a03000 	mov	r3, #0	; 0x0
    82a0:	e50b3014 	str	r3, [fp, #-20]
    82a4:	ea00001f 	b	8328 <_read_r+0xb4>
  {
    c = UARTReadChar();
    82a8:	ebfffd9f 	bl	792c <UARTReadChar>
    82ac:	e1a03000 	mov	r3, r0
    82b0:	e54b3015 	strb	r3, [fp, #-21]

    *p++ = c;
    82b4:	e51b2010 	ldr	r2, [fp, #-16]
    82b8:	e55b3015 	ldrb	r3, [fp, #-21]
    82bc:	e5c23000 	strb	r3, [r2]
    82c0:	e51b3010 	ldr	r3, [fp, #-16]
    82c4:	e2833001 	add	r3, r3, #1	; 0x1
    82c8:	e50b3010 	str	r3, [fp, #-16]
    UARTWriteChar(c);
    82cc:	e55b3015 	ldrb	r3, [fp, #-21]
    82d0:	e1a00003 	mov	r0, r3
    82d4:	ebfffd6c 	bl	788c <UARTWriteChar>

    if (c == 0x0D && i <= (len - 2))
    82d8:	e55b3015 	ldrb	r3, [fp, #-21]
    82dc:	e353000d 	cmp	r3, #13	; 0xd
    82e0:	1a00000d 	bne	831c <_read_r+0xa8>
    82e4:	e51b3014 	ldr	r3, [fp, #-20]
    82e8:	e51b2028 	ldr	r2, [fp, #-40]
    82ec:	e2422002 	sub	r2, r2, #2	; 0x2
    82f0:	e1530002 	cmp	r3, r2
    82f4:	8a000008 	bhi	831c <_read_r+0xa8>
    {
      *p = 0x0A;
    82f8:	e51b2010 	ldr	r2, [fp, #-16]
    82fc:	e3a0300a 	mov	r3, #10	; 0xa
    8300:	e5c23000 	strb	r3, [r2]
      UARTWriteChar(0x0A);
    8304:	e3a0000a 	mov	r0, #10	; 0xa
    8308:	ebfffd5f 	bl	788c <UARTWriteChar>
      return i + 2;
    830c:	e51b3014 	ldr	r3, [fp, #-20]
    8310:	e2833002 	add	r3, r3, #2	; 0x2
    8314:	e50b302c 	str	r3, [fp, #-44]
    8318:	ea000008 	b	8340 <_read_r+0xcc>
    831c:	e51b3014 	ldr	r3, [fp, #-20]
    8320:	e2833001 	add	r3, r3, #1	; 0x1
    8324:	e50b3014 	str	r3, [fp, #-20]
    8328:	e51b2014 	ldr	r2, [fp, #-20]
    832c:	e51b3028 	ldr	r3, [fp, #-40]
    8330:	e1520003 	cmp	r2, r3
    8334:	3affffdb 	bcc	82a8 <_read_r+0x34>
    }
  }
  return i;
    8338:	e51b3014 	ldr	r3, [fp, #-20]
    833c:	e50b302c 	str	r3, [fp, #-44]
    8340:	e51b302c 	ldr	r3, [fp, #-44]
}
    8344:	e1a00003 	mov	r0, r3
    8348:	e24bd00c 	sub	sp, fp, #12	; 0xc
    834c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8350:	e12fff1e 	bx	lr

00008354 <_write_r>:


#if 0
// old version - no longer in use
_ssize_t _read_r(
    struct _reent *r, 
    int file, 
    void *ptr, 
    size_t len)
{
	char c;
	int  i;
	unsigned char *p;
	
	p = (unsigned char*)ptr;
	
	for (i = 0; i < len; i++) {
		// c = uart0Getch();
		c = UARTReadChar();
		if (c == 0x0D) {
			*p='\0';
			break;
		}
		*p++ = c;
		UARTWriteChar(c);
	}
	return len - i;
}
#endif

_ssize_t _write_r (
    struct _reent *r, 
    int file, 
    const void *ptr, 
    size_t len)
{
    8354:	e1a0c00d 	mov	ip, sp
    8358:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    835c:	e24cb004 	sub	fp, ip, #4	; 0x4
    8360:	e24dd018 	sub	sp, sp, #24	; 0x18
    8364:	e50b0018 	str	r0, [fp, #-24]
    8368:	e50b101c 	str	r1, [fp, #-28]
    836c:	e50b2020 	str	r2, [fp, #-32]
    8370:	e50b3024 	str	r3, [fp, #-36]
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
    8374:	e51b3020 	ldr	r3, [fp, #-32]
    8378:	e50b3010 	str	r3, [fp, #-16]
	
	for (i = 0; i < len; i++) {
    837c:	e3a03000 	mov	r3, #0	; 0x0
    8380:	e50b3014 	str	r3, [fp, #-20]
    8384:	ea000010 	b	83cc <_write_r+0x78>
		if (*p == '\n' ) UARTWriteChar('\r');
    8388:	e51b3010 	ldr	r3, [fp, #-16]
    838c:	e5d33000 	ldrb	r3, [r3]
    8390:	e353000a 	cmp	r3, #10	; 0xa
    8394:	1a000001 	bne	83a0 <_write_r+0x4c>
    8398:	e3a0000d 	mov	r0, #13	; 0xd
    839c:	ebfffd3a 	bl	788c <UARTWriteChar>
		UARTWriteChar(*p++);
    83a0:	e51b3010 	ldr	r3, [fp, #-16]
    83a4:	e5d33000 	ldrb	r3, [r3]
    83a8:	e1a02003 	mov	r2, r3
    83ac:	e51b3010 	ldr	r3, [fp, #-16]
    83b0:	e2833001 	add	r3, r3, #1	; 0x1
    83b4:	e50b3010 	str	r3, [fp, #-16]
    83b8:	e1a00002 	mov	r0, r2
    83bc:	ebfffd32 	bl	788c <UARTWriteChar>
    83c0:	e51b3014 	ldr	r3, [fp, #-20]
    83c4:	e2833001 	add	r3, r3, #1	; 0x1
    83c8:	e50b3014 	str	r3, [fp, #-20]
    83cc:	e51b2014 	ldr	r2, [fp, #-20]
    83d0:	e51b3024 	ldr	r3, [fp, #-36]
    83d4:	e1520003 	cmp	r2, r3
    83d8:	3affffea 	bcc	8388 <_write_r+0x34>
	}
	
	return len;
    83dc:	e51b3024 	ldr	r3, [fp, #-36]
}
    83e0:	e1a00003 	mov	r0, r3
    83e4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    83e8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    83ec:	e12fff1e 	bx	lr

000083f0 <_close_r>:

int _close_r(
    struct _reent *r, 
    int file)
{
    83f0:	e1a0c00d 	mov	ip, sp
    83f4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    83f8:	e24cb004 	sub	fp, ip, #4	; 0x4
    83fc:	e24dd008 	sub	sp, sp, #8	; 0x8
    8400:	e50b0010 	str	r0, [fp, #-16]
    8404:	e50b1014 	str	r1, [fp, #-20]
	return 0;
    8408:	e3a03000 	mov	r3, #0	; 0x0
}
    840c:	e1a00003 	mov	r0, r3
    8410:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8414:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8418:	e12fff1e 	bx	lr

0000841c <_lseek_r>:

_off_t _lseek_r(
    struct _reent *r, 
    int file, 
    _off_t ptr, 
    int dir)
{
    841c:	e1a0c00d 	mov	ip, sp
    8420:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8424:	e24cb004 	sub	fp, ip, #4	; 0x4
    8428:	e24dd010 	sub	sp, sp, #16	; 0x10
    842c:	e50b0010 	str	r0, [fp, #-16]
    8430:	e50b1014 	str	r1, [fp, #-20]
    8434:	e50b2018 	str	r2, [fp, #-24]
    8438:	e50b301c 	str	r3, [fp, #-28]
	return (_off_t)0;	/*  Always indicate we are at file beginning.	*/
    843c:	e3a03000 	mov	r3, #0	; 0x0
}
    8440:	e1a00003 	mov	r0, r3
    8444:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8448:	e89d6800 	ldmia	sp, {fp, sp, lr}
    844c:	e12fff1e 	bx	lr

00008450 <_fstat_r>:


int _fstat_r(
    struct _reent *r, 
    int file, 
    struct stat *st)
{
    8450:	e1a0c00d 	mov	ip, sp
    8454:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8458:	e24cb004 	sub	fp, ip, #4	; 0x4
    845c:	e24dd00c 	sub	sp, sp, #12	; 0xc
    8460:	e50b0010 	str	r0, [fp, #-16]
    8464:	e50b1014 	str	r1, [fp, #-20]
    8468:	e50b2018 	str	r2, [fp, #-24]
	/*  Always set as character device.				*/
	st->st_mode = S_IFCHR;	
    846c:	e51b2018 	ldr	r2, [fp, #-24]
    8470:	e3a03a02 	mov	r3, #8192	; 0x2000
    8474:	e5823004 	str	r3, [r2, #4]
		/* assigned to strong type with implicit 	*/
		/* signed/unsigned conversion.  Required by 	*/
		/* newlib.					*/

	return 0;
    8478:	e3a03000 	mov	r3, #0	; 0x0
}
    847c:	e1a00003 	mov	r0, r3
    8480:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8484:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8488:	e12fff1e 	bx	lr

0000848c <isatty>:

int isatty(int file); /* avoid warning */

int isatty(int file)
{
    848c:	e1a0c00d 	mov	ip, sp
    8490:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8494:	e24cb004 	sub	fp, ip, #4	; 0x4
    8498:	e24dd004 	sub	sp, sp, #4	; 0x4
    849c:	e50b0010 	str	r0, [fp, #-16]
	return 1;
    84a0:	e3a03001 	mov	r3, #1	; 0x1
}
    84a4:	e1a00003 	mov	r0, r3
    84a8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    84ac:	e89d6800 	ldmia	sp, {fp, sp, lr}
    84b0:	e12fff1e 	bx	lr

000084b4 <_sbrk_r>:

#if 0
static void _exit (int n) {
label:  goto label; /* endless loop */
}
#endif 

/* "malloc clue function" */

	/**** Locally used variables. ****/
extern char _end[];              /*  end is set in the linker command 	*/
				/* file and is the end of statically 	*/
				/* allocated data (thus start of heap).	*/

static char *heap_ptr;		/* Points to current end of the heap.	*/

/************************** _sbrk_r *************************************/
/*  Support function.  Adjusts end of heap to provide more memory to	*/
/* memory allocator. Simple and dumb with no sanity checks.		*/
/*  struct _reent *r	-- re-entrancy structure, used by newlib to 	*/
/*			support multiple threads of operation.		*/
/*  ptrdiff_t nbytes	-- number of bytes to add.			*/
/*  Returns pointer to start of new heap area.				*/
/*  Note:  This implementation is not thread safe (despite taking a	*/
/* _reent structure as a parameter).  					*/
/*  Since _s_r is not used in the current implementation, the following	*/
/* messages must be suppressed.						*/

void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
    84b4:	e1a0c00d 	mov	ip, sp
    84b8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    84bc:	e24cb004 	sub	fp, ip, #4	; 0x4
    84c0:	e24dd00c 	sub	sp, sp, #12	; 0xc
    84c4:	e50b0014 	str	r0, [fp, #-20]
    84c8:	e50b1018 	str	r1, [fp, #-24]
	char  *base;		/*  errno should be set to  ENOMEM on error	*/

	if (!heap_ptr) {	/*  Initialize if first time through.		*/
    84cc:	e59f304c 	ldr	r3, [pc, #76]	; 8520 <.text+0x8520>
    84d0:	e5933000 	ldr	r3, [r3]
    84d4:	e3530000 	cmp	r3, #0	; 0x0
    84d8:	1a000002 	bne	84e8 <_sbrk_r+0x34>
		heap_ptr = _end;
    84dc:	e59f203c 	ldr	r2, [pc, #60]	; 8520 <.text+0x8520>
    84e0:	e59f303c 	ldr	r3, [pc, #60]	; 8524 <.text+0x8524>
    84e4:	e5823000 	str	r3, [r2]
	}
	base = heap_ptr;	/*  Point to end of heap.			*/
    84e8:	e59f3030 	ldr	r3, [pc, #48]	; 8520 <.text+0x8520>
    84ec:	e5933000 	ldr	r3, [r3]
    84f0:	e50b3010 	str	r3, [fp, #-16]
	heap_ptr += nbytes;	/*  Increase heap.				*/
    84f4:	e59f3024 	ldr	r3, [pc, #36]	; 8520 <.text+0x8520>
    84f8:	e5932000 	ldr	r2, [r3]
    84fc:	e51b3018 	ldr	r3, [fp, #-24]
    8500:	e0822003 	add	r2, r2, r3
    8504:	e59f3014 	ldr	r3, [pc, #20]	; 8520 <.text+0x8520>
    8508:	e5832000 	str	r2, [r3]
	
	return base;		/*  Return pointer to start of new heap area.	*/
    850c:	e51b3010 	ldr	r3, [fp, #-16]
}
    8510:	e1a00003 	mov	r0, r3
    8514:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8518:	e89d6800 	ldmia	sp, {fp, sp, lr}
    851c:	e12fff1e 	bx	lr
    8520:	400011d4 	ldrmid	r1, [r0], -r4
    8524:	40006f80 	andmi	r6, r0, r0, lsl #31

00008528 <I2C0MasterHandler>:
** Returned value:		None
** 
*****************************************************************************/
void I2C0MasterHandler (void) __irq 
{
    8528:	e1a0c00d 	mov	ip, sp
    852c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8530:	e24cb004 	sub	fp, ip, #4	; 0x4
    8534:	e24dd004 	sub	sp, sp, #4	; 0x4
    BYTE StatValue;

    /* this handler deals with master read and master write only */
    StatValue = I20STAT;
    8538:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    853c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8540:	e5933000 	ldr	r3, [r3]
    8544:	e54b300d 	strb	r3, [fp, #-13]
    
    IENABLE;   
    switch ( StatValue )
    8548:	e55b300d 	ldrb	r3, [fp, #-13]
    854c:	e2433008 	sub	r3, r3, #8	; 0x8
    8550:	e3530050 	cmp	r3, #80	; 0x50
    8554:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    8558:	ea000106 	b	8978 <.text+0x8978>
    855c:	000086a0 	andeq	r8, r0, r0, lsr #13
    8560:	00008978 	andeq	r8, r0, r8, ror r9
    8564:	00008978 	andeq	r8, r0, r8, ror r9
    8568:	00008978 	andeq	r8, r0, r8, ror r9
    856c:	00008978 	andeq	r8, r0, r8, ror r9
    8570:	00008978 	andeq	r8, r0, r8, ror r9
    8574:	00008978 	andeq	r8, r0, r8, ror r9
    8578:	00008978 	andeq	r8, r0, r8, ror r9
    857c:	000086d8 	ldreqd	r8, [r0], -r8
    8580:	00008978 	andeq	r8, r0, r8, ror r9
    8584:	00008978 	andeq	r8, r0, r8, ror r9
    8588:	00008978 	andeq	r8, r0, r8, ror r9
    858c:	00008978 	andeq	r8, r0, r8, ror r9
    8590:	00008978 	andeq	r8, r0, r8, ror r9
    8594:	00008978 	andeq	r8, r0, r8, ror r9
    8598:	00008978 	andeq	r8, r0, r8, ror r9
    859c:	00008730 	andeq	r8, r0, r0, lsr r7
    85a0:	00008978 	andeq	r8, r0, r8, ror r9
    85a4:	00008978 	andeq	r8, r0, r8, ror r9
    85a8:	00008978 	andeq	r8, r0, r8, ror r9
    85ac:	00008978 	andeq	r8, r0, r8, ror r9
    85b0:	00008978 	andeq	r8, r0, r8, ror r9
    85b4:	00008978 	andeq	r8, r0, r8, ror r9
    85b8:	00008978 	andeq	r8, r0, r8, ror r9
    85bc:	00008954 	andeq	r8, r0, r4, asr r9
    85c0:	00008978 	andeq	r8, r0, r8, ror r9
    85c4:	00008978 	andeq	r8, r0, r8, ror r9
    85c8:	00008978 	andeq	r8, r0, r8, ror r9
    85cc:	00008978 	andeq	r8, r0, r8, ror r9
    85d0:	00008978 	andeq	r8, r0, r8, ror r9
    85d4:	00008978 	andeq	r8, r0, r8, ror r9
    85d8:	00008978 	andeq	r8, r0, r8, ror r9
    85dc:	00008798 	muleq	r0, r8, r7
    85e0:	00008978 	andeq	r8, r0, r8, ror r9
    85e4:	00008978 	andeq	r8, r0, r8, ror r9
    85e8:	00008978 	andeq	r8, r0, r8, ror r9
    85ec:	00008978 	andeq	r8, r0, r8, ror r9
    85f0:	00008978 	andeq	r8, r0, r8, ror r9
    85f4:	00008978 	andeq	r8, r0, r8, ror r9
    85f8:	00008978 	andeq	r8, r0, r8, ror r9
    85fc:	00008798 	muleq	r0, r8, r7
    8600:	00008978 	andeq	r8, r0, r8, ror r9
    8604:	00008978 	andeq	r8, r0, r8, ror r9
    8608:	00008978 	andeq	r8, r0, r8, ror r9
    860c:	00008978 	andeq	r8, r0, r8, ror r9
    8610:	00008978 	andeq	r8, r0, r8, ror r9
    8614:	00008978 	andeq	r8, r0, r8, ror r9
    8618:	00008978 	andeq	r8, r0, r8, ror r9
    861c:	00008978 	andeq	r8, r0, r8, ror r9
    8620:	00008978 	andeq	r8, r0, r8, ror r9
    8624:	00008978 	andeq	r8, r0, r8, ror r9
    8628:	00008978 	andeq	r8, r0, r8, ror r9
    862c:	00008978 	andeq	r8, r0, r8, ror r9
    8630:	00008978 	andeq	r8, r0, r8, ror r9
    8634:	00008978 	andeq	r8, r0, r8, ror r9
    8638:	00008978 	andeq	r8, r0, r8, ror r9
    863c:	0000889c 	muleq	r0, ip, r8
    8640:	00008978 	andeq	r8, r0, r8, ror r9
    8644:	00008978 	andeq	r8, r0, r8, ror r9
    8648:	00008978 	andeq	r8, r0, r8, ror r9
    864c:	00008978 	andeq	r8, r0, r8, ror r9
    8650:	00008978 	andeq	r8, r0, r8, ror r9
    8654:	00008978 	andeq	r8, r0, r8, ror r9
    8658:	00008978 	andeq	r8, r0, r8, ror r9
    865c:	00008954 	andeq	r8, r0, r4, asr r9
    8660:	00008978 	andeq	r8, r0, r8, ror r9
    8664:	00008978 	andeq	r8, r0, r8, ror r9
    8668:	00008978 	andeq	r8, r0, r8, ror r9
    866c:	00008978 	andeq	r8, r0, r8, ror r9
    8670:	00008978 	andeq	r8, r0, r8, ror r9
    8674:	00008978 	andeq	r8, r0, r8, ror r9
    8678:	00008978 	andeq	r8, r0, r8, ror r9
    867c:	000088b4 	streqh	r8, [r0], -r4
    8680:	00008978 	andeq	r8, r0, r8, ror r9
    8684:	00008978 	andeq	r8, r0, r8, ror r9
    8688:	00008978 	andeq	r8, r0, r8, ror r9
    868c:	00008978 	andeq	r8, r0, r8, ror r9
    8690:	00008978 	andeq	r8, r0, r8, ror r9
    8694:	00008978 	andeq	r8, r0, r8, ror r9
    8698:	00008978 	andeq	r8, r0, r8, ror r9
    869c:	000088b4 	streqh	r8, [r0], -r4
    {
	case 0x08:			/* A Start condition is issued. */
	I20DAT = I2CMasterBuffer[0];
    86a0:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    86a4:	e2822907 	add	r2, r2, #114688	; 0x1c000
    86a8:	e59f32f8 	ldr	r3, [pc, #760]	; 89a8 <.text+0x89a8>
    86ac:	e5d33000 	ldrb	r3, [r3]
    86b0:	e5823000 	str	r3, [r2]
	I20CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    86b4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    86b8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    86bc:	e2833018 	add	r3, r3, #24	; 0x18
    86c0:	e3a02028 	mov	r2, #40	; 0x28
    86c4:	e5832000 	str	r2, [r3]
	I2CMasterState = I2C_STARTED;
    86c8:	e59f22dc 	ldr	r2, [pc, #732]	; 89ac <.text+0x89ac>
    86cc:	e3a03001 	mov	r3, #1	; 0x1
    86d0:	e5823000 	str	r3, [r2]
	break;
    86d4:	ea0000ac 	b	898c <.text+0x898c>
	
	case 0x10:			/* A repeated started is issued */
	if (  I2CCmd == GET_DEVICE_ID || I2CCmd == GET_TEMPERATURE )
    86d8:	e59f32d0 	ldr	r3, [pc, #720]	; 89b0 <.text+0x89b0>
    86dc:	e5933000 	ldr	r3, [r3]
    86e0:	e3530001 	cmp	r3, #1	; 0x1
    86e4:	0a000003 	beq	86f8 <.text+0x86f8>
    86e8:	e59f32c0 	ldr	r3, [pc, #704]	; 89b0 <.text+0x89b0>
    86ec:	e5933000 	ldr	r3, [r3]
    86f0:	e3530002 	cmp	r3, #2	; 0x2
    86f4:	1a000004 	bne	870c <.text+0x870c>
	{
	    I20DAT = I2CMasterBuffer[2];
    86f8:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    86fc:	e2822907 	add	r2, r2, #114688	; 0x1c000
    8700:	e59f32a0 	ldr	r3, [pc, #672]	; 89a8 <.text+0x89a8>
    8704:	e5d33002 	ldrb	r3, [r3, #2]
    8708:	e5823000 	str	r3, [r2]
	}
	I20CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    870c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8710:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8714:	e2833018 	add	r3, r3, #24	; 0x18
    8718:	e3a02028 	mov	r2, #40	; 0x28
    871c:	e5832000 	str	r2, [r3]
	I2CMasterState = I2C_RESTARTED;
    8720:	e59f2284 	ldr	r2, [pc, #644]	; 89ac <.text+0x89ac>
    8724:	e3a03002 	mov	r3, #2	; 0x2
    8728:	e5823000 	str	r3, [r2]
	break;
    872c:	ea000096 	b	898c <.text+0x898c>
	
	case 0x18:			/* Regardless, it's a ACK */
	if ( I2CMasterState == I2C_STARTED )
    8730:	e59f3274 	ldr	r3, [pc, #628]	; 89ac <.text+0x89ac>
    8734:	e5933000 	ldr	r3, [r3]
    8738:	e3530001 	cmp	r3, #1	; 0x1
    873c:	1a00000f 	bne	8780 <.text+0x8780>
	{
	    I20DAT = I2CMasterBuffer[1+WrIndex];
    8740:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8744:	e2822907 	add	r2, r2, #114688	; 0x1c000
    8748:	e59f3264 	ldr	r3, [pc, #612]	; 89b4 <.text+0x89b4>
    874c:	e5933000 	ldr	r3, [r3]
    8750:	e2831001 	add	r1, r3, #1	; 0x1
    8754:	e59f324c 	ldr	r3, [pc, #588]	; 89a8 <.text+0x89a8>
    8758:	e7d33001 	ldrb	r3, [r3, r1]
    875c:	e5823000 	str	r3, [r2]
	    WrIndex++;
    8760:	e59f324c 	ldr	r3, [pc, #588]	; 89b4 <.text+0x89b4>
    8764:	e5933000 	ldr	r3, [r3]
    8768:	e2832001 	add	r2, r3, #1	; 0x1
    876c:	e59f3240 	ldr	r3, [pc, #576]	; 89b4 <.text+0x89b4>
    8770:	e5832000 	str	r2, [r3]
	    I2CMasterState = DATA_ACK;
    8774:	e59f2230 	ldr	r2, [pc, #560]	; 89ac <.text+0x89ac>
    8778:	e3a03004 	mov	r3, #4	; 0x4
    877c:	e5823000 	str	r3, [r2]
	}
	I20CONCLR = I2CONCLR_SIC;
    8780:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8784:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8788:	e2833018 	add	r3, r3, #24	; 0x18
    878c:	e3a02008 	mov	r2, #8	; 0x8
    8790:	e5832000 	str	r2, [r3]
	break;
    8794:	ea00007c 	b	898c <.text+0x898c>
	
	case 0x28:	/* Data byte has been transmitted, regardless ACK or NACK */
	case 0x30:
	if ( WrIndex != I2CWriteLength )
    8798:	e59f3214 	ldr	r3, [pc, #532]	; 89b4 <.text+0x89b4>
    879c:	e5932000 	ldr	r2, [r3]
    87a0:	e59f3210 	ldr	r3, [pc, #528]	; 89b8 <.text+0x89b8>
    87a4:	e5933000 	ldr	r3, [r3]
    87a8:	e1520003 	cmp	r2, r3
    87ac:	0a000025 	beq	8848 <.text+0x8848>
	{   
	    I20DAT = I2CMasterBuffer[1+WrIndex]; /* this should be the last one */
    87b0:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    87b4:	e2822907 	add	r2, r2, #114688	; 0x1c000
    87b8:	e59f31f4 	ldr	r3, [pc, #500]	; 89b4 <.text+0x89b4>
    87bc:	e5933000 	ldr	r3, [r3]
    87c0:	e2831001 	add	r1, r3, #1	; 0x1
    87c4:	e59f31dc 	ldr	r3, [pc, #476]	; 89a8 <.text+0x89a8>
    87c8:	e7d33001 	ldrb	r3, [r3, r1]
    87cc:	e5823000 	str	r3, [r2]
	    WrIndex++;
    87d0:	e59f31dc 	ldr	r3, [pc, #476]	; 89b4 <.text+0x89b4>
    87d4:	e5933000 	ldr	r3, [r3]
    87d8:	e2832001 	add	r2, r3, #1	; 0x1
    87dc:	e59f31d0 	ldr	r3, [pc, #464]	; 89b4 <.text+0x89b4>
    87e0:	e5832000 	str	r2, [r3]
	    if ( WrIndex != I2CWriteLength )
    87e4:	e59f31c8 	ldr	r3, [pc, #456]	; 89b4 <.text+0x89b4>
    87e8:	e5932000 	ldr	r2, [r3]
    87ec:	e59f31c4 	ldr	r3, [pc, #452]	; 89b8 <.text+0x89b8>
    87f0:	e5933000 	ldr	r3, [r3]
    87f4:	e1520003 	cmp	r2, r3
    87f8:	0a000003 	beq	880c <.text+0x880c>
	    {   
		I2CMasterState = DATA_ACK;
    87fc:	e59f21a8 	ldr	r2, [pc, #424]	; 89ac <.text+0x89ac>
    8800:	e3a03004 	mov	r3, #4	; 0x4
    8804:	e5823000 	str	r3, [r2]
    8808:	ea00001d 	b	8884 <.text+0x8884>
	    }
	    else
	    {
		I2CMasterState = DATA_NACK;
    880c:	e59f2198 	ldr	r2, [pc, #408]	; 89ac <.text+0x89ac>
    8810:	e3a03005 	mov	r3, #5	; 0x5
    8814:	e5823000 	str	r3, [r2]
		if ( I2CReadLength != 0 )
    8818:	e59f319c 	ldr	r3, [pc, #412]	; 89bc <.text+0x89bc>
    881c:	e5933000 	ldr	r3, [r3]
    8820:	e3530000 	cmp	r3, #0	; 0x0
    8824:	0a000016 	beq	8884 <.text+0x8884>
		{
		    I20CONSET = I2CONSET_STA;	/* Set Repeated-start flag */
    8828:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    882c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8830:	e3a02020 	mov	r2, #32	; 0x20
    8834:	e5832000 	str	r2, [r3]
		    I2CMasterState = I2C_REPEATED_START;
    8838:	e59f216c 	ldr	r2, [pc, #364]	; 89ac <.text+0x89ac>
    883c:	e3a03003 	mov	r3, #3	; 0x3
    8840:	e5823000 	str	r3, [r2]
    8844:	ea00000e 	b	8884 <.text+0x8884>
		}
	    }
	}
	else
	{
	    if ( I2CReadLength != 0 )
    8848:	e59f316c 	ldr	r3, [pc, #364]	; 89bc <.text+0x89bc>
    884c:	e5933000 	ldr	r3, [r3]
    8850:	e3530000 	cmp	r3, #0	; 0x0
    8854:	0a000007 	beq	8878 <.text+0x8878>
	    {
		I20CONSET = I2CONSET_STA;	/* Set Repeated-start flag */
    8858:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    885c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8860:	e3a02020 	mov	r2, #32	; 0x20
    8864:	e5832000 	str	r2, [r3]
		I2CMasterState = I2C_REPEATED_START;
    8868:	e59f213c 	ldr	r2, [pc, #316]	; 89ac <.text+0x89ac>
    886c:	e3a03003 	mov	r3, #3	; 0x3
    8870:	e5823000 	str	r3, [r2]
    8874:	ea000002 	b	8884 <.text+0x8884>
	    }
	    else
	    {
		I2CMasterState = DATA_NACK;
    8878:	e59f212c 	ldr	r2, [pc, #300]	; 89ac <.text+0x89ac>
    887c:	e3a03005 	mov	r3, #5	; 0x5
    8880:	e5823000 	str	r3, [r2]
	    }
	}
	I20CONCLR = I2CONCLR_SIC;
    8884:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8888:	e2833907 	add	r3, r3, #114688	; 0x1c000
    888c:	e2833018 	add	r3, r3, #24	; 0x18
    8890:	e3a02008 	mov	r2, #8	; 0x8
    8894:	e5832000 	str	r2, [r3]
	break;
    8898:	ea00003b 	b	898c <.text+0x898c>
	
	case 0x40:	/* Master Receive, SLA_R has been sent */
	I20CONCLR = I2CONCLR_SIC;
    889c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    88a0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    88a4:	e2833018 	add	r3, r3, #24	; 0x18
    88a8:	e3a02008 	mov	r2, #8	; 0x8
    88ac:	e5832000 	str	r2, [r3]
	break;
    88b0:	ea000035 	b	898c <.text+0x898c>
	
	case 0x50:	/* Data byte has been received, regardless following ACK or NACK */
	case 0x58:
	I2CMasterBuffer[3+RdIndex] = I20DAT;
    88b4:	e59f3104 	ldr	r3, [pc, #260]	; 89c0 <.text+0x89c0>
    88b8:	e5933000 	ldr	r3, [r3]
    88bc:	e2831003 	add	r1, r3, #3	; 0x3
    88c0:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    88c4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    88c8:	e5933000 	ldr	r3, [r3]
    88cc:	e20330ff 	and	r3, r3, #255	; 0xff
    88d0:	e59f20d0 	ldr	r2, [pc, #208]	; 89a8 <.text+0x89a8>
    88d4:	e7c23001 	strb	r3, [r2, r1]
	RdIndex++;
    88d8:	e59f30e0 	ldr	r3, [pc, #224]	; 89c0 <.text+0x89c0>
    88dc:	e5933000 	ldr	r3, [r3]
    88e0:	e2832001 	add	r2, r3, #1	; 0x1
    88e4:	e59f30d4 	ldr	r3, [pc, #212]	; 89c0 <.text+0x89c0>
    88e8:	e5832000 	str	r2, [r3]
	if ( RdIndex != I2CReadLength )
    88ec:	e59f30cc 	ldr	r3, [pc, #204]	; 89c0 <.text+0x89c0>
    88f0:	e5932000 	ldr	r2, [r3]
    88f4:	e59f30c0 	ldr	r3, [pc, #192]	; 89bc <.text+0x89bc>
    88f8:	e5933000 	ldr	r3, [r3]
    88fc:	e1520003 	cmp	r2, r3
    8900:	0a000003 	beq	8914 <.text+0x8914>
	{   
	    I2CMasterState = DATA_ACK;
    8904:	e59f20a0 	ldr	r2, [pc, #160]	; 89ac <.text+0x89ac>
    8908:	e3a03004 	mov	r3, #4	; 0x4
    890c:	e5823000 	str	r3, [r2]
    8910:	ea000005 	b	892c <.text+0x892c>
	}
	else
	{
	    RdIndex = 0;
    8914:	e59f20a4 	ldr	r2, [pc, #164]	; 89c0 <.text+0x89c0>
    8918:	e3a03000 	mov	r3, #0	; 0x0
    891c:	e5823000 	str	r3, [r2]
	    I2CMasterState = DATA_NACK;
    8920:	e59f2084 	ldr	r2, [pc, #132]	; 89ac <.text+0x89ac>
    8924:	e3a03005 	mov	r3, #5	; 0x5
    8928:	e5823000 	str	r3, [r2]
	}
	I20CONSET = I2CONSET_AA;	/* assert ACK after data is received */
    892c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8930:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8934:	e3a02004 	mov	r2, #4	; 0x4
    8938:	e5832000 	str	r2, [r3]
	I20CONCLR = I2CONCLR_SIC;
    893c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8940:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8944:	e2833018 	add	r3, r3, #24	; 0x18
    8948:	e3a02008 	mov	r2, #8	; 0x8
    894c:	e5832000 	str	r2, [r3]
	break;
    8950:	ea00000d 	b	898c <.text+0x898c>
	
	case 0x20:			/* regardless, it's a NACK */
	case 0x48:
	I20CONCLR = I2CONCLR_SIC;
    8954:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8958:	e2833907 	add	r3, r3, #114688	; 0x1c000
    895c:	e2833018 	add	r3, r3, #24	; 0x18
    8960:	e3a02008 	mov	r2, #8	; 0x8
    8964:	e5832000 	str	r2, [r3]
	I2CMasterState = DATA_NACK;
    8968:	e59f203c 	ldr	r2, [pc, #60]	; 89ac <.text+0x89ac>
    896c:	e3a03005 	mov	r3, #5	; 0x5
    8970:	e5823000 	str	r3, [r2]
	break;
    8974:	ea000004 	b	898c <.text+0x898c>
	
	case 0x38:			/* Arbitration lost, in this example, we don't
					deal with multiple master situation */
	default:
	I20CONCLR = I2CONCLR_SIC;	
    8978:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    897c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8980:	e2833018 	add	r3, r3, #24	; 0x18
    8984:	e3a02008 	mov	r2, #8	; 0x8
    8988:	e5832000 	str	r2, [r3]
	break;
    }
    
    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    898c:	e3a03000 	mov	r3, #0	; 0x0
    8990:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    8994:	e3a02000 	mov	r2, #0	; 0x0
    8998:	e5832000 	str	r2, [r3]

}
    899c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    89a0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    89a4:	e12fff1e 	bx	lr
    89a8:	40004efc 	strmid	r4, [r0], -ip
    89ac:	400011d8 	ldrmid	r1, [r0], -r8
    89b0:	40004f1c 	andmi	r4, r0, ip, lsl pc
    89b4:	400011e8 	andmi	r1, r0, r8, ror #3
    89b8:	40004f20 	andmi	r4, r0, r0, lsr #30
    89bc:	40004ed4 	ldrmid	r4, [r0], -r4
    89c0:	400011e4 	andmi	r1, r0, r4, ror #3

000089c4 <I2C0_send_motordata>:


void I2C0_send_motordata(void)
{
    89c4:	e1a0c00d 	mov	ip, sp
    89c8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    89cc:	e24cb004 	sub	fp, ip, #4	; 0x4
	WrIndex=0;
    89d0:	e59f2080 	ldr	r2, [pc, #128]	; 8a58 <.text+0x8a58>
    89d4:	e3a03000 	mov	r3, #0	; 0x0
    89d8:	e5823000 	str	r3, [r2]
	RdIndex=0;
    89dc:	e59f2078 	ldr	r2, [pc, #120]	; 8a5c <.text+0x8a5c>
    89e0:	e3a03000 	mov	r3, #0	; 0x0
    89e4:	e5823000 	str	r3, [r2]
	I2CWriteLength = 5;
    89e8:	e59f2070 	ldr	r2, [pc, #112]	; 8a60 <.text+0x8a60>
    89ec:	e3a03005 	mov	r3, #5	; 0x5
    89f0:	e5823000 	str	r3, [r2]
	I2CReadLength = 0;
    89f4:	e59f2068 	ldr	r2, [pc, #104]	; 8a64 <.text+0x8a64>
    89f8:	e3a03000 	mov	r3, #0	; 0x0
    89fc:	e5823000 	str	r3, [r2]
    I2CMasterBuffer[0] = 0x02;
    8a00:	e59f2060 	ldr	r2, [pc, #96]	; 8a68 <.text+0x8a68>
    8a04:	e3a03002 	mov	r3, #2	; 0x2
    8a08:	e5c23000 	strb	r3, [r2]
    I2CMasterBuffer[1] = 100;
    8a0c:	e59f2054 	ldr	r2, [pc, #84]	; 8a68 <.text+0x8a68>
    8a10:	e3a03064 	mov	r3, #100	; 0x64
    8a14:	e5c23001 	strb	r3, [r2, #1]
    I2CMasterBuffer[2] = 100;
    8a18:	e59f2048 	ldr	r2, [pc, #72]	; 8a68 <.text+0x8a68>
    8a1c:	e3a03064 	mov	r3, #100	; 0x64
    8a20:	e5c23002 	strb	r3, [r2, #2]
    I2CMasterBuffer[3] = 100;
    8a24:	e59f203c 	ldr	r2, [pc, #60]	; 8a68 <.text+0x8a68>
    8a28:	e3a03064 	mov	r3, #100	; 0x64
    8a2c:	e5c23003 	strb	r3, [r2, #3]
    I2CMasterBuffer[4] = 1;
    8a30:	e59f2030 	ldr	r2, [pc, #48]	; 8a68 <.text+0x8a68>
    8a34:	e3a03001 	mov	r3, #1	; 0x1
    8a38:	e5c23004 	strb	r3, [r2, #4]

    //I20CONSET = I2CONSET_STA;	/* Set Start flag */
    //if ( !I2CStart() ) I2CStop();
    I2CCmd = GET_TEMPERATURE;
    8a3c:	e59f2028 	ldr	r2, [pc, #40]	; 8a6c <.text+0x8a6c>
    8a40:	e3a03002 	mov	r3, #2	; 0x2
    8a44:	e5823000 	str	r3, [r2]
	I2CEngine();
    8a48:	eb000071 	bl	8c14 <I2CEngine>
}
    8a4c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8a50:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8a54:	e12fff1e 	bx	lr
    8a58:	400011e8 	andmi	r1, r0, r8, ror #3
    8a5c:	400011e4 	andmi	r1, r0, r4, ror #3
    8a60:	40004f20 	andmi	r4, r0, r0, lsr #30
    8a64:	40004ed4 	ldrmid	r4, [r0], -r4
    8a68:	40004efc 	strmid	r4, [r0], -ip
    8a6c:	40004f1c 	andmi	r4, r0, ip, lsl pc

00008a70 <I2CStart>:

/*****************************************************************************
** Function name:		I2CStart
**
** Descriptions:		Create I2C start condition, a timeout
**				value is set if the I2C never gets started,
**				and timed out. It's a fatal error. 
**
** parameters:			None
** Returned value:		true or false, return false if timed out
** 
*****************************************************************************/
unsigned int I2CStart( void )
{
    8a70:	e1a0c00d 	mov	ip, sp
    8a74:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8a78:	e24cb004 	sub	fp, ip, #4	; 0x4
    8a7c:	e24dd008 	sub	sp, sp, #8	; 0x8
    /*--- Issue a start condition ---*/
    I20CONSET = I2CONSET_STA;	/* Set Start flag */
    8a80:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8a84:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8a88:	e3a02020 	mov	r2, #32	; 0x20
    8a8c:	e5832000 	str	r2, [r3]
    
    /*--- Wait until START transmitted ---*/

    unsigned int timeout = 0;
    8a90:	e3a03000 	mov	r3, #0	; 0x0
    8a94:	e50b3014 	str	r3, [fp, #-20]
    unsigned int returnValue = FALSE;
    8a98:	e3a03000 	mov	r3, #0	; 0x0
    8a9c:	e50b3010 	str	r3, [fp, #-16]
    while( 1 )
    {
	if ( I2CMasterState == I2C_STARTED )
    8aa0:	e59f3058 	ldr	r3, [pc, #88]	; 8b00 <.text+0x8b00>
    8aa4:	e5933000 	ldr	r3, [r3]
    8aa8:	e3530001 	cmp	r3, #1	; 0x1
    8aac:	1a000002 	bne	8abc <I2CStart+0x4c>
	{
	    returnValue = TRUE;
    8ab0:	e3a03001 	mov	r3, #1	; 0x1
    8ab4:	e50b3010 	str	r3, [fp, #-16]
	    break;	
    8ab8:	ea00000b 	b	8aec <I2CStart+0x7c>
	}
	if ( timeout >= MAX_TIMEOUT )
    8abc:	e51b2014 	ldr	r2, [fp, #-20]
    8ac0:	e3a03401 	mov	r3, #16777216	; 0x1000000
    8ac4:	e2433002 	sub	r3, r3, #2	; 0x2
    8ac8:	e1520003 	cmp	r2, r3
    8acc:	9a000002 	bls	8adc <I2CStart+0x6c>
	{
	    returnValue = FALSE;
    8ad0:	e3a03000 	mov	r3, #0	; 0x0
    8ad4:	e50b3010 	str	r3, [fp, #-16]
	    break;
    8ad8:	ea000003 	b	8aec <I2CStart+0x7c>
	}
	timeout++;
    8adc:	e51b3014 	ldr	r3, [fp, #-20]
    8ae0:	e2833001 	add	r3, r3, #1	; 0x1
    8ae4:	e50b3014 	str	r3, [fp, #-20]
    }
    8ae8:	eaffffec 	b	8aa0 <I2CStart+0x30>
    return( returnValue );
    8aec:	e51b3010 	ldr	r3, [fp, #-16]
}
    8af0:	e1a00003 	mov	r0, r3
    8af4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8af8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8afc:	e12fff1e 	bx	lr
    8b00:	400011d8 	ldrmid	r1, [r0], -r8

00008b04 <I2CStop>:

/*****************************************************************************
** Function name:		I2CStop
**
** Descriptions:		Set the I2C stop condition, if the routine
**				never exit, it's a fatal bus error.
**
** parameters:			None
** Returned value:		true or never return
** 
*****************************************************************************/
unsigned int I2CStop( void )
{
    8b04:	e1a0c00d 	mov	ip, sp
    8b08:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8b0c:	e24cb004 	sub	fp, ip, #4	; 0x4
    I20CONSET = I2CONSET_STO;      /* Set Stop flag */ 
    8b10:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8b14:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8b18:	e3a02010 	mov	r2, #16	; 0x10
    8b1c:	e5832000 	str	r2, [r3]
    I20CONCLR = I2CONCLR_SIC;  /* Clear SI flag */ 
    8b20:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8b24:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8b28:	e2833018 	add	r3, r3, #24	; 0x18
    8b2c:	e3a02008 	mov	r2, #8	; 0x8
    8b30:	e5832000 	str	r2, [r3]
            
    /*--- Wait for STOP detected ---*/
    while( I20CONSET & I2CONSET_STO );
    8b34:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8b38:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8b3c:	e5933000 	ldr	r3, [r3]
    8b40:	e2033010 	and	r3, r3, #16	; 0x10
    8b44:	e3530000 	cmp	r3, #0	; 0x0
    8b48:	1afffff9 	bne	8b34 <I2CStop+0x30>
    return TRUE;
    8b4c:	e3a03001 	mov	r3, #1	; 0x1
}
    8b50:	e1a00003 	mov	r0, r3
    8b54:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8b58:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8b5c:	e12fff1e 	bx	lr

00008b60 <I2CInit>:

/*****************************************************************************
** Function name:		I2CInit
**
** Descriptions:		Initialize I2C controller
**
** parameters:			I2c mode is either MASTER or SLAVE
** Returned value:		true or false, return false if the I2C
**				interrupt handler was not installed correctly
** 
*****************************************************************************/
void I2CInit( unsigned int I2cMode ) 
{
    8b60:	e1a0c00d 	mov	ip, sp
    8b64:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8b68:	e24cb004 	sub	fp, ip, #4	; 0x4
    8b6c:	e24dd004 	sub	sp, sp, #4	; 0x4
    8b70:	e50b0010 	str	r0, [fp, #-16]
    IODIR0|= 0x0C;	/* set port 0.2 and port 0.3 to output, high */
    8b74:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8b78:	e282290a 	add	r2, r2, #163840	; 0x28000
    8b7c:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    8b80:	e283390a 	add	r3, r3, #163840	; 0x28000
    8b84:	e5933000 	ldr	r3, [r3]
    8b88:	e383300c 	orr	r3, r3, #12	; 0xc
    8b8c:	e5823000 	str	r3, [r2]
    IOSET0 = 0x0C;
    8b90:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8b94:	e283390a 	add	r3, r3, #163840	; 0x28000
    8b98:	e3a0200c 	mov	r2, #12	; 0xc
    8b9c:	e5832000 	str	r2, [r3]

//    PINSEL0 |= (0<<7)|(1<<6)|(0<<5)|(1<<4); //Select SCL0 and SDA0

    /*--- Clear flags ---*/
    I20CONCLR = I2CONCLR_AAC | I2CONCLR_SIC | I2CONCLR_STAC | I2CONCLR_I2ENC;
    8ba0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8ba4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8ba8:	e2833018 	add	r3, r3, #24	; 0x18
    8bac:	e3a0206c 	mov	r2, #108	; 0x6c
    8bb0:	e5832000 	str	r2, [r3]
    I20CONSET &= (~I2CONSET_STO);
    8bb4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    8bb8:	e2822907 	add	r2, r2, #114688	; 0x1c000
    8bbc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8bc0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8bc4:	e5933000 	ldr	r3, [r3]
    8bc8:	e3c33010 	bic	r3, r3, #16	; 0x10
    8bcc:	e5823000 	str	r3, [r2]

    /*--- Reset registers ---*/
    I20SCLL   = I2SCLL_SCLL;
    8bd0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8bd4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8bd8:	e2833014 	add	r3, r3, #20	; 0x14
    8bdc:	e3a02080 	mov	r2, #128	; 0x80
    8be0:	e5832000 	str	r2, [r3]
    I20SCLH   = I2SCLH_SCLH;
    8be4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8be8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8bec:	e2833010 	add	r3, r3, #16	; 0x10
    8bf0:	e3a02080 	mov	r2, #128	; 0x80
    8bf4:	e5832000 	str	r2, [r3]

// by Xun
    /* set I2C rate to 400kHz, given PCLK = 15MHz. datasheet P.220 */
//    I20SCLL = 19;
 //   I20SCLH = 18;

//    unsigned long flag_irq = install_irq(I2C0_INT, (void *) I2C0MasterHandler );
    I20CONSET = I2CONSET_I2EN;
    8bf8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8bfc:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8c00:	e3a02040 	mov	r2, #64	; 0x40
    8c04:	e5832000 	str	r2, [r3]
}
    8c08:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8c0c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8c10:	e12fff1e 	bx	lr

00008c14 <I2CEngine>:

/*****************************************************************************
** Function name:		I2CEngine
**
** Descriptions:		The routine to complete a I2C transaction
**				from start to stop. All the intermitten
**				steps are handled in the interrupt handler.
**				Before this routine is called, the read
**				length, write length, I2C master buffer,
**				and I2C command fields need to be filled.
**				see i2cmst.c for more details. 
**
** parameters:			None
** Returned value:		true or false, return false only if the
**				start condition can never be generated and
**				timed out. 
** 
*****************************************************************************/
unsigned int I2CEngine( void ) 
{
    8c14:	e1a0c00d 	mov	ip, sp
    8c18:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8c1c:	e24cb004 	sub	fp, ip, #4	; 0x4
    8c20:	e24dd004 	sub	sp, sp, #4	; 0x4
    I2CMasterState = I2C_IDLE;
    8c24:	e59f206c 	ldr	r2, [pc, #108]	; 8c98 <.text+0x8c98>
    8c28:	e3a03000 	mov	r3, #0	; 0x0
    8c2c:	e5823000 	str	r3, [r2]
    RdIndex = 0;
    8c30:	e59f2064 	ldr	r2, [pc, #100]	; 8c9c <.text+0x8c9c>
    8c34:	e3a03000 	mov	r3, #0	; 0x0
    8c38:	e5823000 	str	r3, [r2]
    WrIndex = 0;
    8c3c:	e59f205c 	ldr	r2, [pc, #92]	; 8ca0 <.text+0x8ca0>
    8c40:	e3a03000 	mov	r3, #0	; 0x0
    8c44:	e5823000 	str	r3, [r2]
    if ( I2CStart() != TRUE )
    8c48:	ebffff88 	bl	8a70 <I2CStart>
    8c4c:	e1a03000 	mov	r3, r0
    8c50:	e3530001 	cmp	r3, #1	; 0x1
    8c54:	0a000003 	beq	8c68 <I2CEngine+0x54>
    {
		I2CStop();
    8c58:	ebffffa9 	bl	8b04 <I2CStop>
	return ( FALSE );
    8c5c:	e3a03000 	mov	r3, #0	; 0x0
    8c60:	e50b3010 	str	r3, [fp, #-16]
    8c64:	ea000006 	b	8c84 <I2CEngine+0x70>
    }
    while ( 1 )
    {
	if ( I2CMasterState == DATA_NACK )
    8c68:	e59f3028 	ldr	r3, [pc, #40]	; 8c98 <.text+0x8c98>
    8c6c:	e5933000 	ldr	r3, [r3]
    8c70:	e3530005 	cmp	r3, #5	; 0x5
    8c74:	1afffffb 	bne	8c68 <I2CEngine+0x54>
	{
	    I2CStop();
    8c78:	ebffffa1 	bl	8b04 <I2CStop>
	    break;
	}
    }    
    return ( TRUE );      
    8c7c:	e3a03001 	mov	r3, #1	; 0x1
    8c80:	e50b3010 	str	r3, [fp, #-16]
    8c84:	e51b3010 	ldr	r3, [fp, #-16]
}
    8c88:	e1a00003 	mov	r0, r3
    8c8c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8c90:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8c94:	e12fff1e 	bx	lr
    8c98:	400011d8 	ldrmid	r1, [r0], -r8
    8c9c:	400011e4 	andmi	r1, r0, r4, ror #3
    8ca0:	400011e8 	andmi	r1, r0, r8, ror #3

00008ca4 <I2C0WaitForSI>:

/******************************************************************************
**                            End Of File
******************************************************************************/

/* laser with I2C. by Xun */
unsigned int I2C0WaitForSI(void) //Wait till I2C0 block sets SI
{
    8ca4:	e1a0c00d 	mov	ip, sp
    8ca8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8cac:	e24cb004 	sub	fp, ip, #4	; 0x4
    8cb0:	e24dd008 	sub	sp, sp, #8	; 0x8
	int timeout = 0;
    8cb4:	e3a03000 	mov	r3, #0	; 0x0
    8cb8:	e50b3010 	str	r3, [fp, #-16]
	while ( !(I20CONSET & I2CONSET_SI) ) //Wait till SI bit is set. This is important!
    8cbc:	ea00000a 	b	8cec <I2C0WaitForSI+0x48>
	{
		timeout++;
    8cc0:	e51b3010 	ldr	r3, [fp, #-16]
    8cc4:	e2833001 	add	r3, r3, #1	; 0x1
    8cc8:	e50b3010 	str	r3, [fp, #-16]
		if (timeout > 10000) return 0; //In case we have some error on bus
    8ccc:	e51b2010 	ldr	r2, [fp, #-16]
    8cd0:	e3a03c27 	mov	r3, #9984	; 0x2700
    8cd4:	e2833010 	add	r3, r3, #16	; 0x10
    8cd8:	e1520003 	cmp	r2, r3
    8cdc:	da000002 	ble	8cec <I2C0WaitForSI+0x48>
    8ce0:	e3a03000 	mov	r3, #0	; 0x0
    8ce4:	e50b3014 	str	r3, [fp, #-20]
    8ce8:	ea000007 	b	8d0c <I2C0WaitForSI+0x68>
    8cec:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8cf0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8cf4:	e5933000 	ldr	r3, [r3]
    8cf8:	e2033008 	and	r3, r3, #8	; 0x8
    8cfc:	e3530000 	cmp	r3, #0	; 0x0
    8d00:	0affffee 	beq	8cc0 <I2C0WaitForSI+0x1c>
	}
	return 1; //SI has been set
    8d04:	e3a03001 	mov	r3, #1	; 0x1
    8d08:	e50b3014 	str	r3, [fp, #-20]
    8d0c:	e51b3014 	ldr	r3, [fp, #-20]
}
    8d10:	e1a00003 	mov	r0, r3
    8d14:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8d18:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8d1c:	e12fff1e 	bx	lr

00008d20 <I2C0SendStart>:
void I2C0SendStart(void)
{
    8d20:	e1a0c00d 	mov	ip, sp
    8d24:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8d28:	e24cb004 	sub	fp, ip, #4	; 0x4
    8d2c:	e24dd004 	sub	sp, sp, #4	; 0x4
	unsigned int SI_flag = 0;
    8d30:	e3a03000 	mov	r3, #0	; 0x0
    8d34:	e50b3010 	str	r3, [fp, #-16]
	I20CONCLR = I2CONCLR_AAC | I2CONCLR_SIC | I2CONCLR_STAC; //Clear everything
    8d38:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8d3c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8d40:	e2833018 	add	r3, r3, #24	; 0x18
    8d44:	e3a0202c 	mov	r2, #44	; 0x2c
    8d48:	e5832000 	str	r2, [r3]
	I20CONSET = I2CONSET_STA;	/* Set Start flag */
    8d4c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8d50:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8d54:	e3a02020 	mov	r2, #32	; 0x20
    8d58:	e5832000 	str	r2, [r3]
	SI_flag = I2C0WaitForSI(); //Wait till the SI bit is set
    8d5c:	ebffffd0 	bl	8ca4 <I2C0WaitForSI>
    8d60:	e1a03000 	mov	r3, r0
    8d64:	e50b3010 	str	r3, [fp, #-16]
}
    8d68:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8d6c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8d70:	e12fff1e 	bx	lr

00008d74 <I2C0SendStop>:
void I2C0SendStop(void)
{
    8d74:	e1a0c00d 	mov	ip, sp
    8d78:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8d7c:	e24cb004 	sub	fp, ip, #4	; 0x4
    8d80:	e24dd004 	sub	sp, sp, #4	; 0x4
	int timeout = 0;
    8d84:	e3a03000 	mov	r3, #0	; 0x0
    8d88:	e50b3010 	str	r3, [fp, #-16]
	I20CONSET = I2CONSET_STO; //Set stop bit to send a stop condition
    8d8c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8d90:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8d94:	e3a02010 	mov	r2, #16	; 0x10
    8d98:	e5832000 	str	r2, [r3]
	I20CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    8d9c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8da0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8da4:	e2833018 	add	r3, r3, #24	; 0x18
    8da8:	e3a02008 	mov	r2, #8	; 0x8
    8dac:	e5832000 	str	r2, [r3]
	while (I20CONSET & I2CONSET_STO) //Wait till STOP is send. This is important!
    8db0:	ea00000a 	b	8de0 <I2C0SendStop+0x6c>
	{
		timeout++;
    8db4:	e51b3010 	ldr	r3, [fp, #-16]
    8db8:	e2833001 	add	r3, r3, #1	; 0x1
    8dbc:	e50b3010 	str	r3, [fp, #-16]
		if (timeout > 10000) //In case we have some error on bus
    8dc0:	e51b2010 	ldr	r2, [fp, #-16]
    8dc4:	e3a03c27 	mov	r3, #9984	; 0x2700
    8dc8:	e2833010 	add	r3, r3, #16	; 0x10
    8dcc:	e1520003 	cmp	r2, r3
    8dd0:	da000002 	ble	8de0 <I2C0SendStop+0x6c>
		{
			printf("STOP timeout!\n");
    8dd4:	e59f003c 	ldr	r0, [pc, #60]	; 8e18 <.text+0x8e18>
    8dd8:	eb0041a6 	bl	19478 <__puts_from_arm>
			return;
    8ddc:	ea00000a 	b	8e0c <I2C0SendStop+0x98>
    8de0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8de4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8de8:	e5933000 	ldr	r3, [r3]
    8dec:	e2033010 	and	r3, r3, #16	; 0x10
    8df0:	e3530000 	cmp	r3, #0	; 0x0
    8df4:	1affffee 	bne	8db4 <I2C0SendStop+0x40>
		}
	}
	I20CONCLR = I2CONCLR_SIC;
    8df8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8dfc:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8e00:	e2833018 	add	r3, r3, #24	; 0x18
    8e04:	e3a02008 	mov	r2, #8	; 0x8
    8e08:	e5832000 	str	r2, [r3]
}
    8e0c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8e10:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8e14:	e12fff1e 	bx	lr
    8e18:	00019bc0 	andeq	r9, r1, r0, asr #23

00008e1c <I2C0TX_Byte>:
void I2C0TX_Byte(unsigned char data)
{
    8e1c:	e1a0c00d 	mov	ip, sp
    8e20:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8e24:	e24cb004 	sub	fp, ip, #4	; 0x4
    8e28:	e24dd004 	sub	sp, sp, #4	; 0x4
    8e2c:	e1a03000 	mov	r3, r0
    8e30:	e54b3010 	strb	r3, [fp, #-16]
	I20DAT = data;
    8e34:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    8e38:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8e3c:	e55b2010 	ldrb	r2, [fp, #-16]
    8e40:	e5832000 	str	r2, [r3]
	I20CONCLR = I2CONCLR_SIC | I2CONCLR_STAC; //Clear These to TX data
    8e44:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8e48:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8e4c:	e2833018 	add	r3, r3, #24	; 0x18
    8e50:	e3a02028 	mov	r2, #40	; 0x28
    8e54:	e5832000 	str	r2, [r3]
	I20CONSET &= (~I2CONSET_STO);
    8e58:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    8e5c:	e2822907 	add	r2, r2, #114688	; 0x1c000
    8e60:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8e64:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8e68:	e5933000 	ldr	r3, [r3]
    8e6c:	e3c33010 	bic	r3, r3, #16	; 0x10
    8e70:	e5823000 	str	r3, [r2]
	I2C0WaitForSI(); //wait till TX is finished
    8e74:	ebffff8a 	bl	8ca4 <I2C0WaitForSI>
}
    8e78:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8e7c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8e80:	e12fff1e 	bx	lr

00008e84 <I2C0RX_Byte>:
unsigned char I2C0RX_Byte(void)
{
    8e84:	e1a0c00d 	mov	ip, sp
    8e88:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8e8c:	e24cb004 	sub	fp, ip, #4	; 0x4
	I20CONCLR = I2CONCLR_AAC; //Send NACK to stop; I2C block will send a STOP automatically, so no need to send STOP thereafter.
    8e90:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8e94:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8e98:	e2833018 	add	r3, r3, #24	; 0x18
    8e9c:	e3a02004 	mov	r2, #4	; 0x4
    8ea0:	e5832000 	str	r2, [r3]
	I20CONCLR = I2CONCLR_SIC; //Clear SI to Start RX
    8ea4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8ea8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8eac:	e2833018 	add	r3, r3, #24	; 0x18
    8eb0:	e3a02008 	mov	r2, #8	; 0x8
    8eb4:	e5832000 	str	r2, [r3]
	I2C0WaitForSI(); //wait till RX is finished
    8eb8:	ebffff79 	bl	8ca4 <I2C0WaitForSI>
	return I20DAT;
    8ebc:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    8ec0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8ec4:	e5933000 	ldr	r3, [r3]
    8ec8:	e20330ff 	and	r3, r3, #255	; 0xff
}
    8ecc:	e1a00003 	mov	r0, r3
    8ed0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8ed4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8ed8:	e12fff1e 	bx	lr

00008edc <I2C0WriteByte>:
#define checkStatus(statusCode) \
if(I20STAT!=statusCode) \
{ \
	printf("Failed for status code: %i(decimal), got status code: %i(decimal)\n",statusCode,I20STAT); \
	I2C0SendStop(); return 0; \
}
unsigned int I2C0WriteByte(unsigned int registerAddress, unsigned char data)
{
    8edc:	e1a0c00d 	mov	ip, sp
    8ee0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8ee4:	e24cb004 	sub	fp, ip, #4	; 0x4
    8ee8:	e24dd00c 	sub	sp, sp, #12	; 0xc
    8eec:	e50b0010 	str	r0, [fp, #-16]
    8ef0:	e1a03001 	mov	r3, r1
    8ef4:	e54b3014 	strb	r3, [fp, #-20]
		I2C0SendStart(); //Send START on the Bus to Enter Master Mode
    8ef8:	ebffff88 	bl	8d20 <I2C0SendStart>
		checkStatus(0x08); //START sent
    8efc:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8f00:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8f04:	e5933000 	ldr	r3, [r3]
    8f08:	e3530008 	cmp	r3, #8	; 0x8
    8f0c:	0a00000a 	beq	8f3c <I2C0WriteByte+0x60>
    8f10:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8f14:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8f18:	e5933000 	ldr	r3, [r3]
    8f1c:	e59f011c 	ldr	r0, [pc, #284]	; 9040 <.text+0x9040>
    8f20:	e3a01008 	mov	r1, #8	; 0x8
    8f24:	e1a02003 	mov	r2, r3
    8f28:	eb004155 	bl	19484 <__printf_from_arm>
    8f2c:	ebffff90 	bl	8d74 <I2C0SendStop>
    8f30:	e3a03000 	mov	r3, #0	; 0x0
    8f34:	e50b3018 	str	r3, [fp, #-24]
    8f38:	ea00003b 	b	902c <I2C0WriteByte+0x150>

		I2C0TX_Byte((0x62<<1) & 0xFE); //Send SlaveAddress + 0 to indicate a write.
    8f3c:	e3a000c4 	mov	r0, #196	; 0xc4
    8f40:	ebffffb5 	bl	8e1c <I2C0TX_Byte>
		checkStatus(0x18);//SLA+W sent and ack recevied
    8f44:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8f48:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8f4c:	e5933000 	ldr	r3, [r3]
    8f50:	e3530018 	cmp	r3, #24	; 0x18
    8f54:	0a00000a 	beq	8f84 <I2C0WriteByte+0xa8>
    8f58:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8f5c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8f60:	e5933000 	ldr	r3, [r3]
    8f64:	e59f00d4 	ldr	r0, [pc, #212]	; 9040 <.text+0x9040>
    8f68:	e3a01018 	mov	r1, #24	; 0x18
    8f6c:	e1a02003 	mov	r2, r3
    8f70:	eb004143 	bl	19484 <__printf_from_arm>
    8f74:	ebffff7e 	bl	8d74 <I2C0SendStop>
    8f78:	e3a03000 	mov	r3, #0	; 0x0
    8f7c:	e50b3018 	str	r3, [fp, #-24]
    8f80:	ea000029 	b	902c <I2C0WriteByte+0x150>

		I2C0TX_Byte(registerAddress); //send the registerAddress
    8f84:	e51b3010 	ldr	r3, [fp, #-16]
    8f88:	e20330ff 	and	r3, r3, #255	; 0xff
    8f8c:	e1a00003 	mov	r0, r3
    8f90:	ebffffa1 	bl	8e1c <I2C0TX_Byte>
		checkStatus(0x28); //byte has been sent and ACK recevied
    8f94:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8f98:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8f9c:	e5933000 	ldr	r3, [r3]
    8fa0:	e3530028 	cmp	r3, #40	; 0x28
    8fa4:	0a00000a 	beq	8fd4 <I2C0WriteByte+0xf8>
    8fa8:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8fac:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8fb0:	e5933000 	ldr	r3, [r3]
    8fb4:	e59f0084 	ldr	r0, [pc, #132]	; 9040 <.text+0x9040>
    8fb8:	e3a01028 	mov	r1, #40	; 0x28
    8fbc:	e1a02003 	mov	r2, r3
    8fc0:	eb00412f 	bl	19484 <__printf_from_arm>
    8fc4:	ebffff6a 	bl	8d74 <I2C0SendStop>
    8fc8:	e3a03000 	mov	r3, #0	; 0x0
    8fcc:	e50b3018 	str	r3, [fp, #-24]
    8fd0:	ea000015 	b	902c <I2C0WriteByte+0x150>

		I2C0TX_Byte(data); //Finally send the data byte.
    8fd4:	e55b3014 	ldrb	r3, [fp, #-20]
    8fd8:	e1a00003 	mov	r0, r3
    8fdc:	ebffff8e 	bl	8e1c <I2C0TX_Byte>
		checkStatus(0x28); //Data Byte has been sent and ACK recevied
    8fe0:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8fe4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8fe8:	e5933000 	ldr	r3, [r3]
    8fec:	e3530028 	cmp	r3, #40	; 0x28
    8ff0:	0a00000a 	beq	9020 <I2C0WriteByte+0x144>
    8ff4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8ff8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8ffc:	e5933000 	ldr	r3, [r3]
    9000:	e59f0038 	ldr	r0, [pc, #56]	; 9040 <.text+0x9040>
    9004:	e3a01028 	mov	r1, #40	; 0x28
    9008:	e1a02003 	mov	r2, r3
    900c:	eb00411c 	bl	19484 <__printf_from_arm>
    9010:	ebffff57 	bl	8d74 <I2C0SendStop>
    9014:	e3a03000 	mov	r3, #0	; 0x0
    9018:	e50b3018 	str	r3, [fp, #-24]
    901c:	ea000002 	b	902c <I2C0WriteByte+0x150>

		I2C0SendStop(); //Send STOP since we are done.
    9020:	ebffff53 	bl	8d74 <I2C0SendStop>
		return 1;
    9024:	e3a03001 	mov	r3, #1	; 0x1
    9028:	e50b3018 	str	r3, [fp, #-24]
    902c:	e51b3018 	ldr	r3, [fp, #-24]
}
    9030:	e1a00003 	mov	r0, r3
    9034:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9038:	e89d6800 	ldmia	sp, {fp, sp, lr}
    903c:	e12fff1e 	bx	lr
    9040:	00019bd0 	ldreqd	r9, [r1], -r0

00009044 <I2C0ReadByte>:
unsigned int I2C0ReadByte(unsigned int registerAddress, unsigned char *data)
{
    9044:	e1a0c00d 	mov	ip, sp
    9048:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    904c:	e24cb004 	sub	fp, ip, #4	; 0x4
    9050:	e24dd010 	sub	sp, sp, #16	; 0x10
    9054:	e50b0014 	str	r0, [fp, #-20]
    9058:	e50b1018 	str	r1, [fp, #-24]
	unsigned int RXData = 0;
    905c:	e3a03000 	mov	r3, #0	; 0x0
    9060:	e50b3010 	str	r3, [fp, #-16]
		I2C0SendStart(); //Send START on the Bus to Enter Master Mode
    9064:	ebffff2d 	bl	8d20 <I2C0SendStart>
		I2CSTAT = I20STAT;
    9068:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    906c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    9070:	e5932000 	ldr	r2, [r3]
    9074:	e59f3200 	ldr	r3, [pc, #512]	; 927c <.text+0x927c>
    9078:	e5832000 	str	r2, [r3]
		checkStatus(0x08); //START sent
    907c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    9080:	e2833907 	add	r3, r3, #114688	; 0x1c000
    9084:	e5933000 	ldr	r3, [r3]
    9088:	e3530008 	cmp	r3, #8	; 0x8
    908c:	0a00000a 	beq	90bc <I2C0ReadByte+0x78>
    9090:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    9094:	e2833907 	add	r3, r3, #114688	; 0x1c000
    9098:	e5933000 	ldr	r3, [r3]
    909c:	e59f01dc 	ldr	r0, [pc, #476]	; 9280 <.text+0x9280>
    90a0:	e3a01008 	mov	r1, #8	; 0x8
    90a4:	e1a02003 	mov	r2, r3
    90a8:	eb0040f5 	bl	19484 <__printf_from_arm>
    90ac:	ebffff30 	bl	8d74 <I2C0SendStop>
    90b0:	e3a03000 	mov	r3, #0	; 0x0
    90b4:	e50b301c 	str	r3, [fp, #-28]
    90b8:	ea00006a 	b	9268 <I2C0ReadByte+0x224>

		I2C0TX_Byte((0x62<<1) & 0xFE); //Send SlaveAddress + 0 to indicate a write.
    90bc:	e3a000c4 	mov	r0, #196	; 0xc4
    90c0:	ebffff55 	bl	8e1c <I2C0TX_Byte>
		I2CSTAT = I20STAT;
    90c4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    90c8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    90cc:	e5932000 	ldr	r2, [r3]
    90d0:	e59f31a4 	ldr	r3, [pc, #420]	; 927c <.text+0x927c>
    90d4:	e5832000 	str	r2, [r3]
		checkStatus(0x18);//SLA+W sent and ack recevied
    90d8:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    90dc:	e2833907 	add	r3, r3, #114688	; 0x1c000
    90e0:	e5933000 	ldr	r3, [r3]
    90e4:	e3530018 	cmp	r3, #24	; 0x18
    90e8:	0a00000a 	beq	9118 <I2C0ReadByte+0xd4>
    90ec:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    90f0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    90f4:	e5933000 	ldr	r3, [r3]
    90f8:	e59f0180 	ldr	r0, [pc, #384]	; 9280 <.text+0x9280>
    90fc:	e3a01018 	mov	r1, #24	; 0x18
    9100:	e1a02003 	mov	r2, r3
    9104:	eb0040de 	bl	19484 <__printf_from_arm>
    9108:	ebffff19 	bl	8d74 <I2C0SendStop>
    910c:	e3a03000 	mov	r3, #0	; 0x0
    9110:	e50b301c 	str	r3, [fp, #-28]
    9114:	ea000053 	b	9268 <I2C0ReadByte+0x224>

		I2C0TX_Byte(registerAddress);
    9118:	e51b3014 	ldr	r3, [fp, #-20]
    911c:	e20330ff 	and	r3, r3, #255	; 0xff
    9120:	e1a00003 	mov	r0, r3
    9124:	ebffff3c 	bl	8e1c <I2C0TX_Byte>
		I2CSTAT = I20STAT;
    9128:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    912c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    9130:	e5932000 	ldr	r2, [r3]
    9134:	e59f3140 	ldr	r3, [pc, #320]	; 927c <.text+0x927c>
    9138:	e5832000 	str	r2, [r3]
		checkStatus(0x28);
    913c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    9140:	e2833907 	add	r3, r3, #114688	; 0x1c000
    9144:	e5933000 	ldr	r3, [r3]
    9148:	e3530028 	cmp	r3, #40	; 0x28
    914c:	0a00000a 	beq	917c <I2C0ReadByte+0x138>
    9150:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    9154:	e2833907 	add	r3, r3, #114688	; 0x1c000
    9158:	e5933000 	ldr	r3, [r3]
    915c:	e59f011c 	ldr	r0, [pc, #284]	; 9280 <.text+0x9280>
    9160:	e3a01028 	mov	r1, #40	; 0x28
    9164:	e1a02003 	mov	r2, r3
    9168:	eb0040c5 	bl	19484 <__printf_from_arm>
    916c:	ebffff00 	bl	8d74 <I2C0SendStop>
    9170:	e3a03000 	mov	r3, #0	; 0x0
    9174:	e50b301c 	str	r3, [fp, #-28]
    9178:	ea00003a 	b	9268 <I2C0ReadByte+0x224>

		I2C0SendStop();
    917c:	ebfffefc 	bl	8d74 <I2C0SendStop>

		I2C0SendStart(); //Send START on the Bus to Enter Master Mode
    9180:	ebfffee6 	bl	8d20 <I2C0SendStart>
		I2CSTAT = I20STAT;
    9184:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    9188:	e2833907 	add	r3, r3, #114688	; 0x1c000
    918c:	e5932000 	ldr	r2, [r3]
    9190:	e59f30e4 	ldr	r3, [pc, #228]	; 927c <.text+0x927c>
    9194:	e5832000 	str	r2, [r3]
		checkStatus(0x08); //START sent
    9198:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    919c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    91a0:	e5933000 	ldr	r3, [r3]
    91a4:	e3530008 	cmp	r3, #8	; 0x8
    91a8:	0a00000a 	beq	91d8 <I2C0ReadByte+0x194>
    91ac:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    91b0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    91b4:	e5933000 	ldr	r3, [r3]
    91b8:	e59f00c0 	ldr	r0, [pc, #192]	; 9280 <.text+0x9280>
    91bc:	e3a01008 	mov	r1, #8	; 0x8
    91c0:	e1a02003 	mov	r2, r3
    91c4:	eb0040ae 	bl	19484 <__printf_from_arm>
    91c8:	ebfffee9 	bl	8d74 <I2C0SendStop>
    91cc:	e3a03000 	mov	r3, #0	; 0x0
    91d0:	e50b301c 	str	r3, [fp, #-28]
    91d4:	ea000023 	b	9268 <I2C0ReadByte+0x224>

		I2C0TX_Byte((0x62<<1) | 0x01); //This makes SLA-RW bit to 1 which indicates read.
    91d8:	e3a000c5 	mov	r0, #197	; 0xc5
    91dc:	ebffff0e 	bl	8e1c <I2C0TX_Byte>
		I2CSTAT = I20STAT;
    91e0:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    91e4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    91e8:	e5932000 	ldr	r2, [r3]
    91ec:	e59f3088 	ldr	r3, [pc, #136]	; 927c <.text+0x927c>
    91f0:	e5832000 	str	r2, [r3]
		checkStatus(0x40); //SLA-R has been Transmitted and ACK received.
    91f4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    91f8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    91fc:	e5933000 	ldr	r3, [r3]
    9200:	e3530040 	cmp	r3, #64	; 0x40
    9204:	0a00000a 	beq	9234 <I2C0ReadByte+0x1f0>
    9208:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    920c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    9210:	e5933000 	ldr	r3, [r3]
    9214:	e59f0064 	ldr	r0, [pc, #100]	; 9280 <.text+0x9280>
    9218:	e3a01040 	mov	r1, #64	; 0x40
    921c:	e1a02003 	mov	r2, r3
    9220:	eb004097 	bl	19484 <__printf_from_arm>
    9224:	ebfffed2 	bl	8d74 <I2C0SendStop>
    9228:	e3a03000 	mov	r3, #0	; 0x0
    922c:	e50b301c 	str	r3, [fp, #-28]
    9230:	ea00000c 	b	9268 <I2C0ReadByte+0x224>

		RXData = I2C0RX_Byte();
    9234:	ebffff12 	bl	8e84 <I2C0RX_Byte>
    9238:	e1a03000 	mov	r3, r0
    923c:	e50b3010 	str	r3, [fp, #-16]

		*data = (unsigned char)RXData; //Write recieved data to buffer
    9240:	e51b3010 	ldr	r3, [fp, #-16]
    9244:	e20330ff 	and	r3, r3, #255	; 0xff
    9248:	e51b2018 	ldr	r2, [fp, #-24]
    924c:	e5c23000 	strb	r3, [r2]
		printf("Data='%c' ",RXData);
    9250:	e59f002c 	ldr	r0, [pc, #44]	; 9284 <.text+0x9284>
    9254:	e51b1010 	ldr	r1, [fp, #-16]
    9258:	eb004089 	bl	19484 <__printf_from_arm>
		I2C0SendStop();
    925c:	ebfffec4 	bl	8d74 <I2C0SendStop>
	return 1;
    9260:	e3a03001 	mov	r3, #1	; 0x1
    9264:	e50b301c 	str	r3, [fp, #-28]
    9268:	e51b301c 	ldr	r3, [fp, #-28]
}
    926c:	e1a00003 	mov	r0, r3
    9270:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9274:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9278:	e12fff1e 	bx	lr
    927c:	40004f24 	andmi	r4, r0, r4, lsr #30
    9280:	00019bd0 	ldreqd	r9, [r1], -r0
    9284:	00019c14 	andeq	r9, r1, r4, lsl ip

00009288 <write_byte>:


/* with irq */
void write_byte(unsigned char slave_address, unsigned char register_address, unsigned char data){
    9288:	e1a0c00d 	mov	ip, sp
    928c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9290:	e24cb004 	sub	fp, ip, #4	; 0x4
    9294:	e24dd014 	sub	sp, sp, #20	; 0x14
    9298:	e1a03000 	mov	r3, r0
    929c:	e54b3018 	strb	r3, [fp, #-24]
    92a0:	e1a03001 	mov	r3, r1
    92a4:	e54b301c 	strb	r3, [fp, #-28]
    92a8:	e1a03002 	mov	r3, r2
    92ac:	e54b3020 	strb	r3, [fp, #-32]
	/* initialize Master Transmitter mode */
//	I20CONSET = I2CONSET_I2EN;	// set I2EN bit, clear STA, STO and AA bit

	WrIndex=0;
    92b0:	e59f207c 	ldr	r2, [pc, #124]	; 9334 <.text+0x9334>
    92b4:	e3a03000 	mov	r3, #0	; 0x0
    92b8:	e5823000 	str	r3, [r2]
	I2CWriteLength = 3;
    92bc:	e59f2074 	ldr	r2, [pc, #116]	; 9338 <.text+0x9338>
    92c0:	e3a03003 	mov	r3, #3	; 0x3
    92c4:	e5823000 	str	r3, [r2]
	I2CMasterBuffer[0] = (slave_address << 1) & 0xFE;	// laser address + write bit(0)
    92c8:	e55b3018 	ldrb	r3, [fp, #-24]
    92cc:	e1a03083 	mov	r3, r3, lsl #1
    92d0:	e20330ff 	and	r3, r3, #255	; 0xff
    92d4:	e20330ff 	and	r3, r3, #255	; 0xff
    92d8:	e3a020fe 	mov	r2, #254	; 0xfe
    92dc:	e0033002 	and	r3, r3, r2
    92e0:	e59f2054 	ldr	r2, [pc, #84]	; 933c <.text+0x933c>
    92e4:	e5c23000 	strb	r3, [r2]
    I2CMasterBuffer[1] = register_address;
    92e8:	e59f204c 	ldr	r2, [pc, #76]	; 933c <.text+0x933c>
    92ec:	e55b301c 	ldrb	r3, [fp, #-28]
    92f0:	e5c23001 	strb	r3, [r2, #1]
    I2CMasterBuffer[2] = data;
    92f4:	e59f2040 	ldr	r2, [pc, #64]	; 933c <.text+0x933c>
    92f8:	e55b3020 	ldrb	r3, [fp, #-32]
    92fc:	e5c23002 	strb	r3, [r2, #2]

	// enter Master Transmitter mode
    unsigned int flag_start = I2CStart();
    9300:	ebfffdda 	bl	8a70 <I2CStart>
    9304:	e1a03000 	mov	r3, r0
    9308:	e50b3014 	str	r3, [fp, #-20]

	// Set Stop flag
	while(1){
		if( I2CMasterState == DATA_NACK ){
    930c:	e59f302c 	ldr	r3, [pc, #44]	; 9340 <.text+0x9340>
    9310:	e5933000 	ldr	r3, [r3]
    9314:	e3530005 	cmp	r3, #5	; 0x5
    9318:	1afffffb 	bne	930c <write_byte+0x84>
			unsigned int flag_stop = I2CStop();
    931c:	ebfffdf8 	bl	8b04 <I2CStop>
    9320:	e1a03000 	mov	r3, r0
    9324:	e50b3010 	str	r3, [fp, #-16]
			break;
		}
	}
}
    9328:	e24bd00c 	sub	sp, fp, #12	; 0xc
    932c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9330:	e12fff1e 	bx	lr
    9334:	400011e8 	andmi	r1, r0, r8, ror #3
    9338:	40004f20 	andmi	r4, r0, r0, lsr #30
    933c:	40004efc 	strmid	r4, [r0], -ip
    9340:	400011d8 	ldrmid	r1, [r0], -r8

00009344 <read_byte>:

unsigned char read_byte(unsigned char slave_address, unsigned char register_address){
    9344:	e1a0c00d 	mov	ip, sp
    9348:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    934c:	e24cb004 	sub	fp, ip, #4	; 0x4
    9350:	e24dd018 	sub	sp, sp, #24	; 0x18
    9354:	e1a03000 	mov	r3, r0
    9358:	e1a02001 	mov	r2, r1
    935c:	e54b3020 	strb	r3, [fp, #-32]
    9360:	e1a03002 	mov	r3, r2
    9364:	e54b3024 	strb	r3, [fp, #-36]
	/* initialize Master Receiver mode */
//	I20CONSET = I2CONSET_I2EN;	// set I2EN bit, clear STA, STO and AA bit

	/* write register address */
	WrIndex=0;
    9368:	e59f20e4 	ldr	r2, [pc, #228]	; 9454 <.text+0x9454>
    936c:	e3a03000 	mov	r3, #0	; 0x0
    9370:	e5823000 	str	r3, [r2]
	I2CWriteLength = 2;
    9374:	e59f20dc 	ldr	r2, [pc, #220]	; 9458 <.text+0x9458>
    9378:	e3a03002 	mov	r3, #2	; 0x2
    937c:	e5823000 	str	r3, [r2]
	I2CMasterBuffer[0] = (slave_address << 1) & 0xFE;	// laser address + write bit(0)
    9380:	e55b3020 	ldrb	r3, [fp, #-32]
    9384:	e1a03083 	mov	r3, r3, lsl #1
    9388:	e20330ff 	and	r3, r3, #255	; 0xff
    938c:	e20330ff 	and	r3, r3, #255	; 0xff
    9390:	e3a020fe 	mov	r2, #254	; 0xfe
    9394:	e0033002 	and	r3, r3, r2
    9398:	e59f20bc 	ldr	r2, [pc, #188]	; 945c <.text+0x945c>
    939c:	e5c23000 	strb	r3, [r2]
	I2CMasterBuffer[1] = register_address;	// register address
    93a0:	e59f20b4 	ldr	r2, [pc, #180]	; 945c <.text+0x945c>
    93a4:	e55b3024 	ldrb	r3, [fp, #-36]
    93a8:	e5c23001 	strb	r3, [r2, #1]

	// enter Master Receiver mode
    unsigned int flag_start = I2CStart();
    93ac:	ebfffdaf 	bl	8a70 <I2CStart>
    93b0:	e1a03000 	mov	r3, r0
    93b4:	e50b301c 	str	r3, [fp, #-28]

	// Set Stop flag
	while(1){
		if( I2CMasterState == DATA_NACK ){
    93b8:	e59f30a0 	ldr	r3, [pc, #160]	; 9460 <.text+0x9460>
    93bc:	e5933000 	ldr	r3, [r3]
    93c0:	e3530005 	cmp	r3, #5	; 0x5
    93c4:	1afffffb 	bne	93b8 <read_byte+0x74>
			unsigned int flag_stop = I2CStop();
    93c8:	ebfffdcd 	bl	8b04 <I2CStop>
    93cc:	e1a03000 	mov	r3, r0
    93d0:	e50b3014 	str	r3, [fp, #-20]
			break;
		}
	}

	/* read one byte */
	RdIndex=0;
    93d4:	e59f2088 	ldr	r2, [pc, #136]	; 9464 <.text+0x9464>
    93d8:	e3a03000 	mov	r3, #0	; 0x0
    93dc:	e5823000 	str	r3, [r2]
	I2CReadLength = 1;
    93e0:	e59f2080 	ldr	r2, [pc, #128]	; 9468 <.text+0x9468>
    93e4:	e3a03001 	mov	r3, #1	; 0x1
    93e8:	e5823000 	str	r3, [r2]
    I2CMasterBuffer[0] = (slave_address << 1) | 0x01;	// laser address + read bit(1)
    93ec:	e55b3020 	ldrb	r3, [fp, #-32]
    93f0:	e1a03083 	mov	r3, r3, lsl #1
    93f4:	e20330ff 	and	r3, r3, #255	; 0xff
    93f8:	e3833001 	orr	r3, r3, #1	; 0x1
    93fc:	e20330ff 	and	r3, r3, #255	; 0xff
    9400:	e20330ff 	and	r3, r3, #255	; 0xff
    9404:	e59f2050 	ldr	r2, [pc, #80]	; 945c <.text+0x945c>
    9408:	e5c23000 	strb	r3, [r2]

    flag_start = I2CStart();
    940c:	ebfffd97 	bl	8a70 <I2CStart>
    9410:	e1a03000 	mov	r3, r0
    9414:	e50b301c 	str	r3, [fp, #-28]

	unsigned char byte_read = I2CMasterBuffer[3];
    9418:	e59f303c 	ldr	r3, [pc, #60]	; 945c <.text+0x945c>
    941c:	e5d33003 	ldrb	r3, [r3, #3]
    9420:	e54b3015 	strb	r3, [fp, #-21]

	// Set Stop flag
	while(1){
		if( I2CMasterState == DATA_NACK ){
    9424:	e59f3034 	ldr	r3, [pc, #52]	; 9460 <.text+0x9460>
    9428:	e5933000 	ldr	r3, [r3]
    942c:	e3530005 	cmp	r3, #5	; 0x5
    9430:	1afffffb 	bne	9424 <read_byte+0xe0>
			unsigned int flag_stop = I2CStop();
    9434:	ebfffdb2 	bl	8b04 <I2CStop>
    9438:	e1a03000 	mov	r3, r0
    943c:	e50b3010 	str	r3, [fp, #-16]
			break;
		}
	}

	return byte_read;
    9440:	e55b3015 	ldrb	r3, [fp, #-21]
}
    9444:	e1a00003 	mov	r0, r3
    9448:	e24bd00c 	sub	sp, fp, #12	; 0xc
    944c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9450:	e12fff1e 	bx	lr
    9454:	400011e8 	andmi	r1, r0, r8, ror #3
    9458:	40004f20 	andmi	r4, r0, r0, lsr #30
    945c:	40004efc 	strmid	r4, [r0], -ip
    9460:	400011d8 	ldrmid	r1, [r0], -r8
    9464:	400011e4 	andmi	r1, r0, r4, ror #3
    9468:	40004ed4 	ldrmid	r4, [r0], -r4

0000946c <I2C1MasterHandler>:
**
*****************************************************************************/

void I2C1MasterHandler (void) __irq
{
    946c:	e1a0c00d 	mov	ip, sp
    9470:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9474:	e24cb004 	sub	fp, ip, #4	; 0x4
    9478:	e24dd004 	sub	sp, sp, #4	; 0x4
    BYTE StatValue;

    /* this handler deals with master read and master write only */
    StatValue = I21STAT;
    947c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    9480:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9484:	e5933000 	ldr	r3, [r3]
    9488:	e54b300d 	strb	r3, [fp, #-13]

    IENABLE;
    switch ( StatValue )
    948c:	e55b300d 	ldrb	r3, [fp, #-13]
    9490:	e2433008 	sub	r3, r3, #8	; 0x8
    9494:	e3530028 	cmp	r3, #40	; 0x28
    9498:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    949c:	ea00009e 	b	971c <.text+0x971c>
    94a0:	00009544 	andeq	r9, r0, r4, asr #10
    94a4:	0000971c 	andeq	r9, r0, ip, lsl r7
    94a8:	0000971c 	andeq	r9, r0, ip, lsl r7
    94ac:	0000971c 	andeq	r9, r0, ip, lsl r7
    94b0:	0000971c 	andeq	r9, r0, ip, lsl r7
    94b4:	0000971c 	andeq	r9, r0, ip, lsl r7
    94b8:	0000971c 	andeq	r9, r0, ip, lsl r7
    94bc:	0000971c 	andeq	r9, r0, ip, lsl r7
    94c0:	0000971c 	andeq	r9, r0, ip, lsl r7
    94c4:	0000971c 	andeq	r9, r0, ip, lsl r7
    94c8:	0000971c 	andeq	r9, r0, ip, lsl r7
    94cc:	0000971c 	andeq	r9, r0, ip, lsl r7
    94d0:	0000971c 	andeq	r9, r0, ip, lsl r7
    94d4:	0000971c 	andeq	r9, r0, ip, lsl r7
    94d8:	0000971c 	andeq	r9, r0, ip, lsl r7
    94dc:	0000971c 	andeq	r9, r0, ip, lsl r7
    94e0:	0000957c 	andeq	r9, r0, ip, ror r5
    94e4:	0000971c 	andeq	r9, r0, ip, lsl r7
    94e8:	0000971c 	andeq	r9, r0, ip, lsl r7
    94ec:	0000971c 	andeq	r9, r0, ip, lsl r7
    94f0:	0000971c 	andeq	r9, r0, ip, lsl r7
    94f4:	0000971c 	andeq	r9, r0, ip, lsl r7
    94f8:	0000971c 	andeq	r9, r0, ip, lsl r7
    94fc:	0000971c 	andeq	r9, r0, ip, lsl r7
    9500:	000096c8 	andeq	r9, r0, r8, asr #13
    9504:	0000971c 	andeq	r9, r0, ip, lsl r7
    9508:	0000971c 	andeq	r9, r0, ip, lsl r7
    950c:	0000971c 	andeq	r9, r0, ip, lsl r7
    9510:	0000971c 	andeq	r9, r0, ip, lsl r7
    9514:	0000971c 	andeq	r9, r0, ip, lsl r7
    9518:	0000971c 	andeq	r9, r0, ip, lsl r7
    951c:	0000971c 	andeq	r9, r0, ip, lsl r7
    9520:	000095d8 	ldreqd	r9, [r0], -r8
    9524:	0000971c 	andeq	r9, r0, ip, lsl r7
    9528:	0000971c 	andeq	r9, r0, ip, lsl r7
    952c:	0000971c 	andeq	r9, r0, ip, lsl r7
    9530:	0000971c 	andeq	r9, r0, ip, lsl r7
    9534:	0000971c 	andeq	r9, r0, ip, lsl r7
    9538:	0000971c 	andeq	r9, r0, ip, lsl r7
    953c:	0000971c 	andeq	r9, r0, ip, lsl r7
    9540:	00009688 	andeq	r9, r0, r8, lsl #13
    {
	case 0x08:			/* A Start condition is issued. */
	I21DAT = I2C1MasterBuffer[0];
    9544:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    9548:	e2822917 	add	r2, r2, #376832	; 0x5c000
    954c:	e59f31f8 	ldr	r3, [pc, #504]	; 974c <.text+0x974c>
    9550:	e5d33000 	ldrb	r3, [r3]
    9554:	e5823000 	str	r3, [r2]
	I21CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    9558:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    955c:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9560:	e2833018 	add	r3, r3, #24	; 0x18
    9564:	e3a02028 	mov	r2, #40	; 0x28
    9568:	e5832000 	str	r2, [r3]
	I2C1MasterState = I2C_STARTED;
    956c:	e59f21dc 	ldr	r2, [pc, #476]	; 9750 <.text+0x9750>
    9570:	e3a03001 	mov	r3, #1	; 0x1
    9574:	e5823000 	str	r3, [r2]
	break;
    9578:	ea00006c 	b	9730 <.text+0x9730>


	case 0x18:			/* Regardless, it's a ACK */
	if ( I2C1MasterState == I2C_STARTED )
    957c:	e59f31cc 	ldr	r3, [pc, #460]	; 9750 <.text+0x9750>
    9580:	e5933000 	ldr	r3, [r3]
    9584:	e3530001 	cmp	r3, #1	; 0x1
    9588:	1a00000c 	bne	95c0 <.text+0x95c0>
	{
	    I21DAT = I2C1MasterBuffer[1];
    958c:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    9590:	e2822917 	add	r2, r2, #376832	; 0x5c000
    9594:	e59f31b0 	ldr	r3, [pc, #432]	; 974c <.text+0x974c>
    9598:	e5d33001 	ldrb	r3, [r3, #1]
    959c:	e5823000 	str	r3, [r2]
	    WrIndex1++;
    95a0:	e59f31ac 	ldr	r3, [pc, #428]	; 9754 <.text+0x9754>
    95a4:	e5933000 	ldr	r3, [r3]
    95a8:	e2832001 	add	r2, r3, #1	; 0x1
    95ac:	e59f31a0 	ldr	r3, [pc, #416]	; 9754 <.text+0x9754>
    95b0:	e5832000 	str	r2, [r3]
	    I2C1MasterState = DATA_ACK;
    95b4:	e59f2194 	ldr	r2, [pc, #404]	; 9750 <.text+0x9750>
    95b8:	e3a03004 	mov	r3, #4	; 0x4
    95bc:	e5823000 	str	r3, [r2]
	}
	I21CONCLR = I2CONCLR_SIC;
    95c0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    95c4:	e2833917 	add	r3, r3, #376832	; 0x5c000
    95c8:	e2833018 	add	r3, r3, #24	; 0x18
    95cc:	e3a02008 	mov	r2, #8	; 0x8
    95d0:	e5832000 	str	r2, [r3]
	break;
    95d4:	ea000055 	b	9730 <.text+0x9730>

	case 0x28:	/* Data byte has been transmitted, regardless ACK or NACK */
	if ( WrIndex1 < I2C1WriteLength )
    95d8:	e59f3174 	ldr	r3, [pc, #372]	; 9754 <.text+0x9754>
    95dc:	e5932000 	ldr	r2, [r3]
    95e0:	e59f3170 	ldr	r3, [pc, #368]	; 9758 <.text+0x9758>
    95e4:	e5933000 	ldr	r3, [r3]
    95e8:	e1520003 	cmp	r2, r3
    95ec:	2a000010 	bcs	9634 <.text+0x9634>
	{
	    I21DAT = I2C1MasterBuffer[1+WrIndex1]; /* this should be the last one */
    95f0:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    95f4:	e2822917 	add	r2, r2, #376832	; 0x5c000
    95f8:	e59f3154 	ldr	r3, [pc, #340]	; 9754 <.text+0x9754>
    95fc:	e5933000 	ldr	r3, [r3]
    9600:	e2831001 	add	r1, r3, #1	; 0x1
    9604:	e59f3140 	ldr	r3, [pc, #320]	; 974c <.text+0x974c>
    9608:	e7d33001 	ldrb	r3, [r3, r1]
    960c:	e5823000 	str	r3, [r2]
	    WrIndex1++;
    9610:	e59f313c 	ldr	r3, [pc, #316]	; 9754 <.text+0x9754>
    9614:	e5933000 	ldr	r3, [r3]
    9618:	e2832001 	add	r2, r3, #1	; 0x1
    961c:	e59f3130 	ldr	r3, [pc, #304]	; 9754 <.text+0x9754>
    9620:	e5832000 	str	r2, [r3]
	    I2C1MasterState = DATA_ACK;
    9624:	e59f2124 	ldr	r2, [pc, #292]	; 9750 <.text+0x9750>
    9628:	e3a03004 	mov	r3, #4	; 0x4
    962c:	e5823000 	str	r3, [r2]
    9630:	ea00000b 	b	9664 <.text+0x9664>

	}
	else
	{
		I2C1MasterState = DATA_WRITE_DONE;
    9634:	e59f2114 	ldr	r2, [pc, #276]	; 9750 <.text+0x9750>
    9638:	e3a03007 	mov	r3, #7	; 0x7
    963c:	e5823000 	str	r3, [r2]
		  	//I2C Stop
		I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    9640:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9644:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9648:	e3a02010 	mov	r2, #16	; 0x10
    964c:	e5832000 	str	r2, [r3]
		I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    9650:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9654:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9658:	e2833018 	add	r3, r3, #24	; 0x18
    965c:	e3a02008 	mov	r2, #8	; 0x8
    9660:	e5832000 	str	r2, [r3]
	}
	I21CONCLR = I2CONCLR_SIC;
    9664:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9668:	e2833917 	add	r3, r3, #376832	; 0x5c000
    966c:	e2833018 	add	r3, r3, #24	; 0x18
    9670:	e3a02008 	mov	r2, #8	; 0x8
    9674:	e5832000 	str	r2, [r3]
	lastI2c1Error=I2C_ERROR_NONE;
    9678:	e59f20dc 	ldr	r2, [pc, #220]	; 975c <.text+0x975c>
    967c:	e3a03000 	mov	r3, #0	; 0x0
    9680:	e5c23000 	strb	r3, [r2]

	break;
    9684:	ea000029 	b	9730 <.text+0x9730>

	case 0x30: //data has been transmited but NACK was received
		I2C1MasterState = DATA_NACK;
    9688:	e59f20c0 	ldr	r2, [pc, #192]	; 9750 <.text+0x9750>
    968c:	e3a03005 	mov	r3, #5	; 0x5
    9690:	e5823000 	str	r3, [r2]
		  	//I2C Stop
		I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    9694:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9698:	e2833917 	add	r3, r3, #376832	; 0x5c000
    969c:	e3a02010 	mov	r2, #16	; 0x10
    96a0:	e5832000 	str	r2, [r3]
		I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    96a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    96a8:	e2833917 	add	r3, r3, #376832	; 0x5c000
    96ac:	e2833018 	add	r3, r3, #24	; 0x18
    96b0:	e3a02008 	mov	r2, #8	; 0x8
    96b4:	e5832000 	str	r2, [r3]
		lastI2c1Error=I2C_ERROR_NACKAFTERWRITE;
    96b8:	e59f209c 	ldr	r2, [pc, #156]	; 975c <.text+0x975c>
    96bc:	e3a03002 	mov	r3, #2	; 0x2
    96c0:	e5c23000 	strb	r3, [r2]
	break;
    96c4:	ea000019 	b	9730 <.text+0x9730>

	case 0x20: //NACK received, receiver not found
				I21CONCLR = I2CONCLR_SIC;
    96c8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    96cc:	e2833917 	add	r3, r3, #376832	; 0x5c000
    96d0:	e2833018 	add	r3, r3, #24	; 0x18
    96d4:	e3a02008 	mov	r2, #8	; 0x8
    96d8:	e5832000 	str	r2, [r3]
				I2C1MasterState = DATA_NACK;
    96dc:	e59f206c 	ldr	r2, [pc, #108]	; 9750 <.text+0x9750>
    96e0:	e3a03005 	mov	r3, #5	; 0x5
    96e4:	e5823000 	str	r3, [r2]
				//I2C Stop
				I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    96e8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    96ec:	e2833917 	add	r3, r3, #376832	; 0x5c000
    96f0:	e3a02010 	mov	r2, #16	; 0x10
    96f4:	e5832000 	str	r2, [r3]
				I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    96f8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    96fc:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9700:	e2833018 	add	r3, r3, #24	; 0x18
    9704:	e3a02008 	mov	r2, #8	; 0x8
    9708:	e5832000 	str	r2, [r3]
				lastI2c1Error=I2C_ERROR_NACKAFTERSTART;
    970c:	e59f2048 	ldr	r2, [pc, #72]	; 975c <.text+0x975c>
    9710:	e3a03001 	mov	r3, #1	; 0x1
    9714:	e5c23000 	strb	r3, [r2]
	break;
    9718:	ea000004 	b	9730 <.text+0x9730>



	default:
	I21CONCLR = I2CONCLR_SIC;
    971c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9720:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9724:	e2833018 	add	r3, r3, #24	; 0x18
    9728:	e3a02008 	mov	r2, #8	; 0x8
    972c:	e5832000 	str	r2, [r3]
	break;
    }

    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    9730:	e3a03000 	mov	r3, #0	; 0x0
    9734:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    9738:	e3a02000 	mov	r2, #0	; 0x0
    973c:	e5832000 	str	r2, [r3]

}
    9740:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9744:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9748:	e12fff1e 	bx	lr
    974c:	40004f2c 	andmi	r4, r0, ip, lsr #30
    9750:	400011ec 	andmi	r1, r0, ip, ror #3
    9754:	400011f4 	strmid	r1, [r0], -r4
    9758:	40004f28 	andmi	r4, r0, r8, lsr #30
    975c:	400011f8 	strmid	r1, [r0], -r8

00009760 <fireFlyLedHandler>:

void fireFlyLedHandler(void) 	//called with 100Hz
{
    9760:	e1a0c00d 	mov	ip, sp
    9764:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9768:	e24cb004 	sub	fp, ip, #4	; 0x4
    976c:	e24dd00c 	sub	sp, sp, #12	; 0xc
	unsigned char r,g,b;
	unsigned short errorFlags;
	static unsigned short cnt=0;
	static unsigned char mfsCnt=0;
	static unsigned char mincCnt=0;
	static unsigned char ceCnt=0;

	errorFlags=0;
    9770:	e3a03000 	mov	r3, #0	; 0x0
    9774:	e14b31b2 	strh	r3, [fp, #-18]


	if (LL_1khz_attitude_data.flightMode&FM_CALIBRATION_ERROR_GYROS)
    9778:	e59f3af4 	ldr	r3, [pc, #2804]	; a274 <.text+0xa274>
    977c:	e1d335b2 	ldrh	r3, [r3, #82]
    9780:	e1a03803 	mov	r3, r3, lsl #16
    9784:	e1a03823 	mov	r3, r3, lsr #16
    9788:	e2033c02 	and	r3, r3, #512	; 0x200
    978c:	e3530000 	cmp	r3, #0	; 0x0
    9790:	0a000002 	beq	97a0 <fireFlyLedHandler+0x40>
	{
		errorFlags|=0x02;
    9794:	e15b31b2 	ldrh	r3, [fp, #-18]
    9798:	e3833002 	orr	r3, r3, #2	; 0x2
    979c:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if (LL_1khz_attitude_data.flightMode&FM_CALIBRATION_ERROR_ACC)
    97a0:	e59f3acc 	ldr	r3, [pc, #2764]	; a274 <.text+0xa274>
    97a4:	e1d335b2 	ldrh	r3, [r3, #82]
    97a8:	e1a03803 	mov	r3, r3, lsl #16
    97ac:	e1a03823 	mov	r3, r3, lsr #16
    97b0:	e2033b01 	and	r3, r3, #1024	; 0x400
    97b4:	e3530000 	cmp	r3, #0	; 0x0
    97b8:	0a000002 	beq	97c8 <fireFlyLedHandler+0x68>
	{
		errorFlags|=0x04;
    97bc:	e15b31b2 	ldrh	r3, [fp, #-18]
    97c0:	e3833004 	orr	r3, r3, #4	; 0x4
    97c4:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if ((LL_1khz_attitude_data.flightMode&FM_COMPASS_FAILURE) && (ceCnt<5))
    97c8:	e59f3aa4 	ldr	r3, [pc, #2724]	; a274 <.text+0xa274>
    97cc:	e1d335b2 	ldrh	r3, [r3, #82]
    97d0:	e1a03803 	mov	r3, r3, lsl #16
    97d4:	e1a03823 	mov	r3, r3, lsr #16
    97d8:	e2033010 	and	r3, r3, #16	; 0x10
    97dc:	e3530000 	cmp	r3, #0	; 0x0
    97e0:	0a000006 	beq	9800 <fireFlyLedHandler+0xa0>
    97e4:	e59f3a8c 	ldr	r3, [pc, #2700]	; a278 <.text+0xa278>
    97e8:	e5d33000 	ldrb	r3, [r3]
    97ec:	e3530004 	cmp	r3, #4	; 0x4
    97f0:	8a000002 	bhi	9800 <fireFlyLedHandler+0xa0>
	{
		errorFlags|=0x08;
    97f4:	e15b31b2 	ldrh	r3, [fp, #-18]
    97f8:	e3833008 	orr	r3, r3, #8	; 0x8
    97fc:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if ((LL_1khz_attitude_data.flightMode&FM_MAG_INCLINATION_ERROR) && (mincCnt<5) && ((LL_1khz_attitude_data.flightMode&FM_COMPASS_FAILURE)==0))
    9800:	e59f3a6c 	ldr	r3, [pc, #2668]	; a274 <.text+0xa274>
    9804:	e1d335b2 	ldrh	r3, [r3, #82]
    9808:	e1a03803 	mov	r3, r3, lsl #16
    980c:	e1a03843 	mov	r3, r3, asr #16
    9810:	e3530000 	cmp	r3, #0	; 0x0
    9814:	aa00000d 	bge	9850 <fireFlyLedHandler+0xf0>
    9818:	e59f3a5c 	ldr	r3, [pc, #2652]	; a27c <.text+0xa27c>
    981c:	e5d33000 	ldrb	r3, [r3]
    9820:	e3530004 	cmp	r3, #4	; 0x4
    9824:	8a000009 	bhi	9850 <fireFlyLedHandler+0xf0>
    9828:	e59f3a44 	ldr	r3, [pc, #2628]	; a274 <.text+0xa274>
    982c:	e1d335b2 	ldrh	r3, [r3, #82]
    9830:	e1a03803 	mov	r3, r3, lsl #16
    9834:	e1a03823 	mov	r3, r3, lsr #16
    9838:	e2033010 	and	r3, r3, #16	; 0x10
    983c:	e3530000 	cmp	r3, #0	; 0x0
    9840:	1a000002 	bne	9850 <fireFlyLedHandler+0xf0>
	{
		errorFlags|=0x10;
    9844:	e15b31b2 	ldrh	r3, [fp, #-18]
    9848:	e3833010 	orr	r3, r3, #16	; 0x10
    984c:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if ((LL_1khz_attitude_data.flightMode&FM_MAG_FIELD_STRENGTH_ERROR) && (mfsCnt<5) && ((LL_1khz_attitude_data.flightMode&FM_COMPASS_FAILURE)==0))
    9850:	e59f3a1c 	ldr	r3, [pc, #2588]	; a274 <.text+0xa274>
    9854:	e1d335b2 	ldrh	r3, [r3, #82]
    9858:	e1a03803 	mov	r3, r3, lsl #16
    985c:	e1a03823 	mov	r3, r3, lsr #16
    9860:	e2033901 	and	r3, r3, #16384	; 0x4000
    9864:	e3530000 	cmp	r3, #0	; 0x0
    9868:	0a00000d 	beq	98a4 <fireFlyLedHandler+0x144>
    986c:	e59f3a0c 	ldr	r3, [pc, #2572]	; a280 <.text+0xa280>
    9870:	e5d33000 	ldrb	r3, [r3]
    9874:	e3530004 	cmp	r3, #4	; 0x4
    9878:	8a000009 	bhi	98a4 <fireFlyLedHandler+0x144>
    987c:	e59f39f0 	ldr	r3, [pc, #2544]	; a274 <.text+0xa274>
    9880:	e1d335b2 	ldrh	r3, [r3, #82]
    9884:	e1a03803 	mov	r3, r3, lsl #16
    9888:	e1a03823 	mov	r3, r3, lsr #16
    988c:	e2033010 	and	r3, r3, #16	; 0x10
    9890:	e3530000 	cmp	r3, #0	; 0x0
    9894:	1a000002 	bne	98a4 <fireFlyLedHandler+0x144>
	{
		errorFlags|=0x20;
    9898:	e15b31b2 	ldrh	r3, [fp, #-18]
    989c:	e3833020 	orr	r3, r3, #32	; 0x20
    98a0:	e14b31b2 	strh	r3, [fp, #-18]
	}

	cnt++;
    98a4:	e59f39d8 	ldr	r3, [pc, #2520]	; a284 <.text+0xa284>
    98a8:	e1d330b0 	ldrh	r3, [r3]
    98ac:	e2833001 	add	r3, r3, #1	; 0x1
    98b0:	e1a03803 	mov	r3, r3, lsl #16
    98b4:	e1a02823 	mov	r2, r3, lsr #16
    98b8:	e59f39c4 	ldr	r3, [pc, #2500]	; a284 <.text+0xa284>
    98bc:	e1c320b0 	strh	r2, [r3]
	if (cnt==200)
    98c0:	e59f39bc 	ldr	r3, [pc, #2492]	; a284 <.text+0xa284>
    98c4:	e1d330b0 	ldrh	r3, [r3]
    98c8:	e35300c8 	cmp	r3, #200	; 0xc8
    98cc:	1a000002 	bne	98dc <fireFlyLedHandler+0x17c>
		cnt=0;
    98d0:	e59f39ac 	ldr	r3, [pc, #2476]	; a284 <.text+0xa284>
    98d4:	e3a02000 	mov	r2, #0	; 0x0
    98d8:	e1c320b0 	strh	r2, [r3]
	if(!SYSTEM_initialized)
    98dc:	e59f39a4 	ldr	r3, [pc, #2468]	; a288 <.text+0xa288>
    98e0:	e5d33000 	ldrb	r3, [r3]
    98e4:	e20330ff 	and	r3, r3, #255	; 0xff
    98e8:	e3530000 	cmp	r3, #0	; 0x0
    98ec:	1a000009 	bne	9918 <fireFlyLedHandler+0x1b8>
		{
			errorFlags|=0x01;
    98f0:	e15b31b2 	ldrh	r3, [fp, #-18]
    98f4:	e3833001 	orr	r3, r3, #1	; 0x1
    98f8:	e14b31b2 	strh	r3, [fp, #-18]
			r=0;
    98fc:	e3a03000 	mov	r3, #0	; 0x0
    9900:	e54b3015 	strb	r3, [fp, #-21]
			g=0;
    9904:	e3a03000 	mov	r3, #0	; 0x0
    9908:	e54b3014 	strb	r3, [fp, #-20]
			b=255;
    990c:	e3e03000 	mvn	r3, #0	; 0x0
    9910:	e54b3013 	strb	r3, [fp, #-19]
    9914:	ea000080 	b	9b1c <fireFlyLedHandler+0x3bc>
		}
	else if (((GPS_Data.status&0xFF)==3) && (HL_Status.battery_voltage_1>11000))
    9918:	e59f396c 	ldr	r3, [pc, #2412]	; a28c <.text+0xa28c>
    991c:	e5933028 	ldr	r3, [r3, #40]
    9920:	e20330ff 	and	r3, r3, #255	; 0xff
    9924:	e3530003 	cmp	r3, #3	; 0x3
    9928:	1a00000e 	bne	9968 <fireFlyLedHandler+0x208>
    992c:	e59f395c 	ldr	r3, [pc, #2396]	; a290 <.text+0xa290>
    9930:	e1d330b0 	ldrh	r3, [r3]
    9934:	e1a03803 	mov	r3, r3, lsl #16
    9938:	e1a02843 	mov	r2, r3, asr #16
    993c:	e3a03dab 	mov	r3, #10944	; 0x2ac0
    9940:	e2833038 	add	r3, r3, #56	; 0x38
    9944:	e1520003 	cmp	r2, r3
    9948:	da000006 	ble	9968 <fireFlyLedHandler+0x208>
    {
    	r=0;
    994c:	e3a03000 	mov	r3, #0	; 0x0
    9950:	e54b3015 	strb	r3, [fp, #-21]
    	g=255;
    9954:	e3e03000 	mvn	r3, #0	; 0x0
    9958:	e54b3014 	strb	r3, [fp, #-20]
    	b=0;
    995c:	e3a03000 	mov	r3, #0	; 0x0
    9960:	e54b3013 	strb	r3, [fp, #-19]
    9964:	ea00006c 	b	9b1c <fireFlyLedHandler+0x3bc>
    }else if (HL_Status.battery_voltage_1<11000)
    9968:	e59f3920 	ldr	r3, [pc, #2336]	; a290 <.text+0xa290>
    996c:	e1d330b0 	ldrh	r3, [r3]
    9970:	e1a03803 	mov	r3, r3, lsl #16
    9974:	e1a02843 	mov	r2, r3, asr #16
    9978:	e3a03dab 	mov	r3, #10944	; 0x2ac0
    997c:	e2833037 	add	r3, r3, #55	; 0x37
    9980:	e1520003 	cmp	r2, r3
    9984:	ca000059 	bgt	9af0 <fireFlyLedHandler+0x390>
    {
    	unsigned int dim=11000-HL_Status.battery_voltage_1;
    9988:	e59f3900 	ldr	r3, [pc, #2304]	; a290 <.text+0xa290>
    998c:	e1d330b0 	ldrh	r3, [r3]
    9990:	e1a03803 	mov	r3, r3, lsl #16
    9994:	e1a03843 	mov	r3, r3, asr #16
    9998:	e2633dab 	rsb	r3, r3, #10944	; 0x2ac0
    999c:	e2833038 	add	r3, r3, #56	; 0x38
    99a0:	e50b3010 	str	r3, [fp, #-16]

    	if (dim>1000)
    99a4:	e51b3010 	ldr	r3, [fp, #-16]
    99a8:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    99ac:	9a000001 	bls	99b8 <fireFlyLedHandler+0x258>
    		dim=1000;
    99b0:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    99b4:	e50b3010 	str	r3, [fp, #-16]


    	if ((GPS_Data.status&0xFF)!=3)
    99b8:	e59f38cc 	ldr	r3, [pc, #2252]	; a28c <.text+0xa28c>
    99bc:	e5933028 	ldr	r3, [r3, #40]
    99c0:	e20330ff 	and	r3, r3, #255	; 0xff
    99c4:	e3530003 	cmp	r3, #3	; 0x3
    99c8:	0a000018 	beq	9a30 <fireFlyLedHandler+0x2d0>
    	{
        	dim/=6;
    99cc:	e51b2010 	ldr	r2, [fp, #-16]
    99d0:	e59f38bc 	ldr	r3, [pc, #2236]	; a294 <.text+0xa294>
    99d4:	e0831392 	umull	r1, r3, r2, r3
    99d8:	e1a03123 	mov	r3, r3, lsr #2
    99dc:	e50b3010 	str	r3, [fp, #-16]
        	dim+=10;
    99e0:	e51b3010 	ldr	r3, [fp, #-16]
    99e4:	e283300a 	add	r3, r3, #10	; 0xa
    99e8:	e50b3010 	str	r3, [fp, #-16]
        	if (dim>165)
    99ec:	e51b3010 	ldr	r3, [fp, #-16]
    99f0:	e35300a5 	cmp	r3, #165	; 0xa5
    99f4:	9a000001 	bls	9a00 <fireFlyLedHandler+0x2a0>
        		dim=165;
    99f8:	e3a030a5 	mov	r3, #165	; 0xa5
    99fc:	e50b3010 	str	r3, [fp, #-16]
    		r=255;
    9a00:	e3e03000 	mvn	r3, #0	; 0x0
    9a04:	e54b3015 	strb	r3, [fp, #-21]
    		g=165-dim;
    9a08:	e51b3010 	ldr	r3, [fp, #-16]
    9a0c:	e20330ff 	and	r3, r3, #255	; 0xff
    9a10:	e26334ff 	rsb	r3, r3, #-16777216	; 0xff000000
    9a14:	e28338ff 	add	r3, r3, #16711680	; 0xff0000
    9a18:	e2833cff 	add	r3, r3, #65280	; 0xff00
    9a1c:	e28330a5 	add	r3, r3, #165	; 0xa5
    9a20:	e54b3014 	strb	r3, [fp, #-20]
    		b=0;
    9a24:	e3a03000 	mov	r3, #0	; 0x0
    9a28:	e54b3013 	strb	r3, [fp, #-19]
    9a2c:	ea000012 	b	9a7c <fireFlyLedHandler+0x31c>
    	}else
    	{
        	dim/=4;
    9a30:	e51b3010 	ldr	r3, [fp, #-16]
    9a34:	e1a03123 	mov	r3, r3, lsr #2
    9a38:	e50b3010 	str	r3, [fp, #-16]
        	dim+=5;
    9a3c:	e51b3010 	ldr	r3, [fp, #-16]
    9a40:	e2833005 	add	r3, r3, #5	; 0x5
    9a44:	e50b3010 	str	r3, [fp, #-16]
        	if (dim>255)
    9a48:	e51b3010 	ldr	r3, [fp, #-16]
    9a4c:	e35300ff 	cmp	r3, #255	; 0xff
    9a50:	9a000001 	bls	9a5c <fireFlyLedHandler+0x2fc>
        		dim=255;
    9a54:	e3a030ff 	mov	r3, #255	; 0xff
    9a58:	e50b3010 	str	r3, [fp, #-16]
    		r=dim;
    9a5c:	e51b3010 	ldr	r3, [fp, #-16]
    9a60:	e54b3015 	strb	r3, [fp, #-21]
    		g=255-dim;
    9a64:	e51b3010 	ldr	r3, [fp, #-16]
    9a68:	e20330ff 	and	r3, r3, #255	; 0xff
    9a6c:	e1e03003 	mvn	r3, r3
    9a70:	e54b3014 	strb	r3, [fp, #-20]
    		b=0;
    9a74:	e3a03000 	mov	r3, #0	; 0x0
    9a78:	e54b3013 	strb	r3, [fp, #-19]
    	}
    	if(HL_Status.battery_voltage_1<10300) //blink LED @ very low voltage
    9a7c:	e59f380c 	ldr	r3, [pc, #2060]	; a290 <.text+0xa290>
    9a80:	e1d330b0 	ldrh	r3, [r3]
    9a84:	e1a03803 	mov	r3, r3, lsl #16
    9a88:	e1a02843 	mov	r2, r3, asr #16
    9a8c:	e3a03b0a 	mov	r3, #10240	; 0x2800
    9a90:	e283303b 	add	r3, r3, #59	; 0x3b
    9a94:	e1520003 	cmp	r2, r3
    9a98:	ca00001f 	bgt	9b1c <fireFlyLedHandler+0x3bc>
    	{
    		if((cnt%20)<10) {r=0;g=0;b=0;};
    9a9c:	e59f37e0 	ldr	r3, [pc, #2016]	; a284 <.text+0xa284>
    9aa0:	e1d310b0 	ldrh	r1, [r3]
    9aa4:	e59f37ec 	ldr	r3, [pc, #2028]	; a298 <.text+0xa298>
    9aa8:	e0832391 	umull	r2, r3, r1, r3
    9aac:	e1a02223 	mov	r2, r3, lsr #4
    9ab0:	e1a03002 	mov	r3, r2
    9ab4:	e1a03103 	mov	r3, r3, lsl #2
    9ab8:	e0833002 	add	r3, r3, r2
    9abc:	e1a03103 	mov	r3, r3, lsl #2
    9ac0:	e0633001 	rsb	r3, r3, r1
    9ac4:	e1a03803 	mov	r3, r3, lsl #16
    9ac8:	e1a03823 	mov	r3, r3, lsr #16
    9acc:	e3530009 	cmp	r3, #9	; 0x9
    9ad0:	8a000011 	bhi	9b1c <fireFlyLedHandler+0x3bc>
    9ad4:	e3a03000 	mov	r3, #0	; 0x0
    9ad8:	e54b3015 	strb	r3, [fp, #-21]
    9adc:	e3a03000 	mov	r3, #0	; 0x0
    9ae0:	e54b3014 	strb	r3, [fp, #-20]
    9ae4:	e3a03000 	mov	r3, #0	; 0x0
    9ae8:	e54b3013 	strb	r3, [fp, #-19]
    9aec:	ea00000a 	b	9b1c <fireFlyLedHandler+0x3bc>
    	}
    }else if ((GPS_Data.status&0xFF)!=3)
    9af0:	e59f3794 	ldr	r3, [pc, #1940]	; a28c <.text+0xa28c>
    9af4:	e5933028 	ldr	r3, [r3, #40]
    9af8:	e20330ff 	and	r3, r3, #255	; 0xff
    9afc:	e3530003 	cmp	r3, #3	; 0x3
    9b00:	0a000005 	beq	9b1c <fireFlyLedHandler+0x3bc>
    {
    	r=255;
    9b04:	e3e03000 	mvn	r3, #0	; 0x0
    9b08:	e54b3015 	strb	r3, [fp, #-21]
    	g=165;
    9b0c:	e3e0305a 	mvn	r3, #90	; 0x5a
    9b10:	e54b3014 	strb	r3, [fp, #-20]
    	b=0;
    9b14:	e3a03000 	mov	r3, #0	; 0x0
    9b18:	e54b3013 	strb	r3, [fp, #-19]
    }

	if ((cnt<=100) && (errorFlags))
    9b1c:	e59f3760 	ldr	r3, [pc, #1888]	; a284 <.text+0xa284>
    9b20:	e1d330b0 	ldrh	r3, [r3]
    9b24:	e3530064 	cmp	r3, #100	; 0x64
    9b28:	8a000008 	bhi	9b50 <fireFlyLedHandler+0x3f0>
    9b2c:	e15b31b2 	ldrh	r3, [fp, #-18]
    9b30:	e3530000 	cmp	r3, #0	; 0x0
    9b34:	0a000005 	beq	9b50 <fireFlyLedHandler+0x3f0>
	{
		r=g=b=0;
    9b38:	e3a03000 	mov	r3, #0	; 0x0
    9b3c:	e54b3013 	strb	r3, [fp, #-19]
    9b40:	e55b3013 	ldrb	r3, [fp, #-19]
    9b44:	e54b3014 	strb	r3, [fp, #-20]
    9b48:	e55b3014 	ldrb	r3, [fp, #-20]
    9b4c:	e54b3015 	strb	r3, [fp, #-21]
	}

	if ((cnt>100) && (cnt<200) && (errorFlags)) //always signal errors for 1 second.
    9b50:	e59f372c 	ldr	r3, [pc, #1836]	; a284 <.text+0xa284>
    9b54:	e1d330b0 	ldrh	r3, [r3]
    9b58:	e3530064 	cmp	r3, #100	; 0x64
    9b5c:	9a0001ba 	bls	a24c <fireFlyLedHandler+0xaec>
    9b60:	e59f371c 	ldr	r3, [pc, #1820]	; a284 <.text+0xa284>
    9b64:	e1d330b0 	ldrh	r3, [r3]
    9b68:	e35300c7 	cmp	r3, #199	; 0xc7
    9b6c:	8a0001b6 	bhi	a24c <fireFlyLedHandler+0xaec>
    9b70:	e15b31b2 	ldrh	r3, [fp, #-18]
    9b74:	e3530000 	cmp	r3, #0	; 0x0
    9b78:	0a0001b3 	beq	a24c <fireFlyLedHandler+0xaec>
	{
		//overwrite rgb with error signaling
		if (errorFlags & 0x02) //gyros
    9b7c:	e15b31b2 	ldrh	r3, [fp, #-18]
    9b80:	e2033002 	and	r3, r3, #2	; 0x2
    9b84:	e3530000 	cmp	r3, #0	; 0x0
    9b88:	0a000027 	beq	9c2c <fireFlyLedHandler+0x4cc>
		{
			if (cnt < 125) {
    9b8c:	e59f36f0 	ldr	r3, [pc, #1776]	; a284 <.text+0xa284>
    9b90:	e1d330b0 	ldrh	r3, [r3]
    9b94:	e353007c 	cmp	r3, #124	; 0x7c
    9b98:	8a000006 	bhi	9bb8 <fireFlyLedHandler+0x458>
				r = 0;
    9b9c:	e3a03000 	mov	r3, #0	; 0x0
    9ba0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9ba4:	e3a03000 	mov	r3, #0	; 0x0
    9ba8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9bac:	e3a03000 	mov	r3, #0	; 0x0
    9bb0:	e54b3013 	strb	r3, [fp, #-19]
    9bb4:	ea0001a4 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 150) {
    9bb8:	e59f36c4 	ldr	r3, [pc, #1732]	; a284 <.text+0xa284>
    9bbc:	e1d330b0 	ldrh	r3, [r3]
    9bc0:	e3530095 	cmp	r3, #149	; 0x95
    9bc4:	8a000006 	bhi	9be4 <fireFlyLedHandler+0x484>
				r = 255;
    9bc8:	e3e03000 	mvn	r3, #0	; 0x0
    9bcc:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9bd0:	e3a03000 	mov	r3, #0	; 0x0
    9bd4:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9bd8:	e3a03000 	mov	r3, #0	; 0x0
    9bdc:	e54b3013 	strb	r3, [fp, #-19]
    9be0:	ea000199 	b	a24c <fireFlyLedHandler+0xaec>

			} else if (cnt < 175) {
    9be4:	e59f3698 	ldr	r3, [pc, #1688]	; a284 <.text+0xa284>
    9be8:	e1d330b0 	ldrh	r3, [r3]
    9bec:	e35300ae 	cmp	r3, #174	; 0xae
    9bf0:	8a000006 	bhi	9c10 <fireFlyLedHandler+0x4b0>
				r = 0;
    9bf4:	e3a03000 	mov	r3, #0	; 0x0
    9bf8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9bfc:	e3a03000 	mov	r3, #0	; 0x0
    9c00:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9c04:	e3a03000 	mov	r3, #0	; 0x0
    9c08:	e54b3013 	strb	r3, [fp, #-19]
    9c0c:	ea00018e 	b	a24c <fireFlyLedHandler+0xaec>
			} else {
				r = 255;
    9c10:	e3e03000 	mvn	r3, #0	; 0x0
    9c14:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9c18:	e3a03000 	mov	r3, #0	; 0x0
    9c1c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9c20:	e3a03000 	mov	r3, #0	; 0x0
    9c24:	e54b3013 	strb	r3, [fp, #-19]
    9c28:	ea000187 	b	a24c <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x04) {
    9c2c:	e15b31b2 	ldrh	r3, [fp, #-18]
    9c30:	e2033004 	and	r3, r3, #4	; 0x4
    9c34:	e3530000 	cmp	r3, #0	; 0x0
    9c38:	0a000031 	beq	9d04 <fireFlyLedHandler+0x5a4>
			//blink 3x
			if (cnt < 125) {
    9c3c:	e59f3640 	ldr	r3, [pc, #1600]	; a284 <.text+0xa284>
    9c40:	e1d330b0 	ldrh	r3, [r3]
    9c44:	e353007c 	cmp	r3, #124	; 0x7c
    9c48:	8a000005 	bhi	9c64 <fireFlyLedHandler+0x504>
				r = 255;
    9c4c:	e3e03000 	mvn	r3, #0	; 0x0
    9c50:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9c54:	e3a03000 	mov	r3, #0	; 0x0
    9c58:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9c5c:	e3a03000 	mov	r3, #0	; 0x0
    9c60:	e54b3013 	strb	r3, [fp, #-19]
			}
			if (cnt < 140) {
    9c64:	e59f3618 	ldr	r3, [pc, #1560]	; a284 <.text+0xa284>
    9c68:	e1d330b0 	ldrh	r3, [r3]
    9c6c:	e353008b 	cmp	r3, #139	; 0x8b
    9c70:	8a000006 	bhi	9c90 <fireFlyLedHandler+0x530>
				r = 0;
    9c74:	e3a03000 	mov	r3, #0	; 0x0
    9c78:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9c7c:	e3a03000 	mov	r3, #0	; 0x0
    9c80:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9c84:	e3a03000 	mov	r3, #0	; 0x0
    9c88:	e54b3013 	strb	r3, [fp, #-19]
    9c8c:	ea00016e 	b	a24c <fireFlyLedHandler+0xaec>

			} else if (cnt < 175) {
    9c90:	e59f35ec 	ldr	r3, [pc, #1516]	; a284 <.text+0xa284>
    9c94:	e1d330b0 	ldrh	r3, [r3]
    9c98:	e35300ae 	cmp	r3, #174	; 0xae
    9c9c:	8a000006 	bhi	9cbc <fireFlyLedHandler+0x55c>
				r = 255;
    9ca0:	e3e03000 	mvn	r3, #0	; 0x0
    9ca4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9ca8:	e3a03000 	mov	r3, #0	; 0x0
    9cac:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9cb0:	e3a03000 	mov	r3, #0	; 0x0
    9cb4:	e54b3013 	strb	r3, [fp, #-19]
    9cb8:	ea000163 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 190) {
    9cbc:	e59f35c0 	ldr	r3, [pc, #1472]	; a284 <.text+0xa284>
    9cc0:	e1d330b0 	ldrh	r3, [r3]
    9cc4:	e35300bd 	cmp	r3, #189	; 0xbd
    9cc8:	8a000006 	bhi	9ce8 <fireFlyLedHandler+0x588>
				r = 0;
    9ccc:	e3a03000 	mov	r3, #0	; 0x0
    9cd0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9cd4:	e3a03000 	mov	r3, #0	; 0x0
    9cd8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9cdc:	e3a03000 	mov	r3, #0	; 0x0
    9ce0:	e54b3013 	strb	r3, [fp, #-19]
    9ce4:	ea000158 	b	a24c <fireFlyLedHandler+0xaec>
			} else {
				r = 255;
    9ce8:	e3e03000 	mvn	r3, #0	; 0x0
    9cec:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9cf0:	e3a03000 	mov	r3, #0	; 0x0
    9cf4:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9cf8:	e3a03000 	mov	r3, #0	; 0x0
    9cfc:	e54b3013 	strb	r3, [fp, #-19]
    9d00:	ea000151 	b	a24c <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x08) {
    9d04:	e15b31b2 	ldrh	r3, [fp, #-18]
    9d08:	e2033008 	and	r3, r3, #8	; 0x8
    9d0c:	e3530000 	cmp	r3, #0	; 0x0
    9d10:	0a000082 	beq	9f20 <fireFlyLedHandler+0x7c0>
			if ((ceCnt < 5) && (cnt == 195))
    9d14:	e59f355c 	ldr	r3, [pc, #1372]	; a278 <.text+0xa278>
    9d18:	e5d33000 	ldrb	r3, [r3]
    9d1c:	e3530004 	cmp	r3, #4	; 0x4
    9d20:	8a000009 	bhi	9d4c <fireFlyLedHandler+0x5ec>
    9d24:	e59f3558 	ldr	r3, [pc, #1368]	; a284 <.text+0xa284>
    9d28:	e1d330b0 	ldrh	r3, [r3]
    9d2c:	e35300c3 	cmp	r3, #195	; 0xc3
    9d30:	1a000005 	bne	9d4c <fireFlyLedHandler+0x5ec>
				ceCnt++;
    9d34:	e59f353c 	ldr	r3, [pc, #1340]	; a278 <.text+0xa278>
    9d38:	e5d33000 	ldrb	r3, [r3]
    9d3c:	e2833001 	add	r3, r3, #1	; 0x1
    9d40:	e20330ff 	and	r3, r3, #255	; 0xff
    9d44:	e59f252c 	ldr	r2, [pc, #1324]	; a278 <.text+0xa278>
    9d48:	e5c23000 	strb	r3, [r2]
			//blink 5x
			if (cnt < 105) {
    9d4c:	e59f3530 	ldr	r3, [pc, #1328]	; a284 <.text+0xa284>
    9d50:	e1d330b0 	ldrh	r3, [r3]
    9d54:	e3530068 	cmp	r3, #104	; 0x68
    9d58:	8a000006 	bhi	9d78 <fireFlyLedHandler+0x618>
				r = 0;
    9d5c:	e3a03000 	mov	r3, #0	; 0x0
    9d60:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9d64:	e3a03000 	mov	r3, #0	; 0x0
    9d68:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9d6c:	e3a03000 	mov	r3, #0	; 0x0
    9d70:	e54b3013 	strb	r3, [fp, #-19]
    9d74:	ea000134 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 115) {
    9d78:	e59f3504 	ldr	r3, [pc, #1284]	; a284 <.text+0xa284>
    9d7c:	e1d330b0 	ldrh	r3, [r3]
    9d80:	e3530072 	cmp	r3, #114	; 0x72
    9d84:	8a000006 	bhi	9da4 <fireFlyLedHandler+0x644>
				r = 255;
    9d88:	e3e03000 	mvn	r3, #0	; 0x0
    9d8c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9d90:	e3a03000 	mov	r3, #0	; 0x0
    9d94:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9d98:	e3a03000 	mov	r3, #0	; 0x0
    9d9c:	e54b3013 	strb	r3, [fp, #-19]
    9da0:	ea000129 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 125) {
    9da4:	e59f34d8 	ldr	r3, [pc, #1240]	; a284 <.text+0xa284>
    9da8:	e1d330b0 	ldrh	r3, [r3]
    9dac:	e353007c 	cmp	r3, #124	; 0x7c
    9db0:	8a000006 	bhi	9dd0 <fireFlyLedHandler+0x670>
				r = 0;
    9db4:	e3a03000 	mov	r3, #0	; 0x0
    9db8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9dbc:	e3a03000 	mov	r3, #0	; 0x0
    9dc0:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9dc4:	e3a03000 	mov	r3, #0	; 0x0
    9dc8:	e54b3013 	strb	r3, [fp, #-19]
    9dcc:	ea00011e 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 135) {
    9dd0:	e59f34ac 	ldr	r3, [pc, #1196]	; a284 <.text+0xa284>
    9dd4:	e1d330b0 	ldrh	r3, [r3]
    9dd8:	e3530086 	cmp	r3, #134	; 0x86
    9ddc:	8a000006 	bhi	9dfc <fireFlyLedHandler+0x69c>
				r = 255;
    9de0:	e3e03000 	mvn	r3, #0	; 0x0
    9de4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9de8:	e3a03000 	mov	r3, #0	; 0x0
    9dec:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9df0:	e3a03000 	mov	r3, #0	; 0x0
    9df4:	e54b3013 	strb	r3, [fp, #-19]
    9df8:	ea000113 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 145) {
    9dfc:	e59f3480 	ldr	r3, [pc, #1152]	; a284 <.text+0xa284>
    9e00:	e1d330b0 	ldrh	r3, [r3]
    9e04:	e3530090 	cmp	r3, #144	; 0x90
    9e08:	8a000006 	bhi	9e28 <fireFlyLedHandler+0x6c8>
				r = 0;
    9e0c:	e3a03000 	mov	r3, #0	; 0x0
    9e10:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9e14:	e3a03000 	mov	r3, #0	; 0x0
    9e18:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9e1c:	e3a03000 	mov	r3, #0	; 0x0
    9e20:	e54b3013 	strb	r3, [fp, #-19]
    9e24:	ea000108 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 155) {
    9e28:	e59f3454 	ldr	r3, [pc, #1108]	; a284 <.text+0xa284>
    9e2c:	e1d330b0 	ldrh	r3, [r3]
    9e30:	e353009a 	cmp	r3, #154	; 0x9a
    9e34:	8a000006 	bhi	9e54 <fireFlyLedHandler+0x6f4>
				r = 255;
    9e38:	e3e03000 	mvn	r3, #0	; 0x0
    9e3c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9e40:	e3a03000 	mov	r3, #0	; 0x0
    9e44:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9e48:	e3a03000 	mov	r3, #0	; 0x0
    9e4c:	e54b3013 	strb	r3, [fp, #-19]
    9e50:	ea0000fd 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 165) {
    9e54:	e59f3428 	ldr	r3, [pc, #1064]	; a284 <.text+0xa284>
    9e58:	e1d330b0 	ldrh	r3, [r3]
    9e5c:	e35300a4 	cmp	r3, #164	; 0xa4
    9e60:	8a000006 	bhi	9e80 <fireFlyLedHandler+0x720>
				r = 0;
    9e64:	e3a03000 	mov	r3, #0	; 0x0
    9e68:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9e6c:	e3a03000 	mov	r3, #0	; 0x0
    9e70:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9e74:	e3a03000 	mov	r3, #0	; 0x0
    9e78:	e54b3013 	strb	r3, [fp, #-19]
    9e7c:	ea0000f2 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 175) {
    9e80:	e59f33fc 	ldr	r3, [pc, #1020]	; a284 <.text+0xa284>
    9e84:	e1d330b0 	ldrh	r3, [r3]
    9e88:	e35300ae 	cmp	r3, #174	; 0xae
    9e8c:	8a000006 	bhi	9eac <fireFlyLedHandler+0x74c>
				r = 255;
    9e90:	e3e03000 	mvn	r3, #0	; 0x0
    9e94:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9e98:	e3a03000 	mov	r3, #0	; 0x0
    9e9c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9ea0:	e3a03000 	mov	r3, #0	; 0x0
    9ea4:	e54b3013 	strb	r3, [fp, #-19]
    9ea8:	ea0000e7 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 185) {
    9eac:	e59f33d0 	ldr	r3, [pc, #976]	; a284 <.text+0xa284>
    9eb0:	e1d330b0 	ldrh	r3, [r3]
    9eb4:	e35300b8 	cmp	r3, #184	; 0xb8
    9eb8:	8a000006 	bhi	9ed8 <fireFlyLedHandler+0x778>
				r = 0;
    9ebc:	e3a03000 	mov	r3, #0	; 0x0
    9ec0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9ec4:	e3a03000 	mov	r3, #0	; 0x0
    9ec8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9ecc:	e3a03000 	mov	r3, #0	; 0x0
    9ed0:	e54b3013 	strb	r3, [fp, #-19]
    9ed4:	ea0000dc 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 195) {
    9ed8:	e59f33a4 	ldr	r3, [pc, #932]	; a284 <.text+0xa284>
    9edc:	e1d330b0 	ldrh	r3, [r3]
    9ee0:	e35300c2 	cmp	r3, #194	; 0xc2
    9ee4:	8a000006 	bhi	9f04 <fireFlyLedHandler+0x7a4>
				r = 255;
    9ee8:	e3e03000 	mvn	r3, #0	; 0x0
    9eec:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9ef0:	e3a03000 	mov	r3, #0	; 0x0
    9ef4:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9ef8:	e3a03000 	mov	r3, #0	; 0x0
    9efc:	e54b3013 	strb	r3, [fp, #-19]
    9f00:	ea0000d1 	b	a24c <fireFlyLedHandler+0xaec>
			} else {
				r = 0;
    9f04:	e3a03000 	mov	r3, #0	; 0x0
    9f08:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9f0c:	e3a03000 	mov	r3, #0	; 0x0
    9f10:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9f14:	e3a03000 	mov	r3, #0	; 0x0
    9f18:	e54b3013 	strb	r3, [fp, #-19]
    9f1c:	ea0000ca 	b	a24c <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x10) {
    9f20:	e15b31b2 	ldrh	r3, [fp, #-18]
    9f24:	e2033010 	and	r3, r3, #16	; 0x10
    9f28:	e3530000 	cmp	r3, #0	; 0x0
    9f2c:	0a00006c 	beq	a0e4 <fireFlyLedHandler+0x984>
			if ((mincCnt < 5) && (cnt == 195))
    9f30:	e59f3344 	ldr	r3, [pc, #836]	; a27c <.text+0xa27c>
    9f34:	e5d33000 	ldrb	r3, [r3]
    9f38:	e3530004 	cmp	r3, #4	; 0x4
    9f3c:	8a000009 	bhi	9f68 <fireFlyLedHandler+0x808>
    9f40:	e59f333c 	ldr	r3, [pc, #828]	; a284 <.text+0xa284>
    9f44:	e1d330b0 	ldrh	r3, [r3]
    9f48:	e35300c3 	cmp	r3, #195	; 0xc3
    9f4c:	1a000005 	bne	9f68 <fireFlyLedHandler+0x808>
				mincCnt++;
    9f50:	e59f3324 	ldr	r3, [pc, #804]	; a27c <.text+0xa27c>
    9f54:	e5d33000 	ldrb	r3, [r3]
    9f58:	e2833001 	add	r3, r3, #1	; 0x1
    9f5c:	e20330ff 	and	r3, r3, #255	; 0xff
    9f60:	e59f2314 	ldr	r2, [pc, #788]	; a27c <.text+0xa27c>
    9f64:	e5c23000 	strb	r3, [r2]
			//blink 4x
			if (cnt < 105) {
    9f68:	e59f3314 	ldr	r3, [pc, #788]	; a284 <.text+0xa284>
    9f6c:	e1d330b0 	ldrh	r3, [r3]
    9f70:	e3530068 	cmp	r3, #104	; 0x68
    9f74:	8a000006 	bhi	9f94 <fireFlyLedHandler+0x834>
				r = 0;
    9f78:	e3a03000 	mov	r3, #0	; 0x0
    9f7c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9f80:	e3a03000 	mov	r3, #0	; 0x0
    9f84:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9f88:	e3a03000 	mov	r3, #0	; 0x0
    9f8c:	e54b3013 	strb	r3, [fp, #-19]
    9f90:	ea0000ad 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 115) {
    9f94:	e59f32e8 	ldr	r3, [pc, #744]	; a284 <.text+0xa284>
    9f98:	e1d330b0 	ldrh	r3, [r3]
    9f9c:	e3530072 	cmp	r3, #114	; 0x72
    9fa0:	8a000006 	bhi	9fc0 <fireFlyLedHandler+0x860>
				r = 0;
    9fa4:	e3a03000 	mov	r3, #0	; 0x0
    9fa8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9fac:	e3a03000 	mov	r3, #0	; 0x0
    9fb0:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9fb4:	e3e03000 	mvn	r3, #0	; 0x0
    9fb8:	e54b3013 	strb	r3, [fp, #-19]
    9fbc:	ea0000a2 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 125) {
    9fc0:	e59f32bc 	ldr	r3, [pc, #700]	; a284 <.text+0xa284>
    9fc4:	e1d330b0 	ldrh	r3, [r3]
    9fc8:	e353007c 	cmp	r3, #124	; 0x7c
    9fcc:	8a000006 	bhi	9fec <fireFlyLedHandler+0x88c>
				r = 0;
    9fd0:	e3a03000 	mov	r3, #0	; 0x0
    9fd4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9fd8:	e3a03000 	mov	r3, #0	; 0x0
    9fdc:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9fe0:	e3a03000 	mov	r3, #0	; 0x0
    9fe4:	e54b3013 	strb	r3, [fp, #-19]
    9fe8:	ea000097 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 135) {
    9fec:	e59f3290 	ldr	r3, [pc, #656]	; a284 <.text+0xa284>
    9ff0:	e1d330b0 	ldrh	r3, [r3]
    9ff4:	e3530086 	cmp	r3, #134	; 0x86
    9ff8:	8a000006 	bhi	a018 <fireFlyLedHandler+0x8b8>
				r = 0;
    9ffc:	e3a03000 	mov	r3, #0	; 0x0
    a000:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a004:	e3a03000 	mov	r3, #0	; 0x0
    a008:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    a00c:	e3e03000 	mvn	r3, #0	; 0x0
    a010:	e54b3013 	strb	r3, [fp, #-19]
    a014:	ea00008c 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 145) {
    a018:	e59f3264 	ldr	r3, [pc, #612]	; a284 <.text+0xa284>
    a01c:	e1d330b0 	ldrh	r3, [r3]
    a020:	e3530090 	cmp	r3, #144	; 0x90
    a024:	8a000006 	bhi	a044 <fireFlyLedHandler+0x8e4>
				r = 0;
    a028:	e3a03000 	mov	r3, #0	; 0x0
    a02c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a030:	e3a03000 	mov	r3, #0	; 0x0
    a034:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    a038:	e3a03000 	mov	r3, #0	; 0x0
    a03c:	e54b3013 	strb	r3, [fp, #-19]
    a040:	ea000081 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 155) {
    a044:	e59f3238 	ldr	r3, [pc, #568]	; a284 <.text+0xa284>
    a048:	e1d330b0 	ldrh	r3, [r3]
    a04c:	e353009a 	cmp	r3, #154	; 0x9a
    a050:	8a000006 	bhi	a070 <fireFlyLedHandler+0x910>
				r = 0;
    a054:	e3a03000 	mov	r3, #0	; 0x0
    a058:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a05c:	e3a03000 	mov	r3, #0	; 0x0
    a060:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    a064:	e3e03000 	mvn	r3, #0	; 0x0
    a068:	e54b3013 	strb	r3, [fp, #-19]
    a06c:	ea000076 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 165) {
    a070:	e59f320c 	ldr	r3, [pc, #524]	; a284 <.text+0xa284>
    a074:	e1d330b0 	ldrh	r3, [r3]
    a078:	e35300a4 	cmp	r3, #164	; 0xa4
    a07c:	8a000006 	bhi	a09c <fireFlyLedHandler+0x93c>
				r = 0;
    a080:	e3a03000 	mov	r3, #0	; 0x0
    a084:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a088:	e3a03000 	mov	r3, #0	; 0x0
    a08c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    a090:	e3a03000 	mov	r3, #0	; 0x0
    a094:	e54b3013 	strb	r3, [fp, #-19]
    a098:	ea00006b 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 175) {
    a09c:	e59f31e0 	ldr	r3, [pc, #480]	; a284 <.text+0xa284>
    a0a0:	e1d330b0 	ldrh	r3, [r3]
    a0a4:	e35300ae 	cmp	r3, #174	; 0xae
    a0a8:	8a000006 	bhi	a0c8 <fireFlyLedHandler+0x968>
				r = 0;
    a0ac:	e3a03000 	mov	r3, #0	; 0x0
    a0b0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a0b4:	e3a03000 	mov	r3, #0	; 0x0
    a0b8:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    a0bc:	e3e03000 	mvn	r3, #0	; 0x0
    a0c0:	e54b3013 	strb	r3, [fp, #-19]
    a0c4:	ea000060 	b	a24c <fireFlyLedHandler+0xaec>
			} else {
				r = 0;
    a0c8:	e3a03000 	mov	r3, #0	; 0x0
    a0cc:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a0d0:	e3a03000 	mov	r3, #0	; 0x0
    a0d4:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    a0d8:	e3a03000 	mov	r3, #0	; 0x0
    a0dc:	e54b3013 	strb	r3, [fp, #-19]
    a0e0:	ea000059 	b	a24c <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x20) {
    a0e4:	e15b31b2 	ldrh	r3, [fp, #-18]
    a0e8:	e2033020 	and	r3, r3, #32	; 0x20
    a0ec:	e3530000 	cmp	r3, #0	; 0x0
    a0f0:	0a000055 	beq	a24c <fireFlyLedHandler+0xaec>
			if ((mfsCnt < 5) && (cnt == 195))
    a0f4:	e59f3184 	ldr	r3, [pc, #388]	; a280 <.text+0xa280>
    a0f8:	e5d33000 	ldrb	r3, [r3]
    a0fc:	e3530004 	cmp	r3, #4	; 0x4
    a100:	8a000009 	bhi	a12c <fireFlyLedHandler+0x9cc>
    a104:	e59f3178 	ldr	r3, [pc, #376]	; a284 <.text+0xa284>
    a108:	e1d330b0 	ldrh	r3, [r3]
    a10c:	e35300c3 	cmp	r3, #195	; 0xc3
    a110:	1a000005 	bne	a12c <fireFlyLedHandler+0x9cc>
				mfsCnt++;
    a114:	e59f3164 	ldr	r3, [pc, #356]	; a280 <.text+0xa280>
    a118:	e5d33000 	ldrb	r3, [r3]
    a11c:	e2833001 	add	r3, r3, #1	; 0x1
    a120:	e20330ff 	and	r3, r3, #255	; 0xff
    a124:	e59f2154 	ldr	r2, [pc, #340]	; a280 <.text+0xa280>
    a128:	e5c23000 	strb	r3, [r2]
			//blink 3x !
			if (cnt < 105) {
    a12c:	e59f3150 	ldr	r3, [pc, #336]	; a284 <.text+0xa284>
    a130:	e1d330b0 	ldrh	r3, [r3]
    a134:	e3530068 	cmp	r3, #104	; 0x68
    a138:	8a000006 	bhi	a158 <fireFlyLedHandler+0x9f8>
				r = 0;
    a13c:	e3a03000 	mov	r3, #0	; 0x0
    a140:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a144:	e3a03000 	mov	r3, #0	; 0x0
    a148:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    a14c:	e3a03000 	mov	r3, #0	; 0x0
    a150:	e54b3013 	strb	r3, [fp, #-19]
    a154:	ea00003c 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 115) {
    a158:	e59f3124 	ldr	r3, [pc, #292]	; a284 <.text+0xa284>
    a15c:	e1d330b0 	ldrh	r3, [r3]
    a160:	e3530072 	cmp	r3, #114	; 0x72
    a164:	8a000006 	bhi	a184 <fireFlyLedHandler+0xa24>
				r = 0;
    a168:	e3a03000 	mov	r3, #0	; 0x0
    a16c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a170:	e3a03000 	mov	r3, #0	; 0x0
    a174:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    a178:	e3e03000 	mvn	r3, #0	; 0x0
    a17c:	e54b3013 	strb	r3, [fp, #-19]
    a180:	ea000031 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 125) {
    a184:	e59f30f8 	ldr	r3, [pc, #248]	; a284 <.text+0xa284>
    a188:	e1d330b0 	ldrh	r3, [r3]
    a18c:	e353007c 	cmp	r3, #124	; 0x7c
    a190:	8a000006 	bhi	a1b0 <fireFlyLedHandler+0xa50>
				r = 0;
    a194:	e3a03000 	mov	r3, #0	; 0x0
    a198:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a19c:	e3a03000 	mov	r3, #0	; 0x0
    a1a0:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    a1a4:	e3a03000 	mov	r3, #0	; 0x0
    a1a8:	e54b3013 	strb	r3, [fp, #-19]
    a1ac:	ea000026 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 135) {
    a1b0:	e59f30cc 	ldr	r3, [pc, #204]	; a284 <.text+0xa284>
    a1b4:	e1d330b0 	ldrh	r3, [r3]
    a1b8:	e3530086 	cmp	r3, #134	; 0x86
    a1bc:	8a000006 	bhi	a1dc <fireFlyLedHandler+0xa7c>
				r = 0;
    a1c0:	e3a03000 	mov	r3, #0	; 0x0
    a1c4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a1c8:	e3a03000 	mov	r3, #0	; 0x0
    a1cc:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    a1d0:	e3e03000 	mvn	r3, #0	; 0x0
    a1d4:	e54b3013 	strb	r3, [fp, #-19]
    a1d8:	ea00001b 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 145) {
    a1dc:	e59f30a0 	ldr	r3, [pc, #160]	; a284 <.text+0xa284>
    a1e0:	e1d330b0 	ldrh	r3, [r3]
    a1e4:	e3530090 	cmp	r3, #144	; 0x90
    a1e8:	8a000006 	bhi	a208 <fireFlyLedHandler+0xaa8>
				r = 0;
    a1ec:	e3a03000 	mov	r3, #0	; 0x0
    a1f0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a1f4:	e3a03000 	mov	r3, #0	; 0x0
    a1f8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    a1fc:	e3a03000 	mov	r3, #0	; 0x0
    a200:	e54b3013 	strb	r3, [fp, #-19]
    a204:	ea000010 	b	a24c <fireFlyLedHandler+0xaec>
			} else if (cnt < 155) {
    a208:	e59f3074 	ldr	r3, [pc, #116]	; a284 <.text+0xa284>
    a20c:	e1d330b0 	ldrh	r3, [r3]
    a210:	e353009a 	cmp	r3, #154	; 0x9a
    a214:	8a000006 	bhi	a234 <fireFlyLedHandler+0xad4>
				r = 0;
    a218:	e3a03000 	mov	r3, #0	; 0x0
    a21c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a220:	e3a03000 	mov	r3, #0	; 0x0
    a224:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    a228:	e3e03000 	mvn	r3, #0	; 0x0
    a22c:	e54b3013 	strb	r3, [fp, #-19]
    a230:	ea000005 	b	a24c <fireFlyLedHandler+0xaec>
			} else {
				r = 0;
    a234:	e3a03000 	mov	r3, #0	; 0x0
    a238:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    a23c:	e3a03000 	mov	r3, #0	; 0x0
    a240:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    a244:	e3a03000 	mov	r3, #0	; 0x0
    a248:	e54b3013 	strb	r3, [fp, #-19]
			}
		}
	}
	I2C1_setRGBLed(r, g, b);
    a24c:	e55b3015 	ldrb	r3, [fp, #-21]
    a250:	e55b2014 	ldrb	r2, [fp, #-20]
    a254:	e55bc013 	ldrb	ip, [fp, #-19]
    a258:	e1a00003 	mov	r0, r3
    a25c:	e1a01002 	mov	r1, r2
    a260:	e1a0200c 	mov	r2, ip
    a264:	eb00000c 	bl	a29c <I2C1_setRGBLed>
}
    a268:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a26c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a270:	e12fff1e 	bx	lr
    a274:	40001f64 	andmi	r1, r0, r4, ror #30
    a278:	400011f9 	strmid	r1, [r0], -r9
    a27c:	400011fa 	strmid	r1, [r0], -sl
    a280:	400011fb 	strmid	r1, [r0], -fp
    a284:	400011fc 	strmid	r1, [r0], -ip
    a288:	40000e98 	mulmi	r0, r8, lr
    a28c:	40002014 	andmi	r2, r0, r4, lsl r0
    a290:	40004e3c 	andmi	r4, r0, ip, lsr lr
    a294:	aaaaaaab 	bge	feab4d48 <VPBDIV+0x1e8b8c48>
    a298:	cccccccd 	stcgtl	12, cr12, [ip], {205}

0000a29c <I2C1_setRGBLed>:


char I2C1_setRGBLed(unsigned char r,unsigned char g,unsigned char b)
{
    a29c:	e1a0c00d 	mov	ip, sp
    a2a0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a2a4:	e24cb004 	sub	fp, ip, #4	; 0x4
    a2a8:	e24dd010 	sub	sp, sp, #16	; 0x10
    a2ac:	e1a03000 	mov	r3, r0
    a2b0:	e54b3010 	strb	r3, [fp, #-16]
    a2b4:	e1a03001 	mov	r3, r1
    a2b8:	e54b3014 	strb	r3, [fp, #-20]
    a2bc:	e1a03002 	mov	r3, r2
    a2c0:	e54b3018 	strb	r3, [fp, #-24]
	if ((I2C1MasterState == I2C_STARTED) || (I2C1MasterState == DATA_ACK))
    a2c4:	e59f30c4 	ldr	r3, [pc, #196]	; a390 <.text+0xa390>
    a2c8:	e5933000 	ldr	r3, [r3]
    a2cc:	e3530001 	cmp	r3, #1	; 0x1
    a2d0:	0a000003 	beq	a2e4 <I2C1_setRGBLed+0x48>
    a2d4:	e59f30b4 	ldr	r3, [pc, #180]	; a390 <.text+0xa390>
    a2d8:	e5933000 	ldr	r3, [r3]
    a2dc:	e3530004 	cmp	r3, #4	; 0x4
    a2e0:	1a000002 	bne	a2f0 <I2C1_setRGBLed+0x54>
			return I2C_ERROR_BUSBUSY;
    a2e4:	e3a03005 	mov	r3, #5	; 0x5
    a2e8:	e50b301c 	str	r3, [fp, #-28]
    a2ec:	ea000022 	b	a37c <I2C1_setRGBLed+0xe0>
	WrIndex1=0;
    a2f0:	e59f209c 	ldr	r2, [pc, #156]	; a394 <.text+0xa394>
    a2f4:	e3a03000 	mov	r3, #0	; 0x0
    a2f8:	e5823000 	str	r3, [r2]
	I2C1WriteLength = 5;
    a2fc:	e59f2094 	ldr	r2, [pc, #148]	; a398 <.text+0xa398>
    a300:	e3a03005 	mov	r3, #5	; 0x5
    a304:	e5823000 	str	r3, [r2]
	I2C1MasterBuffer[0] = 0x30;	//address
    a308:	e59f208c 	ldr	r2, [pc, #140]	; a39c <.text+0xa39c>
    a30c:	e3a03030 	mov	r3, #48	; 0x30
    a310:	e5c23000 	strb	r3, [r2]
    I2C1MasterBuffer[1] = r;
    a314:	e59f2080 	ldr	r2, [pc, #128]	; a39c <.text+0xa39c>
    a318:	e55b3010 	ldrb	r3, [fp, #-16]
    a31c:	e5c23001 	strb	r3, [r2, #1]
    I2C1MasterBuffer[2] = g;
    a320:	e59f2074 	ldr	r2, [pc, #116]	; a39c <.text+0xa39c>
    a324:	e55b3014 	ldrb	r3, [fp, #-20]
    a328:	e5c23002 	strb	r3, [r2, #2]
    I2C1MasterBuffer[3] = b;
    a32c:	e59f2068 	ldr	r2, [pc, #104]	; a39c <.text+0xa39c>
    a330:	e55b3018 	ldrb	r3, [fp, #-24]
    a334:	e5c23003 	strb	r3, [r2, #3]
    I2C1MasterBuffer[4] = 255-(unsigned char)(r+g+b);
    a338:	e55b2010 	ldrb	r2, [fp, #-16]
    a33c:	e55b3014 	ldrb	r3, [fp, #-20]
    a340:	e0823003 	add	r3, r2, r3
    a344:	e20320ff 	and	r2, r3, #255	; 0xff
    a348:	e55b3018 	ldrb	r3, [fp, #-24]
    a34c:	e0823003 	add	r3, r2, r3
    a350:	e20330ff 	and	r3, r3, #255	; 0xff
    a354:	e1e03003 	mvn	r3, r3
    a358:	e20330ff 	and	r3, r3, #255	; 0xff
    a35c:	e59f2038 	ldr	r2, [pc, #56]	; a39c <.text+0xa39c>
    a360:	e5c23004 	strb	r3, [r2, #4]

    I2C1MasterState = I2C_STARTED;
    a364:	e59f2024 	ldr	r2, [pc, #36]	; a390 <.text+0xa390>
    a368:	e3a03001 	mov	r3, #1	; 0x1
    a36c:	e5823000 	str	r3, [r2]
    I2C1Engine();
    a370:	eb000027 	bl	a414 <I2C1Engine>

    return 0;
    a374:	e3a03000 	mov	r3, #0	; 0x0
    a378:	e50b301c 	str	r3, [fp, #-28]
    a37c:	e51b301c 	ldr	r3, [fp, #-28]
}
    a380:	e1a00003 	mov	r0, r3
    a384:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a388:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a38c:	e12fff1e 	bx	lr
    a390:	400011ec 	andmi	r1, r0, ip, ror #3
    a394:	400011f4 	strmid	r1, [r0], -r4
    a398:	40004f28 	andmi	r4, r0, r8, lsr #30
    a39c:	40004f2c 	andmi	r4, r0, ip, lsr #30

0000a3a0 <I2C1Init>:



void I2C1Init(void)
{
    a3a0:	e1a0c00d 	mov	ip, sp
    a3a4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a3a8:	e24cb004 	sub	fp, ip, #4	; 0x4
    /*--- Clear flags ---*/
    I21CONCLR = I2CONCLR_AAC | I2CONCLR_SIC | I2CONCLR_STAC | I2CONCLR_I2ENC;
    a3ac:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a3b0:	e2833917 	add	r3, r3, #376832	; 0x5c000
    a3b4:	e2833018 	add	r3, r3, #24	; 0x18
    a3b8:	e3a0206c 	mov	r2, #108	; 0x6c
    a3bc:	e5832000 	str	r2, [r3]

    /*--- Reset registers ---*/
    I21SCLL   = I21SCLL_SCLL;
    a3c0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a3c4:	e2833917 	add	r3, r3, #376832	; 0x5c000
    a3c8:	e2833014 	add	r3, r3, #20	; 0x14
    a3cc:	e3a02c02 	mov	r2, #512	; 0x200
    a3d0:	e5832000 	str	r2, [r3]
    I21SCLH   = I21SCLH_SCLH;
    a3d4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a3d8:	e2833917 	add	r3, r3, #376832	; 0x5c000
    a3dc:	e2833010 	add	r3, r3, #16	; 0x10
    a3e0:	e3a02c02 	mov	r2, #512	; 0x200
    a3e4:	e5832000 	str	r2, [r3]

    install_irq( I2C1_INT, (void *) I2C1MasterHandler );
    a3e8:	e3a00013 	mov	r0, #19	; 0x13
    a3ec:	e59f101c 	ldr	r1, [pc, #28]	; a410 <.text+0xa410>
    a3f0:	eb00006a 	bl	a5a0 <install_irq>
    I21CONSET = I2CONSET_I2EN;
    a3f4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a3f8:	e2833917 	add	r3, r3, #376832	; 0x5c000
    a3fc:	e3a02040 	mov	r2, #64	; 0x40
    a400:	e5832000 	str	r2, [r3]
}
    a404:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a408:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a40c:	e12fff1e 	bx	lr
    a410:	0000946c 	andeq	r9, r0, ip, ror #8

0000a414 <I2C1Engine>:

unsigned int I2C1Engine( void )
{
    a414:	e1a0c00d 	mov	ip, sp
    a418:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a41c:	e24cb004 	sub	fp, ip, #4	; 0x4
	I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    a420:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a424:	e2833917 	add	r3, r3, #376832	; 0x5c000
    a428:	e3a02010 	mov	r2, #16	; 0x10
    a42c:	e5832000 	str	r2, [r3]
	I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    a430:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a434:	e2833917 	add	r3, r3, #376832	; 0x5c000
    a438:	e2833018 	add	r3, r3, #24	; 0x18
    a43c:	e3a02008 	mov	r2, #8	; 0x8
    a440:	e5832000 	str	r2, [r3]
	I2C1MasterState = I2C_IDLE;
    a444:	e59f2034 	ldr	r2, [pc, #52]	; a480 <.text+0xa480>
    a448:	e3a03000 	mov	r3, #0	; 0x0
    a44c:	e5823000 	str	r3, [r2]
    WrIndex1 = 0;
    a450:	e59f202c 	ldr	r2, [pc, #44]	; a484 <.text+0xa484>
    a454:	e3a03000 	mov	r3, #0	; 0x0
    a458:	e5823000 	str	r3, [r2]
    I21CONSET = I2CONSET_STA;	/* Set Start flag */
    a45c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a460:	e2833917 	add	r3, r3, #376832	; 0x5c000
    a464:	e3a02020 	mov	r2, #32	; 0x20
    a468:	e5832000 	str	r2, [r3]
    return ( TRUE );
    a46c:	e3a03001 	mov	r3, #1	; 0x1
}
    a470:	e1a00003 	mov	r0, r3
    a474:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a478:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a47c:	e12fff1e 	bx	lr
    a480:	400011ec 	andmi	r1, r0, ip, ror #3
    a484:	400011f4 	strmid	r1, [r0], -r4

0000a488 <I2C1State>:

unsigned char I2C1State(void)
{
    a488:	e1a0c00d 	mov	ip, sp
    a48c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a490:	e24cb004 	sub	fp, ip, #4	; 0x4
	return I2C1MasterState;
    a494:	e59f3014 	ldr	r3, [pc, #20]	; a4b0 <.text+0xa4b0>
    a498:	e5933000 	ldr	r3, [r3]
    a49c:	e20330ff 	and	r3, r3, #255	; 0xff
}
    a4a0:	e1a00003 	mov	r0, r3
    a4a4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a4a8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a4ac:	e12fff1e 	bx	lr
    a4b0:	400011ec 	andmi	r1, r0, ip, ror #3

0000a4b4 <DefaultVICHandler>:
** 
******************************************************************************/
// mthomas: inserted static to avoid gcc-warning
static void DefaultVICHandler (void) __irq 
{
    a4b4:	e1a0c00d 	mov	ip, sp
    a4b8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a4bc:	e24cb004 	sub	fp, ip, #4	; 0x4
    /* if the IRQ is not installed into the VIC, and interrupt occurs, the
    default interrupt VIC address will be used. This could happen in a race 
    condition. For debugging, use this endless loop to trace back. */
    /* For more details, see Philips appnote AN10414 */
    VICVectAddr = 0;		/* Acknowledge Interrupt */ 
    a4c0:	e3a03000 	mov	r3, #0	; 0x0
    a4c4:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    a4c8:	e3a02000 	mov	r2, #0	; 0x0
    a4cc:	e5832000 	str	r2, [r3]
    // while ( 1 ); to find unknown interrupts while debugging
}
    a4d0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a4d4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a4d8:	e12fff1e 	bx	lr

0000a4dc <init_VIC>:

/* Initialize the interrupt controller */
/******************************************************************************
** Function name:		init_VIC
**
** Descriptions:		Initialize VIC interrupt controller.
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void init_VIC(void) 
{
    a4dc:	e1a0c00d 	mov	ip, sp
    a4e0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a4e4:	e24cb004 	sub	fp, ip, #4	; 0x4
    a4e8:	e24dd00c 	sub	sp, sp, #12	; 0xc
    unsigned long i = 0;
    a4ec:	e3a03000 	mov	r3, #0	; 0x0
    a4f0:	e50b3018 	str	r3, [fp, #-24]
    unsigned long *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    a4f4:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    a4f8:	e243300b 	sub	r3, r3, #11	; 0xb
    a4fc:	e3e02000 	mvn	r2, #0	; 0x0
    a500:	e5832000 	str	r2, [r3]
    VICVectAddr = 0;
    a504:	e3a03000 	mov	r3, #0	; 0x0
    a508:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    a50c:	e3a02000 	mov	r2, #0	; 0x0
    a510:	e5832000 	str	r2, [r3]
    VICIntSelect = 0;
    a514:	e3e03eff 	mvn	r3, #4080	; 0xff0
    a518:	e2433003 	sub	r3, r3, #3	; 0x3
    a51c:	e3a02000 	mov	r2, #0	; 0x0
    a520:	e5832000 	str	r2, [r3]

    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    a524:	e3a03000 	mov	r3, #0	; 0x0
    a528:	e50b3018 	str	r3, [fp, #-24]
    a52c:	ea000010 	b	a574 <init_VIC+0x98>
    {
	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    a530:	e51b3018 	ldr	r3, [fp, #-24]
    a534:	e1a03103 	mov	r3, r3, lsl #2
    a538:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    a53c:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    a540:	e51b3018 	ldr	r3, [fp, #-24]
    a544:	e1a03103 	mov	r3, r3, lsl #2
    a548:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    a54c:	e50b3010 	str	r3, [fp, #-16]
	*vect_addr = 0;	
    a550:	e51b2014 	ldr	r2, [fp, #-20]
    a554:	e3a03000 	mov	r3, #0	; 0x0
    a558:	e5823000 	str	r3, [r2]
	*vect_cntl = 0;
    a55c:	e51b2010 	ldr	r2, [fp, #-16]
    a560:	e3a03000 	mov	r3, #0	; 0x0
    a564:	e5823000 	str	r3, [r2]
    a568:	e51b3018 	ldr	r3, [fp, #-24]
    a56c:	e2833001 	add	r3, r3, #1	; 0x1
    a570:	e50b3018 	str	r3, [fp, #-24]
    a574:	e51b3018 	ldr	r3, [fp, #-24]
    a578:	e353000f 	cmp	r3, #15	; 0xf
    a57c:	9affffeb 	bls	a530 <init_VIC+0x54>
    }

    /* Install the default VIC handler here */
    VICDefVectAddr = (unsigned long)DefaultVICHandler;   
    a580:	e3e03d3f 	mvn	r3, #4032	; 0xfc0
    a584:	e243300b 	sub	r3, r3, #11	; 0xb
    a588:	e59f200c 	ldr	r2, [pc, #12]	; a59c <.text+0xa59c>
    a58c:	e5832000 	str	r2, [r3]
    return;
}
    a590:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a594:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a598:	e12fff1e 	bx	lr
    a59c:	0000a4b4 	streqh	sl, [r0], -r4

0000a5a0 <install_irq>:

/******************************************************************************
** Function name:		install_irq
**
** Descriptions:		Install interrupt handler
**				The max VIC size is 16, but, there are 32 interrupt
**				request inputs. Not all of them can be installed into
**				VIC table at the same time.
**				The order of the interrupt request installation is
**				first come first serve.
** parameters:			Interrupt number and interrupt handler address
** Returned value:		true or false, when the table is full, return false
** 
******************************************************************************/
unsigned long install_irq( unsigned long IntNumber, void *HandlerAddr )
{
    a5a0:	e1a0c00d 	mov	ip, sp
    a5a4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a5a8:	e24cb004 	sub	fp, ip, #4	; 0x4
    a5ac:	e24dd018 	sub	sp, sp, #24	; 0x18
    a5b0:	e50b001c 	str	r0, [fp, #-28]
    a5b4:	e50b1020 	str	r1, [fp, #-32]
    unsigned long i;
    unsigned long *vect_addr;
    unsigned long *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    a5b8:	e3e02efe 	mvn	r2, #4064	; 0xfe0
    a5bc:	e242200b 	sub	r2, r2, #11	; 0xb
    a5c0:	e51b101c 	ldr	r1, [fp, #-28]
    a5c4:	e3a03001 	mov	r3, #1	; 0x1
    a5c8:	e1a03113 	mov	r3, r3, lsl r1
    a5cc:	e5823000 	str	r3, [r2]
    
    for ( i = 0; i < VIC_SIZE; i++ )
    a5d0:	e3a03000 	mov	r3, #0	; 0x0
    a5d4:	e50b3018 	str	r3, [fp, #-24]
    a5d8:	ea000017 	b	a63c <install_irq+0x9c>
    {
	/* find first un-assigned VIC address for the handler */

	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    a5dc:	e51b3018 	ldr	r3, [fp, #-24]
    a5e0:	e1a03103 	mov	r3, r3, lsl #2
    a5e4:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    a5e8:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    a5ec:	e51b3018 	ldr	r3, [fp, #-24]
    a5f0:	e1a03103 	mov	r3, r3, lsl #2
    a5f4:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    a5f8:	e50b3010 	str	r3, [fp, #-16]
	if ( *vect_addr == (unsigned long)NULL )
    a5fc:	e51b3014 	ldr	r3, [fp, #-20]
    a600:	e5933000 	ldr	r3, [r3]
    a604:	e3530000 	cmp	r3, #0	; 0x0
    a608:	1a000008 	bne	a630 <install_irq+0x90>
	{
	    *vect_addr = (unsigned long)HandlerAddr;	/* set interrupt vector */
    a60c:	e51b3020 	ldr	r3, [fp, #-32]
    a610:	e1a02003 	mov	r2, r3
    a614:	e51b3014 	ldr	r3, [fp, #-20]
    a618:	e5832000 	str	r2, [r3]
	    *vect_cntl = (unsigned long)(IRQ_SLOT_EN | IntNumber);
    a61c:	e51b301c 	ldr	r3, [fp, #-28]
    a620:	e3832020 	orr	r2, r3, #32	; 0x20
    a624:	e51b3010 	ldr	r3, [fp, #-16]
    a628:	e5832000 	str	r2, [r3]
	    break;
    a62c:	ea000005 	b	a648 <install_irq+0xa8>
    a630:	e51b3018 	ldr	r3, [fp, #-24]
    a634:	e2833001 	add	r3, r3, #1	; 0x1
    a638:	e50b3018 	str	r3, [fp, #-24]
    a63c:	e51b3018 	ldr	r3, [fp, #-24]
    a640:	e353000f 	cmp	r3, #15	; 0xf
    a644:	9affffe4 	bls	a5dc <install_irq+0x3c>
	}
    }
    if ( i == VIC_SIZE )
    a648:	e51b3018 	ldr	r3, [fp, #-24]
    a64c:	e3530010 	cmp	r3, #16	; 0x10
    a650:	1a000002 	bne	a660 <install_irq+0xc0>
    {
	return( FALSE );		/* fatal error, can't find empty vector slot */
    a654:	e3a03000 	mov	r3, #0	; 0x0
    a658:	e50b3024 	str	r3, [fp, #-36]
    a65c:	ea000007 	b	a680 <install_irq+0xe0>
    }
    VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    a660:	e3a02000 	mov	r2, #0	; 0x0
    a664:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    a668:	e51b101c 	ldr	r1, [fp, #-28]
    a66c:	e3a03001 	mov	r3, #1	; 0x1
    a670:	e1a03113 	mov	r3, r3, lsl r1
    a674:	e5823000 	str	r3, [r2]
    return( TRUE );
    a678:	e3a03001 	mov	r3, #1	; 0x1
    a67c:	e50b3024 	str	r3, [fp, #-36]
    a680:	e51b3024 	ldr	r3, [fp, #-36]
}
    a684:	e1a00003 	mov	r0, r3
    a688:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a68c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a690:	e12fff1e 	bx	lr

0000a694 <uninstall_irq>:

/******************************************************************************
** Function name:		uninstall_irq
**
** Descriptions:		Uninstall interrupt handler
**				Find the interrupt handler installed in the VIC
**				based on the interrupt number, set the location
**				back to NULL to uninstall it.
** parameters:			Interrupt number
** Returned value:		true or false, when the interrupt number is not found, 
**				return false
** 
******************************************************************************/
unsigned long uninstall_irq( unsigned long IntNumber )
{
    a694:	e1a0c00d 	mov	ip, sp
    a698:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a69c:	e24cb004 	sub	fp, ip, #4	; 0x4
    a6a0:	e24dd014 	sub	sp, sp, #20	; 0x14
    a6a4:	e50b001c 	str	r0, [fp, #-28]
    unsigned long i;
    unsigned long *vect_addr;
    unsigned long *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    a6a8:	e3e02efe 	mvn	r2, #4064	; 0xfe0
    a6ac:	e242200b 	sub	r2, r2, #11	; 0xb
    a6b0:	e51b101c 	ldr	r1, [fp, #-28]
    a6b4:	e3a03001 	mov	r3, #1	; 0x1
    a6b8:	e1a03113 	mov	r3, r3, lsl r1
    a6bc:	e5823000 	str	r3, [r2]
    
    for ( i = 0; i < VIC_SIZE; i++ )
    a6c0:	e3a03000 	mov	r3, #0	; 0x0
    a6c4:	e50b3018 	str	r3, [fp, #-24]
    a6c8:	ea000019 	b	a734 <uninstall_irq+0xa0>
    {
	/* find first un-assigned VIC address for the handler */
	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    a6cc:	e51b3018 	ldr	r3, [fp, #-24]
    a6d0:	e1a03103 	mov	r3, r3, lsl #2
    a6d4:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    a6d8:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    a6dc:	e51b3018 	ldr	r3, [fp, #-24]
    a6e0:	e1a03103 	mov	r3, r3, lsl #2
    a6e4:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    a6e8:	e50b3010 	str	r3, [fp, #-16]
	if ( (*vect_cntl & ~IRQ_SLOT_EN ) == IntNumber )
    a6ec:	e51b3010 	ldr	r3, [fp, #-16]
    a6f0:	e5933000 	ldr	r3, [r3]
    a6f4:	e3c32020 	bic	r2, r3, #32	; 0x20
    a6f8:	e51b301c 	ldr	r3, [fp, #-28]
    a6fc:	e1520003 	cmp	r2, r3
    a700:	1a000008 	bne	a728 <uninstall_irq+0x94>
	{
	    *vect_addr = (unsigned long)NULL;	/* clear the VIC entry in the VIC table */
    a704:	e51b2014 	ldr	r2, [fp, #-20]
    a708:	e3a03000 	mov	r3, #0	; 0x0
    a70c:	e5823000 	str	r3, [r2]
	    *vect_cntl &= ~IRQ_SLOT_EN;	/* disable SLOT_EN bit */	
    a710:	e51b3010 	ldr	r3, [fp, #-16]
    a714:	e5933000 	ldr	r3, [r3]
    a718:	e3c32020 	bic	r2, r3, #32	; 0x20
    a71c:	e51b3010 	ldr	r3, [fp, #-16]
    a720:	e5832000 	str	r2, [r3]
	    break;
    a724:	ea000005 	b	a740 <uninstall_irq+0xac>
    a728:	e51b3018 	ldr	r3, [fp, #-24]
    a72c:	e2833001 	add	r3, r3, #1	; 0x1
    a730:	e50b3018 	str	r3, [fp, #-24]
    a734:	e51b3018 	ldr	r3, [fp, #-24]
    a738:	e353000f 	cmp	r3, #15	; 0xf
    a73c:	9affffe2 	bls	a6cc <uninstall_irq+0x38>
	}
    }
    if ( i == VIC_SIZE )
    a740:	e51b3018 	ldr	r3, [fp, #-24]
    a744:	e3530010 	cmp	r3, #16	; 0x10
    a748:	1a000002 	bne	a758 <uninstall_irq+0xc4>
    {
	return( FALSE );		/* fatal error, can't find interrupt number 
    a74c:	e3a03000 	mov	r3, #0	; 0x0
    a750:	e50b3020 	str	r3, [fp, #-32]
    a754:	ea000007 	b	a778 <uninstall_irq+0xe4>
					in vector slot */
    }
    VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    a758:	e3a02000 	mov	r2, #0	; 0x0
    a75c:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    a760:	e51b101c 	ldr	r1, [fp, #-28]
    a764:	e3a03001 	mov	r3, #1	; 0x1
    a768:	e1a03113 	mov	r3, r3, lsl r1
    a76c:	e5823000 	str	r3, [r2]
    return( TRUE );
    a770:	e3a03001 	mov	r3, #1	; 0x1
    a774:	e50b3020 	str	r3, [fp, #-32]
    a778:	e51b3020 	ldr	r3, [fp, #-32]
}
    a77c:	e1a00003 	mov	r0, r3
    a780:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a784:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a788:	e12fff1e 	bx	lr

0000a78c <ADCInit>:
** Returned value:		true or false
**
*****************************************************************************/
unsigned int ADCInit( unsigned int ADC_Clk )
{
    a78c:	e1a0c00d 	mov	ip, sp
    a790:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    a794:	e24cb004 	sub	fp, ip, #4	; 0x4
    a798:	e24dd004 	sub	sp, sp, #4	; 0x4
    a79c:	e50b0014 	str	r0, [fp, #-20]
	   AD0CR = ( 0x01 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
    a7a0:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    a7a4:	e284490d 	add	r4, r4, #212992	; 0x34000
    a7a8:	e3a008e5 	mov	r0, #15007744	; 0xe50000
    a7ac:	e2400d79 	sub	r0, r0, #7744	; 0x1e40
    a7b0:	e51b1014 	ldr	r1, [fp, #-20]
    a7b4:	eb003b26 	bl	19454 <____udivsi3_from_arm>
    a7b8:	e1a03000 	mov	r3, r0
    a7bc:	e2433001 	sub	r3, r3, #1	; 0x1
    a7c0:	e1a03403 	mov	r3, r3, lsl #8
    a7c4:	e3833821 	orr	r3, r3, #2162688	; 0x210000
    a7c8:	e3833001 	orr	r3, r3, #1	; 0x1
    a7cc:	e5843000 	str	r3, [r4]
		( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
		( 1 << 16 ) | 		// BURST = 0, no BURST, software controlled
		( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
		( 1 << 21 ) |  		// PDN = 1, normal operation
		( 0 << 22 ) |  		// TEST1:0 = 00
		( 0 << 24 ) |  		// START = 0 A/D conversion stops
		( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
					conversion) */


      /*
	AD0CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		// EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */

    AD1CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 0 to 7 on ADC1
    a7d0:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    a7d4:	e2844806 	add	r4, r4, #393216	; 0x60000
    a7d8:	e3a008e5 	mov	r0, #15007744	; 0xe50000
    a7dc:	e2400d79 	sub	r0, r0, #7744	; 0x1e40
    a7e0:	e51b1014 	ldr	r1, [fp, #-20]
    a7e4:	eb003b1a 	bl	19454 <____udivsi3_from_arm>
    a7e8:	e1a03000 	mov	r3, r0
    a7ec:	e2433001 	sub	r3, r3, #1	; 0x1
    a7f0:	e1a03403 	mov	r3, r3, lsl #8
    a7f4:	e3833602 	orr	r3, r3, #2097152	; 0x200000
    a7f8:	e3833001 	orr	r3, r3, #1	; 0x1
    a7fc:	e5843000 	str	r3, [r4]
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */

    /* If POLLING, no need to do the following */
#if ADC_INTERRUPT_FLAG
    AD0INTEN = 0x11E;		// Enable all interrupts
    AD1INTEN = 0x1FF;

    if ( install_irq( ADC0_INT, (void *)ADC0Handler ) == FALSE )
    {
	return (FALSE);
    }
    if ( install_irq( ADC1_INT, (void *)ADC1Handler ) == FALSE )
    {
	return (FALSE);
    }
#endif

    return (TRUE);
    a800:	e3a03001 	mov	r3, #1	; 0x1
}
    a804:	e1a00003 	mov	r0, r3
    a808:	e24bd010 	sub	sp, fp, #16	; 0x10
    a80c:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    a810:	e12fff1e 	bx	lr

0000a814 <ADC0Read>:

/*****************************************************************************
** Function name:		ADC0Read
**
** Descriptions:		Read ADC0 channel
**
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
**
*****************************************************************************/
unsigned int ADC0Read( unsigned char channelNum )
{
    a814:	e1a0c00d 	mov	ip, sp
    a818:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a81c:	e24cb004 	sub	fp, ip, #4	; 0x4
    a820:	e24dd014 	sub	sp, sp, #20	; 0x14
    a824:	e1a03000 	mov	r3, r0
    a828:	e54b301c 	strb	r3, [fp, #-28]
#if !ADC_INTERRUPT_FLAG
    unsigned int regVal, ADC_Data;
    volatile unsigned int timeout=0;
    a82c:	e3a03000 	mov	r3, #0	; 0x0
    a830:	e50b3018 	str	r3, [fp, #-24]
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
    a834:	e55b301c 	ldrb	r3, [fp, #-28]
    a838:	e3530007 	cmp	r3, #7	; 0x7
    a83c:	9a000001 	bls	a848 <ADC0Read+0x34>
    {
	channelNum = 0;		/* reset channel number to 0 */
    a840:	e3a03000 	mov	r3, #0	; 0x0
    a844:	e54b301c 	strb	r3, [fp, #-28]
    }
    AD0CR &= 0xFFFFFF00;
    a848:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a84c:	e282290d 	add	r2, r2, #212992	; 0x34000
    a850:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a854:	e283390d 	add	r3, r3, #212992	; 0x34000
    a858:	e5933000 	ldr	r3, [r3]
    a85c:	e3c330ff 	bic	r3, r3, #255	; 0xff
    a860:	e5823000 	str	r3, [r2]
    AD0CR |= (1 << 24) | (1 << channelNum);
    a864:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    a868:	e281190d 	add	r1, r1, #212992	; 0x34000
    a86c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a870:	e283390d 	add	r3, r3, #212992	; 0x34000
    a874:	e5930000 	ldr	r0, [r3]
    a878:	e55b201c 	ldrb	r2, [fp, #-28]
    a87c:	e3a03001 	mov	r3, #1	; 0x1
    a880:	e1a03213 	mov	r3, r3, lsl r2
    a884:	e1803003 	orr	r3, r0, r3
    a888:	e3833401 	orr	r3, r3, #16777216	; 0x1000000
    a88c:	e5813000 	str	r3, [r1]
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( timeout++<5000 )			/* wait until end of A/D convert */
    a890:	ea000009 	b	a8bc <ADC0Read+0xa8>
    {
	regVal = *(volatile unsigned long *)(AD0_BASE_ADDR
    a894:	e55b301c 	ldrb	r3, [fp, #-28]
    a898:	e1a03103 	mov	r3, r3, lsl #2
    a89c:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    a8a0:	e283390d 	add	r3, r3, #212992	; 0x34000
    a8a4:	e2833010 	add	r3, r3, #16	; 0x10
    a8a8:	e5933000 	ldr	r3, [r3]
    a8ac:	e50b3014 	str	r3, [fp, #-20]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
    a8b0:	e51b3014 	ldr	r3, [fp, #-20]
    a8b4:	e3530000 	cmp	r3, #0	; 0x0
    a8b8:	ba00000a 	blt	a8e8 <ADC0Read+0xd4>
    a8bc:	e51b1018 	ldr	r1, [fp, #-24]
    a8c0:	e3a03d4e 	mov	r3, #4992	; 0x1380
    a8c4:	e2833007 	add	r3, r3, #7	; 0x7
    a8c8:	e1510003 	cmp	r1, r3
    a8cc:	83a03000 	movhi	r3, #0	; 0x0
    a8d0:	93a03001 	movls	r3, #1	; 0x1
    a8d4:	e20320ff 	and	r2, r3, #255	; 0xff
    a8d8:	e2813001 	add	r3, r1, #1	; 0x1
    a8dc:	e50b3018 	str	r3, [fp, #-24]
    a8e0:	e3520000 	cmp	r2, #0	; 0x0
    a8e4:	1affffea 	bne	a894 <ADC0Read+0x80>
	{
	    break;
	}
    }

    AD0CR &= 0xF8FFFFFF;	/* stop ADC now */
    a8e8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a8ec:	e282290d 	add	r2, r2, #212992	; 0x34000
    a8f0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a8f4:	e283390d 	add	r3, r3, #212992	; 0x34000
    a8f8:	e5933000 	ldr	r3, [r3]
    a8fc:	e3c33407 	bic	r3, r3, #117440512	; 0x7000000
    a900:	e5823000 	str	r3, [r2]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun
    a904:	e51b3014 	ldr	r3, [fp, #-20]
    a908:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
    a90c:	e3530000 	cmp	r3, #0	; 0x0
    a910:	0a000002 	beq	a920 <ADC0Read+0x10c>
				otherwise, return zero */
    {
	return ( 0 );
    a914:	e3a03000 	mov	r3, #0	; 0x0
    a918:	e50b3020 	str	r3, [fp, #-32]
    a91c:	ea000006 	b	a93c <ADC0Read+0x128>
    }
    ADC_Data = ( regVal >> 6 ) & 0x3FF;
    a920:	e51b3014 	ldr	r3, [fp, #-20]
    a924:	e1a03323 	mov	r3, r3, lsr #6
    a928:	e1a03b03 	mov	r3, r3, lsl #22
    a92c:	e1a03b23 	mov	r3, r3, lsr #22
    a930:	e50b3010 	str	r3, [fp, #-16]
    return ( ADC_Data );	/* return A/D conversion value */
    a934:	e51b3010 	ldr	r3, [fp, #-16]
    a938:	e50b3020 	str	r3, [fp, #-32]
    a93c:	e51b3020 	ldr	r3, [fp, #-32]
#else
    return ( channelNum );	/* if it's interrupt driven, the
				ADC reading is done inside the handler.
				so, return channel number */
#endif
}
    a940:	e1a00003 	mov	r0, r3
    a944:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a948:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a94c:	e12fff1e 	bx	lr

0000a950 <ADC1Read>:

/*****************************************************************************
** Function name:		ADC1Read
**
** Descriptions:		Read ADC1 channel
**
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
**
*****************************************************************************/
unsigned int ADC1Read( unsigned char channelNum )
{
    a950:	e1a0c00d 	mov	ip, sp
    a954:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a958:	e24cb004 	sub	fp, ip, #4	; 0x4
    a95c:	e24dd010 	sub	sp, sp, #16	; 0x10
    a960:	e1a03000 	mov	r3, r0
    a964:	e54b3018 	strb	r3, [fp, #-24]
#if !ADC_INTERRUPT_FLAG
    unsigned int regVal;
	unsigned int ADC_Data;
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
    a968:	e55b3018 	ldrb	r3, [fp, #-24]
    a96c:	e3530007 	cmp	r3, #7	; 0x7
    a970:	9a000001 	bls	a97c <ADC1Read+0x2c>
    {
	channelNum = 0;		/* reset channel number to 0 */
    a974:	e3a03000 	mov	r3, #0	; 0x0
    a978:	e54b3018 	strb	r3, [fp, #-24]
    }
    AD1CR &= 0xFFFFFF00;
    a97c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a980:	e2822806 	add	r2, r2, #393216	; 0x60000
    a984:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a988:	e2833806 	add	r3, r3, #393216	; 0x60000
    a98c:	e5933000 	ldr	r3, [r3]
    a990:	e3c330ff 	bic	r3, r3, #255	; 0xff
    a994:	e5823000 	str	r3, [r2]
    AD1CR |= (1 << 24) | (1 << channelNum);
    a998:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    a99c:	e2811806 	add	r1, r1, #393216	; 0x60000
    a9a0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a9a4:	e2833806 	add	r3, r3, #393216	; 0x60000
    a9a8:	e5930000 	ldr	r0, [r3]
    a9ac:	e55b2018 	ldrb	r2, [fp, #-24]
    a9b0:	e3a03001 	mov	r3, #1	; 0x1
    a9b4:	e1a03213 	mov	r3, r3, lsl r2
    a9b8:	e1803003 	orr	r3, r0, r3
    a9bc:	e3833401 	orr	r3, r3, #16777216	; 0x1000000
    a9c0:	e5813000 	str	r3, [r1]
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
	regVal = *(volatile unsigned long *)(AD1_BASE_ADDR
    a9c4:	e55b3018 	ldrb	r3, [fp, #-24]
    a9c8:	e1a03103 	mov	r3, r3, lsl #2
    a9cc:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    a9d0:	e2833806 	add	r3, r3, #393216	; 0x60000
    a9d4:	e2833010 	add	r3, r3, #16	; 0x10
    a9d8:	e5933000 	ldr	r3, [r3]
    a9dc:	e50b3014 	str	r3, [fp, #-20]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
    a9e0:	e51b3014 	ldr	r3, [fp, #-20]
    a9e4:	e3530000 	cmp	r3, #0	; 0x0
    a9e8:	ba000000 	blt	a9f0 <ADC1Read+0xa0>
	{
	    break;
	}
    }
    a9ec:	eafffff4 	b	a9c4 <ADC1Read+0x74>

    AD1CR &= 0xF8FFFFFF;	/* stop ADC now */
    a9f0:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a9f4:	e2822806 	add	r2, r2, #393216	; 0x60000
    a9f8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a9fc:	e2833806 	add	r3, r3, #393216	; 0x60000
    aa00:	e5933000 	ldr	r3, [r3]
    aa04:	e3c33407 	bic	r3, r3, #117440512	; 0x7000000
    aa08:	e5823000 	str	r3, [r2]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun
    aa0c:	e51b3014 	ldr	r3, [fp, #-20]
    aa10:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
    aa14:	e3530000 	cmp	r3, #0	; 0x0
    aa18:	0a000002 	beq	aa28 <ADC1Read+0xd8>
				otherwise, return zero */
    {
	return ( 0 );
    aa1c:	e3a03000 	mov	r3, #0	; 0x0
    aa20:	e50b301c 	str	r3, [fp, #-28]
    aa24:	ea000006 	b	aa44 <ADC1Read+0xf4>
    }

    ADC_Data = ( regVal >> 6 ) & 0x3FF;
    aa28:	e51b3014 	ldr	r3, [fp, #-20]
    aa2c:	e1a03323 	mov	r3, r3, lsr #6
    aa30:	e1a03b03 	mov	r3, r3, lsl #22
    aa34:	e1a03b23 	mov	r3, r3, lsr #22
    aa38:	e50b3010 	str	r3, [fp, #-16]
    return ( ADC_Data );	/* return A/D conversion value */
    aa3c:	e51b3010 	ldr	r3, [fp, #-16]
    aa40:	e50b301c 	str	r3, [fp, #-28]
    aa44:	e51b301c 	ldr	r3, [fp, #-28]
#else
    return ( channelNum );
#endif
}
    aa48:	e1a00003 	mov	r0, r3
    aa4c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    aa50:	e89d6800 	ldmia	sp, {fp, sp, lr}
    aa54:	e12fff1e 	bx	lr

0000aa58 <ADC0triggerSampling>:

void ADC0triggerSampling(unsigned char selectChannels)
{
    aa58:	e1a0c00d 	mov	ip, sp
    aa5c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    aa60:	e24cb004 	sub	fp, ip, #4	; 0x4
    aa64:	e24dd004 	sub	sp, sp, #4	; 0x4
    aa68:	e1a03000 	mov	r3, r0
    aa6c:	e54b3010 	strb	r3, [fp, #-16]
	AD0CR |= (selectChannels);
    aa70:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    aa74:	e282290d 	add	r2, r2, #212992	; 0x34000
    aa78:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    aa7c:	e283390d 	add	r3, r3, #212992	; 0x34000
    aa80:	e5931000 	ldr	r1, [r3]
    aa84:	e55b3010 	ldrb	r3, [fp, #-16]
    aa88:	e1813003 	orr	r3, r1, r3
    aa8c:	e5823000 	str	r3, [r2]

}
    aa90:	e24bd00c 	sub	sp, fp, #12	; 0xc
    aa94:	e89d6800 	ldmia	sp, {fp, sp, lr}
    aa98:	e12fff1e 	bx	lr

0000aa9c <ADC0getSamplingResults>:

void ADC0getSamplingResults(unsigned char selectChannels, unsigned int * channelValues)
{
    aa9c:	e1a0c00d 	mov	ip, sp
    aaa0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    aaa4:	e24cb004 	sub	fp, ip, #4	; 0x4
    aaa8:	e24dd010 	sub	sp, sp, #16	; 0x10
    aaac:	e1a03000 	mov	r3, r0
    aab0:	e50b101c 	str	r1, [fp, #-28]
    aab4:	e54b3018 	strb	r3, [fp, #-24]
	int i;
	//get last result from all selected channels
	for (i=0;i<8;i++)
    aab8:	e3a03000 	mov	r3, #0	; 0x0
    aabc:	e50b3014 	str	r3, [fp, #-20]
    aac0:	ea000026 	b	ab60 <ADC0getSamplingResults+0xc4>
		if (selectChannels&(1<<i))
    aac4:	e55b2018 	ldrb	r2, [fp, #-24]
    aac8:	e51b3014 	ldr	r3, [fp, #-20]
    aacc:	e1a03352 	mov	r3, r2, asr r3
    aad0:	e2033001 	and	r3, r3, #1	; 0x1
    aad4:	e20330ff 	and	r3, r3, #255	; 0xff
    aad8:	e3530000 	cmp	r3, #0	; 0x0
    aadc:	0a00001c 	beq	ab54 <ADC0getSamplingResults+0xb8>
		{
		    unsigned int regVal;

			regVal=*(volatile unsigned long *)(AD0_BASE_ADDR
    aae0:	e51b3014 	ldr	r3, [fp, #-20]
    aae4:	e1a03103 	mov	r3, r3, lsl #2
    aae8:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    aaec:	e283390d 	add	r3, r3, #212992	; 0x34000
    aaf0:	e2833010 	add	r3, r3, #16	; 0x10
    aaf4:	e5933000 	ldr	r3, [r3]
    aaf8:	e50b3010 	str	r3, [fp, #-16]
					+ ADC_OFFSET + ADC_INDEX * i);

			if ((regVal&(ADC_OVERRUN|ADC_DONE))==0)
    aafc:	e51b3010 	ldr	r3, [fp, #-16]
    ab00:	e2033103 	and	r3, r3, #-1073741824	; 0xc0000000
    ab04:	e3530000 	cmp	r3, #0	; 0x0
    ab08:	1a000007 	bne	ab2c <ADC0getSamplingResults+0x90>
					channelValues[i]=0;
    ab0c:	e51b3014 	ldr	r3, [fp, #-20]
    ab10:	e1a03103 	mov	r3, r3, lsl #2
    ab14:	e1a02003 	mov	r2, r3
    ab18:	e51b301c 	ldr	r3, [fp, #-28]
    ab1c:	e0822003 	add	r2, r2, r3
    ab20:	e3a03000 	mov	r3, #0	; 0x0
    ab24:	e5823000 	str	r3, [r2]
    ab28:	ea000009 	b	ab54 <ADC0getSamplingResults+0xb8>
			else
					channelValues[i]=( regVal >> 6 ) & 0x3FF;
    ab2c:	e51b3014 	ldr	r3, [fp, #-20]
    ab30:	e1a03103 	mov	r3, r3, lsl #2
    ab34:	e1a02003 	mov	r2, r3
    ab38:	e51b301c 	ldr	r3, [fp, #-28]
    ab3c:	e0822003 	add	r2, r2, r3
    ab40:	e51b3010 	ldr	r3, [fp, #-16]
    ab44:	e1a03323 	mov	r3, r3, lsr #6
    ab48:	e1a03b03 	mov	r3, r3, lsl #22
    ab4c:	e1a03b23 	mov	r3, r3, lsr #22
    ab50:	e5823000 	str	r3, [r2]
    ab54:	e51b3014 	ldr	r3, [fp, #-20]
    ab58:	e2833001 	add	r3, r3, #1	; 0x1
    ab5c:	e50b3014 	str	r3, [fp, #-20]
    ab60:	e51b3014 	ldr	r3, [fp, #-20]
    ab64:	e3530007 	cmp	r3, #7	; 0x7
    ab68:	daffffd5 	ble	aac4 <ADC0getSamplingResults+0x28>
		}
}
    ab6c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ab70:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ab74:	e12fff1e 	bx	lr

0000ab78 <SSPHandler>:

inline void SSPReceive(unsigned char);

void SSPHandler (void) __irq
{
    ab78:	e1a0c00d 	mov	ip, sp
    ab7c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ab80:	e24cb004 	sub	fp, ip, #4	; 0x4
    ab84:	e24dd008 	sub	sp, sp, #8	; 0x8
    int regValue;
    unsigned short input_data;
//    unsigned char timeout=0;

    IENABLE;				/* handles nested interrupt */

    regValue = SSPMIS;
    ab88:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    ab8c:	e283391a 	add	r3, r3, #425984	; 0x68000
    ab90:	e283301c 	add	r3, r3, #28	; 0x1c
    ab94:	e5933000 	ldr	r3, [r3]
    ab98:	e50b3014 	str	r3, [fp, #-20]
    if ( regValue & SSPMIS_RORMIS )	/* Receive overrun interrupt */
    ab9c:	e51b3014 	ldr	r3, [fp, #-20]
    aba0:	e2033001 	and	r3, r3, #1	; 0x1
    aba4:	e20330ff 	and	r3, r3, #255	; 0xff
    aba8:	e3530000 	cmp	r3, #0	; 0x0
    abac:	0a000004 	beq	abc4 <SSPHandler+0x4c>
    {
		SSPICR = SSPICR_RORIC;		/* clear interrupt */
    abb0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    abb4:	e283391a 	add	r3, r3, #425984	; 0x68000
    abb8:	e2833020 	add	r3, r3, #32	; 0x20
    abbc:	e3a02001 	mov	r2, #1	; 0x1
    abc0:	e5832000 	str	r2, [r3]
    }
    if ( regValue & SSPMIS_RTMIS )	/* Receive timeout interrupt */
    abc4:	e51b3014 	ldr	r3, [fp, #-20]
    abc8:	e2033002 	and	r3, r3, #2	; 0x2
    abcc:	e3530000 	cmp	r3, #0	; 0x0
    abd0:	0a000004 	beq	abe8 <SSPHandler+0x70>
    {
		SSPICR = SSPICR_RTIC;		/* clear interrupt */
    abd4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    abd8:	e283391a 	add	r3, r3, #425984	; 0x68000
    abdc:	e2833020 	add	r3, r3, #32	; 0x20
    abe0:	e3a02002 	mov	r2, #2	; 0x2
    abe4:	e5832000 	str	r2, [r3]
    }

    if ( regValue & SSPMIS_RXMIS )	/* Rx at least half full */
    abe8:	e51b3014 	ldr	r3, [fp, #-20]
    abec:	e2033004 	and	r3, r3, #4	; 0x4
    abf0:	e3530000 	cmp	r3, #0	; 0x0
    abf4:	0a000016 	beq	ac54 <SSPHandler+0xdc>
    {
    			/* receive until it's empty */
	while ( SSPSR & SSPSR_RNE )
    abf8:	ea00000f 	b	ac3c <SSPHandler+0xc4>
	{
		input_data=SSPDR;
    abfc:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    ac00:	e283391a 	add	r3, r3, #425984	; 0x68000
    ac04:	e5933000 	ldr	r3, [r3]
    ac08:	e14b30be 	strh	r3, [fp, #-14]
	    //SSPReceive(input_data&0xFF);
	    //SSPReceive(input_data>>8);

		SSP_rx_handler_HL(input_data&0xFF);
    ac0c:	e15b30be 	ldrh	r3, [fp, #-14]
    ac10:	e20330ff 	and	r3, r3, #255	; 0xff
    ac14:	e20330ff 	and	r3, r3, #255	; 0xff
    ac18:	e1a00003 	mov	r0, r3
    ac1c:	ebffd942 	bl	112c <SSP_rx_handler_HL>
		SSP_rx_handler_HL(input_data>>8);
    ac20:	e15b30be 	ldrh	r3, [fp, #-14]
    ac24:	e1a03423 	mov	r3, r3, lsr #8
    ac28:	e1a03803 	mov	r3, r3, lsl #16
    ac2c:	e1a03823 	mov	r3, r3, lsr #16
    ac30:	e20330ff 	and	r3, r3, #255	; 0xff
    ac34:	e1a00003 	mov	r0, r3
    ac38:	ebffd93b 	bl	112c <SSP_rx_handler_HL>
    ac3c:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    ac40:	e283391a 	add	r3, r3, #425984	; 0x68000
    ac44:	e5933000 	ldr	r3, [r3]
    ac48:	e2033004 	and	r3, r3, #4	; 0x4
    ac4c:	e3530000 	cmp	r3, #0	; 0x0
    ac50:	1affffe9 	bne	abfc <SSPHandler+0x84>

		//SSP_trans_cnt+=2;
	    /* Wait until the Busy bit is cleared */
	//    while ( (!(SSPSR & SSPSR_BSY) )&&(timeout++<50) );
	}				/* interrupt will be cleared when */
					/* data register is read or written */
    }

    if ( regValue & SSPMIS_TXMIS )	/* Tx at least half empty */
    ac54:	e51b3014 	ldr	r3, [fp, #-20]
    ac58:	e2033008 	and	r3, r3, #8	; 0x8
    ac5c:	e3530000 	cmp	r3, #0	; 0x0
    ac60:	0a00002f 	beq	ad24 <SSPHandler+0x1ac>
    {
	/* transmit until it's full */
	while ( (SSPSR & SSPSR_TNF) )
    ac64:	ea000028 	b	ad0c <SSPHandler+0x194>
	{
	    if(CurrentTxIndex<SPIWR_num_bytes)
    ac68:	e59f30d0 	ldr	r3, [pc, #208]	; ad40 <.text+0xad40>
    ac6c:	e5933000 	ldr	r3, [r3]
    ac70:	e1a02003 	mov	r2, r3
    ac74:	e59f30c8 	ldr	r3, [pc, #200]	; ad44 <.text+0xad44>
    ac78:	e5933000 	ldr	r3, [r3]
    ac7c:	e1520003 	cmp	r2, r3
    ac80:	2a000014 	bcs	acd8 <SSPHandler+0x160>
	    {
	    	SSPDR = SPIWRData[CurrentTxIndex]|(SPIWRData[CurrentTxIndex+1]<<8);
    ac84:	e3a0128e 	mov	r1, #-536870904	; 0xe0000008
    ac88:	e281191a 	add	r1, r1, #425984	; 0x68000
    ac8c:	e59f30ac 	ldr	r3, [pc, #172]	; ad40 <.text+0xad40>
    ac90:	e5932000 	ldr	r2, [r3]
    ac94:	e59f30ac 	ldr	r3, [pc, #172]	; ad48 <.text+0xad48>
    ac98:	e7d33002 	ldrb	r3, [r3, r2]
    ac9c:	e1a00003 	mov	r0, r3
    aca0:	e59f3098 	ldr	r3, [pc, #152]	; ad40 <.text+0xad40>
    aca4:	e5933000 	ldr	r3, [r3]
    aca8:	e2832001 	add	r2, r3, #1	; 0x1
    acac:	e59f3094 	ldr	r3, [pc, #148]	; ad48 <.text+0xad48>
    acb0:	e7d33002 	ldrb	r3, [r3, r2]
    acb4:	e1a03403 	mov	r3, r3, lsl #8
    acb8:	e1803003 	orr	r3, r0, r3
    acbc:	e5813000 	str	r3, [r1]
	    	CurrentTxIndex+=2;
    acc0:	e59f3078 	ldr	r3, [pc, #120]	; ad40 <.text+0xad40>
    acc4:	e5933000 	ldr	r3, [r3]
    acc8:	e2832002 	add	r2, r3, #2	; 0x2
    accc:	e59f306c 	ldr	r3, [pc, #108]	; ad40 <.text+0xad40>
    acd0:	e5832000 	str	r2, [r3]
    acd4:	ea00000c 	b	ad0c <SSPHandler+0x194>
	    }
	    else
	    {
	    	CurrentTxIndex=0;
    acd8:	e59f2060 	ldr	r2, [pc, #96]	; ad40 <.text+0xad40>
    acdc:	e3a03000 	mov	r3, #0	; 0x0
    ace0:	e5823000 	str	r3, [r2]
	    	SPIWR_num_bytes=0;
    ace4:	e59f2058 	ldr	r2, [pc, #88]	; ad44 <.text+0xad44>
    ace8:	e3a03000 	mov	r3, #0	; 0x0
    acec:	e5823000 	str	r3, [r2]
	    	data_sent_to_LL=1;
    acf0:	e59f2054 	ldr	r2, [pc, #84]	; ad4c <.text+0xad4c>
    acf4:	e3a03001 	mov	r3, #1	; 0x1
    acf8:	e5c23000 	strb	r3, [r2]
			SSPDR=0;
    acfc:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    ad00:	e283391a 	add	r3, r3, #425984	; 0x68000
    ad04:	e3a02000 	mov	r2, #0	; 0x0
    ad08:	e5832000 	str	r2, [r3]
    ad0c:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    ad10:	e283391a 	add	r3, r3, #425984	; 0x68000
    ad14:	e5933000 	ldr	r3, [r3]
    ad18:	e2033002 	and	r3, r3, #2	; 0x2
    ad1c:	e3530000 	cmp	r3, #0	; 0x0
    ad20:	1affffd0 	bne	ac68 <SSPHandler+0xf0>
	    }

	    /* Wait until the Busy bit is cleared */
	//    while ( !(SSPSR & SSPSR_BSY) );
	}				/* interrupt will be cleared when */
					/* data register is read or written */
    }

    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    ad24:	e3a03000 	mov	r3, #0	; 0x0
    ad28:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    ad2c:	e3a02000 	mov	r2, #0	; 0x0
    ad30:	e5832000 	str	r2, [r3]
}
    ad34:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ad38:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ad3c:	e12fff1e 	bx	lr
    ad40:	40004fb4 	strmih	r4, [r0], -r4
    ad44:	40004fb0 	strmih	r4, [r0], -r0
    ad48:	40004fb8 	strmih	r4, [r0], -r8
    ad4c:	4000002a 	andmi	r0, r0, sl, lsr #32

0000ad50 <LL_write_init>:

void LL_write_init(void)
{
    ad50:	e1a0c00d 	mov	ip, sp
    ad54:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ad58:	e24cb004 	sub	fp, ip, #4	; 0x4
		SPIWRData[0]='>';
    ad5c:	e59f2028 	ldr	r2, [pc, #40]	; ad8c <.text+0xad8c>
    ad60:	e3a0303e 	mov	r3, #62	; 0x3e
    ad64:	e5c23000 	strb	r3, [r2]
		SPIWRData[1]='*';
    ad68:	e59f201c 	ldr	r2, [pc, #28]	; ad8c <.text+0xad8c>
    ad6c:	e3a0302a 	mov	r3, #42	; 0x2a
    ad70:	e5c23001 	strb	r3, [r2, #1]
		SPIWRData[2]='>';
    ad74:	e59f2010 	ldr	r2, [pc, #16]	; ad8c <.text+0xad8c>
    ad78:	e3a0303e 	mov	r3, #62	; 0x3e
    ad7c:	e5c23002 	strb	r3, [r2, #2]
}
    ad80:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ad84:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ad88:	e12fff1e 	bx	lr
    ad8c:	40004fb8 	strmih	r4, [r0], -r8

0000ad90 <LL_write>:

int LL_write(unsigned char *data, unsigned short cnt, unsigned char PD )	//write data to high-level processor
{
    ad90:	e1a0c00d 	mov	ip, sp
    ad94:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ad98:	e24cb004 	sub	fp, ip, #4	; 0x4
    ad9c:	e24dd014 	sub	sp, sp, #20	; 0x14
    ada0:	e50b0014 	str	r0, [fp, #-20]
    ada4:	e1a03001 	mov	r3, r1
    ada8:	e14b31b8 	strh	r3, [fp, #-24]
    adac:	e1a03002 	mov	r3, r2
    adb0:	e54b301c 	strb	r3, [fp, #-28]
	unsigned int i;

	if(data_sent_to_LL)
    adb4:	e59f31d0 	ldr	r3, [pc, #464]	; af8c <.text+0xaf8c>
    adb8:	e5d33000 	ldrb	r3, [r3]
    adbc:	e3530000 	cmp	r3, #0	; 0x0
    adc0:	0a00001f 	beq	ae44 <LL_write+0xb4>
	{
		SPIWRData[3]=PD;
    adc4:	e59f31c4 	ldr	r3, [pc, #452]	; af90 <.text+0xaf90>
    adc8:	e55b201c 	ldrb	r2, [fp, #-28]
    adcc:	e5c32003 	strb	r2, [r3, #3]
		for(i=0; i<cnt; i++)
    add0:	e3a03000 	mov	r3, #0	; 0x0
    add4:	e50b3010 	str	r3, [fp, #-16]
    add8:	ea00000a 	b	ae08 <LL_write+0x78>
		{
			SPIWRData[i+4]=data[i];
    addc:	e51b3010 	ldr	r3, [fp, #-16]
    ade0:	e2831004 	add	r1, r3, #4	; 0x4
    ade4:	e51b2010 	ldr	r2, [fp, #-16]
    ade8:	e51b3014 	ldr	r3, [fp, #-20]
    adec:	e0823003 	add	r3, r2, r3
    adf0:	e5d33000 	ldrb	r3, [r3]
    adf4:	e59f2194 	ldr	r2, [pc, #404]	; af90 <.text+0xaf90>
    adf8:	e7c23001 	strb	r3, [r2, r1]
    adfc:	e51b3010 	ldr	r3, [fp, #-16]
    ae00:	e2833001 	add	r3, r3, #1	; 0x1
    ae04:	e50b3010 	str	r3, [fp, #-16]
    ae08:	e15b21b8 	ldrh	r2, [fp, #-24]
    ae0c:	e51b3010 	ldr	r3, [fp, #-16]
    ae10:	e1520003 	cmp	r2, r3
    ae14:	8afffff0 	bhi	addc <LL_write+0x4c>
		}
		SPIWRData[cnt+4]=0;
    ae18:	e15b31b8 	ldrh	r3, [fp, #-24]
    ae1c:	e2831004 	add	r1, r3, #4	; 0x4
    ae20:	e59f2168 	ldr	r2, [pc, #360]	; af90 <.text+0xaf90>
    ae24:	e3a03000 	mov	r3, #0	; 0x0
    ae28:	e7c23001 	strb	r3, [r2, r1]
		SPIWR_num_bytes=cnt+5;
    ae2c:	e15b31b8 	ldrh	r3, [fp, #-24]
    ae30:	e2833005 	add	r3, r3, #5	; 0x5
    ae34:	e1a02003 	mov	r2, r3
    ae38:	e59f3154 	ldr	r3, [pc, #340]	; af94 <.text+0xaf94>
    ae3c:	e5832000 	str	r2, [r3]
    ae40:	ea000047 	b	af64 <LL_write+0x1d4>
	}
	else if(SPIWR_num_bytes+cnt<127)
    ae44:	e15b21b8 	ldrh	r2, [fp, #-24]
    ae48:	e59f3144 	ldr	r3, [pc, #324]	; af94 <.text+0xaf94>
    ae4c:	e5933000 	ldr	r3, [r3]
    ae50:	e0823003 	add	r3, r2, r3
    ae54:	e353007e 	cmp	r3, #126	; 0x7e
    ae58:	8a00003e 	bhi	af58 <LL_write+0x1c8>
	{
		SPIWRData[SPIWR_num_bytes-1]='>';
    ae5c:	e59f3130 	ldr	r3, [pc, #304]	; af94 <.text+0xaf94>
    ae60:	e5933000 	ldr	r3, [r3]
    ae64:	e2431001 	sub	r1, r3, #1	; 0x1
    ae68:	e59f2120 	ldr	r2, [pc, #288]	; af90 <.text+0xaf90>
    ae6c:	e3a0303e 	mov	r3, #62	; 0x3e
    ae70:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[0+SPIWR_num_bytes]='*';
    ae74:	e59f3118 	ldr	r3, [pc, #280]	; af94 <.text+0xaf94>
    ae78:	e5931000 	ldr	r1, [r3]
    ae7c:	e59f210c 	ldr	r2, [pc, #268]	; af90 <.text+0xaf90>
    ae80:	e3a0302a 	mov	r3, #42	; 0x2a
    ae84:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[1+SPIWR_num_bytes]='>';
    ae88:	e59f3104 	ldr	r3, [pc, #260]	; af94 <.text+0xaf94>
    ae8c:	e5933000 	ldr	r3, [r3]
    ae90:	e2831001 	add	r1, r3, #1	; 0x1
    ae94:	e59f20f4 	ldr	r2, [pc, #244]	; af90 <.text+0xaf90>
    ae98:	e3a0303e 	mov	r3, #62	; 0x3e
    ae9c:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[2+SPIWR_num_bytes]=PD;
    aea0:	e59f30ec 	ldr	r3, [pc, #236]	; af94 <.text+0xaf94>
    aea4:	e5933000 	ldr	r3, [r3]
    aea8:	e2831002 	add	r1, r3, #2	; 0x2
    aeac:	e59f20dc 	ldr	r2, [pc, #220]	; af90 <.text+0xaf90>
    aeb0:	e55b301c 	ldrb	r3, [fp, #-28]
    aeb4:	e7c23001 	strb	r3, [r2, r1]
		for(i=SPIWR_num_bytes; i<cnt+SPIWR_num_bytes; i++)
    aeb8:	e59f30d4 	ldr	r3, [pc, #212]	; af94 <.text+0xaf94>
    aebc:	e5933000 	ldr	r3, [r3]
    aec0:	e50b3010 	str	r3, [fp, #-16]
    aec4:	ea00000e 	b	af04 <LL_write+0x174>
		{
			SPIWRData[i+3]=data[i-SPIWR_num_bytes];
    aec8:	e51b3010 	ldr	r3, [fp, #-16]
    aecc:	e2831003 	add	r1, r3, #3	; 0x3
    aed0:	e59f30bc 	ldr	r3, [pc, #188]	; af94 <.text+0xaf94>
    aed4:	e5932000 	ldr	r2, [r3]
    aed8:	e51b3010 	ldr	r3, [fp, #-16]
    aedc:	e0623003 	rsb	r3, r2, r3
    aee0:	e1a02003 	mov	r2, r3
    aee4:	e51b3014 	ldr	r3, [fp, #-20]
    aee8:	e0823003 	add	r3, r2, r3
    aeec:	e5d33000 	ldrb	r3, [r3]
    aef0:	e59f2098 	ldr	r2, [pc, #152]	; af90 <.text+0xaf90>
    aef4:	e7c23001 	strb	r3, [r2, r1]
    aef8:	e51b3010 	ldr	r3, [fp, #-16]
    aefc:	e2833001 	add	r3, r3, #1	; 0x1
    af00:	e50b3010 	str	r3, [fp, #-16]
    af04:	e15b21b8 	ldrh	r2, [fp, #-24]
    af08:	e59f3084 	ldr	r3, [pc, #132]	; af94 <.text+0xaf94>
    af0c:	e5933000 	ldr	r3, [r3]
    af10:	e0822003 	add	r2, r2, r3
    af14:	e51b3010 	ldr	r3, [fp, #-16]
    af18:	e1520003 	cmp	r2, r3
    af1c:	8affffe9 	bhi	aec8 <LL_write+0x138>
		}
		SPIWR_num_bytes+=cnt+5;
    af20:	e15b21b8 	ldrh	r2, [fp, #-24]
    af24:	e59f3068 	ldr	r3, [pc, #104]	; af94 <.text+0xaf94>
    af28:	e5933000 	ldr	r3, [r3]
    af2c:	e0823003 	add	r3, r2, r3
    af30:	e2832005 	add	r2, r3, #5	; 0x5
    af34:	e59f3058 	ldr	r3, [pc, #88]	; af94 <.text+0xaf94>
    af38:	e5832000 	str	r2, [r3]
		SPIWRData[SPIWR_num_bytes-1]=0;
    af3c:	e59f3050 	ldr	r3, [pc, #80]	; af94 <.text+0xaf94>
    af40:	e5933000 	ldr	r3, [r3]
    af44:	e2431001 	sub	r1, r3, #1	; 0x1
    af48:	e59f2040 	ldr	r2, [pc, #64]	; af90 <.text+0xaf90>
    af4c:	e3a03000 	mov	r3, #0	; 0x0
    af50:	e7c23001 	strb	r3, [r2, r1]
    af54:	ea000002 	b	af64 <LL_write+0x1d4>
	}
	else return(0);
    af58:	e3a03000 	mov	r3, #0	; 0x0
    af5c:	e50b3020 	str	r3, [fp, #-32]
    af60:	ea000004 	b	af78 <LL_write+0x1e8>
	data_sent_to_LL=0;
    af64:	e59f3020 	ldr	r3, [pc, #32]	; af8c <.text+0xaf8c>
    af68:	e3a02000 	mov	r2, #0	; 0x0
    af6c:	e5c32000 	strb	r2, [r3]

	return(1);
    af70:	e3a03001 	mov	r3, #1	; 0x1
    af74:	e50b3020 	str	r3, [fp, #-32]
    af78:	e51b3020 	ldr	r3, [fp, #-32]
}
    af7c:	e1a00003 	mov	r0, r3
    af80:	e24bd00c 	sub	sp, fp, #12	; 0xc
    af84:	e89d6800 	ldmia	sp, {fp, sp, lr}
    af88:	e12fff1e 	bx	lr
    af8c:	4000002a 	andmi	r0, r0, sl, lsr #32
    af90:	40004fb8 	strmih	r4, [r0], -r8
    af94:	40004fb0 	strmih	r4, [r0], -r0

0000af98 <PTU_init>:

unsigned char PTU_enable_plain_ch7_to_servo=0; // channel 7 is mapped plain to 1-2ms servo output

void PTU_init(void)
{
    af98:	e1a0c00d 	mov	ip, sp
    af9c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    afa0:	e24cb004 	sub	fp, ip, #4	; 0x4
#ifdef HUMMINGBIRD_ROLL_SERVO
#ifndef HUMMINGBIRD_ROLL_SERVO_ON_SSEL0
	PINSEL0&=~0x01;
	PINSEL0|=0x02;
#else
	PINSEL0|=0x8000;
    afa4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    afa8:	e282290b 	add	r2, r2, #180224	; 0x2c000
    afac:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    afb0:	e283390b 	add	r3, r3, #180224	; 0x2c000
    afb4:	e5933000 	ldr	r3, [r3]
    afb8:	e3833902 	orr	r3, r3, #32768	; 0x8000
    afbc:	e5823000 	str	r3, [r2]
	PINSEL0&=~0x4000;
    afc0:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    afc4:	e282290b 	add	r2, r2, #180224	; 0x2c000
    afc8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    afcc:	e283390b 	add	r3, r3, #180224	; 0x2c000
    afd0:	e5933000 	ldr	r3, [r3]
    afd4:	e3c33901 	bic	r3, r3, #16384	; 0x4000
    afd8:	e5823000 	str	r3, [r2]
#endif
#endif

#ifdef PELICAN_PTU

    CAMERA_ptu.servo_pitch_offset=61500;
    afdc:	e59f20cc 	ldr	r2, [pc, #204]	; b0b0 <.text+0xb0b0>
    afe0:	e3a03a0f 	mov	r3, #61440	; 0xf000
    afe4:	e283303c 	add	r3, r3, #60	; 0x3c
    afe8:	e5823004 	str	r3, [r2, #4]
	CAMERA_ptu.servo_pitch_scale=54853;
    afec:	e59f20bc 	ldr	r2, [pc, #188]	; b0b0 <.text+0xb0b0>
    aff0:	e3a03cd6 	mov	r3, #54784	; 0xd600
    aff4:	e2833045 	add	r3, r3, #69	; 0x45
    aff8:	e582300c 	str	r3, [r2, #12]
	CAMERA_ptu.servo_pitch_min=46000;
    affc:	e59f20ac 	ldr	r2, [pc, #172]	; b0b0 <.text+0xb0b0>
    b000:	e3a03cb3 	mov	r3, #45824	; 0xb300
    b004:	e28330b0 	add	r3, r3, #176	; 0xb0
    b008:	e5823010 	str	r3, [r2, #16]
	CAMERA_ptu.servo_pitch_max=128000;
    b00c:	e59f209c 	ldr	r2, [pc, #156]	; b0b0 <.text+0xb0b0>
    b010:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    b014:	e5823014 	str	r3, [r2, #20]

	if(PTU_cam_option_4_version!=2)
    b018:	e59f3094 	ldr	r3, [pc, #148]	; b0b4 <.text+0xb0b4>
    b01c:	e5d33000 	ldrb	r3, [r3]
    b020:	e3530002 	cmp	r3, #2	; 0x2
    b024:	0a00000f 	beq	b068 <PTU_init+0xd0>
	{
		CAMERA_ptu.servo_roll_offset=82000;//74000;
    b028:	e59f2080 	ldr	r2, [pc, #128]	; b0b0 <.text+0xb0b0>
    b02c:	e3a03905 	mov	r3, #81920	; 0x14000
    b030:	e2833050 	add	r3, r3, #80	; 0x50
    b034:	e5823000 	str	r3, [r2]
		CAMERA_ptu.servo_roll_scale=220000;	//=90 110000
    b038:	e59f2070 	ldr	r2, [pc, #112]	; b0b0 <.text+0xb0b0>
    b03c:	e3a03bd6 	mov	r3, #219136	; 0x35800
    b040:	e2833e36 	add	r3, r3, #864	; 0x360
    b044:	e5823008 	str	r3, [r2, #8]
		CAMERA_ptu.servo_roll_min=46000;//53900;
    b048:	e59f2060 	ldr	r2, [pc, #96]	; b0b0 <.text+0xb0b0>
    b04c:	e3a03cb3 	mov	r3, #45824	; 0xb300
    b050:	e28330b0 	add	r3, r3, #176	; 0xb0
    b054:	e5823018 	str	r3, [r2, #24]
		CAMERA_ptu.servo_roll_max=128000;//94500;
    b058:	e59f2050 	ldr	r2, [pc, #80]	; b0b0 <.text+0xb0b0>
    b05c:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    b060:	e582301c 	str	r3, [r2, #28]
    b064:	ea00000e 	b	b0a4 <PTU_init+0x10c>
	}
	else
	{
		CAMERA_ptu.servo_roll_offset=82000;//74000;
    b068:	e59f2040 	ldr	r2, [pc, #64]	; b0b0 <.text+0xb0b0>
    b06c:	e3a03905 	mov	r3, #81920	; 0x14000
    b070:	e2833050 	add	r3, r3, #80	; 0x50
    b074:	e5823000 	str	r3, [r2]
		CAMERA_ptu.servo_roll_scale=115000;	//=90 110000
    b078:	e59f2030 	ldr	r2, [pc, #48]	; b0b0 <.text+0xb0b0>
    b07c:	e3a03907 	mov	r3, #114688	; 0x1c000
    b080:	e2833f4e 	add	r3, r3, #312	; 0x138
    b084:	e5823008 	str	r3, [r2, #8]
		CAMERA_ptu.servo_roll_min=46000;//53900;
    b088:	e59f2020 	ldr	r2, [pc, #32]	; b0b0 <.text+0xb0b0>
    b08c:	e3a03cb3 	mov	r3, #45824	; 0xb300
    b090:	e28330b0 	add	r3, r3, #176	; 0xb0
    b094:	e5823018 	str	r3, [r2, #24]
		CAMERA_ptu.servo_roll_max=128000;//94500;
    b098:	e59f2010 	ldr	r2, [pc, #16]	; b0b0 <.text+0xb0b0>
    b09c:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    b0a0:	e582301c 	str	r3, [r2, #28]
	}
#endif
}
    b0a4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b0a8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b0ac:	e12fff1e 	bx	lr
    b0b0:	400050c4 	andmi	r5, r0, r4, asr #1
    b0b4:	40000021 	andmi	r0, r0, r1, lsr #32

0000b0b8 <PTU_update>:


void PTU_update(void)
{
    b0b8:	e1a0c00d 	mov	ip, sp
    b0bc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b0c0:	e24cb004 	sub	fp, ip, #4	; 0x4
    b0c4:	e24dd00c 	sub	sp, sp, #12	; 0xc
	static int ptu_cnt=0;
	if(++ptu_cnt>9)	//generate 100Hz
    b0c8:	e59f32c8 	ldr	r3, [pc, #712]	; b398 <.text+0xb398>
    b0cc:	e5933000 	ldr	r3, [r3]
    b0d0:	e2832001 	add	r2, r3, #1	; 0x1
    b0d4:	e59f32bc 	ldr	r3, [pc, #700]	; b398 <.text+0xb398>
    b0d8:	e5832000 	str	r2, [r3]
    b0dc:	e59f32b4 	ldr	r3, [pc, #692]	; b398 <.text+0xb398>
    b0e0:	e5933000 	ldr	r3, [r3]
    b0e4:	e3530009 	cmp	r3, #9	; 0x9
    b0e8:	da0000a7 	ble	b38c <PTU_update+0x2d4>
	{
		ptu_cnt=0;
    b0ec:	e59f22a4 	ldr	r2, [pc, #676]	; b398 <.text+0xb398>
    b0f0:	e3a03000 	mov	r3, #0	; 0x0
    b0f4:	e5823000 	str	r3, [r2]

		if (PTU_enable_plain_ch7_to_servo)
    b0f8:	e59f329c 	ldr	r3, [pc, #668]	; b39c <.text+0xb39c>
    b0fc:	e5d33000 	ldrb	r3, [r3]
    b100:	e3530000 	cmp	r3, #0	; 0x0
    b104:	0a000025 	beq	b1a0 <PTU_update+0xe8>
		{
			int value;

			value= 88473+(((int)RO_RC_Data.channel[4]-2048)*29491)/2048;
    b108:	e59f3290 	ldr	r3, [pc, #656]	; b3a0 <.text+0xb3a0>
    b10c:	e1d330b8 	ldrh	r3, [r3, #8]
    b110:	e1a02003 	mov	r2, r3
    b114:	e1a03002 	mov	r3, r2
    b118:	e1a03283 	mov	r3, r3, lsl #5
    b11c:	e0833002 	add	r3, r3, r2
    b120:	e1a03183 	mov	r3, r3, lsl #3
    b124:	e0623003 	rsb	r3, r2, r3
    b128:	e1a03103 	mov	r3, r3, lsl #2
    b12c:	e0833002 	add	r3, r3, r2
    b130:	e1a03103 	mov	r3, r3, lsl #2
    b134:	e0833002 	add	r3, r3, r2
    b138:	e1a02183 	mov	r2, r3, lsl #3
    b13c:	e0633002 	rsb	r3, r3, r2
    b140:	e283333f 	add	r3, r3, #-67108864	; 0xfc000000
    b144:	e2833866 	add	r3, r3, #6684672	; 0x660000
    b148:	e2833b1a 	add	r3, r3, #26624	; 0x6800
    b14c:	e1a02003 	mov	r2, r3
    b150:	e2823e7f 	add	r3, r2, #2032	; 0x7f0
    b154:	e283300f 	add	r3, r3, #15	; 0xf
    b158:	e3520000 	cmp	r2, #0	; 0x0
    b15c:	b1a02003 	movlt	r2, r3
    b160:	e1a035c2 	mov	r3, r2, asr #11
    b164:	e2833b56 	add	r3, r3, #88064	; 0x15800
    b168:	e2833f66 	add	r3, r3, #408	; 0x198
    b16c:	e2833001 	add	r3, r3, #1	; 0x1
    b170:	e50b3010 	str	r3, [fp, #-16]

		    PWMMR5 = value;
    b174:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    b178:	e2833905 	add	r3, r3, #81920	; 0x14000
    b17c:	e2833044 	add	r3, r3, #68	; 0x44
    b180:	e51b2010 	ldr	r2, [fp, #-16]
    b184:	e5832000 	str	r2, [r3]
			PWMLER = LER5_EN|LER1_EN|LER2_EN;
    b188:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    b18c:	e2833905 	add	r3, r3, #81920	; 0x14000
    b190:	e2833050 	add	r3, r3, #80	; 0x50
    b194:	e3a02026 	mov	r2, #38	; 0x26
    b198:	e5832000 	str	r2, [r3]

			return;
    b19c:	ea00007a 	b	b38c <PTU_update+0x2d4>
		}
    	int angle_pitch, angle_roll;

    	PTU_update_middle_positions_by_stick();
    b1a0:	eb0000f5 	bl	b57c <PTU_update_middle_positions_by_stick>

#ifdef CAMMOUNT_XCONFIG	//rotate pitch/roll tiltcompensation for 45
#ifndef CAM_FACING_FRONT_RIGHT
    angle_pitch=IMU_CalcData.angle_nick*707/1000+IMU_CalcData.angle_roll*707/1000;
    angle_roll=IMU_CalcData.angle_roll*707/1000-IMU_CalcData.angle_nick*707/1000;
#else
    angle_roll=IMU_CalcData.angle_nick*707/1000+IMU_CalcData.angle_roll*707/1000;
    b1a4:	e59f31f8 	ldr	r3, [pc, #504]	; b3a4 <.text+0xb3a4>
    b1a8:	e5931000 	ldr	r1, [r3]
    b1ac:	e1a03001 	mov	r3, r1
    b1b0:	e1a03103 	mov	r3, r3, lsl #2
    b1b4:	e0833001 	add	r3, r3, r1
    b1b8:	e1a02103 	mov	r2, r3, lsl #2
    b1bc:	e0833002 	add	r3, r3, r2
    b1c0:	e1a03103 	mov	r3, r3, lsl #2
    b1c4:	e0833001 	add	r3, r3, r1
    b1c8:	e1a02183 	mov	r2, r3, lsl #3
    b1cc:	e0631002 	rsb	r1, r3, r2
    b1d0:	e59f31d0 	ldr	r3, [pc, #464]	; b3a8 <.text+0xb3a8>
    b1d4:	e0c32391 	smull	r2, r3, r1, r3
    b1d8:	e1a02343 	mov	r2, r3, asr #6
    b1dc:	e1a03fc1 	mov	r3, r1, asr #31
    b1e0:	e0630002 	rsb	r0, r3, r2
    b1e4:	e59f31b8 	ldr	r3, [pc, #440]	; b3a4 <.text+0xb3a4>
    b1e8:	e5931004 	ldr	r1, [r3, #4]
    b1ec:	e1a03001 	mov	r3, r1
    b1f0:	e1a03103 	mov	r3, r3, lsl #2
    b1f4:	e0833001 	add	r3, r3, r1
    b1f8:	e1a02103 	mov	r2, r3, lsl #2
    b1fc:	e0833002 	add	r3, r3, r2
    b200:	e1a03103 	mov	r3, r3, lsl #2
    b204:	e0833001 	add	r3, r3, r1
    b208:	e1a02183 	mov	r2, r3, lsl #3
    b20c:	e0631002 	rsb	r1, r3, r2
    b210:	e59f3190 	ldr	r3, [pc, #400]	; b3a8 <.text+0xb3a8>
    b214:	e0c32391 	smull	r2, r3, r1, r3
    b218:	e1a02343 	mov	r2, r3, asr #6
    b21c:	e1a03fc1 	mov	r3, r1, asr #31
    b220:	e0633002 	rsb	r3, r3, r2
    b224:	e0803003 	add	r3, r0, r3
    b228:	e50b3014 	str	r3, [fp, #-20]
    angle_pitch=-IMU_CalcData.angle_roll*707/1000+IMU_CalcData.angle_nick*707/1000;
    b22c:	e59f3170 	ldr	r3, [pc, #368]	; b3a4 <.text+0xb3a4>
    b230:	e5932004 	ldr	r2, [r3, #4]
    b234:	e1a03002 	mov	r3, r2
    b238:	e1a03b03 	mov	r3, r3, lsl #22
    b23c:	e0623003 	rsb	r3, r2, r3
    b240:	e1a03103 	mov	r3, r3, lsl #2
    b244:	e0833002 	add	r3, r3, r2
    b248:	e1a03103 	mov	r3, r3, lsl #2
    b24c:	e0833002 	add	r3, r3, r2
    b250:	e1a03203 	mov	r3, r3, lsl #4
    b254:	e0623003 	rsb	r3, r2, r3
    b258:	e1a03103 	mov	r3, r3, lsl #2
    b25c:	e0831002 	add	r1, r3, r2
    b260:	e59f3140 	ldr	r3, [pc, #320]	; b3a8 <.text+0xb3a8>
    b264:	e0c32391 	smull	r2, r3, r1, r3
    b268:	e1a02343 	mov	r2, r3, asr #6
    b26c:	e1a03fc1 	mov	r3, r1, asr #31
    b270:	e0630002 	rsb	r0, r3, r2
    b274:	e59f3128 	ldr	r3, [pc, #296]	; b3a4 <.text+0xb3a4>
    b278:	e5931000 	ldr	r1, [r3]
    b27c:	e1a03001 	mov	r3, r1
    b280:	e1a03103 	mov	r3, r3, lsl #2
    b284:	e0833001 	add	r3, r3, r1
    b288:	e1a02103 	mov	r2, r3, lsl #2
    b28c:	e0833002 	add	r3, r3, r2
    b290:	e1a03103 	mov	r3, r3, lsl #2
    b294:	e0833001 	add	r3, r3, r1
    b298:	e1a02183 	mov	r2, r3, lsl #3
    b29c:	e0631002 	rsb	r1, r3, r2
    b2a0:	e59f3100 	ldr	r3, [pc, #256]	; b3a8 <.text+0xb3a8>
    b2a4:	e0c32391 	smull	r2, r3, r1, r3
    b2a8:	e1a02343 	mov	r2, r3, asr #6
    b2ac:	e1a03fc1 	mov	r3, r1, asr #31
    b2b0:	e0633002 	rsb	r3, r3, r2
    b2b4:	e0803003 	add	r3, r0, r3
    b2b8:	e50b3018 	str	r3, [fp, #-24]
#endif
#else
    angle_pitch=IMU_CalcData.angle_nick;
    angle_roll=IMU_CalcData.angle_roll;
#endif
		static int cam_angle_pitch=0;
#ifdef SET_CAMERA_ANGLE_INCREMENTAL
		if(LL_1khz_attitude_data.RC_data[4]>192) cam_angle_pitch+=200;
		else if(LL_1khz_attitude_data.RC_data[4]<64) cam_angle_pitch-=200;
		if(cam_angle_pitch>55000) cam_angle_pitch=55000;
		if(cam_angle_pitch<-55000) cam_angle_pitch=-55000;
#else
		cam_angle_pitch=CAMERA_Commands.desired_angle_pitch;
    b2bc:	e59f30e8 	ldr	r3, [pc, #232]	; b3ac <.text+0xb3ac>
    b2c0:	e5932004 	ldr	r2, [r3, #4]
    b2c4:	e59f30e4 	ldr	r3, [pc, #228]	; b3b0 <.text+0xb3b0>
    b2c8:	e5832000 	str	r2, [r3]
		if(cam_angle_pitch<-90000) cam_angle_pitch=-90000;
    b2cc:	e59f30dc 	ldr	r3, [pc, #220]	; b3b0 <.text+0xb3b0>
    b2d0:	e5932000 	ldr	r2, [r3]
    b2d4:	e3e03b57 	mvn	r3, #89088	; 0x15c00
    b2d8:	e2433fe3 	sub	r3, r3, #908	; 0x38c
    b2dc:	e2433003 	sub	r3, r3, #3	; 0x3
    b2e0:	e1520003 	cmp	r2, r3
    b2e4:	aa000005 	bge	b300 <PTU_update+0x248>
    b2e8:	e59f20c0 	ldr	r2, [pc, #192]	; b3b0 <.text+0xb3b0>
    b2ec:	e3e03b57 	mvn	r3, #89088	; 0x15c00
    b2f0:	e2433fe3 	sub	r3, r3, #908	; 0x38c
    b2f4:	e2433003 	sub	r3, r3, #3	; 0x3
    b2f8:	e5823000 	str	r3, [r2]
    b2fc:	ea000006 	b	b31c <PTU_update+0x264>
		else if(cam_angle_pitch>0) cam_angle_pitch=0;
    b300:	e59f30a8 	ldr	r3, [pc, #168]	; b3b0 <.text+0xb3b0>
    b304:	e5933000 	ldr	r3, [r3]
    b308:	e3530000 	cmp	r3, #0	; 0x0
    b30c:	da000002 	ble	b31c <PTU_update+0x264>
    b310:	e59f2098 	ldr	r2, [pc, #152]	; b3b0 <.text+0xb3b0>
    b314:	e3a03000 	mov	r3, #0	; 0x0
    b318:	e5823000 	str	r3, [r2]
#endif
		if(CAMERA_Commands.status&0x02)	//no tilt compensation
    b31c:	e59f3088 	ldr	r3, [pc, #136]	; b3ac <.text+0xb3ac>
    b320:	e1d330b0 	ldrh	r3, [r3]
    b324:	e2033002 	and	r3, r3, #2	; 0x2
    b328:	e3530000 	cmp	r3, #0	; 0x0
    b32c:	0a000009 	beq	b358 <PTU_update+0x2a0>
		{
			SERVO_pitch_move((CAMERA_OFFSET_HUMMINGBIRD_PITCH+cam_angle_pitch)*HUMMINGBIRD_SERVO_DIRECTION_PITCH);
    b330:	e59f3078 	ldr	r3, [pc, #120]	; b3b0 <.text+0xb3b0>
    b334:	e5933000 	ldr	r3, [r3]
    b338:	e1a00003 	mov	r0, r3
    b33c:	eb00001c 	bl	b3b4 <SERVO_pitch_move>
			SERVO_roll_move((CAMERA_OFFSET_HUMMINGBIRD_ROLL+CAMERA_Commands.desired_angle_roll)*HUMMINGBIRD_SERVO_DIRECTION_ROLL);
    b340:	e59f3064 	ldr	r3, [pc, #100]	; b3ac <.text+0xb3ac>
    b344:	e5933008 	ldr	r3, [r3, #8]
    b348:	e2633000 	rsb	r3, r3, #0	; 0x0
    b34c:	e1a00003 	mov	r0, r3
    b350:	eb000051 	bl	b49c <SERVO_roll_move>
    b354:	ea00000c 	b	b38c <PTU_update+0x2d4>
		}
		else
		{
			SERVO_pitch_move((CAMERA_OFFSET_HUMMINGBIRD_PITCH+cam_angle_pitch+angle_pitch)*HUMMINGBIRD_SERVO_DIRECTION_PITCH);
    b358:	e59f3050 	ldr	r3, [pc, #80]	; b3b0 <.text+0xb3b0>
    b35c:	e5932000 	ldr	r2, [r3]
    b360:	e51b3018 	ldr	r3, [fp, #-24]
    b364:	e0823003 	add	r3, r2, r3
    b368:	e1a00003 	mov	r0, r3
    b36c:	eb000010 	bl	b3b4 <SERVO_pitch_move>
			SERVO_roll_move((CAMERA_OFFSET_HUMMINGBIRD_ROLL+CAMERA_Commands.desired_angle_roll+angle_roll)*HUMMINGBIRD_SERVO_DIRECTION_ROLL);
    b370:	e59f3034 	ldr	r3, [pc, #52]	; b3ac <.text+0xb3ac>
    b374:	e5932008 	ldr	r2, [r3, #8]
    b378:	e51b3014 	ldr	r3, [fp, #-20]
    b37c:	e0823003 	add	r3, r2, r3
    b380:	e2633000 	rsb	r3, r3, #0	; 0x0
    b384:	e1a00003 	mov	r0, r3
    b388:	eb000043 	bl	b49c <SERVO_roll_move>
		}
	}
}
    b38c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b390:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b394:	e12fff1e 	bx	lr
    b398:	4000121c 	andmi	r1, r0, ip, lsl r2
    b39c:	40001214 	andmi	r1, r0, r4, lsl r2
    b3a0:	4000208c 	andmi	r2, r0, ip, lsl #1
    b3a4:	40004de0 	andmi	r4, r0, r0, ror #27
    b3a8:	10624dd3 	ldrned	r4, [r2], #-211
    b3ac:	400050b8 	strmih	r5, [r0], -r8
    b3b0:	40001218 	andmi	r1, r0, r8, lsl r2

0000b3b4 <SERVO_pitch_move>:


void SERVO_pitch_move (int angle)
{
    b3b4:	e1a0c00d 	mov	ip, sp
    b3b8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b3bc:	e24cb004 	sub	fp, ip, #4	; 0x4
    b3c0:	e24dd008 	sub	sp, sp, #8	; 0x8
    b3c4:	e50b0014 	str	r0, [fp, #-20]
    unsigned int value;
    value=CAMERA_ptu.servo_pitch_offset+(angle/10)*CAMERA_ptu.servo_pitch_scale/9000;	//9000
    b3c8:	e59f30c0 	ldr	r3, [pc, #192]	; b490 <.text+0xb490>
    b3cc:	e5930004 	ldr	r0, [r3, #4]
    b3d0:	e51b1014 	ldr	r1, [fp, #-20]
    b3d4:	e59f30b8 	ldr	r3, [pc, #184]	; b494 <.text+0xb494>
    b3d8:	e0c32391 	smull	r2, r3, r1, r3
    b3dc:	e1a02143 	mov	r2, r3, asr #2
    b3e0:	e1a03fc1 	mov	r3, r1, asr #31
    b3e4:	e0632002 	rsb	r2, r3, r2
    b3e8:	e59f30a0 	ldr	r3, [pc, #160]	; b490 <.text+0xb490>
    b3ec:	e593300c 	ldr	r3, [r3, #12]
    b3f0:	e0010293 	mul	r1, r3, r2
    b3f4:	e59f309c 	ldr	r3, [pc, #156]	; b498 <.text+0xb498>
    b3f8:	e0c32391 	smull	r2, r3, r1, r3
    b3fc:	e1a02643 	mov	r2, r3, asr #12
    b400:	e1a03fc1 	mov	r3, r1, asr #31
    b404:	e0633002 	rsb	r3, r3, r2
    b408:	e0803003 	add	r3, r0, r3
    b40c:	e50b3010 	str	r3, [fp, #-16]

    if(value>CAMERA_ptu.servo_pitch_max) value=CAMERA_ptu.servo_pitch_max;
    b410:	e59f3078 	ldr	r3, [pc, #120]	; b490 <.text+0xb490>
    b414:	e5933014 	ldr	r3, [r3, #20]
    b418:	e1a02003 	mov	r2, r3
    b41c:	e51b3010 	ldr	r3, [fp, #-16]
    b420:	e1520003 	cmp	r2, r3
    b424:	2a000003 	bcs	b438 <SERVO_pitch_move+0x84>
    b428:	e59f3060 	ldr	r3, [pc, #96]	; b490 <.text+0xb490>
    b42c:	e5933014 	ldr	r3, [r3, #20]
    b430:	e50b3010 	str	r3, [fp, #-16]
    b434:	ea000008 	b	b45c <SERVO_pitch_move+0xa8>
    else if(value<CAMERA_ptu.servo_pitch_min) value=CAMERA_ptu.servo_pitch_min;
    b438:	e59f3050 	ldr	r3, [pc, #80]	; b490 <.text+0xb490>
    b43c:	e5933010 	ldr	r3, [r3, #16]
    b440:	e1a02003 	mov	r2, r3
    b444:	e51b3010 	ldr	r3, [fp, #-16]
    b448:	e1520003 	cmp	r2, r3
    b44c:	9a000002 	bls	b45c <SERVO_pitch_move+0xa8>
    b450:	e59f3038 	ldr	r3, [pc, #56]	; b490 <.text+0xb490>
    b454:	e5933010 	ldr	r3, [r3, #16]
    b458:	e50b3010 	str	r3, [fp, #-16]

    PWMMR5 = value;
    b45c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    b460:	e2833905 	add	r3, r3, #81920	; 0x14000
    b464:	e2833044 	add	r3, r3, #68	; 0x44
    b468:	e51b2010 	ldr	r2, [fp, #-16]
    b46c:	e5832000 	str	r2, [r3]
    PWMLER = LER5_EN|LER1_EN|LER2_EN;
    b470:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    b474:	e2833905 	add	r3, r3, #81920	; 0x14000
    b478:	e2833050 	add	r3, r3, #80	; 0x50
    b47c:	e3a02026 	mov	r2, #38	; 0x26
    b480:	e5832000 	str	r2, [r3]
}
    b484:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b488:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b48c:	e12fff1e 	bx	lr
    b490:	400050c4 	andmi	r5, r0, r4, asr #1
    b494:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    b498:	7482296b 	strvc	r2, [r2], #2411

0000b49c <SERVO_roll_move>:

void SERVO_roll_move (int angle)
{
    b49c:	e1a0c00d 	mov	ip, sp
    b4a0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b4a4:	e24cb004 	sub	fp, ip, #4	; 0x4
    b4a8:	e24dd008 	sub	sp, sp, #8	; 0x8
    b4ac:	e50b0014 	str	r0, [fp, #-20]
    int value;
    value=CAMERA_ptu.servo_roll_offset+(angle/10)*CAMERA_ptu.servo_roll_scale/9000;	//9000
    b4b0:	e59f30b8 	ldr	r3, [pc, #184]	; b570 <.text+0xb570>
    b4b4:	e5930000 	ldr	r0, [r3]
    b4b8:	e51b1014 	ldr	r1, [fp, #-20]
    b4bc:	e59f30b0 	ldr	r3, [pc, #176]	; b574 <.text+0xb574>
    b4c0:	e0c32391 	smull	r2, r3, r1, r3
    b4c4:	e1a02143 	mov	r2, r3, asr #2
    b4c8:	e1a03fc1 	mov	r3, r1, asr #31
    b4cc:	e0632002 	rsb	r2, r3, r2
    b4d0:	e59f3098 	ldr	r3, [pc, #152]	; b570 <.text+0xb570>
    b4d4:	e5933008 	ldr	r3, [r3, #8]
    b4d8:	e0010293 	mul	r1, r3, r2
    b4dc:	e59f3094 	ldr	r3, [pc, #148]	; b578 <.text+0xb578>
    b4e0:	e0c32391 	smull	r2, r3, r1, r3
    b4e4:	e1a02643 	mov	r2, r3, asr #12
    b4e8:	e1a03fc1 	mov	r3, r1, asr #31
    b4ec:	e0633002 	rsb	r3, r3, r2
    b4f0:	e0803003 	add	r3, r0, r3
    b4f4:	e50b3010 	str	r3, [fp, #-16]

    if(value>CAMERA_ptu.servo_roll_max) value=CAMERA_ptu.servo_roll_max;
    b4f8:	e59f3070 	ldr	r3, [pc, #112]	; b570 <.text+0xb570>
    b4fc:	e593201c 	ldr	r2, [r3, #28]
    b500:	e51b3010 	ldr	r3, [fp, #-16]
    b504:	e1520003 	cmp	r2, r3
    b508:	aa000003 	bge	b51c <SERVO_roll_move+0x80>
    b50c:	e59f305c 	ldr	r3, [pc, #92]	; b570 <.text+0xb570>
    b510:	e593301c 	ldr	r3, [r3, #28]
    b514:	e50b3010 	str	r3, [fp, #-16]
    b518:	ea000007 	b	b53c <SERVO_roll_move+0xa0>
    else if(value<CAMERA_ptu.servo_roll_min) value=CAMERA_ptu.servo_roll_min;
    b51c:	e59f304c 	ldr	r3, [pc, #76]	; b570 <.text+0xb570>
    b520:	e5932018 	ldr	r2, [r3, #24]
    b524:	e51b3010 	ldr	r3, [fp, #-16]
    b528:	e1520003 	cmp	r2, r3
    b52c:	da000002 	ble	b53c <SERVO_roll_move+0xa0>
    b530:	e59f3038 	ldr	r3, [pc, #56]	; b570 <.text+0xb570>
    b534:	e5933018 	ldr	r3, [r3, #24]
    b538:	e50b3010 	str	r3, [fp, #-16]

#ifdef HUMMINGBIRD_ROLL_SERVO_ON_SSEL0
    PWMMR2 = value;
    b53c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    b540:	e2833905 	add	r3, r3, #81920	; 0x14000
    b544:	e2833020 	add	r3, r3, #32	; 0x20
    b548:	e51b2010 	ldr	r2, [fp, #-16]
    b54c:	e5832000 	str	r2, [r3]
#else
    PWMMR1 = value;
#endif
    PWMLER = LER5_EN|LER1_EN|LER2_EN;
    b550:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    b554:	e2833905 	add	r3, r3, #81920	; 0x14000
    b558:	e2833050 	add	r3, r3, #80	; 0x50
    b55c:	e3a02026 	mov	r2, #38	; 0x26
    b560:	e5832000 	str	r2, [r3]
}
    b564:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b568:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b56c:	e12fff1e 	bx	lr
    b570:	400050c4 	andmi	r5, r0, r4, asr #1
    b574:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    b578:	7482296b 	strvc	r2, [r2], #2411

0000b57c <PTU_update_middle_positions_by_stick>:

void PTU_update_middle_positions_by_stick(void)
{
    b57c:	e1a0c00d 	mov	ip, sp
    b580:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b584:	e24cb004 	sub	fp, ip, #4	; 0x4
    b588:	e24dd008 	sub	sp, sp, #8	; 0x8
	#define THRESHOLD 10
	//set roll offset
	int roll_offset_inc=0;
    b58c:	e3a03000 	mov	r3, #0	; 0x0
    b590:	e50b3014 	str	r3, [fp, #-20]
	static unsigned char roll_offset_changed=0;
	static int reset_timeout_roll=0;
	if(!(LL_1khz_attitude_data.status2&0x01)) //flying?
    b594:	e59f3304 	ldr	r3, [pc, #772]	; b8a0 <.text+0xb8a0>
    b598:	e1d335ba 	ldrh	r3, [r3, #90]
    b59c:	e1a03803 	mov	r3, r3, lsl #16
    b5a0:	e1a03823 	mov	r3, r3, lsr #16
    b5a4:	e2033001 	and	r3, r3, #1	; 0x1
    b5a8:	e3530000 	cmp	r3, #0	; 0x0
    b5ac:	1a000057 	bne	b710 <PTU_update_middle_positions_by_stick+0x194>
	{
		if(reset_timeout_roll)
    b5b0:	e59f32ec 	ldr	r3, [pc, #748]	; b8a4 <.text+0xb8a4>
    b5b4:	e5933000 	ldr	r3, [r3]
    b5b8:	e3530000 	cmp	r3, #0	; 0x0
    b5bc:	0a000005 	beq	b5d8 <PTU_update_middle_positions_by_stick+0x5c>
		{
			reset_timeout_roll--;
    b5c0:	e59f32dc 	ldr	r3, [pc, #732]	; b8a4 <.text+0xb8a4>
    b5c4:	e5933000 	ldr	r3, [r3]
    b5c8:	e2432001 	sub	r2, r3, #1	; 0x1
    b5cc:	e59f32d0 	ldr	r3, [pc, #720]	; b8a4 <.text+0xb8a4>
    b5d0:	e5832000 	str	r2, [r3]
    b5d4:	ea00004d 	b	b710 <PTU_update_middle_positions_by_stick+0x194>
		}
		else
		{
			if(LL_1khz_attitude_data.RC_data[2]>240)	//pitch stick at maximum
    b5d8:	e59f32c0 	ldr	r3, [pc, #704]	; b8a0 <.text+0xb8a0>
    b5dc:	e5d33010 	ldrb	r3, [r3, #16]
    b5e0:	e35300f0 	cmp	r3, #240	; 0xf0
    b5e4:	9a000040 	bls	b6ec <PTU_update_middle_positions_by_stick+0x170>
			{
				//use roll-stick to change roll servo offset
				if(LL_1khz_attitude_data.RC_data[1]>128+THRESHOLD) roll_offset_inc=(LL_1khz_attitude_data.RC_data[1]-128-THRESHOLD)/6;
    b5e8:	e59f32b0 	ldr	r3, [pc, #688]	; b8a0 <.text+0xb8a0>
    b5ec:	e5d3300f 	ldrb	r3, [r3, #15]
    b5f0:	e353008a 	cmp	r3, #138	; 0x8a
    b5f4:	9a000008 	bls	b61c <PTU_update_middle_positions_by_stick+0xa0>
    b5f8:	e59f32a0 	ldr	r3, [pc, #672]	; b8a0 <.text+0xb8a0>
    b5fc:	e5d3300f 	ldrb	r3, [r3, #15]
    b600:	e243208a 	sub	r2, r3, #138	; 0x8a
    b604:	e59f329c 	ldr	r3, [pc, #668]	; b8a8 <.text+0xb8a8>
    b608:	e0c10293 	smull	r0, r1, r3, r2
    b60c:	e1a03fc2 	mov	r3, r2, asr #31
    b610:	e0633001 	rsb	r3, r3, r1
    b614:	e50b3014 	str	r3, [fp, #-20]
    b618:	ea00000e 	b	b658 <PTU_update_middle_positions_by_stick+0xdc>
				else if(LL_1khz_attitude_data.RC_data[1]<128-THRESHOLD) roll_offset_inc=(LL_1khz_attitude_data.RC_data[1]-128+THRESHOLD)/6;
    b61c:	e59f327c 	ldr	r3, [pc, #636]	; b8a0 <.text+0xb8a0>
    b620:	e5d3300f 	ldrb	r3, [r3, #15]
    b624:	e3530075 	cmp	r3, #117	; 0x75
    b628:	8a000008 	bhi	b650 <PTU_update_middle_positions_by_stick+0xd4>
    b62c:	e59f326c 	ldr	r3, [pc, #620]	; b8a0 <.text+0xb8a0>
    b630:	e5d3300f 	ldrb	r3, [r3, #15]
    b634:	e2432076 	sub	r2, r3, #118	; 0x76
    b638:	e59f3268 	ldr	r3, [pc, #616]	; b8a8 <.text+0xb8a8>
    b63c:	e0c10293 	smull	r0, r1, r3, r2
    b640:	e1a03fc2 	mov	r3, r2, asr #31
    b644:	e0633001 	rsb	r3, r3, r1
    b648:	e50b3014 	str	r3, [fp, #-20]
    b64c:	ea000001 	b	b658 <PTU_update_middle_positions_by_stick+0xdc>
				else roll_offset_inc=0;
    b650:	e3a03000 	mov	r3, #0	; 0x0
    b654:	e50b3014 	str	r3, [fp, #-20]

				PTU_cam_angle_roll_offset+=roll_offset_inc;//(LL_1khz_attitude_data.RC_data[3]-128)*5;
    b658:	e59f324c 	ldr	r3, [pc, #588]	; b8ac <.text+0xb8ac>
    b65c:	e5932000 	ldr	r2, [r3]
    b660:	e51b3014 	ldr	r3, [fp, #-20]
    b664:	e0822003 	add	r2, r2, r3
    b668:	e59f323c 	ldr	r3, [pc, #572]	; b8ac <.text+0xb8ac>
    b66c:	e5832000 	str	r2, [r3]
				if (PTU_cam_angle_roll_offset>20000){
    b670:	e59f3234 	ldr	r3, [pc, #564]	; b8ac <.text+0xb8ac>
    b674:	e5932000 	ldr	r2, [r3]
    b678:	e3a03c4e 	mov	r3, #19968	; 0x4e00
    b67c:	e2833020 	add	r3, r3, #32	; 0x20
    b680:	e1520003 	cmp	r2, r3
    b684:	da000005 	ble	b6a0 <PTU_update_middle_positions_by_stick+0x124>
					PTU_cam_angle_roll_offset=0;
    b688:	e59f221c 	ldr	r2, [pc, #540]	; b8ac <.text+0xb8ac>
    b68c:	e3a03000 	mov	r3, #0	; 0x0
    b690:	e5823000 	str	r3, [r2]
					reset_timeout_roll=1000;
    b694:	e59f2208 	ldr	r2, [pc, #520]	; b8a4 <.text+0xb8a4>
    b698:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    b69c:	e5823000 	str	r3, [r2]
				}
				if (PTU_cam_angle_roll_offset<-20000){
    b6a0:	e59f3204 	ldr	r3, [pc, #516]	; b8ac <.text+0xb8ac>
    b6a4:	e5932000 	ldr	r2, [r3]
    b6a8:	e3e03c4e 	mvn	r3, #19968	; 0x4e00
    b6ac:	e243301f 	sub	r3, r3, #31	; 0x1f
    b6b0:	e1520003 	cmp	r2, r3
    b6b4:	aa000005 	bge	b6d0 <PTU_update_middle_positions_by_stick+0x154>
					PTU_cam_angle_roll_offset=0;
    b6b8:	e59f21ec 	ldr	r2, [pc, #492]	; b8ac <.text+0xb8ac>
    b6bc:	e3a03000 	mov	r3, #0	; 0x0
    b6c0:	e5823000 	str	r3, [r2]
					reset_timeout_roll=1000;
    b6c4:	e59f21d8 	ldr	r2, [pc, #472]	; b8a4 <.text+0xb8a4>
    b6c8:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    b6cc:	e5823000 	str	r3, [r2]
				}
				if(roll_offset_inc) roll_offset_changed=1;
    b6d0:	e51b3014 	ldr	r3, [fp, #-20]
    b6d4:	e3530000 	cmp	r3, #0	; 0x0
    b6d8:	0a00000c 	beq	b710 <PTU_update_middle_positions_by_stick+0x194>
    b6dc:	e59f31cc 	ldr	r3, [pc, #460]	; b8b0 <.text+0xb8b0>
    b6e0:	e3a02001 	mov	r2, #1	; 0x1
    b6e4:	e5c32000 	strb	r2, [r3]
    b6e8:	ea000008 	b	b710 <PTU_update_middle_positions_by_stick+0x194>
			}else
			{
				if (roll_offset_changed)
    b6ec:	e59f31bc 	ldr	r3, [pc, #444]	; b8b0 <.text+0xb8b0>
    b6f0:	e5d33000 	ldrb	r3, [r3]
    b6f4:	e3530000 	cmp	r3, #0	; 0x0
    b6f8:	0a000004 	beq	b710 <PTU_update_middle_positions_by_stick+0x194>
				{
					roll_offset_changed=0;
    b6fc:	e59f31ac 	ldr	r3, [pc, #428]	; b8b0 <.text+0xb8b0>
    b700:	e3a02000 	mov	r2, #0	; 0x0
    b704:	e5c32000 	strb	r2, [r3]

					lpc_aci_SavePara();
    b708:	ebffde44 	bl	3020 <lpc_aci_SavePara>
					lpc_aci_WriteParatoFlash();
    b70c:	ebffde28 	bl	2fb4 <lpc_aci_WriteParatoFlash>

				}
			}
		}
	}

	//set pitch offset
	int pitch_offset_inc=0;
    b710:	e3a03000 	mov	r3, #0	; 0x0
    b714:	e50b3010 	str	r3, [fp, #-16]
	static unsigned char pitch_offset_changed=0;
	static int reset_timeout_pitch;
	if(!(LL_1khz_attitude_data.status2&0x01)) //flying?
    b718:	e59f3180 	ldr	r3, [pc, #384]	; b8a0 <.text+0xb8a0>
    b71c:	e1d335ba 	ldrh	r3, [r3, #90]
    b720:	e1a03803 	mov	r3, r3, lsl #16
    b724:	e1a03823 	mov	r3, r3, lsr #16
    b728:	e2033001 	and	r3, r3, #1	; 0x1
    b72c:	e3530000 	cmp	r3, #0	; 0x0
    b730:	1a000057 	bne	b894 <PTU_update_middle_positions_by_stick+0x318>
	{
		if(reset_timeout_pitch)
    b734:	e59f3178 	ldr	r3, [pc, #376]	; b8b4 <.text+0xb8b4>
    b738:	e5933000 	ldr	r3, [r3]
    b73c:	e3530000 	cmp	r3, #0	; 0x0
    b740:	0a000005 	beq	b75c <PTU_update_middle_positions_by_stick+0x1e0>
		{
			reset_timeout_pitch--;
    b744:	e59f3168 	ldr	r3, [pc, #360]	; b8b4 <.text+0xb8b4>
    b748:	e5933000 	ldr	r3, [r3]
    b74c:	e2432001 	sub	r2, r3, #1	; 0x1
    b750:	e59f315c 	ldr	r3, [pc, #348]	; b8b4 <.text+0xb8b4>
    b754:	e5832000 	str	r2, [r3]
    b758:	ea00004d 	b	b894 <PTU_update_middle_positions_by_stick+0x318>
		}
		else
		{
			if(LL_1khz_attitude_data.RC_data[2]>240)	//pitch stick at maximum
    b75c:	e59f313c 	ldr	r3, [pc, #316]	; b8a0 <.text+0xb8a0>
    b760:	e5d33010 	ldrb	r3, [r3, #16]
    b764:	e35300f0 	cmp	r3, #240	; 0xf0
    b768:	9a000040 	bls	b870 <PTU_update_middle_positions_by_stick+0x2f4>
			{
				//use pitch-stick to change pitch servo offset
				if(LL_1khz_attitude_data.RC_data[0]>128+THRESHOLD) pitch_offset_inc=(LL_1khz_attitude_data.RC_data[0]-128-THRESHOLD)/4;
    b76c:	e59f312c 	ldr	r3, [pc, #300]	; b8a0 <.text+0xb8a0>
    b770:	e5d3300e 	ldrb	r3, [r3, #14]
    b774:	e353008a 	cmp	r3, #138	; 0x8a
    b778:	9a000008 	bls	b7a0 <PTU_update_middle_positions_by_stick+0x224>
    b77c:	e59f311c 	ldr	r3, [pc, #284]	; b8a0 <.text+0xb8a0>
    b780:	e5d3300e 	ldrb	r3, [r3, #14]
    b784:	e243308a 	sub	r3, r3, #138	; 0x8a
    b788:	e2832003 	add	r2, r3, #3	; 0x3
    b78c:	e3530000 	cmp	r3, #0	; 0x0
    b790:	b1a03002 	movlt	r3, r2
    b794:	e1a03143 	mov	r3, r3, asr #2
    b798:	e50b3010 	str	r3, [fp, #-16]
    b79c:	ea00000e 	b	b7dc <PTU_update_middle_positions_by_stick+0x260>
				else if(LL_1khz_attitude_data.RC_data[0]<128-THRESHOLD) pitch_offset_inc=(LL_1khz_attitude_data.RC_data[0]-128+THRESHOLD)/4;
    b7a0:	e59f30f8 	ldr	r3, [pc, #248]	; b8a0 <.text+0xb8a0>
    b7a4:	e5d3300e 	ldrb	r3, [r3, #14]
    b7a8:	e3530075 	cmp	r3, #117	; 0x75
    b7ac:	8a000008 	bhi	b7d4 <PTU_update_middle_positions_by_stick+0x258>
    b7b0:	e59f30e8 	ldr	r3, [pc, #232]	; b8a0 <.text+0xb8a0>
    b7b4:	e5d3300e 	ldrb	r3, [r3, #14]
    b7b8:	e2433076 	sub	r3, r3, #118	; 0x76
    b7bc:	e2832003 	add	r2, r3, #3	; 0x3
    b7c0:	e3530000 	cmp	r3, #0	; 0x0
    b7c4:	b1a03002 	movlt	r3, r2
    b7c8:	e1a03143 	mov	r3, r3, asr #2
    b7cc:	e50b3010 	str	r3, [fp, #-16]
    b7d0:	ea000001 	b	b7dc <PTU_update_middle_positions_by_stick+0x260>
				else pitch_offset_inc=0;
    b7d4:	e3a03000 	mov	r3, #0	; 0x0
    b7d8:	e50b3010 	str	r3, [fp, #-16]

				PTU_cam_angle_pitch_offset+=pitch_offset_inc;//(LL_1khz_attitude_data.RC_data[3]-128)*5;
    b7dc:	e59f30d4 	ldr	r3, [pc, #212]	; b8b8 <.text+0xb8b8>
    b7e0:	e5932000 	ldr	r2, [r3]
    b7e4:	e51b3010 	ldr	r3, [fp, #-16]
    b7e8:	e0822003 	add	r2, r2, r3
    b7ec:	e59f30c4 	ldr	r3, [pc, #196]	; b8b8 <.text+0xb8b8>
    b7f0:	e5832000 	str	r2, [r3]
				if (PTU_cam_angle_pitch_offset>20000){
    b7f4:	e59f30bc 	ldr	r3, [pc, #188]	; b8b8 <.text+0xb8b8>
    b7f8:	e5932000 	ldr	r2, [r3]
    b7fc:	e3a03c4e 	mov	r3, #19968	; 0x4e00
    b800:	e2833020 	add	r3, r3, #32	; 0x20
    b804:	e1520003 	cmp	r2, r3
    b808:	da000005 	ble	b824 <PTU_update_middle_positions_by_stick+0x2a8>
					PTU_cam_angle_pitch_offset=0;
    b80c:	e59f20a4 	ldr	r2, [pc, #164]	; b8b8 <.text+0xb8b8>
    b810:	e3a03000 	mov	r3, #0	; 0x0
    b814:	e5823000 	str	r3, [r2]
					reset_timeout_pitch=1000;
    b818:	e59f2094 	ldr	r2, [pc, #148]	; b8b4 <.text+0xb8b4>
    b81c:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    b820:	e5823000 	str	r3, [r2]
				}
				if (PTU_cam_angle_pitch_offset<-20000){
    b824:	e59f308c 	ldr	r3, [pc, #140]	; b8b8 <.text+0xb8b8>
    b828:	e5932000 	ldr	r2, [r3]
    b82c:	e3e03c4e 	mvn	r3, #19968	; 0x4e00
    b830:	e243301f 	sub	r3, r3, #31	; 0x1f
    b834:	e1520003 	cmp	r2, r3
    b838:	aa000005 	bge	b854 <PTU_update_middle_positions_by_stick+0x2d8>
					PTU_cam_angle_pitch_offset=0;
    b83c:	e59f2074 	ldr	r2, [pc, #116]	; b8b8 <.text+0xb8b8>
    b840:	e3a03000 	mov	r3, #0	; 0x0
    b844:	e5823000 	str	r3, [r2]
					reset_timeout_pitch=1000;
    b848:	e59f2064 	ldr	r2, [pc, #100]	; b8b4 <.text+0xb8b4>
    b84c:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    b850:	e5823000 	str	r3, [r2]
				}
				if(pitch_offset_inc) pitch_offset_changed=1;
    b854:	e51b3010 	ldr	r3, [fp, #-16]
    b858:	e3530000 	cmp	r3, #0	; 0x0
    b85c:	0a00000c 	beq	b894 <PTU_update_middle_positions_by_stick+0x318>
    b860:	e59f3054 	ldr	r3, [pc, #84]	; b8bc <.text+0xb8bc>
    b864:	e3a02001 	mov	r2, #1	; 0x1
    b868:	e5c32000 	strb	r2, [r3]
    b86c:	ea000008 	b	b894 <PTU_update_middle_positions_by_stick+0x318>
			}else
			{
				if (pitch_offset_changed)
    b870:	e59f3044 	ldr	r3, [pc, #68]	; b8bc <.text+0xb8bc>
    b874:	e5d33000 	ldrb	r3, [r3]
    b878:	e3530000 	cmp	r3, #0	; 0x0
    b87c:	0a000004 	beq	b894 <PTU_update_middle_positions_by_stick+0x318>
				{
					pitch_offset_changed=0;
    b880:	e59f3034 	ldr	r3, [pc, #52]	; b8bc <.text+0xb8bc>
    b884:	e3a02000 	mov	r2, #0	; 0x0
    b888:	e5c32000 	strb	r2, [r3]

					lpc_aci_SavePara();
    b88c:	ebffdde3 	bl	3020 <lpc_aci_SavePara>
					lpc_aci_WriteParatoFlash();
    b890:	ebffddc7 	bl	2fb4 <lpc_aci_WriteParatoFlash>

				}
			}
		}
	}
}
    b894:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b898:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b89c:	e12fff1e 	bx	lr
    b8a0:	40001f64 	andmi	r1, r0, r4, ror #30
    b8a4:	40001228 	andmi	r1, r0, r8, lsr #4
    b8a8:	2aaaaaab 	bcs	feab635c <VPBDIV+0x1e8ba25c>
    b8ac:	4000120c 	andmi	r1, r0, ip, lsl #4
    b8b0:	4000122c 	andmi	r1, r0, ip, lsr #4
    b8b4:	40001220 	andmi	r1, r0, r0, lsr #4
    b8b8:	40001210 	andmi	r1, r0, r0, lsl r2
    b8bc:	40001224 	andmi	r1, r0, r4, lsr #4

0000b8c0 <jetiSetKeyChanged>:
unsigned char jetiKey=0;


void jetiSetKeyChanged(unsigned char key)
{
    b8c0:	e1a0c00d 	mov	ip, sp
    b8c4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b8c8:	e24cb004 	sub	fp, ip, #4	; 0x4
    b8cc:	e24dd004 	sub	sp, sp, #4	; 0x4
    b8d0:	e1a03000 	mov	r3, r0
    b8d4:	e54b3010 	strb	r3, [fp, #-16]
	jetiKey=key;
    b8d8:	e59f201c 	ldr	r2, [pc, #28]	; b8fc <.text+0xb8fc>
    b8dc:	e55b3010 	ldrb	r3, [fp, #-16]
    b8e0:	e5c23000 	strb	r3, [r2]
	jetiKeyChanged=1;
    b8e4:	e59f2014 	ldr	r2, [pc, #20]	; b900 <.text+0xb900>
    b8e8:	e3a03001 	mov	r3, #1	; 0x1
    b8ec:	e5c23000 	strb	r3, [r2]
}
    b8f0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b8f4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b8f8:	e12fff1e 	bx	lr
    b8fc:	40001234 	andmi	r1, r0, r4, lsr r2
    b900:	40001233 	andmi	r1, r0, r3, lsr r2

0000b904 <jetiCheckForKeyChange>:


unsigned char jetiCheckForKeyChange(void)
{
    b904:	e1a0c00d 	mov	ip, sp
    b908:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b90c:	e24cb004 	sub	fp, ip, #4	; 0x4
    b910:	e24dd004 	sub	sp, sp, #4	; 0x4
	if (jetiKeyChanged)
    b914:	e59f3040 	ldr	r3, [pc, #64]	; b95c <.text+0xb95c>
    b918:	e5d33000 	ldrb	r3, [r3]
    b91c:	e3530000 	cmp	r3, #0	; 0x0
    b920:	0a000006 	beq	b940 <jetiCheckForKeyChange+0x3c>
	{
		jetiKeyChanged=0;
    b924:	e59f2030 	ldr	r2, [pc, #48]	; b95c <.text+0xb95c>
    b928:	e3a03000 	mov	r3, #0	; 0x0
    b92c:	e5c23000 	strb	r3, [r2]
		return jetiKey;
    b930:	e59f3028 	ldr	r3, [pc, #40]	; b960 <.text+0xb960>
    b934:	e5d33000 	ldrb	r3, [r3]
    b938:	e50b3010 	str	r3, [fp, #-16]
    b93c:	ea000001 	b	b948 <jetiCheckForKeyChange+0x44>
	}else
		return 0;
    b940:	e3a03000 	mov	r3, #0	; 0x0
    b944:	e50b3010 	str	r3, [fp, #-16]
    b948:	e51b3010 	ldr	r3, [fp, #-16]
}
    b94c:	e1a00003 	mov	r0, r3
    b950:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b954:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b958:	e12fff1e 	bx	lr
    b95c:	40001233 	andmi	r1, r0, r3, lsr r2
    b960:	40001234 	andmi	r1, r0, r4, lsr r2

0000b964 <jetiSetAlarm>:
unsigned char jetiSetAlarm(unsigned char alarm, unsigned alarmType)
{
    b964:	e1a0c00d 	mov	ip, sp
    b968:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b96c:	e24cb004 	sub	fp, ip, #4	; 0x4
    b970:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b974:	e1a03000 	mov	r3, r0
    b978:	e50b1014 	str	r1, [fp, #-20]
    b97c:	e54b3010 	strb	r3, [fp, #-16]
	if (((alarm<'A')||(alarm>'Z')) && (alarm))
    b980:	e55b3010 	ldrb	r3, [fp, #-16]
    b984:	e3530040 	cmp	r3, #64	; 0x40
    b988:	9a000002 	bls	b998 <jetiSetAlarm+0x34>
    b98c:	e55b3010 	ldrb	r3, [fp, #-16]
    b990:	e353005a 	cmp	r3, #90	; 0x5a
    b994:	9a000005 	bls	b9b0 <jetiSetAlarm+0x4c>
    b998:	e55b3010 	ldrb	r3, [fp, #-16]
    b99c:	e3530000 	cmp	r3, #0	; 0x0
    b9a0:	0a000002 	beq	b9b0 <jetiSetAlarm+0x4c>
		return JETI_ERROR_ALARM_RANGE;
    b9a4:	e3a03050 	mov	r3, #80	; 0x50
    b9a8:	e50b3018 	str	r3, [fp, #-24]
    b9ac:	ea00000e 	b	b9ec <jetiSetAlarm+0x88>
	if (alarmType>1)
    b9b0:	e51b3014 	ldr	r3, [fp, #-20]
    b9b4:	e3530001 	cmp	r3, #1	; 0x1
    b9b8:	9a000002 	bls	b9c8 <jetiSetAlarm+0x64>
		return JETI_ERROR_ALARM_TYPE;
    b9bc:	e3a03051 	mov	r3, #81	; 0x51
    b9c0:	e50b3018 	str	r3, [fp, #-24]
    b9c4:	ea000008 	b	b9ec <jetiSetAlarm+0x88>
	jetiAlarm=alarm;
    b9c8:	e59f2030 	ldr	r2, [pc, #48]	; ba00 <.text+0xba00>
    b9cc:	e55b3010 	ldrb	r3, [fp, #-16]
    b9d0:	e5c23000 	strb	r3, [r2]
	jetiAlarmType=alarmType;
    b9d4:	e51b3014 	ldr	r3, [fp, #-20]
    b9d8:	e20330ff 	and	r3, r3, #255	; 0xff
    b9dc:	e59f2020 	ldr	r2, [pc, #32]	; ba04 <.text+0xba04>
    b9e0:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    b9e4:	e3a03000 	mov	r3, #0	; 0x0
    b9e8:	e50b3018 	str	r3, [fp, #-24]
    b9ec:	e51b3018 	ldr	r3, [fp, #-24]

}
    b9f0:	e1a00003 	mov	r0, r3
    b9f4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b9f8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b9fc:	e12fff1e 	bx	lr
    ba00:	40001230 	andmi	r1, r0, r0, lsr r2
    ba04:	40001231 	andmi	r1, r0, r1, lsr r2

0000ba08 <jetiSetDeviceName>:

unsigned char jetiSetDeviceName(char * name)
{
    ba08:	e1a0c00d 	mov	ip, sp
    ba0c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ba10:	e24cb004 	sub	fp, ip, #4	; 0x4
    ba14:	e24dd010 	sub	sp, sp, #16	; 0x10
    ba18:	e50b001c 	str	r0, [fp, #-28]
	unsigned char nameLength=0;
    ba1c:	e3a03000 	mov	r3, #0	; 0x0
    ba20:	e54b3015 	strb	r3, [fp, #-21]
	int i;
	unsigned char error=JETI_NO_ERROR;
    ba24:	e3a03000 	mov	r3, #0	; 0x0
    ba28:	e54b300d 	strb	r3, [fp, #-13]

	for (i=0;i<11;i++)
    ba2c:	e3a03000 	mov	r3, #0	; 0x0
    ba30:	e50b3014 	str	r3, [fp, #-20]
    ba34:	ea000009 	b	ba60 <jetiSetDeviceName+0x58>
		if (name[i]==0)
    ba38:	e51b3014 	ldr	r3, [fp, #-20]
    ba3c:	e1a02003 	mov	r2, r3
    ba40:	e51b301c 	ldr	r3, [fp, #-28]
    ba44:	e0823003 	add	r3, r2, r3
    ba48:	e5d33000 	ldrb	r3, [r3]
    ba4c:	e3530000 	cmp	r3, #0	; 0x0
    ba50:	0a000005 	beq	ba6c <jetiSetDeviceName+0x64>
    ba54:	e51b3014 	ldr	r3, [fp, #-20]
    ba58:	e2833001 	add	r3, r3, #1	; 0x1
    ba5c:	e50b3014 	str	r3, [fp, #-20]
    ba60:	e51b3014 	ldr	r3, [fp, #-20]
    ba64:	e353000a 	cmp	r3, #10	; 0xa
    ba68:	dafffff2 	ble	ba38 <jetiSetDeviceName+0x30>
			break;
	if (i==10)
    ba6c:	e51b3014 	ldr	r3, [fp, #-20]
    ba70:	e353000a 	cmp	r3, #10	; 0xa
    ba74:	1a000001 	bne	ba80 <jetiSetDeviceName+0x78>
		error=JETI_ERROR_STRING_NAME;
    ba78:	e3a03013 	mov	r3, #19	; 0x13
    ba7c:	e54b300d 	strb	r3, [fp, #-13]

	nameLength=i;
    ba80:	e51b3014 	ldr	r3, [fp, #-20]
    ba84:	e54b3015 	strb	r3, [fp, #-21]

	memcpy(&jetiName[0],name,nameLength);
    ba88:	e55b1015 	ldrb	r1, [fp, #-21]
    ba8c:	e59f3028 	ldr	r3, [pc, #40]	; babc <.text+0xbabc>
    ba90:	e51b201c 	ldr	r2, [fp, #-28]
    ba94:	e1a0c001 	mov	ip, r1
    ba98:	e1a00003 	mov	r0, r3
    ba9c:	e1a01002 	mov	r1, r2
    baa0:	e1a0200c 	mov	r2, ip
    baa4:	eb00365e 	bl	19424 <__memcpy_from_arm>

	return error;
    baa8:	e55b300d 	ldrb	r3, [fp, #-13]
}
    baac:	e1a00003 	mov	r0, r3
    bab0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bab4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bab8:	e12fff1e 	bx	lr
    babc:	4000524e 	andmi	r5, r0, lr, asr #4

0000bac0 <jetiActivateValue>:

unsigned char jetiActivateValue(unsigned char id)
{
    bac0:	e1a0c00d 	mov	ip, sp
    bac4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bac8:	e24cb004 	sub	fp, ip, #4	; 0x4
    bacc:	e24dd008 	sub	sp, sp, #8	; 0x8
    bad0:	e1a03000 	mov	r3, r0
    bad4:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    bad8:	e55b3010 	ldrb	r3, [fp, #-16]
    badc:	e353000e 	cmp	r3, #14	; 0xe
    bae0:	9a000002 	bls	baf0 <jetiActivateValue+0x30>
		return JETI_ERROR_ID_RANGE;
    bae4:	e3a03001 	mov	r3, #1	; 0x1
    bae8:	e50b3014 	str	r3, [fp, #-20]
    baec:	ea00000f 	b	bb30 <jetiActivateValue+0x70>
	jetiValues[id].active=id+1;
    baf0:	e55b2010 	ldrb	r2, [fp, #-16]
    baf4:	e55b3010 	ldrb	r3, [fp, #-16]
    baf8:	e2833001 	add	r3, r3, #1	; 0x1
    bafc:	e20310ff 	and	r1, r3, #255	; 0xff
    bb00:	e59f003c 	ldr	r0, [pc, #60]	; bb44 <.text+0xbb44>
    bb04:	e1a03002 	mov	r3, r2
    bb08:	e1a03103 	mov	r3, r3, lsl #2
    bb0c:	e0833002 	add	r3, r3, r2
    bb10:	e1a03083 	mov	r3, r3, lsl #1
    bb14:	e0833002 	add	r3, r3, r2
    bb18:	e1a03083 	mov	r3, r3, lsl #1
    bb1c:	e0832000 	add	r2, r3, r0
    bb20:	e1a03001 	mov	r3, r1
    bb24:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    bb28:	e3a03000 	mov	r3, #0	; 0x0
    bb2c:	e50b3014 	str	r3, [fp, #-20]
    bb30:	e51b3014 	ldr	r3, [fp, #-20]
}
    bb34:	e1a00003 	mov	r0, r3
    bb38:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bb3c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bb40:	e12fff1e 	bx	lr
    bb44:	40005104 	andmi	r5, r0, r4, lsl #2

0000bb48 <jetiDeactivateValue>:

unsigned char jetiDeactivateValue(unsigned char id)
{
    bb48:	e1a0c00d 	mov	ip, sp
    bb4c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bb50:	e24cb004 	sub	fp, ip, #4	; 0x4
    bb54:	e24dd008 	sub	sp, sp, #8	; 0x8
    bb58:	e1a03000 	mov	r3, r0
    bb5c:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    bb60:	e55b3010 	ldrb	r3, [fp, #-16]
    bb64:	e353000e 	cmp	r3, #14	; 0xe
    bb68:	9a000002 	bls	bb78 <jetiDeactivateValue+0x30>
		return JETI_ERROR_ID_RANGE;
    bb6c:	e3a03001 	mov	r3, #1	; 0x1
    bb70:	e50b3014 	str	r3, [fp, #-20]
    bb74:	ea00000c 	b	bbac <jetiDeactivateValue+0x64>
	jetiValues[id].active=0;
    bb78:	e55b2010 	ldrb	r2, [fp, #-16]
    bb7c:	e59f103c 	ldr	r1, [pc, #60]	; bbc0 <.text+0xbbc0>
    bb80:	e1a03002 	mov	r3, r2
    bb84:	e1a03103 	mov	r3, r3, lsl #2
    bb88:	e0833002 	add	r3, r3, r2
    bb8c:	e1a03083 	mov	r3, r3, lsl #1
    bb90:	e0833002 	add	r3, r3, r2
    bb94:	e1a03083 	mov	r3, r3, lsl #1
    bb98:	e0832001 	add	r2, r3, r1
    bb9c:	e3a03000 	mov	r3, #0	; 0x0
    bba0:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    bba4:	e3a03000 	mov	r3, #0	; 0x0
    bba8:	e50b3014 	str	r3, [fp, #-20]
    bbac:	e51b3014 	ldr	r3, [fp, #-20]
}
    bbb0:	e1a00003 	mov	r0, r3
    bbb4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bbb8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bbbc:	e12fff1e 	bx	lr
    bbc0:	40005104 	andmi	r5, r0, r4, lsl #2

0000bbc4 <jetiSetDecimalPoint>:

unsigned char jetiSetDecimalPoint(unsigned char id, unsigned char decimalPoint)
{
    bbc4:	e1a0c00d 	mov	ip, sp
    bbc8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bbcc:	e24cb004 	sub	fp, ip, #4	; 0x4
    bbd0:	e24dd00c 	sub	sp, sp, #12	; 0xc
    bbd4:	e1a03000 	mov	r3, r0
    bbd8:	e1a02001 	mov	r2, r1
    bbdc:	e54b3010 	strb	r3, [fp, #-16]
    bbe0:	e1a03002 	mov	r3, r2
    bbe4:	e54b3014 	strb	r3, [fp, #-20]
	if (id>14)
    bbe8:	e55b3010 	ldrb	r3, [fp, #-16]
    bbec:	e353000e 	cmp	r3, #14	; 0xe
    bbf0:	9a000002 	bls	bc00 <jetiSetDecimalPoint+0x3c>
		return JETI_ERROR_ID_RANGE;
    bbf4:	e3a03001 	mov	r3, #1	; 0x1
    bbf8:	e50b3018 	str	r3, [fp, #-24]
    bbfc:	ea000014 	b	bc54 <jetiSetDecimalPoint+0x90>
	if (decimalPoint>3)
    bc00:	e55b3014 	ldrb	r3, [fp, #-20]
    bc04:	e3530003 	cmp	r3, #3	; 0x3
    bc08:	9a000002 	bls	bc18 <jetiSetDecimalPoint+0x54>
		return JETI_ERROR_DECPOINT_RANGE;
    bc0c:	e3a03030 	mov	r3, #48	; 0x30
    bc10:	e50b3018 	str	r3, [fp, #-24]
    bc14:	ea00000e 	b	bc54 <jetiSetDecimalPoint+0x90>
	jetiValues[id].decPoint=decimalPoint;
    bc18:	e55b2010 	ldrb	r2, [fp, #-16]
    bc1c:	e59f1044 	ldr	r1, [pc, #68]	; bc68 <.text+0xbc68>
    bc20:	e3a00011 	mov	r0, #17	; 0x11
    bc24:	e1a03002 	mov	r3, r2
    bc28:	e1a03103 	mov	r3, r3, lsl #2
    bc2c:	e0833002 	add	r3, r3, r2
    bc30:	e1a03083 	mov	r3, r3, lsl #1
    bc34:	e0833002 	add	r3, r3, r2
    bc38:	e1a03083 	mov	r3, r3, lsl #1
    bc3c:	e0833001 	add	r3, r3, r1
    bc40:	e0832000 	add	r2, r3, r0
    bc44:	e55b3014 	ldrb	r3, [fp, #-20]
    bc48:	e5c23000 	strb	r3, [r2]
	return JETI_NO_ERROR;
    bc4c:	e3a03000 	mov	r3, #0	; 0x0
    bc50:	e50b3018 	str	r3, [fp, #-24]
    bc54:	e51b3018 	ldr	r3, [fp, #-24]
}
    bc58:	e1a00003 	mov	r0, r3
    bc5c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bc60:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bc64:	e12fff1e 	bx	lr
    bc68:	40005104 	andmi	r5, r0, r4, lsl #2

0000bc6c <jetiSetValue30B>:

unsigned char jetiSetValue30B(unsigned char id, int value)
{
    bc6c:	e1a0c00d 	mov	ip, sp
    bc70:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bc74:	e24cb004 	sub	fp, ip, #4	; 0x4
    bc78:	e24dd00c 	sub	sp, sp, #12	; 0xc
    bc7c:	e1a03000 	mov	r3, r0
    bc80:	e50b1014 	str	r1, [fp, #-20]
    bc84:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    bc88:	e55b3010 	ldrb	r3, [fp, #-16]
    bc8c:	e353000e 	cmp	r3, #14	; 0xe
    bc90:	9a000002 	bls	bca0 <jetiSetValue30B+0x34>
		return JETI_ERROR_ID_RANGE;
    bc94:	e3a03001 	mov	r3, #1	; 0x1
    bc98:	e50b3018 	str	r3, [fp, #-24]
    bc9c:	ea000048 	b	bdc4 <jetiSetValue30B+0x158>

	if ((value>=(1<<30)) || (value<=-(1<<30)))
    bca0:	e51b3014 	ldr	r3, [fp, #-20]
    bca4:	e3730107 	cmn	r3, #-1073741823	; 0xc0000001
    bca8:	ca000002 	bgt	bcb8 <jetiSetValue30B+0x4c>
    bcac:	e51b3014 	ldr	r3, [fp, #-20]
    bcb0:	e3530103 	cmp	r3, #-1073741824	; 0xc0000000
    bcb4:	ca000002 	bgt	bcc4 <jetiSetValue30B+0x58>
		return JETI_ERROR_VALUE_RANGE;
    bcb8:	e3a03020 	mov	r3, #32	; 0x20
    bcbc:	e50b3018 	str	r3, [fp, #-24]
    bcc0:	ea00003f 	b	bdc4 <jetiSetValue30B+0x158>

	jetiValues[id].value=value;
    bcc4:	e55b2010 	ldrb	r2, [fp, #-16]
    bcc8:	e59f1108 	ldr	r1, [pc, #264]	; bdd8 <.text+0xbdd8>
    bccc:	e3a00010 	mov	r0, #16	; 0x10
    bcd0:	e1a03002 	mov	r3, r2
    bcd4:	e1a03103 	mov	r3, r3, lsl #2
    bcd8:	e0833002 	add	r3, r3, r2
    bcdc:	e1a03083 	mov	r3, r3, lsl #1
    bce0:	e0833002 	add	r3, r3, r2
    bce4:	e1a03083 	mov	r3, r3, lsl #1
    bce8:	e0833001 	add	r3, r3, r1
    bcec:	e0830000 	add	r0, r3, r0
    bcf0:	e55b1014 	ldrb	r1, [fp, #-20]
    bcf4:	e3a03000 	mov	r3, #0	; 0x0
    bcf8:	e1a02003 	mov	r2, r3
    bcfc:	e1a03001 	mov	r3, r1
    bd00:	e1823003 	orr	r3, r2, r3
    bd04:	e5c03002 	strb	r3, [r0, #2]
    bd08:	e55b1013 	ldrb	r1, [fp, #-19]
    bd0c:	e3a03000 	mov	r3, #0	; 0x0
    bd10:	e1a02003 	mov	r2, r3
    bd14:	e1a03001 	mov	r3, r1
    bd18:	e1823003 	orr	r3, r2, r3
    bd1c:	e5c03003 	strb	r3, [r0, #3]
    bd20:	e55b1012 	ldrb	r1, [fp, #-18]
    bd24:	e3a03000 	mov	r3, #0	; 0x0
    bd28:	e1a02003 	mov	r2, r3
    bd2c:	e1a03001 	mov	r3, r1
    bd30:	e1823003 	orr	r3, r2, r3
    bd34:	e5c03004 	strb	r3, [r0, #4]
    bd38:	e55b1011 	ldrb	r1, [fp, #-17]
    bd3c:	e3a03000 	mov	r3, #0	; 0x0
    bd40:	e1a02003 	mov	r2, r3
    bd44:	e1a03001 	mov	r3, r1
    bd48:	e1823003 	orr	r3, r2, r3
    bd4c:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_30B)
    bd50:	e55b2010 	ldrb	r2, [fp, #-16]
    bd54:	e59f107c 	ldr	r1, [pc, #124]	; bdd8 <.text+0xbdd8>
    bd58:	e3a00010 	mov	r0, #16	; 0x10
    bd5c:	e1a03002 	mov	r3, r2
    bd60:	e1a03103 	mov	r3, r3, lsl #2
    bd64:	e0833002 	add	r3, r3, r2
    bd68:	e1a03083 	mov	r3, r3, lsl #1
    bd6c:	e0833002 	add	r3, r3, r2
    bd70:	e1a03083 	mov	r3, r3, lsl #1
    bd74:	e0833001 	add	r3, r3, r1
    bd78:	e0833000 	add	r3, r3, r0
    bd7c:	e5d33000 	ldrb	r3, [r3]
    bd80:	e3530048 	cmp	r3, #72	; 0x48
    bd84:	0a00000c 	beq	bdbc <jetiSetValue30B+0x150>
	{
		jetiValues[id].varType=JETI_VART_30B;
    bd88:	e55b2010 	ldrb	r2, [fp, #-16]
    bd8c:	e59f1044 	ldr	r1, [pc, #68]	; bdd8 <.text+0xbdd8>
    bd90:	e3a00010 	mov	r0, #16	; 0x10
    bd94:	e1a03002 	mov	r3, r2
    bd98:	e1a03103 	mov	r3, r3, lsl #2
    bd9c:	e0833002 	add	r3, r3, r2
    bda0:	e1a03083 	mov	r3, r3, lsl #1
    bda4:	e0833002 	add	r3, r3, r2
    bda8:	e1a03083 	mov	r3, r3, lsl #1
    bdac:	e0833001 	add	r3, r3, r1
    bdb0:	e0832000 	add	r2, r3, r0
    bdb4:	e3a03048 	mov	r3, #72	; 0x48
    bdb8:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    bdbc:	e3a03000 	mov	r3, #0	; 0x0
    bdc0:	e50b3018 	str	r3, [fp, #-24]
    bdc4:	e51b3018 	ldr	r3, [fp, #-24]

}
    bdc8:	e1a00003 	mov	r0, r3
    bdcc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bdd0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bdd4:	e12fff1e 	bx	lr
    bdd8:	40005104 	andmi	r5, r0, r4, lsl #2

0000bddc <jetiSetValue22B>:

unsigned char jetiSetValue22B(unsigned char id, int value)
{
    bddc:	e1a0c00d 	mov	ip, sp
    bde0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bde4:	e24cb004 	sub	fp, ip, #4	; 0x4
    bde8:	e24dd00c 	sub	sp, sp, #12	; 0xc
    bdec:	e1a03000 	mov	r3, r0
    bdf0:	e50b1014 	str	r1, [fp, #-20]
    bdf4:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    bdf8:	e55b3010 	ldrb	r3, [fp, #-16]
    bdfc:	e353000e 	cmp	r3, #14	; 0xe
    be00:	9a000002 	bls	be10 <jetiSetValue22B+0x34>
		return JETI_ERROR_ID_RANGE;
    be04:	e3a03001 	mov	r3, #1	; 0x1
    be08:	e50b3018 	str	r3, [fp, #-24]
    be0c:	ea00004a 	b	bf3c <jetiSetValue22B+0x160>
	if ((value>=(1<<23)) || (value<=-(1<<23)))
    be10:	e51b2014 	ldr	r2, [fp, #-20]
    be14:	e3a03502 	mov	r3, #8388608	; 0x800000
    be18:	e2433001 	sub	r3, r3, #1	; 0x1
    be1c:	e1520003 	cmp	r2, r3
    be20:	ca000002 	bgt	be30 <jetiSetValue22B+0x54>
    be24:	e51b3014 	ldr	r3, [fp, #-20]
    be28:	e3730502 	cmn	r3, #8388608	; 0x800000
    be2c:	ca000002 	bgt	be3c <jetiSetValue22B+0x60>
		return JETI_ERROR_VALUE_RANGE;
    be30:	e3a03020 	mov	r3, #32	; 0x20
    be34:	e50b3018 	str	r3, [fp, #-24]
    be38:	ea00003f 	b	bf3c <jetiSetValue22B+0x160>

	jetiValues[id].value=value;
    be3c:	e55b2010 	ldrb	r2, [fp, #-16]
    be40:	e59f1108 	ldr	r1, [pc, #264]	; bf50 <.text+0xbf50>
    be44:	e3a00010 	mov	r0, #16	; 0x10
    be48:	e1a03002 	mov	r3, r2
    be4c:	e1a03103 	mov	r3, r3, lsl #2
    be50:	e0833002 	add	r3, r3, r2
    be54:	e1a03083 	mov	r3, r3, lsl #1
    be58:	e0833002 	add	r3, r3, r2
    be5c:	e1a03083 	mov	r3, r3, lsl #1
    be60:	e0833001 	add	r3, r3, r1
    be64:	e0830000 	add	r0, r3, r0
    be68:	e55b1014 	ldrb	r1, [fp, #-20]
    be6c:	e3a03000 	mov	r3, #0	; 0x0
    be70:	e1a02003 	mov	r2, r3
    be74:	e1a03001 	mov	r3, r1
    be78:	e1823003 	orr	r3, r2, r3
    be7c:	e5c03002 	strb	r3, [r0, #2]
    be80:	e55b1013 	ldrb	r1, [fp, #-19]
    be84:	e3a03000 	mov	r3, #0	; 0x0
    be88:	e1a02003 	mov	r2, r3
    be8c:	e1a03001 	mov	r3, r1
    be90:	e1823003 	orr	r3, r2, r3
    be94:	e5c03003 	strb	r3, [r0, #3]
    be98:	e55b1012 	ldrb	r1, [fp, #-18]
    be9c:	e3a03000 	mov	r3, #0	; 0x0
    bea0:	e1a02003 	mov	r2, r3
    bea4:	e1a03001 	mov	r3, r1
    bea8:	e1823003 	orr	r3, r2, r3
    beac:	e5c03004 	strb	r3, [r0, #4]
    beb0:	e55b1011 	ldrb	r1, [fp, #-17]
    beb4:	e3a03000 	mov	r3, #0	; 0x0
    beb8:	e1a02003 	mov	r2, r3
    bebc:	e1a03001 	mov	r3, r1
    bec0:	e1823003 	orr	r3, r2, r3
    bec4:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_22B)
    bec8:	e55b2010 	ldrb	r2, [fp, #-16]
    becc:	e59f107c 	ldr	r1, [pc, #124]	; bf50 <.text+0xbf50>
    bed0:	e3a00010 	mov	r0, #16	; 0x10
    bed4:	e1a03002 	mov	r3, r2
    bed8:	e1a03103 	mov	r3, r3, lsl #2
    bedc:	e0833002 	add	r3, r3, r2
    bee0:	e1a03083 	mov	r3, r3, lsl #1
    bee4:	e0833002 	add	r3, r3, r2
    bee8:	e1a03083 	mov	r3, r3, lsl #1
    beec:	e0833001 	add	r3, r3, r1
    bef0:	e0833000 	add	r3, r3, r0
    bef4:	e5d33000 	ldrb	r3, [r3]
    bef8:	e3530034 	cmp	r3, #52	; 0x34
    befc:	0a00000c 	beq	bf34 <jetiSetValue22B+0x158>
	{
		jetiValues[id].varType=JETI_VART_22B;
    bf00:	e55b2010 	ldrb	r2, [fp, #-16]
    bf04:	e59f1044 	ldr	r1, [pc, #68]	; bf50 <.text+0xbf50>
    bf08:	e3a00010 	mov	r0, #16	; 0x10
    bf0c:	e1a03002 	mov	r3, r2
    bf10:	e1a03103 	mov	r3, r3, lsl #2
    bf14:	e0833002 	add	r3, r3, r2
    bf18:	e1a03083 	mov	r3, r3, lsl #1
    bf1c:	e0833002 	add	r3, r3, r2
    bf20:	e1a03083 	mov	r3, r3, lsl #1
    bf24:	e0833001 	add	r3, r3, r1
    bf28:	e0832000 	add	r2, r3, r0
    bf2c:	e3a03034 	mov	r3, #52	; 0x34
    bf30:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    bf34:	e3a03000 	mov	r3, #0	; 0x0
    bf38:	e50b3018 	str	r3, [fp, #-24]
    bf3c:	e51b3018 	ldr	r3, [fp, #-24]
}
    bf40:	e1a00003 	mov	r0, r3
    bf44:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bf48:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bf4c:	e12fff1e 	bx	lr
    bf50:	40005104 	andmi	r5, r0, r4, lsl #2

0000bf54 <jetiSetValue6B>:

unsigned char jetiSetValue6B(unsigned char id, int value)
{
    bf54:	e1a0c00d 	mov	ip, sp
    bf58:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bf5c:	e24cb004 	sub	fp, ip, #4	; 0x4
    bf60:	e24dd00c 	sub	sp, sp, #12	; 0xc
    bf64:	e1a03000 	mov	r3, r0
    bf68:	e50b1014 	str	r1, [fp, #-20]
    bf6c:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    bf70:	e55b3010 	ldrb	r3, [fp, #-16]
    bf74:	e353000e 	cmp	r3, #14	; 0xe
    bf78:	9a000002 	bls	bf88 <jetiSetValue6B+0x34>
		return JETI_ERROR_ID_RANGE;
    bf7c:	e3a03001 	mov	r3, #1	; 0x1
    bf80:	e50b3018 	str	r3, [fp, #-24]
    bf84:	ea000048 	b	c0ac <jetiSetValue6B+0x158>

	if ((value>=(1<<7)) || (value<=-(1<<7)))
    bf88:	e51b3014 	ldr	r3, [fp, #-20]
    bf8c:	e353007f 	cmp	r3, #127	; 0x7f
    bf90:	ca000002 	bgt	bfa0 <jetiSetValue6B+0x4c>
    bf94:	e51b3014 	ldr	r3, [fp, #-20]
    bf98:	e3730080 	cmn	r3, #128	; 0x80
    bf9c:	ca000002 	bgt	bfac <jetiSetValue6B+0x58>
		return JETI_ERROR_VALUE_RANGE;
    bfa0:	e3a03020 	mov	r3, #32	; 0x20
    bfa4:	e50b3018 	str	r3, [fp, #-24]
    bfa8:	ea00003f 	b	c0ac <jetiSetValue6B+0x158>

	jetiValues[id].value=value;
    bfac:	e55b2010 	ldrb	r2, [fp, #-16]
    bfb0:	e59f1108 	ldr	r1, [pc, #264]	; c0c0 <.text+0xc0c0>
    bfb4:	e3a00010 	mov	r0, #16	; 0x10
    bfb8:	e1a03002 	mov	r3, r2
    bfbc:	e1a03103 	mov	r3, r3, lsl #2
    bfc0:	e0833002 	add	r3, r3, r2
    bfc4:	e1a03083 	mov	r3, r3, lsl #1
    bfc8:	e0833002 	add	r3, r3, r2
    bfcc:	e1a03083 	mov	r3, r3, lsl #1
    bfd0:	e0833001 	add	r3, r3, r1
    bfd4:	e0830000 	add	r0, r3, r0
    bfd8:	e55b1014 	ldrb	r1, [fp, #-20]
    bfdc:	e3a03000 	mov	r3, #0	; 0x0
    bfe0:	e1a02003 	mov	r2, r3
    bfe4:	e1a03001 	mov	r3, r1
    bfe8:	e1823003 	orr	r3, r2, r3
    bfec:	e5c03002 	strb	r3, [r0, #2]
    bff0:	e55b1013 	ldrb	r1, [fp, #-19]
    bff4:	e3a03000 	mov	r3, #0	; 0x0
    bff8:	e1a02003 	mov	r2, r3
    bffc:	e1a03001 	mov	r3, r1
    c000:	e1823003 	orr	r3, r2, r3
    c004:	e5c03003 	strb	r3, [r0, #3]
    c008:	e55b1012 	ldrb	r1, [fp, #-18]
    c00c:	e3a03000 	mov	r3, #0	; 0x0
    c010:	e1a02003 	mov	r2, r3
    c014:	e1a03001 	mov	r3, r1
    c018:	e1823003 	orr	r3, r2, r3
    c01c:	e5c03004 	strb	r3, [r0, #4]
    c020:	e55b1011 	ldrb	r1, [fp, #-17]
    c024:	e3a03000 	mov	r3, #0	; 0x0
    c028:	e1a02003 	mov	r2, r3
    c02c:	e1a03001 	mov	r3, r1
    c030:	e1823003 	orr	r3, r2, r3
    c034:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_6B)
    c038:	e55b2010 	ldrb	r2, [fp, #-16]
    c03c:	e59f107c 	ldr	r1, [pc, #124]	; c0c0 <.text+0xc0c0>
    c040:	e3a00010 	mov	r0, #16	; 0x10
    c044:	e1a03002 	mov	r3, r2
    c048:	e1a03103 	mov	r3, r3, lsl #2
    c04c:	e0833002 	add	r3, r3, r2
    c050:	e1a03083 	mov	r3, r3, lsl #1
    c054:	e0833002 	add	r3, r3, r2
    c058:	e1a03083 	mov	r3, r3, lsl #1
    c05c:	e0833001 	add	r3, r3, r1
    c060:	e0833000 	add	r3, r3, r0
    c064:	e5d33000 	ldrb	r3, [r3]
    c068:	e3530010 	cmp	r3, #16	; 0x10
    c06c:	0a00000c 	beq	c0a4 <jetiSetValue6B+0x150>
	{
		jetiValues[id].varType=JETI_VART_6B;
    c070:	e55b2010 	ldrb	r2, [fp, #-16]
    c074:	e59f1044 	ldr	r1, [pc, #68]	; c0c0 <.text+0xc0c0>
    c078:	e3a00010 	mov	r0, #16	; 0x10
    c07c:	e1a03002 	mov	r3, r2
    c080:	e1a03103 	mov	r3, r3, lsl #2
    c084:	e0833002 	add	r3, r3, r2
    c088:	e1a03083 	mov	r3, r3, lsl #1
    c08c:	e0833002 	add	r3, r3, r2
    c090:	e1a03083 	mov	r3, r3, lsl #1
    c094:	e0833001 	add	r3, r3, r1
    c098:	e0832000 	add	r2, r3, r0
    c09c:	e3a03010 	mov	r3, #16	; 0x10
    c0a0:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    c0a4:	e3a03000 	mov	r3, #0	; 0x0
    c0a8:	e50b3018 	str	r3, [fp, #-24]
    c0ac:	e51b3018 	ldr	r3, [fp, #-24]
}
    c0b0:	e1a00003 	mov	r0, r3
    c0b4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c0b8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c0bc:	e12fff1e 	bx	lr
    c0c0:	40005104 	andmi	r5, r0, r4, lsl #2

0000c0c4 <jetiSetValue14B>:

unsigned char jetiSetValue14B(unsigned char id, int value)
{
    c0c4:	e1a0c00d 	mov	ip, sp
    c0c8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c0cc:	e24cb004 	sub	fp, ip, #4	; 0x4
    c0d0:	e24dd00c 	sub	sp, sp, #12	; 0xc
    c0d4:	e1a03000 	mov	r3, r0
    c0d8:	e50b1014 	str	r1, [fp, #-20]
    c0dc:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    c0e0:	e55b3010 	ldrb	r3, [fp, #-16]
    c0e4:	e353000e 	cmp	r3, #14	; 0xe
    c0e8:	9a000002 	bls	c0f8 <jetiSetValue14B+0x34>
		return JETI_ERROR_ID_RANGE;
    c0ec:	e3a03001 	mov	r3, #1	; 0x1
    c0f0:	e50b3018 	str	r3, [fp, #-24]
    c0f4:	ea00004a 	b	c224 <jetiSetValue14B+0x160>

	if ((value>=(1<<15)) || (value<=-(1<<15)))
    c0f8:	e51b2014 	ldr	r2, [fp, #-20]
    c0fc:	e3a03c7f 	mov	r3, #32512	; 0x7f00
    c100:	e28330ff 	add	r3, r3, #255	; 0xff
    c104:	e1520003 	cmp	r2, r3
    c108:	ca000002 	bgt	c118 <jetiSetValue14B+0x54>
    c10c:	e51b3014 	ldr	r3, [fp, #-20]
    c110:	e3730902 	cmn	r3, #32768	; 0x8000
    c114:	ca000002 	bgt	c124 <jetiSetValue14B+0x60>
		return JETI_ERROR_VALUE_RANGE;
    c118:	e3a03020 	mov	r3, #32	; 0x20
    c11c:	e50b3018 	str	r3, [fp, #-24]
    c120:	ea00003f 	b	c224 <jetiSetValue14B+0x160>

	jetiValues[id].value=value;
    c124:	e55b2010 	ldrb	r2, [fp, #-16]
    c128:	e59f1108 	ldr	r1, [pc, #264]	; c238 <.text+0xc238>
    c12c:	e3a00010 	mov	r0, #16	; 0x10
    c130:	e1a03002 	mov	r3, r2
    c134:	e1a03103 	mov	r3, r3, lsl #2
    c138:	e0833002 	add	r3, r3, r2
    c13c:	e1a03083 	mov	r3, r3, lsl #1
    c140:	e0833002 	add	r3, r3, r2
    c144:	e1a03083 	mov	r3, r3, lsl #1
    c148:	e0833001 	add	r3, r3, r1
    c14c:	e0830000 	add	r0, r3, r0
    c150:	e55b1014 	ldrb	r1, [fp, #-20]
    c154:	e3a03000 	mov	r3, #0	; 0x0
    c158:	e1a02003 	mov	r2, r3
    c15c:	e1a03001 	mov	r3, r1
    c160:	e1823003 	orr	r3, r2, r3
    c164:	e5c03002 	strb	r3, [r0, #2]
    c168:	e55b1013 	ldrb	r1, [fp, #-19]
    c16c:	e3a03000 	mov	r3, #0	; 0x0
    c170:	e1a02003 	mov	r2, r3
    c174:	e1a03001 	mov	r3, r1
    c178:	e1823003 	orr	r3, r2, r3
    c17c:	e5c03003 	strb	r3, [r0, #3]
    c180:	e55b1012 	ldrb	r1, [fp, #-18]
    c184:	e3a03000 	mov	r3, #0	; 0x0
    c188:	e1a02003 	mov	r2, r3
    c18c:	e1a03001 	mov	r3, r1
    c190:	e1823003 	orr	r3, r2, r3
    c194:	e5c03004 	strb	r3, [r0, #4]
    c198:	e55b1011 	ldrb	r1, [fp, #-17]
    c19c:	e3a03000 	mov	r3, #0	; 0x0
    c1a0:	e1a02003 	mov	r2, r3
    c1a4:	e1a03001 	mov	r3, r1
    c1a8:	e1823003 	orr	r3, r2, r3
    c1ac:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_14B)
    c1b0:	e55b2010 	ldrb	r2, [fp, #-16]
    c1b4:	e59f107c 	ldr	r1, [pc, #124]	; c238 <.text+0xc238>
    c1b8:	e3a00010 	mov	r0, #16	; 0x10
    c1bc:	e1a03002 	mov	r3, r2
    c1c0:	e1a03103 	mov	r3, r3, lsl #2
    c1c4:	e0833002 	add	r3, r3, r2
    c1c8:	e1a03083 	mov	r3, r3, lsl #1
    c1cc:	e0833002 	add	r3, r3, r2
    c1d0:	e1a03083 	mov	r3, r3, lsl #1
    c1d4:	e0833001 	add	r3, r3, r1
    c1d8:	e0833000 	add	r3, r3, r0
    c1dc:	e5d33000 	ldrb	r3, [r3]
    c1e0:	e3530021 	cmp	r3, #33	; 0x21
    c1e4:	0a00000c 	beq	c21c <jetiSetValue14B+0x158>
	{
		jetiValues[id].varType=JETI_VART_14B;
    c1e8:	e55b2010 	ldrb	r2, [fp, #-16]
    c1ec:	e59f1044 	ldr	r1, [pc, #68]	; c238 <.text+0xc238>
    c1f0:	e3a00010 	mov	r0, #16	; 0x10
    c1f4:	e1a03002 	mov	r3, r2
    c1f8:	e1a03103 	mov	r3, r3, lsl #2
    c1fc:	e0833002 	add	r3, r3, r2
    c200:	e1a03083 	mov	r3, r3, lsl #1
    c204:	e0833002 	add	r3, r3, r2
    c208:	e1a03083 	mov	r3, r3, lsl #1
    c20c:	e0833001 	add	r3, r3, r1
    c210:	e0832000 	add	r2, r3, r0
    c214:	e3a03021 	mov	r3, #33	; 0x21
    c218:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    c21c:	e3a03000 	mov	r3, #0	; 0x0
    c220:	e50b3018 	str	r3, [fp, #-24]
    c224:	e51b3018 	ldr	r3, [fp, #-24]

}
    c228:	e1a00003 	mov	r0, r3
    c22c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c230:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c234:	e12fff1e 	bx	lr
    c238:	40005104 	andmi	r5, r0, r4, lsl #2

0000c23c <jetiSetValueTime>:

unsigned char jetiSetValueTime(unsigned char id, unsigned char hours, unsigned char minutes, unsigned char seconds)
{
    c23c:	e1a0c00d 	mov	ip, sp
    c240:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c244:	e24cb004 	sub	fp, ip, #4	; 0x4
    c248:	e24dd018 	sub	sp, sp, #24	; 0x18
    c24c:	e1a0c003 	mov	ip, r3
    c250:	e1a03000 	mov	r3, r0
    c254:	e54b3014 	strb	r3, [fp, #-20]
    c258:	e1a03001 	mov	r3, r1
    c25c:	e54b3018 	strb	r3, [fp, #-24]
    c260:	e1a03002 	mov	r3, r2
    c264:	e54b301c 	strb	r3, [fp, #-28]
    c268:	e1a0300c 	mov	r3, ip
    c26c:	e54b3020 	strb	r3, [fp, #-32]
	unsigned int value;
	if (id>14)
    c270:	e55b3014 	ldrb	r3, [fp, #-20]
    c274:	e353000e 	cmp	r3, #14	; 0xe
    c278:	9a000002 	bls	c288 <jetiSetValueTime+0x4c>
		return JETI_ERROR_ID_RANGE;
    c27c:	e3a03001 	mov	r3, #1	; 0x1
    c280:	e50b3024 	str	r3, [fp, #-36]
    c284:	ea000058 	b	c3ec <jetiSetValueTime+0x1b0>
	if (seconds>59)
    c288:	e55b3020 	ldrb	r3, [fp, #-32]
    c28c:	e353003b 	cmp	r3, #59	; 0x3b
    c290:	9a000002 	bls	c2a0 <jetiSetValueTime+0x64>
		return JETI_ERROR_SECOND;
    c294:	e3a03046 	mov	r3, #70	; 0x46
    c298:	e50b3024 	str	r3, [fp, #-36]
    c29c:	ea000052 	b	c3ec <jetiSetValueTime+0x1b0>
	if (minutes>59)
    c2a0:	e55b301c 	ldrb	r3, [fp, #-28]
    c2a4:	e353003b 	cmp	r3, #59	; 0x3b
    c2a8:	9a000002 	bls	c2b8 <jetiSetValueTime+0x7c>
		return JETI_ERROR_MINUTE;
    c2ac:	e3a03045 	mov	r3, #69	; 0x45
    c2b0:	e50b3024 	str	r3, [fp, #-36]
    c2b4:	ea00004c 	b	c3ec <jetiSetValueTime+0x1b0>
	if (hours>23)
    c2b8:	e55b3018 	ldrb	r3, [fp, #-24]
    c2bc:	e3530017 	cmp	r3, #23	; 0x17
    c2c0:	9a000002 	bls	c2d0 <jetiSetValueTime+0x94>
		return JETI_ERROR_HOUR;
    c2c4:	e3a03044 	mov	r3, #68	; 0x44
    c2c8:	e50b3024 	str	r3, [fp, #-36]
    c2cc:	ea000046 	b	c3ec <jetiSetValueTime+0x1b0>

	value=seconds;
    c2d0:	e55b3020 	ldrb	r3, [fp, #-32]
    c2d4:	e50b3010 	str	r3, [fp, #-16]
	value|=minutes<<8;
    c2d8:	e55b301c 	ldrb	r3, [fp, #-28]
    c2dc:	e1a03403 	mov	r3, r3, lsl #8
    c2e0:	e1a02003 	mov	r2, r3
    c2e4:	e51b3010 	ldr	r3, [fp, #-16]
    c2e8:	e1833002 	orr	r3, r3, r2
    c2ec:	e50b3010 	str	r3, [fp, #-16]
	value|=hours<<16;
    c2f0:	e55b3018 	ldrb	r3, [fp, #-24]
    c2f4:	e1a03803 	mov	r3, r3, lsl #16
    c2f8:	e1a02003 	mov	r2, r3
    c2fc:	e51b3010 	ldr	r3, [fp, #-16]
    c300:	e1833002 	orr	r3, r3, r2
    c304:	e50b3010 	str	r3, [fp, #-16]

	jetiValues[id].value=value;
    c308:	e55b2014 	ldrb	r2, [fp, #-20]
    c30c:	e51b0010 	ldr	r0, [fp, #-16]
    c310:	e59f10e8 	ldr	r1, [pc, #232]	; c400 <.text+0xc400>
    c314:	e3a0c010 	mov	ip, #16	; 0x10
    c318:	e1a03002 	mov	r3, r2
    c31c:	e1a03103 	mov	r3, r3, lsl #2
    c320:	e0833002 	add	r3, r3, r2
    c324:	e1a03083 	mov	r3, r3, lsl #1
    c328:	e0833002 	add	r3, r3, r2
    c32c:	e1a03083 	mov	r3, r3, lsl #1
    c330:	e0833001 	add	r3, r3, r1
    c334:	e083c00c 	add	ip, r3, ip
    c338:	e20010ff 	and	r1, r0, #255	; 0xff
    c33c:	e3a03000 	mov	r3, #0	; 0x0
    c340:	e1a02003 	mov	r2, r3
    c344:	e1a03001 	mov	r3, r1
    c348:	e1823003 	orr	r3, r2, r3
    c34c:	e5cc3002 	strb	r3, [ip, #2]
    c350:	e1a03420 	mov	r3, r0, lsr #8
    c354:	e20310ff 	and	r1, r3, #255	; 0xff
    c358:	e3a03000 	mov	r3, #0	; 0x0
    c35c:	e1a02003 	mov	r2, r3
    c360:	e1a03001 	mov	r3, r1
    c364:	e1823003 	orr	r3, r2, r3
    c368:	e5cc3003 	strb	r3, [ip, #3]
    c36c:	e1a03820 	mov	r3, r0, lsr #16
    c370:	e20310ff 	and	r1, r3, #255	; 0xff
    c374:	e3a03000 	mov	r3, #0	; 0x0
    c378:	e1a02003 	mov	r2, r3
    c37c:	e1a03001 	mov	r3, r1
    c380:	e1823003 	orr	r3, r2, r3
    c384:	e5cc3004 	strb	r3, [ip, #4]
    c388:	e1a01c20 	mov	r1, r0, lsr #24
    c38c:	e3a03000 	mov	r3, #0	; 0x0
    c390:	e1a02003 	mov	r2, r3
    c394:	e1a03001 	mov	r3, r1
    c398:	e1823003 	orr	r3, r2, r3
    c39c:	e5cc3005 	strb	r3, [ip, #5]
	jetiSetDecimalPoint(id,0); //time
    c3a0:	e55b3014 	ldrb	r3, [fp, #-20]
    c3a4:	e1a00003 	mov	r0, r3
    c3a8:	e3a01000 	mov	r1, #0	; 0x0
    c3ac:	ebfffe04 	bl	bbc4 <jetiSetDecimalPoint>
	jetiValues[id].varType=JETI_VART_DATETIME;
    c3b0:	e55b2014 	ldrb	r2, [fp, #-20]
    c3b4:	e59f1044 	ldr	r1, [pc, #68]	; c400 <.text+0xc400>
    c3b8:	e3a00010 	mov	r0, #16	; 0x10
    c3bc:	e1a03002 	mov	r3, r2
    c3c0:	e1a03103 	mov	r3, r3, lsl #2
    c3c4:	e0833002 	add	r3, r3, r2
    c3c8:	e1a03083 	mov	r3, r3, lsl #1
    c3cc:	e0833002 	add	r3, r3, r2
    c3d0:	e1a03083 	mov	r3, r3, lsl #1
    c3d4:	e0833001 	add	r3, r3, r1
    c3d8:	e0832000 	add	r2, r3, r0
    c3dc:	e3a03035 	mov	r3, #53	; 0x35
    c3e0:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    c3e4:	e3a03000 	mov	r3, #0	; 0x0
    c3e8:	e50b3024 	str	r3, [fp, #-36]
    c3ec:	e51b3024 	ldr	r3, [fp, #-36]
}
    c3f0:	e1a00003 	mov	r0, r3
    c3f4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c3f8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c3fc:	e12fff1e 	bx	lr
    c400:	40005104 	andmi	r5, r0, r4, lsl #2

0000c404 <jetiSetValueDate>:

unsigned char jetiSetValueDate(unsigned char id, unsigned char day, unsigned char month, unsigned short year)
{
    c404:	e1a0c00d 	mov	ip, sp
    c408:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c40c:	e24cb004 	sub	fp, ip, #4	; 0x4
    c410:	e24dd018 	sub	sp, sp, #24	; 0x18
    c414:	e1a0c003 	mov	ip, r3
    c418:	e1a03000 	mov	r3, r0
    c41c:	e54b3014 	strb	r3, [fp, #-20]
    c420:	e1a03001 	mov	r3, r1
    c424:	e54b3018 	strb	r3, [fp, #-24]
    c428:	e1a03002 	mov	r3, r2
    c42c:	e54b301c 	strb	r3, [fp, #-28]
    c430:	e14bc2b0 	strh	ip, [fp, #-32]
	unsigned int value;
	if (id>14)
    c434:	e55b3014 	ldrb	r3, [fp, #-20]
    c438:	e353000e 	cmp	r3, #14	; 0xe
    c43c:	9a000002 	bls	c44c <jetiSetValueDate+0x48>
		return JETI_ERROR_ID_RANGE;
    c440:	e3a03001 	mov	r3, #1	; 0x1
    c444:	e50b3024 	str	r3, [fp, #-36]
    c448:	ea000064 	b	c5e0 <jetiSetValueDate+0x1dc>

	if (year>2000)
    c44c:	e15b32b0 	ldrh	r3, [fp, #-32]
    c450:	e3530e7d 	cmp	r3, #2000	; 0x7d0
    c454:	9a000002 	bls	c464 <jetiSetValueDate+0x60>
		year-=2000;
    c458:	e15b32b0 	ldrh	r3, [fp, #-32]
    c45c:	e2433e7d 	sub	r3, r3, #2000	; 0x7d0
    c460:	e14b32b0 	strh	r3, [fp, #-32]
	if (year>100)
    c464:	e15b32b0 	ldrh	r3, [fp, #-32]
    c468:	e3530064 	cmp	r3, #100	; 0x64
    c46c:	9a000002 	bls	c47c <jetiSetValueDate+0x78>
		return JETI_ERROR_YEAR;
    c470:	e3a03041 	mov	r3, #65	; 0x41
    c474:	e50b3024 	str	r3, [fp, #-36]
    c478:	ea000058 	b	c5e0 <jetiSetValueDate+0x1dc>
	if ((month<1)||(month>12))
    c47c:	e55b301c 	ldrb	r3, [fp, #-28]
    c480:	e3530000 	cmp	r3, #0	; 0x0
    c484:	0a000002 	beq	c494 <jetiSetValueDate+0x90>
    c488:	e55b301c 	ldrb	r3, [fp, #-28]
    c48c:	e353000c 	cmp	r3, #12	; 0xc
    c490:	9a000002 	bls	c4a0 <jetiSetValueDate+0x9c>
		return JETI_ERROR_MONTH;
    c494:	e3a03042 	mov	r3, #66	; 0x42
    c498:	e50b3024 	str	r3, [fp, #-36]
    c49c:	ea00004f 	b	c5e0 <jetiSetValueDate+0x1dc>
	if ((day<1)||(day>31))
    c4a0:	e55b3018 	ldrb	r3, [fp, #-24]
    c4a4:	e3530000 	cmp	r3, #0	; 0x0
    c4a8:	0a000002 	beq	c4b8 <jetiSetValueDate+0xb4>
    c4ac:	e55b3018 	ldrb	r3, [fp, #-24]
    c4b0:	e353001f 	cmp	r3, #31	; 0x1f
    c4b4:	9a000002 	bls	c4c4 <jetiSetValueDate+0xc0>
		return JETI_ERROR_DAY;
    c4b8:	e3a03043 	mov	r3, #67	; 0x43
    c4bc:	e50b3024 	str	r3, [fp, #-36]
    c4c0:	ea000046 	b	c5e0 <jetiSetValueDate+0x1dc>

	value=year;
    c4c4:	e15b32b0 	ldrh	r3, [fp, #-32]
    c4c8:	e50b3010 	str	r3, [fp, #-16]
	value|=month<<8;
    c4cc:	e55b301c 	ldrb	r3, [fp, #-28]
    c4d0:	e1a03403 	mov	r3, r3, lsl #8
    c4d4:	e1a02003 	mov	r2, r3
    c4d8:	e51b3010 	ldr	r3, [fp, #-16]
    c4dc:	e1833002 	orr	r3, r3, r2
    c4e0:	e50b3010 	str	r3, [fp, #-16]
	value|=day<<16;
    c4e4:	e55b3018 	ldrb	r3, [fp, #-24]
    c4e8:	e1a03803 	mov	r3, r3, lsl #16
    c4ec:	e1a02003 	mov	r2, r3
    c4f0:	e51b3010 	ldr	r3, [fp, #-16]
    c4f4:	e1833002 	orr	r3, r3, r2
    c4f8:	e50b3010 	str	r3, [fp, #-16]

	jetiValues[id].value=value;
    c4fc:	e55b2014 	ldrb	r2, [fp, #-20]
    c500:	e51b0010 	ldr	r0, [fp, #-16]
    c504:	e59f10e8 	ldr	r1, [pc, #232]	; c5f4 <.text+0xc5f4>
    c508:	e3a0c010 	mov	ip, #16	; 0x10
    c50c:	e1a03002 	mov	r3, r2
    c510:	e1a03103 	mov	r3, r3, lsl #2
    c514:	e0833002 	add	r3, r3, r2
    c518:	e1a03083 	mov	r3, r3, lsl #1
    c51c:	e0833002 	add	r3, r3, r2
    c520:	e1a03083 	mov	r3, r3, lsl #1
    c524:	e0833001 	add	r3, r3, r1
    c528:	e083c00c 	add	ip, r3, ip
    c52c:	e20010ff 	and	r1, r0, #255	; 0xff
    c530:	e3a03000 	mov	r3, #0	; 0x0
    c534:	e1a02003 	mov	r2, r3
    c538:	e1a03001 	mov	r3, r1
    c53c:	e1823003 	orr	r3, r2, r3
    c540:	e5cc3002 	strb	r3, [ip, #2]
    c544:	e1a03420 	mov	r3, r0, lsr #8
    c548:	e20310ff 	and	r1, r3, #255	; 0xff
    c54c:	e3a03000 	mov	r3, #0	; 0x0
    c550:	e1a02003 	mov	r2, r3
    c554:	e1a03001 	mov	r3, r1
    c558:	e1823003 	orr	r3, r2, r3
    c55c:	e5cc3003 	strb	r3, [ip, #3]
    c560:	e1a03820 	mov	r3, r0, lsr #16
    c564:	e20310ff 	and	r1, r3, #255	; 0xff
    c568:	e3a03000 	mov	r3, #0	; 0x0
    c56c:	e1a02003 	mov	r2, r3
    c570:	e1a03001 	mov	r3, r1
    c574:	e1823003 	orr	r3, r2, r3
    c578:	e5cc3004 	strb	r3, [ip, #4]
    c57c:	e1a01c20 	mov	r1, r0, lsr #24
    c580:	e3a03000 	mov	r3, #0	; 0x0
    c584:	e1a02003 	mov	r2, r3
    c588:	e1a03001 	mov	r3, r1
    c58c:	e1823003 	orr	r3, r2, r3
    c590:	e5cc3005 	strb	r3, [ip, #5]
	jetiSetDecimalPoint(id,1); //time
    c594:	e55b3014 	ldrb	r3, [fp, #-20]
    c598:	e1a00003 	mov	r0, r3
    c59c:	e3a01001 	mov	r1, #1	; 0x1
    c5a0:	ebfffd87 	bl	bbc4 <jetiSetDecimalPoint>
	jetiValues[id].varType=JETI_VART_DATETIME;
    c5a4:	e55b2014 	ldrb	r2, [fp, #-20]
    c5a8:	e59f1044 	ldr	r1, [pc, #68]	; c5f4 <.text+0xc5f4>
    c5ac:	e3a00010 	mov	r0, #16	; 0x10
    c5b0:	e1a03002 	mov	r3, r2
    c5b4:	e1a03103 	mov	r3, r3, lsl #2
    c5b8:	e0833002 	add	r3, r3, r2
    c5bc:	e1a03083 	mov	r3, r3, lsl #1
    c5c0:	e0833002 	add	r3, r3, r2
    c5c4:	e1a03083 	mov	r3, r3, lsl #1
    c5c8:	e0833001 	add	r3, r3, r1
    c5cc:	e0832000 	add	r2, r3, r0
    c5d0:	e3a03035 	mov	r3, #53	; 0x35
    c5d4:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    c5d8:	e3a03000 	mov	r3, #0	; 0x0
    c5dc:	e50b3024 	str	r3, [fp, #-36]
    c5e0:	e51b3024 	ldr	r3, [fp, #-36]
}
    c5e4:	e1a00003 	mov	r0, r3
    c5e8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c5ec:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c5f0:	e12fff1e 	bx	lr
    c5f4:	40005104 	andmi	r5, r0, r4, lsl #2

0000c5f8 <jetiSetTextDisplay>:

unsigned char jetiSetTextDisplay(char * text)
{
    c5f8:	e1a0c00d 	mov	ip, sp
    c5fc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c600:	e24cb004 	sub	fp, ip, #4	; 0x4
    c604:	e24dd00c 	sub	sp, sp, #12	; 0xc
    c608:	e50b0018 	str	r0, [fp, #-24]
	unsigned char textLength=0;
    c60c:	e3a03000 	mov	r3, #0	; 0x0
    c610:	e54b3013 	strb	r3, [fp, #-19]
	unsigned char error=JETI_NO_ERROR;
    c614:	e3a03000 	mov	r3, #0	; 0x0
    c618:	e54b3012 	strb	r3, [fp, #-18]
	unsigned char textChanged=0;
    c61c:	e3a03000 	mov	r3, #0	; 0x0
    c620:	e54b3011 	strb	r3, [fp, #-17]
	int i;

	for (i=0;i<33;i++)
    c624:	e3a03000 	mov	r3, #0	; 0x0
    c628:	e50b3010 	str	r3, [fp, #-16]
    c62c:	ea000015 	b	c688 <jetiSetTextDisplay+0x90>
	{
		if (text[i]!=jetiDisplayText[i])
    c630:	e51b3010 	ldr	r3, [fp, #-16]
    c634:	e1a02003 	mov	r2, r3
    c638:	e51b3018 	ldr	r3, [fp, #-24]
    c63c:	e0823003 	add	r3, r2, r3
    c640:	e5d31000 	ldrb	r1, [r3]
    c644:	e51b2010 	ldr	r2, [fp, #-16]
    c648:	e59f30ec 	ldr	r3, [pc, #236]	; c73c <.text+0xc73c>
    c64c:	e7d33002 	ldrb	r3, [r3, r2]
    c650:	e1510003 	cmp	r1, r3
    c654:	0a000001 	beq	c660 <jetiSetTextDisplay+0x68>
			textChanged=1;
    c658:	e3a03001 	mov	r3, #1	; 0x1
    c65c:	e54b3011 	strb	r3, [fp, #-17]
		if (text[i]==0)
    c660:	e51b3010 	ldr	r3, [fp, #-16]
    c664:	e1a02003 	mov	r2, r3
    c668:	e51b3018 	ldr	r3, [fp, #-24]
    c66c:	e0823003 	add	r3, r2, r3
    c670:	e5d33000 	ldrb	r3, [r3]
    c674:	e3530000 	cmp	r3, #0	; 0x0
    c678:	0a000005 	beq	c694 <jetiSetTextDisplay+0x9c>
    c67c:	e51b3010 	ldr	r3, [fp, #-16]
    c680:	e2833001 	add	r3, r3, #1	; 0x1
    c684:	e50b3010 	str	r3, [fp, #-16]
    c688:	e51b3010 	ldr	r3, [fp, #-16]
    c68c:	e3530020 	cmp	r3, #32	; 0x20
    c690:	daffffe6 	ble	c630 <jetiSetTextDisplay+0x38>
			break;
	}
	if (i==32)
    c694:	e51b3010 	ldr	r3, [fp, #-16]
    c698:	e3530020 	cmp	r3, #32	; 0x20
    c69c:	1a000001 	bne	c6a8 <jetiSetTextDisplay+0xb0>
		error=JETI_ERROR_STRING_TEXT;
    c6a0:	e3a03016 	mov	r3, #22	; 0x16
    c6a4:	e54b3012 	strb	r3, [fp, #-18]

	textLength=i;
    c6a8:	e51b3010 	ldr	r3, [fp, #-16]
    c6ac:	e54b3013 	strb	r3, [fp, #-19]
	memcpy(&jetiDisplayText[0],text,textLength);
    c6b0:	e55b1013 	ldrb	r1, [fp, #-19]
    c6b4:	e59f3080 	ldr	r3, [pc, #128]	; c73c <.text+0xc73c>
    c6b8:	e51b2018 	ldr	r2, [fp, #-24]
    c6bc:	e1a0c001 	mov	ip, r1
    c6c0:	e1a00003 	mov	r0, r3
    c6c4:	e1a01002 	mov	r1, r2
    c6c8:	e1a0200c 	mov	r2, ip
    c6cc:	eb003354 	bl	19424 <__memcpy_from_arm>
	if (textLength<32)
    c6d0:	e55b3013 	ldrb	r3, [fp, #-19]
    c6d4:	e353001f 	cmp	r3, #31	; 0x1f
    c6d8:	8a00000c 	bhi	c710 <jetiSetTextDisplay+0x118>
		for (i=textLength;i<32;i++)
    c6dc:	e55b3013 	ldrb	r3, [fp, #-19]
    c6e0:	e50b3010 	str	r3, [fp, #-16]
    c6e4:	ea000006 	b	c704 <jetiSetTextDisplay+0x10c>
			jetiDisplayText[i]=0;
    c6e8:	e51b1010 	ldr	r1, [fp, #-16]
    c6ec:	e59f2048 	ldr	r2, [pc, #72]	; c73c <.text+0xc73c>
    c6f0:	e3a03000 	mov	r3, #0	; 0x0
    c6f4:	e7c23001 	strb	r3, [r2, r1]
    c6f8:	e51b3010 	ldr	r3, [fp, #-16]
    c6fc:	e2833001 	add	r3, r3, #1	; 0x1
    c700:	e50b3010 	str	r3, [fp, #-16]
    c704:	e51b3010 	ldr	r3, [fp, #-16]
    c708:	e353001f 	cmp	r3, #31	; 0x1f
    c70c:	dafffff5 	ble	c6e8 <jetiSetTextDisplay+0xf0>

	if (textChanged)
    c710:	e55b3011 	ldrb	r3, [fp, #-17]
    c714:	e3530000 	cmp	r3, #0	; 0x0
    c718:	0a000002 	beq	c728 <jetiSetTextDisplay+0x130>
		jetiTriggerTextSync=1;
    c71c:	e59f301c 	ldr	r3, [pc, #28]	; c740 <.text+0xc740>
    c720:	e3a02001 	mov	r2, #1	; 0x1
    c724:	e5c32000 	strb	r2, [r3]
	return error;
    c728:	e55b3012 	ldrb	r3, [fp, #-18]
}
    c72c:	e1a00003 	mov	r0, r3
    c730:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c734:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c738:	e12fff1e 	bx	lr
    c73c:	400050e4 	andmi	r5, r0, r4, ror #1
    c740:	40001232 	andmi	r1, r0, r2, lsr r2

0000c744 <jetiInitValue>:

unsigned char jetiInitValue(unsigned char id, char * description, char * unit)
{
    c744:	e1a0c00d 	mov	ip, sp
    c748:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c74c:	e24cb004 	sub	fp, ip, #4	; 0x4
    c750:	e24dd018 	sub	sp, sp, #24	; 0x18
    c754:	e1a03000 	mov	r3, r0
    c758:	e50b101c 	str	r1, [fp, #-28]
    c75c:	e50b2020 	str	r2, [fp, #-32]
    c760:	e54b3018 	strb	r3, [fp, #-24]
	unsigned char descLength=0;
    c764:	e3a03000 	mov	r3, #0	; 0x0
    c768:	e54b3013 	strb	r3, [fp, #-19]
	unsigned char unitLength=0;
    c76c:	e3a03000 	mov	r3, #0	; 0x0
    c770:	e54b3012 	strb	r3, [fp, #-18]
	unsigned char error=JETI_NO_ERROR;
    c774:	e3a03000 	mov	r3, #0	; 0x0
    c778:	e54b3011 	strb	r3, [fp, #-17]

	int i;

	if (id>14)
    c77c:	e55b3018 	ldrb	r3, [fp, #-24]
    c780:	e353000e 	cmp	r3, #14	; 0xe
    c784:	9a000002 	bls	c794 <jetiInitValue+0x50>
		return JETI_ERROR_ID_RANGE;
    c788:	e3a03001 	mov	r3, #1	; 0x1
    c78c:	e50b3024 	str	r3, [fp, #-36]
    c790:	ea000068 	b	c938 <jetiInitValue+0x1f4>

	for (i=0;i<11;i++)
    c794:	e3a03000 	mov	r3, #0	; 0x0
    c798:	e50b3010 	str	r3, [fp, #-16]
    c79c:	ea000009 	b	c7c8 <jetiInitValue+0x84>
		if (description[i]==0)
    c7a0:	e51b3010 	ldr	r3, [fp, #-16]
    c7a4:	e1a02003 	mov	r2, r3
    c7a8:	e51b301c 	ldr	r3, [fp, #-28]
    c7ac:	e0823003 	add	r3, r2, r3
    c7b0:	e5d33000 	ldrb	r3, [r3]
    c7b4:	e3530000 	cmp	r3, #0	; 0x0
    c7b8:	0a000005 	beq	c7d4 <jetiInitValue+0x90>
    c7bc:	e51b3010 	ldr	r3, [fp, #-16]
    c7c0:	e2833001 	add	r3, r3, #1	; 0x1
    c7c4:	e50b3010 	str	r3, [fp, #-16]
    c7c8:	e51b3010 	ldr	r3, [fp, #-16]
    c7cc:	e353000a 	cmp	r3, #10	; 0xa
    c7d0:	dafffff2 	ble	c7a0 <jetiInitValue+0x5c>
			break;
	if (i==10)
    c7d4:	e51b3010 	ldr	r3, [fp, #-16]
    c7d8:	e353000a 	cmp	r3, #10	; 0xa
    c7dc:	1a000001 	bne	c7e8 <jetiInitValue+0xa4>
		error=JETI_ERROR_STRING_DESC;
    c7e0:	e3a03014 	mov	r3, #20	; 0x14
    c7e4:	e54b3011 	strb	r3, [fp, #-17]
	descLength=i;
    c7e8:	e51b3010 	ldr	r3, [fp, #-16]
    c7ec:	e54b3013 	strb	r3, [fp, #-19]

	for (i=0;i<6;i++)
    c7f0:	e3a03000 	mov	r3, #0	; 0x0
    c7f4:	e50b3010 	str	r3, [fp, #-16]
    c7f8:	ea000009 	b	c824 <jetiInitValue+0xe0>
			if (unit[i]==0)
    c7fc:	e51b3010 	ldr	r3, [fp, #-16]
    c800:	e1a02003 	mov	r2, r3
    c804:	e51b3020 	ldr	r3, [fp, #-32]
    c808:	e0823003 	add	r3, r2, r3
    c80c:	e5d33000 	ldrb	r3, [r3]
    c810:	e3530000 	cmp	r3, #0	; 0x0
    c814:	0a000005 	beq	c830 <jetiInitValue+0xec>
    c818:	e51b3010 	ldr	r3, [fp, #-16]
    c81c:	e2833001 	add	r3, r3, #1	; 0x1
    c820:	e50b3010 	str	r3, [fp, #-16]
    c824:	e51b3010 	ldr	r3, [fp, #-16]
    c828:	e3530005 	cmp	r3, #5	; 0x5
    c82c:	dafffff2 	ble	c7fc <jetiInitValue+0xb8>
				break;
	if (i==5)
    c830:	e51b3010 	ldr	r3, [fp, #-16]
    c834:	e3530005 	cmp	r3, #5	; 0x5
    c838:	1a000001 	bne	c844 <jetiInitValue+0x100>
			error=JETI_ERROR_STRING_UNIT;
    c83c:	e3a03015 	mov	r3, #21	; 0x15
    c840:	e54b3011 	strb	r3, [fp, #-17]

	unitLength=i;
    c844:	e51b3010 	ldr	r3, [fp, #-16]
    c848:	e54b3012 	strb	r3, [fp, #-18]

	jetiValues[id].active=id+1;
    c84c:	e55b2018 	ldrb	r2, [fp, #-24]
    c850:	e55b3018 	ldrb	r3, [fp, #-24]
    c854:	e2833001 	add	r3, r3, #1	; 0x1
    c858:	e20310ff 	and	r1, r3, #255	; 0xff
    c85c:	e59f00e8 	ldr	r0, [pc, #232]	; c94c <.text+0xc94c>
    c860:	e1a03002 	mov	r3, r2
    c864:	e1a03103 	mov	r3, r3, lsl #2
    c868:	e0833002 	add	r3, r3, r2
    c86c:	e1a03083 	mov	r3, r3, lsl #1
    c870:	e0833002 	add	r3, r3, r2
    c874:	e1a03083 	mov	r3, r3, lsl #1
    c878:	e0832000 	add	r2, r3, r0
    c87c:	e1a03001 	mov	r3, r1
    c880:	e5c23000 	strb	r3, [r2]
	memcpy(&jetiValues[id].name[0],description,descLength);
    c884:	e55b2018 	ldrb	r2, [fp, #-24]
    c888:	e1a03002 	mov	r3, r2
    c88c:	e1a03103 	mov	r3, r3, lsl #2
    c890:	e0833002 	add	r3, r3, r2
    c894:	e1a03083 	mov	r3, r3, lsl #1
    c898:	e0833002 	add	r3, r3, r2
    c89c:	e1a02083 	mov	r2, r3, lsl #1
    c8a0:	e59f30a4 	ldr	r3, [pc, #164]	; c94c <.text+0xc94c>
    c8a4:	e0823003 	add	r3, r2, r3
    c8a8:	e2832001 	add	r2, r3, #1	; 0x1
    c8ac:	e55b1013 	ldrb	r1, [fp, #-19]
    c8b0:	e51b301c 	ldr	r3, [fp, #-28]
    c8b4:	e1a0c001 	mov	ip, r1
    c8b8:	e1a00002 	mov	r0, r2
    c8bc:	e1a01003 	mov	r1, r3
    c8c0:	e1a0200c 	mov	r2, ip
    c8c4:	eb0032d6 	bl	19424 <__memcpy_from_arm>
	memcpy(&jetiValues[id].unit[0],unit,unitLength);
    c8c8:	e55b2018 	ldrb	r2, [fp, #-24]
    c8cc:	e1a03002 	mov	r3, r2
    c8d0:	e1a03103 	mov	r3, r3, lsl #2
    c8d4:	e0833002 	add	r3, r3, r2
    c8d8:	e1a03083 	mov	r3, r3, lsl #1
    c8dc:	e0833002 	add	r3, r3, r2
    c8e0:	e1a03083 	mov	r3, r3, lsl #1
    c8e4:	e2832008 	add	r2, r3, #8	; 0x8
    c8e8:	e59f305c 	ldr	r3, [pc, #92]	; c94c <.text+0xc94c>
    c8ec:	e0823003 	add	r3, r2, r3
    c8f0:	e2832003 	add	r2, r3, #3	; 0x3
    c8f4:	e55b1012 	ldrb	r1, [fp, #-18]
    c8f8:	e51b3020 	ldr	r3, [fp, #-32]
    c8fc:	e1a0c001 	mov	ip, r1
    c900:	e1a00002 	mov	r0, r2
    c904:	e1a01003 	mov	r1, r3
    c908:	e1a0200c 	mov	r2, ip
    c90c:	eb0032c4 	bl	19424 <__memcpy_from_arm>
	jetiSetValue6B(id,0);
    c910:	e55b3018 	ldrb	r3, [fp, #-24]
    c914:	e1a00003 	mov	r0, r3
    c918:	e3a01000 	mov	r1, #0	; 0x0
    c91c:	ebfffd8c 	bl	bf54 <jetiSetValue6B>
	jetiSetDecimalPoint(id,0);
    c920:	e55b3018 	ldrb	r3, [fp, #-24]
    c924:	e1a00003 	mov	r0, r3
    c928:	e3a01000 	mov	r1, #0	; 0x0
    c92c:	ebfffca4 	bl	bbc4 <jetiSetDecimalPoint>

	return error;
    c930:	e55b3011 	ldrb	r3, [fp, #-17]
    c934:	e50b3024 	str	r3, [fp, #-36]
    c938:	e51b3024 	ldr	r3, [fp, #-36]

}
    c93c:	e1a00003 	mov	r0, r3
    c940:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c944:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c948:	e12fff1e 	bx	lr
    c94c:	40005104 	andmi	r5, r0, r4, lsl #2

0000c950 <ee_erase>:
/* revision history:                                                   	*/
/* - Rev. 1.1 adds interrupt disable feature.							*/
/*                                                                     	*/
/************************************************************************/
void ee_erase(unsigned int command_ee,unsigned int result_ee[]){
    c950:	e1a0c00d 	mov	ip, sp
    c954:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c958:	e24cb004 	sub	fp, ip, #4	; 0x4
    c95c:	e24dd02c 	sub	sp, sp, #44	; 0x2c
    c960:	e50b0034 	str	r0, [fp, #-52]
    c964:	e50b1038 	str	r1, [fp, #-56]
	unsigned int command_iap[5];
	unsigned int result_iap[3];
	unsigned long int enabled_interrupts;

	enabled_interrupts = VICIntEnable;  //disable all interrupts
    c968:	e3a03000 	mov	r3, #0	; 0x0
    c96c:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    c970:	e5933000 	ldr	r3, [r3]
    c974:	e50b3010 	str	r3, [fp, #-16]
	VICIntEnClr        = enabled_interrupts;
    c978:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    c97c:	e243300b 	sub	r3, r3, #11	; 0xb
    c980:	e51b2010 	ldr	r2, [fp, #-16]
    c984:	e5832000 	str	r2, [r3]

	command_iap[0]=50;					//prepare sectors from EE_SEC_L to EE_SEC_H for erase
    c988:	e3a03032 	mov	r3, #50	; 0x32
    c98c:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    c990:	e3a0300e 	mov	r3, #14	; 0xe
    c994:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    c998:	e3a0300e 	mov	r3, #14	; 0xe
    c99c:	e50b301c 	str	r3, [fp, #-28]
	iap_entry=(IAP) IAP_LOCATION;
    c9a0:	e59f20e0 	ldr	r2, [pc, #224]	; ca88 <.text+0xca88>
    c9a4:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c9a8:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    c9ac:	e59f30d4 	ldr	r3, [pc, #212]	; ca88 <.text+0xca88>
    c9b0:	e593c000 	ldr	ip, [r3]
    c9b4:	e24b3024 	sub	r3, fp, #36	; 0x24
    c9b8:	e24b2030 	sub	r2, fp, #48	; 0x30
    c9bc:	e1a00003 	mov	r0, r3
    c9c0:	e1a01002 	mov	r1, r2
    c9c4:	e1a0e00f 	mov	lr, pc
    c9c8:	e12fff1c 	bx	ip

	command_iap[0]=52;					//erase sectors from EE_SEC_L to EE_SEC_H
    c9cc:	e3a03034 	mov	r3, #52	; 0x34
    c9d0:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    c9d4:	e3a0300e 	mov	r3, #14	; 0xe
    c9d8:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    c9dc:	e3a0300e 	mov	r3, #14	; 0xe
    c9e0:	e50b301c 	str	r3, [fp, #-28]
	command_iap[3]=EE_CCLK;
    c9e4:	e3a03cea 	mov	r3, #59904	; 0xea00
    c9e8:	e2833060 	add	r3, r3, #96	; 0x60
    c9ec:	e50b3018 	str	r3, [fp, #-24]
	iap_entry=(IAP) IAP_LOCATION;
    c9f0:	e59f2090 	ldr	r2, [pc, #144]	; ca88 <.text+0xca88>
    c9f4:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c9f8:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    c9fc:	e59f3084 	ldr	r3, [pc, #132]	; ca88 <.text+0xca88>
    ca00:	e593c000 	ldr	ip, [r3]
    ca04:	e24b3024 	sub	r3, fp, #36	; 0x24
    ca08:	e24b2030 	sub	r2, fp, #48	; 0x30
    ca0c:	e1a00003 	mov	r0, r3
    ca10:	e1a01002 	mov	r1, r2
    ca14:	e1a0e00f 	mov	lr, pc
    ca18:	e12fff1c 	bx	ip

	command_iap[0]=53;					//blankcheck sectors from EE_SEC_L to EE_SEC_H
    ca1c:	e3a03035 	mov	r3, #53	; 0x35
    ca20:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    ca24:	e3a0300e 	mov	r3, #14	; 0xe
    ca28:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    ca2c:	e3a0300e 	mov	r3, #14	; 0xe
    ca30:	e50b301c 	str	r3, [fp, #-28]
	iap_entry=(IAP) IAP_LOCATION;
    ca34:	e59f204c 	ldr	r2, [pc, #76]	; ca88 <.text+0xca88>
    ca38:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    ca3c:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    ca40:	e59f3040 	ldr	r3, [pc, #64]	; ca88 <.text+0xca88>
    ca44:	e593c000 	ldr	ip, [r3]
    ca48:	e24b3024 	sub	r3, fp, #36	; 0x24
    ca4c:	e24b2030 	sub	r2, fp, #48	; 0x30
    ca50:	e1a00003 	mov	r0, r3
    ca54:	e1a01002 	mov	r1, r2
    ca58:	e1a0e00f 	mov	lr, pc
    ca5c:	e12fff1c 	bx	ip

	VICIntEnable = enabled_interrupts;  //restore interrupt enable register
    ca60:	e3a03000 	mov	r3, #0	; 0x0
    ca64:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    ca68:	e51b2010 	ldr	r2, [fp, #-16]
    ca6c:	e5832000 	str	r2, [r3]

	result_ee[0]=result_iap[0];
    ca70:	e51b2030 	ldr	r2, [fp, #-48]
    ca74:	e51b3038 	ldr	r3, [fp, #-56]
    ca78:	e5832000 	str	r2, [r3]
	return;
}
    ca7c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ca80:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ca84:	e12fff1e 	bx	lr
    ca88:	40005258 	andmi	r5, r0, r8, asr r2

0000ca8c <ee_write>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_write(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - An address of a content of ee_data type that has		*/
/*                 to be programmed into EEPROM.                       	*/
/*  result_ee[0] - Returns a response to the last IAP command used.		*/
/*                 0 - data successfully programmed in EEPROM.			*/
/*               501 - no space in EEPROM to program data.             	*/
/*                 For all other response values, see microcontroller 	*/
/*				   User Manual, IAP Commands and Status Codes Summary.	*/
/*  result_ee[1] - Not used.  	                              			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_BUFFER_SIZE 	   - IAP buffer size; must be 256 or 512 			*/
/*  NO_SPACE_IN_EEPROM - EEPROM is full and no data can be programmed	*/
/*  EE_BUFFER_MASK	   - parameter used for interfacing with IAP		*/
/*  EE_REC_SIZE   	   - ee_data structure size in bytes        		*/
/*  EE_SEC_L 	 	   - micro's Flash sector where EEPROM begins		*/
/*  EE_SEC_H 	 	   - micro's Flash sector where EEPROM ends			*/
/*  EE_CCLK		 	   - micro's system clock (cclk)                	*/
/*                                                                     	*/
/* description:															*/
/*  This function writes a single structure of ee_data type into the	*/
/*  EEPROM using an In Application	Programming (IAP) routines (see 	*/
/*  User Manual for more details). command_ee contains an address of	*/
/*  this structure. EEPROM is scanned for the last (if any) record 		*/
/*  identifier (EE_REC_ID), and a new record is added next to it.      	*/
/*  Also, this function disables all interrupts while erasing the       */
/*  EEPROM. If this is not needed, three lines of the ee_write          */
/*  subroutine can simply be commented-out without affecting the        */
/*  routine performance at all.                                         */
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.1 fixes a bug related to verifying a content written into	*/
/*   the EEPROM. 1.0 was reporting missmatch even when there were no	*/
/*   problems at all.													*/
/*   Rev. 1.1 adds interrupt disable feature.							*/
/*                                                                     	*/
/************************************************************************/
void ee_write(unsigned int command_ee,unsigned int result_ee[]){
    ca8c:	e1a0c00d 	mov	ip, sp
    ca90:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ca94:	e24cb004 	sub	fp, ip, #4	; 0x4
    ca98:	e24ddf4f 	sub	sp, sp, #316	; 0x13c
    ca9c:	e50b0144 	str	r0, [fp, #-324]
    caa0:	e50b1148 	str	r1, [fp, #-328]
	int location;
	unsigned int *source, *destination, i;
	unsigned char ee_buffer[EE_BUFFER_SIZE];
	unsigned int command_iap[5], result_iap[3];
	unsigned long int enabled_interrupts;

	location = ee_locate();
    caa4:	eb0000dc 	bl	ce1c <ee_locate>
    caa8:	e1a03000 	mov	r3, r0
    caac:	e50b3020 	str	r3, [fp, #-32]
	if (location == -1){
    cab0:	e51b3020 	ldr	r3, [fp, #-32]
    cab4:	e3730001 	cmn	r3, #1	; 0x1
    cab8:	1a000004 	bne	cad0 <ee_write+0x44>
		result_ee[0]=NO_SPACE_IN_EEPROM;
    cabc:	e51b2148 	ldr	r2, [fp, #-328]
    cac0:	e3a03f7d 	mov	r3, #500	; 0x1f4
    cac4:	e2833001 	add	r3, r3, #1	; 0x1
    cac8:	e5823000 	str	r3, [r2]
    cacc:	ea000073 	b	cca0 <ee_write+0x214>
	}
	else{
		for (i=0;i<EE_BUFFER_SIZE;i++) ee_buffer[i]=0xFF;
    cad0:	e3a03000 	mov	r3, #0	; 0x0
    cad4:	e50b3014 	str	r3, [fp, #-20]
    cad8:	ea00000a 	b	cb08 <ee_write+0x7c>
    cadc:	e51b2014 	ldr	r2, [fp, #-20]
    cae0:	e3a034bb 	mov	r3, #-1157627904	; 0xbb000000
    cae4:	e1a03b43 	mov	r3, r3, asr #22
    cae8:	e24b100c 	sub	r1, fp, #12	; 0xc
    caec:	e0812002 	add	r2, r1, r2
    caf0:	e0822003 	add	r2, r2, r3
    caf4:	e3e03000 	mvn	r3, #0	; 0x0
    caf8:	e5c23000 	strb	r3, [r2]
    cafc:	e51b3014 	ldr	r3, [fp, #-20]
    cb00:	e2833001 	add	r3, r3, #1	; 0x1
    cb04:	e50b3014 	str	r3, [fp, #-20]
    cb08:	e51b3014 	ldr	r3, [fp, #-20]
    cb0c:	e35300ff 	cmp	r3, #255	; 0xff
    cb10:	9afffff1 	bls	cadc <ee_write+0x50>

		destination = (unsigned int *) ((&ee_buffer[0])+((unsigned int)location & EE_BUFFER_MASK));
    cb14:	e24b3e12 	sub	r3, fp, #288	; 0x120
    cb18:	e50b3018 	str	r3, [fp, #-24]
		source = (unsigned int *) command_ee;
    cb1c:	e51b3144 	ldr	r3, [fp, #-324]
    cb20:	e50b301c 	str	r3, [fp, #-28]
		for(i=0;i!=EE_REC_SIZE/4;i++) *(destination+i) = *(source+i);
    cb24:	e3a03000 	mov	r3, #0	; 0x0
    cb28:	e50b3014 	str	r3, [fp, #-20]
    cb2c:	ea00000e 	b	cb6c <ee_write+0xe0>
    cb30:	e51b3014 	ldr	r3, [fp, #-20]
    cb34:	e1a03103 	mov	r3, r3, lsl #2
    cb38:	e1a02003 	mov	r2, r3
    cb3c:	e51b3018 	ldr	r3, [fp, #-24]
    cb40:	e0821003 	add	r1, r2, r3
    cb44:	e51b3014 	ldr	r3, [fp, #-20]
    cb48:	e1a03103 	mov	r3, r3, lsl #2
    cb4c:	e1a02003 	mov	r2, r3
    cb50:	e51b301c 	ldr	r3, [fp, #-28]
    cb54:	e0823003 	add	r3, r2, r3
    cb58:	e5933000 	ldr	r3, [r3]
    cb5c:	e5813000 	str	r3, [r1]
    cb60:	e51b3014 	ldr	r3, [fp, #-20]
    cb64:	e2833001 	add	r3, r3, #1	; 0x1
    cb68:	e50b3014 	str	r3, [fp, #-20]
    cb6c:	e51b3014 	ldr	r3, [fp, #-20]
    cb70:	e3530040 	cmp	r3, #64	; 0x40
    cb74:	1affffed 	bne	cb30 <ee_write+0xa4>

		enabled_interrupts = VICIntEnable;  //disable all interrupts
    cb78:	e3a03000 	mov	r3, #0	; 0x0
    cb7c:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    cb80:	e5933000 	ldr	r3, [r3]
    cb84:	e50b3010 	str	r3, [fp, #-16]
		VICIntEnClr        = enabled_interrupts;
    cb88:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    cb8c:	e243300b 	sub	r3, r3, #11	; 0xb
    cb90:	e51b2010 	ldr	r2, [fp, #-16]
    cb94:	e5832000 	str	r2, [r3]

		command_iap[0]=50;					//prepare sectors from EE_SEC_L to EE_SEC_H for erase
    cb98:	e3a03032 	mov	r3, #50	; 0x32
    cb9c:	e50b3134 	str	r3, [fp, #-308]
		command_iap[1]=EE_SEC_L;
    cba0:	e3a0300e 	mov	r3, #14	; 0xe
    cba4:	e50b3130 	str	r3, [fp, #-304]
		command_iap[2]=EE_SEC_H;
    cba8:	e3a0300e 	mov	r3, #14	; 0xe
    cbac:	e50b312c 	str	r3, [fp, #-300]
		iap_entry=(IAP) IAP_LOCATION;
    cbb0:	e59f20f4 	ldr	r2, [pc, #244]	; ccac <.text+0xccac>
    cbb4:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    cbb8:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    cbbc:	e59f30e8 	ldr	r3, [pc, #232]	; ccac <.text+0xccac>
    cbc0:	e593c000 	ldr	ip, [r3]
    cbc4:	e24b3f4d 	sub	r3, fp, #308	; 0x134
    cbc8:	e24b2d05 	sub	r2, fp, #320	; 0x140
    cbcc:	e1a00003 	mov	r0, r3
    cbd0:	e1a01002 	mov	r1, r2
    cbd4:	e1a0e00f 	mov	lr, pc
    cbd8:	e12fff1c 	bx	ip

		command_iap[0]=51;					//copy RAM to flash/eeprom
    cbdc:	e3a03033 	mov	r3, #51	; 0x33
    cbe0:	e50b3134 	str	r3, [fp, #-308]
		command_iap[1]=(unsigned int) (location & EE_START_MASK);
    cbe4:	e51b3020 	ldr	r3, [fp, #-32]
    cbe8:	e3c330ff 	bic	r3, r3, #255	; 0xff
    cbec:	e50b3130 	str	r3, [fp, #-304]
		command_iap[2]=(unsigned int) (&ee_buffer[0]);
    cbf0:	e24b3e12 	sub	r3, fp, #288	; 0x120
    cbf4:	e50b312c 	str	r3, [fp, #-300]
		command_iap[3]=EE_BUFFER_SIZE;
    cbf8:	e3a03c01 	mov	r3, #256	; 0x100
    cbfc:	e50b3128 	str	r3, [fp, #-296]
		command_iap[4]=EE_CCLK;
    cc00:	e3a03cea 	mov	r3, #59904	; 0xea00
    cc04:	e2833060 	add	r3, r3, #96	; 0x60
    cc08:	e50b3124 	str	r3, [fp, #-292]
		iap_entry=(IAP) IAP_LOCATION;
    cc0c:	e59f2098 	ldr	r2, [pc, #152]	; ccac <.text+0xccac>
    cc10:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    cc14:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    cc18:	e59f308c 	ldr	r3, [pc, #140]	; ccac <.text+0xccac>
    cc1c:	e593c000 	ldr	ip, [r3]
    cc20:	e24b3f4d 	sub	r3, fp, #308	; 0x134
    cc24:	e24b2d05 	sub	r2, fp, #320	; 0x140
    cc28:	e1a00003 	mov	r0, r3
    cc2c:	e1a01002 	mov	r1, r2
    cc30:	e1a0e00f 	mov	lr, pc
    cc34:	e12fff1c 	bx	ip

		command_iap[0]=56;					//compare RAM and flash/eeprom
    cc38:	e3a03038 	mov	r3, #56	; 0x38
    cc3c:	e50b3134 	str	r3, [fp, #-308]
		command_iap[1]=(unsigned int) source;
    cc40:	e51b301c 	ldr	r3, [fp, #-28]
    cc44:	e50b3130 	str	r3, [fp, #-304]
		command_iap[2]=(unsigned int) location;
    cc48:	e51b3020 	ldr	r3, [fp, #-32]
    cc4c:	e50b312c 	str	r3, [fp, #-300]
		command_iap[3]=EE_REC_SIZE;
    cc50:	e3a03c01 	mov	r3, #256	; 0x100
    cc54:	e50b3128 	str	r3, [fp, #-296]
		iap_entry=(IAP) IAP_LOCATION;
    cc58:	e59f204c 	ldr	r2, [pc, #76]	; ccac <.text+0xccac>
    cc5c:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    cc60:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    cc64:	e59f3040 	ldr	r3, [pc, #64]	; ccac <.text+0xccac>
    cc68:	e593c000 	ldr	ip, [r3]
    cc6c:	e24b3f4d 	sub	r3, fp, #308	; 0x134
    cc70:	e24b2d05 	sub	r2, fp, #320	; 0x140
    cc74:	e1a00003 	mov	r0, r3
    cc78:	e1a01002 	mov	r1, r2
    cc7c:	e1a0e00f 	mov	lr, pc
    cc80:	e12fff1c 	bx	ip

		VICIntEnable = enabled_interrupts;  //restore interrupt enable register
    cc84:	e3a03000 	mov	r3, #0	; 0x0
    cc88:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    cc8c:	e51b2010 	ldr	r2, [fp, #-16]
    cc90:	e5832000 	str	r2, [r3]

		result_ee[0]=result_iap[0];
    cc94:	e51b2140 	ldr	r2, [fp, #-320]
    cc98:	e51b3148 	ldr	r3, [fp, #-328]
    cc9c:	e5832000 	str	r2, [r3]
	}
	return;
}
    cca0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    cca4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    cca8:	e12fff1e 	bx	lr
    ccac:	40005258 	andmi	r5, r0, r8, asr r2

0000ccb0 <ee_read>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_read(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - Not used.											*/
/*  result_ee[0] - Returns a response.									*/
/*                 0 - data successfully found in EEPROM.				*/
/*               500 - no data/records available in EEPROM.				*/
/*  result_ee[1] - an address of the last record of ee_data type		*/
/*				   in EEPROM.  	                              			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  NO_RECORDS_AVAILABLE - EEPROM is empty/no records identifiable		*/
/*						   with a record identifier (EE_REC_ID) found	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function scans an EEPROM content looking for the last record 	*/
/*  that can be identified with a record identifier (EE_REC_ID). When 	*/
/*  such data is found, its address is passed as result_ee[1].			*/
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.0 had problems with accessing the last record in a fully	*/
/*   occupied EEPROM. Rev. 1.1 fixes this.								*/
/*                                                                     	*/
/************************************************************************/
void ee_read(unsigned int command_ee,unsigned int result_ee[]){
    ccb0:	e1a0c00d 	mov	ip, sp
    ccb4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ccb8:	e24cb004 	sub	fp, ip, #4	; 0x4
    ccbc:	e24dd00c 	sub	sp, sp, #12	; 0xc
    ccc0:	e50b0014 	str	r0, [fp, #-20]
    ccc4:	e50b1018 	str	r1, [fp, #-24]
	int location;

	location = ee_locate();
    ccc8:	eb000053 	bl	ce1c <ee_locate>
    cccc:	e1a03000 	mov	r3, r0
    ccd0:	e50b3010 	str	r3, [fp, #-16]
	if (location == EE_ADDR_L){
    ccd4:	e51b3010 	ldr	r3, [fp, #-16]
    ccd8:	e353090e 	cmp	r3, #229376	; 0x38000
    ccdc:	1a000003 	bne	ccf0 <ee_read+0x40>
		result_ee[0]=NO_RECORDS_AVAILABLE;
    cce0:	e51b2018 	ldr	r2, [fp, #-24]
    cce4:	e3a03f7d 	mov	r3, #500	; 0x1f4
    cce8:	e5823000 	str	r3, [r2]
    ccec:	ea000010 	b	cd34 <ee_read+0x84>
	}
	else{
		result_ee[0]=0;
    ccf0:	e51b3018 	ldr	r3, [fp, #-24]
    ccf4:	e3a02000 	mov	r2, #0	; 0x0
    ccf8:	e5832000 	str	r2, [r3]
		if (location == -1)
    ccfc:	e51b3010 	ldr	r3, [fp, #-16]
    cd00:	e3730001 	cmn	r3, #1	; 0x1
    cd04:	1a000005 	bne	cd20 <ee_read+0x70>
			result_ee[1]=(unsigned int)(EE_ADDR_H+1 - EE_REC_SIZE);
    cd08:	e51b3018 	ldr	r3, [fp, #-24]
    cd0c:	e2832004 	add	r2, r3, #4	; 0x4
    cd10:	e3a03bff 	mov	r3, #261120	; 0x3fc00
    cd14:	e2833c03 	add	r3, r3, #768	; 0x300
    cd18:	e5823000 	str	r3, [r2]
    cd1c:	ea000004 	b	cd34 <ee_read+0x84>
		else
			result_ee[1]=(unsigned int)(location - EE_REC_SIZE);
    cd20:	e51b3018 	ldr	r3, [fp, #-24]
    cd24:	e2832004 	add	r2, r3, #4	; 0x4
    cd28:	e51b3010 	ldr	r3, [fp, #-16]
    cd2c:	e2433c01 	sub	r3, r3, #256	; 0x100
    cd30:	e5823000 	str	r3, [r2]
	}
	return;
}
    cd34:	e24bd00c 	sub	sp, fp, #12	; 0xc
    cd38:	e89d6800 	ldmia	sp, {fp, sp, lr}
    cd3c:	e12fff1e 	bx	lr

0000cd40 <ee_readn>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_readn(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - An index of a record in EEPROM that should be read.	*/
/*  result_ee[0] - Returns a response.									*/
/*                 0 - data successfully found in EEPROM.				*/
/*               502 - requested index of record in EEPROM is out of 	*/
/*                     EEPROM's memory.                                	*/
/*  result_ee[1] - an address of the specified record of ee_data type	*/
/*				   in EEPROM.  	                              			*/
/*                                                                     	*/
/* version: 1.0 (initial release 05/13/2005)                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  INDEX_OUT_OF_RANGE - index of a record in EEPROM specified by 		*/
/*						 command_ee is out of EEPROM's range			*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_ADR_H 	 	   - micro's Flash address where EEPROM ends		*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function returns in result_ee[1] an address of an EEPROM 		*/
/*  record index specified in command_ee. Index can not be less than 0.	*/
/*                                                                     	*/
/************************************************************************/
void ee_readn(unsigned int command_ee,unsigned int result_ee[]){
    cd40:	e1a0c00d 	mov	ip, sp
    cd44:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    cd48:	e24cb004 	sub	fp, ip, #4	; 0x4
    cd4c:	e24dd008 	sub	sp, sp, #8	; 0x8
    cd50:	e50b0010 	str	r0, [fp, #-16]
    cd54:	e50b1014 	str	r1, [fp, #-20]
	if(command_ee>((EE_ADDR_H+1-EE_ADDR_L)/EE_REC_SIZE)){
    cd58:	e51b3010 	ldr	r3, [fp, #-16]
    cd5c:	e3530080 	cmp	r3, #128	; 0x80
    cd60:	9a000004 	bls	cd78 <ee_readn+0x38>
		result_ee[0]=INDEX_OUT_OF_RANGE;}
    cd64:	e51b2014 	ldr	r2, [fp, #-20]
    cd68:	e3a03f7d 	mov	r3, #500	; 0x1f4
    cd6c:	e2833002 	add	r3, r3, #2	; 0x2
    cd70:	e5823000 	str	r3, [r2]
    cd74:	ea000008 	b	cd9c <ee_readn+0x5c>
	else{
		result_ee[0]=0;
    cd78:	e51b2014 	ldr	r2, [fp, #-20]
    cd7c:	e3a03000 	mov	r3, #0	; 0x0
    cd80:	e5823000 	str	r3, [r2]
		result_ee[1]=(unsigned int)(EE_ADDR_L+EE_REC_SIZE*command_ee);
    cd84:	e51b3014 	ldr	r3, [fp, #-20]
    cd88:	e2832004 	add	r2, r3, #4	; 0x4
    cd8c:	e51b3010 	ldr	r3, [fp, #-16]
    cd90:	e1a03403 	mov	r3, r3, lsl #8
    cd94:	e283390e 	add	r3, r3, #229376	; 0x38000
    cd98:	e5823000 	str	r3, [r2]
	}
	return;
}
    cd9c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    cda0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    cda4:	e12fff1e 	bx	lr

0000cda8 <ee_count>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_count(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - Not used.											*/
/*  result_ee[0] - Returns a response. Always 0.						*/
/*  result_ee[1] - number of records of ee_data type in EEPROM.			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function returns number of records of ee_data type in EEPROM.	*/
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Initial release (1.0) was not supplying the right feedback in case */
/*   of counting records in a full EEPROM. Rev. 1.1 fixes this.         */
/*                                                                     	*/
/************************************************************************/
void ee_count(unsigned int command_ee,unsigned int result_ee[]){
    cda8:	e1a0c00d 	mov	ip, sp
    cdac:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    cdb0:	e24cb004 	sub	fp, ip, #4	; 0x4
    cdb4:	e24dd00c 	sub	sp, sp, #12	; 0xc
    cdb8:	e50b0014 	str	r0, [fp, #-20]
    cdbc:	e50b1018 	str	r1, [fp, #-24]
	int location;
	result_ee[0]=0;
    cdc0:	e51b2018 	ldr	r2, [fp, #-24]
    cdc4:	e3a03000 	mov	r3, #0	; 0x0
    cdc8:	e5823000 	str	r3, [r2]
	location = ee_locate();
    cdcc:	eb000012 	bl	ce1c <ee_locate>
    cdd0:	e1a03000 	mov	r3, r0
    cdd4:	e50b3010 	str	r3, [fp, #-16]
	if (location == -1) location = EE_ADDR_H+1;
    cdd8:	e51b3010 	ldr	r3, [fp, #-16]
    cddc:	e3730001 	cmn	r3, #1	; 0x1
    cde0:	1a000001 	bne	cdec <ee_count+0x44>
    cde4:	e3a03701 	mov	r3, #262144	; 0x40000
    cde8:	e50b3010 	str	r3, [fp, #-16]
	result_ee[1]=(unsigned int)((location-EE_ADDR_L)/EE_REC_SIZE);
    cdec:	e51b3018 	ldr	r3, [fp, #-24]
    cdf0:	e2831004 	add	r1, r3, #4	; 0x4
    cdf4:	e51b3010 	ldr	r3, [fp, #-16]
    cdf8:	e243390e 	sub	r3, r3, #229376	; 0x38000
    cdfc:	e28320ff 	add	r2, r3, #255	; 0xff
    ce00:	e3530000 	cmp	r3, #0	; 0x0
    ce04:	b1a03002 	movlt	r3, r2
    ce08:	e1a03443 	mov	r3, r3, asr #8
    ce0c:	e5813000 	str	r3, [r1]
	return;
}
    ce10:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ce14:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ce18:	e12fff1e 	bx	lr

0000ce1c <ee_locate>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_locate()													*/
/*                                                                     	*/
/* type: int                                                          	*/
/*                                                                     	*/
/* parameters: none														*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_ADR_H 	 	   - micro's Flash address where EEPROM ends		*/
/*  EE_REC_ID 	 	   - a record indicator used to identify valid data	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function returns an address as of which new record can be 		*/
/*	added into Flash/EEPROM. In case of EEPROM being full, function     */
/*  returns -1. Searching is based on divide by two method that         */
/*  provides the fastest processing time.                               */
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.1 fixes a bug related to identifying an unused byte of 		*/
/*   EEPROM in an EEPROM with size not equal to EE_REC_SIZE * 2^k (k>=0)*/
/*                                                                     	*/
/************************************************************************/
int ee_locate(void){
    ce1c:	e1a0c00d 	mov	ip, sp
    ce20:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ce24:	e24cb004 	sub	fp, ip, #4	; 0x4
    ce28:	e24dd018 	sub	sp, sp, #24	; 0x18
	unsigned int addr_l, addr_m, addr_r, size, slice_limit;
	addr_l = EE_ADDR_L;
    ce2c:	e3a0390e 	mov	r3, #229376	; 0x38000
    ce30:	e50b3020 	str	r3, [fp, #-32]
	if ((*((unsigned char *)addr_l))==0xFF) return(addr_l);
    ce34:	e51b3020 	ldr	r3, [fp, #-32]
    ce38:	e5d33000 	ldrb	r3, [r3]
    ce3c:	e35300ff 	cmp	r3, #255	; 0xff
    ce40:	1a000002 	bne	ce50 <ee_locate+0x34>
    ce44:	e51b3020 	ldr	r3, [fp, #-32]
    ce48:	e50b3024 	str	r3, [fp, #-36]
    ce4c:	ea00003f 	b	cf50 <ee_locate+0x134>
	addr_r = EE_ADDR_H+1;
    ce50:	e3a03701 	mov	r3, #262144	; 0x40000
    ce54:	e50b3018 	str	r3, [fp, #-24]
	if ((*((unsigned char *)(addr_r-EE_REC_SIZE)))==EE_REC_ID) return(-1);
    ce58:	e51b3018 	ldr	r3, [fp, #-24]
    ce5c:	e2433c01 	sub	r3, r3, #256	; 0x100
    ce60:	e5d33000 	ldrb	r3, [r3]
    ce64:	e35300aa 	cmp	r3, #170	; 0xaa
    ce68:	1a000002 	bne	ce78 <ee_locate+0x5c>
    ce6c:	e3e03000 	mvn	r3, #0	; 0x0
    ce70:	e50b3024 	str	r3, [fp, #-36]
    ce74:	ea000035 	b	cf50 <ee_locate+0x134>
	size = addr_r - addr_l;
    ce78:	e51b2018 	ldr	r2, [fp, #-24]
    ce7c:	e51b3020 	ldr	r3, [fp, #-32]
    ce80:	e0633002 	rsb	r3, r3, r2
    ce84:	e50b3014 	str	r3, [fp, #-20]
	slice_limit = EE_REC_SIZE - 1;
    ce88:	e3a030ff 	mov	r3, #255	; 0xff
    ce8c:	e50b3010 	str	r3, [fp, #-16]
	while(size != EE_REC_SIZE){
    ce90:	ea000029 	b	cf3c <ee_locate+0x120>
		addr_m = (addr_r+addr_l)/2;
    ce94:	e51b2018 	ldr	r2, [fp, #-24]
    ce98:	e51b3020 	ldr	r3, [fp, #-32]
    ce9c:	e0823003 	add	r3, r2, r3
    cea0:	e1a030a3 	mov	r3, r3, lsr #1
    cea4:	e50b301c 	str	r3, [fp, #-28]
		if ((addr_m & slice_limit)!=0x00000000){
    cea8:	e51b201c 	ldr	r2, [fp, #-28]
    ceac:	e51b3010 	ldr	r3, [fp, #-16]
    ceb0:	e0023003 	and	r3, r2, r3
    ceb4:	e3530000 	cmp	r3, #0	; 0x0
    ceb8:	0a000013 	beq	cf0c <ee_locate+0xf0>
			if ((*((unsigned char *)(addr_r - EE_REC_SIZE)))==0xFF) 
    cebc:	e51b3018 	ldr	r3, [fp, #-24]
    cec0:	e2433c01 	sub	r3, r3, #256	; 0x100
    cec4:	e5d33000 	ldrb	r3, [r3]
    cec8:	e35300ff 	cmp	r3, #255	; 0xff
    cecc:	1a000003 	bne	cee0 <ee_locate+0xc4>
				addr_r = addr_r - EE_REC_SIZE;
    ced0:	e51b3018 	ldr	r3, [fp, #-24]
    ced4:	e2433c01 	sub	r3, r3, #256	; 0x100
    ced8:	e50b3018 	str	r3, [fp, #-24]
    cedc:	ea000002 	b	ceec <ee_locate+0xd0>
			else
				addr_l = addr_l + EE_REC_SIZE;
    cee0:	e51b3020 	ldr	r3, [fp, #-32]
    cee4:	e2833c01 	add	r3, r3, #256	; 0x100
    cee8:	e50b3020 	str	r3, [fp, #-32]
			addr_m = (addr_r+addr_l)/2;
    ceec:	e51b2018 	ldr	r2, [fp, #-24]
    cef0:	e51b3020 	ldr	r3, [fp, #-32]
    cef4:	e0823003 	add	r3, r2, r3
    cef8:	e1a030a3 	mov	r3, r3, lsr #1
    cefc:	e50b301c 	str	r3, [fp, #-28]
			size = size - EE_REC_SIZE;
    cf00:	e51b3014 	ldr	r3, [fp, #-20]
    cf04:	e2433c01 	sub	r3, r3, #256	; 0x100
    cf08:	e50b3014 	str	r3, [fp, #-20]
		}
		if ((*((unsigned char *)addr_m))==0xFF)
    cf0c:	e51b301c 	ldr	r3, [fp, #-28]
    cf10:	e5d33000 	ldrb	r3, [r3]
    cf14:	e35300ff 	cmp	r3, #255	; 0xff
    cf18:	1a000002 	bne	cf28 <ee_locate+0x10c>
			addr_r = addr_m;
    cf1c:	e51b301c 	ldr	r3, [fp, #-28]
    cf20:	e50b3018 	str	r3, [fp, #-24]
    cf24:	ea000001 	b	cf30 <ee_locate+0x114>
		else
			addr_l = addr_m;
    cf28:	e51b301c 	ldr	r3, [fp, #-28]
    cf2c:	e50b3020 	str	r3, [fp, #-32]
		size = size/2;
    cf30:	e51b3014 	ldr	r3, [fp, #-20]
    cf34:	e1a030a3 	mov	r3, r3, lsr #1
    cf38:	e50b3014 	str	r3, [fp, #-20]
    cf3c:	e51b3014 	ldr	r3, [fp, #-20]
    cf40:	e3530c01 	cmp	r3, #256	; 0x100
    cf44:	1affffd2 	bne	ce94 <ee_locate+0x78>
	}
	return(addr_r);
    cf48:	e51b3018 	ldr	r3, [fp, #-24]
    cf4c:	e50b3024 	str	r3, [fp, #-36]
    cf50:	e51b3024 	ldr	r3, [fp, #-36]
}
    cf54:	e1a00003 	mov	r0, r3
    cf58:	e24bd00c 	sub	sp, fp, #12	; 0xc
    cf5c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    cf60:	e12fff1e 	bx	lr

0000cf64 <enter_isp>:

void enter_isp()
{
    cf64:	e1a0c00d 	mov	ip, sp
    cf68:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    cf6c:	e24cb004 	sub	fp, ip, #4	; 0x4
    cf70:	e24dd024 	sub	sp, sp, #36	; 0x24
	unsigned int command_iap[5], result_iap[3];
	unsigned long enabled_interrupts;

	//this functions enters the ISP mode by software
	//disable PLL

	enabled_interrupts = VICIntEnable;  //disable all interrupts
    cf74:	e3a03000 	mov	r3, #0	; 0x0
    cf78:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    cf7c:	e5933000 	ldr	r3, [r3]
    cf80:	e50b3010 	str	r3, [fp, #-16]
	VICIntEnClr        = enabled_interrupts;
    cf84:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    cf88:	e243300b 	sub	r3, r3, #11	; 0xb
    cf8c:	e51b2010 	ldr	r2, [fp, #-16]
    cf90:	e5832000 	str	r2, [r3]


	PLLCON=0; //PLL disabled
    cf94:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    cf98:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    cf9c:	e2833080 	add	r3, r3, #128	; 0x80
    cfa0:	e3a02000 	mov	r2, #0	; 0x0
    cfa4:	e5832000 	str	r2, [r3]

	command_iap[0]=57;
    cfa8:	e3a03039 	mov	r3, #57	; 0x39
    cfac:	e50b3024 	str	r3, [fp, #-36]
	iap_entry=(IAP) IAP_LOCATION;
    cfb0:	e59f2030 	ldr	r2, [pc, #48]	; cfe8 <.text+0xcfe8>
    cfb4:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    cfb8:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    cfbc:	e59f3024 	ldr	r3, [pc, #36]	; cfe8 <.text+0xcfe8>
    cfc0:	e593c000 	ldr	ip, [r3]
    cfc4:	e24b3024 	sub	r3, fp, #36	; 0x24
    cfc8:	e24b2030 	sub	r2, fp, #48	; 0x30
    cfcc:	e1a00003 	mov	r0, r3
    cfd0:	e1a01002 	mov	r1, r2
    cfd4:	e1a0e00f 	mov	lr, pc
    cfd8:	e12fff1c 	bx	ip

}
    cfdc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    cfe0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    cfe4:	e12fff1e 	bx	lr
    cfe8:	40005258 	andmi	r5, r0, r8, asr r2

0000cfec <memcpy>:
    cfec:	b510      	push	{r4, lr}
    cfee:	1c04      	adds	r4, r0, #0
    cff0:	1c10      	adds	r0, r2, #0
    cff2:	1c22      	adds	r2, r4, #0
    cff4:	e003      	b.n	cffe <memcpy+0x12>
    cff6:	780b      	ldrb	r3, [r1, #0]
    cff8:	3101      	adds	r1, #1
    cffa:	7013      	strb	r3, [r2, #0]
    cffc:	3201      	adds	r2, #1
    cffe:	3801      	subs	r0, #1
    d000:	d2f9      	bcs.n	cff6 <memcpy+0xa>
    d002:	1c20      	adds	r0, r4, #0
    d004:	bc10      	pop	{r4}
    d006:	bc02      	pop	{r1}
    d008:	4708      	bx	r1
    d00a:	46c0      	nop			(mov r8, r8)

0000d00c <printf>:
    d00c:	b40f      	push	{r0, r1, r2, r3}
    d00e:	b500      	push	{lr}
    d010:	4b06      	ldr	r3, [pc, #24]	(d02c <.text+0xd02c>)
    d012:	b081      	sub	sp, #4
    d014:	aa02      	add	r2, sp, #8
    d016:	681b      	ldr	r3, [r3, #0]
    d018:	ca02      	ldmia	r2!, {r1}
    d01a:	6898      	ldr	r0, [r3, #8]
    d01c:	9200      	str	r2, [sp, #0]
    d01e:	f001 fab5 	bl	e58c <vfprintf>
    d022:	b001      	add	sp, #4
    d024:	bc08      	pop	{r3}
    d026:	b004      	add	sp, #16
    d028:	4718      	bx	r3
    d02a:	0000      	lsls	r0, r0, #0
    d02c:	0030      	lsls	r0, r6, #0
    d02e:	4000      	ands	r0, r0

0000d030 <_printf_r>:
    d030:	b40e      	push	{r1, r2, r3}
    d032:	b500      	push	{lr}
    d034:	b081      	sub	sp, #4
    d036:	ab02      	add	r3, sp, #8
    d038:	cb04      	ldmia	r3!, {r2}
    d03a:	6881      	ldr	r1, [r0, #8]
    d03c:	9300      	str	r3, [sp, #0]
    d03e:	f000 f895 	bl	d16c <_vfprintf_r>
    d042:	b001      	add	sp, #4
    d044:	bc08      	pop	{r3}
    d046:	b003      	add	sp, #12
    d048:	4718      	bx	r3
    d04a:	46c0      	nop			(mov r8, r8)

0000d04c <_puts_r>:
    d04c:	b530      	push	{r4, r5, lr}
    d04e:	b087      	sub	sp, #28
    d050:	1c05      	adds	r5, r0, #0
    d052:	1c08      	adds	r0, r1, #0
    d054:	1c0c      	adds	r4, r1, #0
    d056:	f000 f871 	bl	d13c <strlen>
    d05a:	4b0d      	ldr	r3, [pc, #52]	(d090 <.text+0xd090>)
    d05c:	9302      	str	r3, [sp, #8]
    d05e:	2301      	movs	r3, #1
    d060:	9001      	str	r0, [sp, #4]
    d062:	9303      	str	r3, [sp, #12]
    d064:	3001      	adds	r0, #1
    d066:	466b      	mov	r3, sp
    d068:	9006      	str	r0, [sp, #24]
    d06a:	9304      	str	r3, [sp, #16]
    d06c:	68a8      	ldr	r0, [r5, #8]
    d06e:	2302      	movs	r3, #2
    d070:	a904      	add	r1, sp, #16
    d072:	9400      	str	r4, [sp, #0]
    d074:	9305      	str	r3, [sp, #20]
    d076:	f002 fda7 	bl	fbc8 <__sfvwrite>
    d07a:	2800      	cmp	r0, #0
    d07c:	d002      	beq.n	d084 <_puts_r+0x38>
    d07e:	2001      	movs	r0, #1
    d080:	4240      	negs	r0, r0
    d082:	e000      	b.n	d086 <_puts_r+0x3a>
    d084:	200a      	movs	r0, #10
    d086:	b007      	add	sp, #28
    d088:	bc30      	pop	{r4, r5}
    d08a:	bc02      	pop	{r1}
    d08c:	4708      	bx	r1
    d08e:	0000      	lsls	r0, r0, #0
    d090:	a424      	add	r4, pc, #144	(adr r4,d124 <_sprintf_r+0x38>)
    d092:	0001      	lsls	r1, r0, #0

0000d094 <puts>:
    d094:	b500      	push	{lr}
    d096:	4b03      	ldr	r3, [pc, #12]	(d0a4 <.text+0xd0a4>)
    d098:	1c01      	adds	r1, r0, #0
    d09a:	6818      	ldr	r0, [r3, #0]
    d09c:	f7ff ffd6 	bl	d04c <_puts_r>
    d0a0:	bc02      	pop	{r1}
    d0a2:	4708      	bx	r1
    d0a4:	0030      	lsls	r0, r6, #0
    d0a6:	4000      	ands	r0, r0

0000d0a8 <sprintf>:
    d0a8:	b40e      	push	{r1, r2, r3}
    d0aa:	b510      	push	{r4, lr}
    d0ac:	b098      	sub	sp, #96
    d0ae:	9000      	str	r0, [sp, #0]
    d0b0:	9004      	str	r0, [sp, #16]
    d0b2:	480c      	ldr	r0, [pc, #48]	(d0e4 <.text+0xd0e4>)
    d0b4:	9002      	str	r0, [sp, #8]
    d0b6:	9005      	str	r0, [sp, #20]
    d0b8:	2001      	movs	r0, #1
    d0ba:	4669      	mov	r1, sp
    d0bc:	4240      	negs	r0, r0
    d0be:	ab1a      	add	r3, sp, #104
    d0c0:	81c8      	strh	r0, [r1, #14]
    d0c2:	2482      	movs	r4, #130
    d0c4:	4808      	ldr	r0, [pc, #32]	(d0e8 <.text+0xd0e8>)
    d0c6:	cb04      	ldmia	r3!, {r2}
    d0c8:	00a4      	lsls	r4, r4, #2
    d0ca:	818c      	strh	r4, [r1, #12]
    d0cc:	6800      	ldr	r0, [r0, #0]
    d0ce:	9317      	str	r3, [sp, #92]
    d0d0:	f000 f84c 	bl	d16c <_vfprintf_r>
    d0d4:	9a00      	ldr	r2, [sp, #0]
    d0d6:	2300      	movs	r3, #0
    d0d8:	b018      	add	sp, #96
    d0da:	7013      	strb	r3, [r2, #0]
    d0dc:	bc10      	pop	{r4}
    d0de:	bc08      	pop	{r3}
    d0e0:	b003      	add	sp, #12
    d0e2:	4718      	bx	r3
    d0e4:	ffff 7fff 	undefined
    d0e8:	0030      	lsls	r0, r6, #0
    d0ea:	4000      	ands	r0, r0

0000d0ec <_sprintf_r>:
    d0ec:	b40c      	push	{r2, r3}
    d0ee:	b530      	push	{r4, r5, lr}
    d0f0:	b098      	sub	sp, #96
    d0f2:	9100      	str	r1, [sp, #0]
    d0f4:	9104      	str	r1, [sp, #16]
    d0f6:	490c      	ldr	r1, [pc, #48]	(d128 <.text+0xd128>)
    d0f8:	ab1b      	add	r3, sp, #108
    d0fa:	9102      	str	r1, [sp, #8]
    d0fc:	9105      	str	r1, [sp, #20]
    d0fe:	2101      	movs	r1, #1
    d100:	466d      	mov	r5, sp
    d102:	cb04      	ldmia	r3!, {r2}
    d104:	4249      	negs	r1, r1
    d106:	2482      	movs	r4, #130
    d108:	81e9      	strh	r1, [r5, #14]
    d10a:	00a4      	lsls	r4, r4, #2
    d10c:	4669      	mov	r1, sp
    d10e:	81ac      	strh	r4, [r5, #12]
    d110:	9317      	str	r3, [sp, #92]
    d112:	f000 f82b 	bl	d16c <_vfprintf_r>
    d116:	9a00      	ldr	r2, [sp, #0]
    d118:	2300      	movs	r3, #0
    d11a:	b018      	add	sp, #96
    d11c:	7013      	strb	r3, [r2, #0]
    d11e:	bc30      	pop	{r4, r5}
    d120:	bc08      	pop	{r3}
    d122:	b002      	add	sp, #8
    d124:	4718      	bx	r3
    d126:	0000      	lsls	r0, r0, #0
    d128:	ffff 7fff 	undefined

0000d12c <strcpy>:
    d12c:	1c02      	adds	r2, r0, #0
    d12e:	780b      	ldrb	r3, [r1, #0]
    d130:	3101      	adds	r1, #1
    d132:	7013      	strb	r3, [r2, #0]
    d134:	3201      	adds	r2, #1
    d136:	2b00      	cmp	r3, #0
    d138:	d1f9      	bne.n	d12e <strcpy+0x2>
    d13a:	4770      	bx	lr

0000d13c <strlen>:
    d13c:	1c02      	adds	r2, r0, #0
    d13e:	e000      	b.n	d142 <strlen+0x6>
    d140:	3001      	adds	r0, #1
    d142:	7803      	ldrb	r3, [r0, #0]
    d144:	2b00      	cmp	r3, #0
    d146:	d1fb      	bne.n	d140 <strlen+0x4>
    d148:	1a80      	subs	r0, r0, r2
    d14a:	4770      	bx	lr

0000d14c <__sprint>:
    d14c:	b510      	push	{r4, lr}
    d14e:	688b      	ldr	r3, [r1, #8]
    d150:	1c0c      	adds	r4, r1, #0
    d152:	2b00      	cmp	r3, #0
    d154:	d102      	bne.n	d15c <__sprint+0x10>
    d156:	2000      	movs	r0, #0
    d158:	604b      	str	r3, [r1, #4]
    d15a:	e004      	b.n	d166 <__sprint+0x1a>
    d15c:	f002 fd34 	bl	fbc8 <__sfvwrite>
    d160:	2300      	movs	r3, #0
    d162:	60a3      	str	r3, [r4, #8]
    d164:	6063      	str	r3, [r4, #4]
    d166:	bc10      	pop	{r4}
    d168:	bc02      	pop	{r1}
    d16a:	4708      	bx	r1

0000d16c <_vfprintf_r>:
    d16c:	b5f0      	push	{r4, r5, r6, r7, lr}
    d16e:	4cd2      	ldr	r4, [pc, #840]	(d4b8 <.text+0xd4b8>)
    d170:	44a5      	add	sp, r4
    d172:	9005      	str	r0, [sp, #20]
    d174:	9104      	str	r1, [sp, #16]
    d176:	1c16      	adds	r6, r2, #0
    d178:	1c1d      	adds	r5, r3, #0
    d17a:	f002 fee5 	bl	ff48 <localeconv>
    d17e:	6800      	ldr	r0, [r0, #0]
    d180:	900b      	str	r0, [sp, #44]
    d182:	9805      	ldr	r0, [sp, #20]
    d184:	2800      	cmp	r0, #0
    d186:	d004      	beq.n	d192 <_vfprintf_r+0x26>
    d188:	6b83      	ldr	r3, [r0, #56]
    d18a:	2b00      	cmp	r3, #0
    d18c:	d101      	bne.n	d192 <_vfprintf_r+0x26>
    d18e:	f002 fb3b 	bl	f808 <__sinit>
    d192:	9904      	ldr	r1, [sp, #16]
    d194:	898b      	ldrh	r3, [r1, #12]
    d196:	071a      	lsls	r2, r3, #28
    d198:	d502      	bpl.n	d1a0 <_vfprintf_r+0x34>
    d19a:	690b      	ldr	r3, [r1, #16]
    d19c:	2b00      	cmp	r3, #0
    d19e:	d106      	bne.n	d1ae <_vfprintf_r+0x42>
    d1a0:	9804      	ldr	r0, [sp, #16]
    d1a2:	f001 fbef 	bl	e984 <__swsetup>
    d1a6:	2800      	cmp	r0, #0
    d1a8:	d001      	beq.n	d1ae <_vfprintf_r+0x42>
    d1aa:	f001 f9bd 	bl	e528 <.text+0xe528>
    d1ae:	9b04      	ldr	r3, [sp, #16]
    d1b0:	899a      	ldrh	r2, [r3, #12]
    d1b2:	231a      	movs	r3, #26
    d1b4:	4013      	ands	r3, r2
    d1b6:	2b0a      	cmp	r3, #10
    d1b8:	d147      	bne.n	d24a <_vfprintf_r+0xde>
    d1ba:	9c04      	ldr	r4, [sp, #16]
    d1bc:	200e      	movs	r0, #14
    d1be:	5e23      	ldrsh	r3, [r4, r0]
    d1c0:	2b00      	cmp	r3, #0
    d1c2:	db42      	blt.n	d24a <_vfprintf_r+0xde>
    d1c4:	4cbd      	ldr	r4, [pc, #756]	(d4bc <.text+0xd4bc>)
    d1c6:	2302      	movs	r3, #2
    d1c8:	446c      	add	r4, sp
    d1ca:	439a      	bics	r2, r3
    d1cc:	9904      	ldr	r1, [sp, #16]
    d1ce:	81a2      	strh	r2, [r4, #12]
    d1d0:	89cb      	ldrh	r3, [r1, #14]
    d1d2:	22bd      	movs	r2, #189
    d1d4:	81e3      	strh	r3, [r4, #14]
    d1d6:	00d2      	lsls	r2, r2, #3
    d1d8:	69cb      	ldr	r3, [r1, #28]
    d1da:	446a      	add	r2, sp
    d1dc:	20be      	movs	r0, #190
    d1de:	6013      	str	r3, [r2, #0]
    d1e0:	00c0      	lsls	r0, r0, #3
    d1e2:	6a4b      	ldr	r3, [r1, #36]
    d1e4:	4ab6      	ldr	r2, [pc, #728]	(d4c0 <.text+0xd4c0>)
    d1e6:	4468      	add	r0, sp
    d1e8:	6003      	str	r3, [r0, #0]
    d1ea:	446a      	add	r2, sp
    d1ec:	ab1c      	add	r3, sp, #112
    d1ee:	48b5      	ldr	r0, [pc, #724]	(d4c4 <.text+0xd4c4>)
    d1f0:	21bc      	movs	r1, #188
    d1f2:	6013      	str	r3, [r2, #0]
    d1f4:	6023      	str	r3, [r4, #0]
    d1f6:	00c9      	lsls	r1, r1, #3
    d1f8:	2380      	movs	r3, #128
    d1fa:	4ab3      	ldr	r2, [pc, #716]	(d4c8 <.text+0xd4c8>)
    d1fc:	00db      	lsls	r3, r3, #3
    d1fe:	4468      	add	r0, sp
    d200:	4469      	add	r1, sp
    d202:	6003      	str	r3, [r0, #0]
    d204:	600b      	str	r3, [r1, #0]
    d206:	446a      	add	r2, sp
    d208:	2300      	movs	r3, #0
    d20a:	6013      	str	r3, [r2, #0]
    d20c:	9805      	ldr	r0, [sp, #20]
    d20e:	1c21      	adds	r1, r4, #0
    d210:	1c32      	adds	r2, r6, #0
    d212:	1c2b      	adds	r3, r5, #0
    d214:	f7ff ffaa 	bl	d16c <_vfprintf_r>
    d218:	9008      	str	r0, [sp, #32]
    d21a:	2800      	cmp	r0, #0
    d21c:	db07      	blt.n	d22e <_vfprintf_r+0xc2>
    d21e:	1c20      	adds	r0, r4, #0
    d220:	f002 fa92 	bl	f748 <fflush>
    d224:	2800      	cmp	r0, #0
    d226:	d002      	beq.n	d22e <_vfprintf_r+0xc2>
    d228:	2301      	movs	r3, #1
    d22a:	425b      	negs	r3, r3
    d22c:	9308      	str	r3, [sp, #32]
    d22e:	4ba3      	ldr	r3, [pc, #652]	(d4bc <.text+0xd4bc>)
    d230:	446b      	add	r3, sp
    d232:	899b      	ldrh	r3, [r3, #12]
    d234:	065c      	lsls	r4, r3, #25
    d236:	d401      	bmi.n	d23c <_vfprintf_r+0xd0>
    d238:	f001 f991 	bl	e55e <.text+0xe55e>
    d23c:	9804      	ldr	r0, [sp, #16]
    d23e:	8983      	ldrh	r3, [r0, #12]
    d240:	2240      	movs	r2, #64
    d242:	4313      	orrs	r3, r2
    d244:	8183      	strh	r3, [r0, #12]
    d246:	f001 f98a 	bl	e55e <.text+0xe55e>
    d24a:	22c5      	movs	r2, #197
    d24c:	23d2      	movs	r3, #210
    d24e:	00d2      	lsls	r2, r2, #3
    d250:	00db      	lsls	r3, r3, #3
    d252:	24d3      	movs	r4, #211
    d254:	489d      	ldr	r0, [pc, #628]	(d4cc <.text+0xd4cc>)
    d256:	446a      	add	r2, sp
    d258:	446b      	add	r3, sp
    d25a:	00e4      	lsls	r4, r4, #3
    d25c:	446c      	add	r4, sp
    d25e:	601a      	str	r2, [r3, #0]
    d260:	4468      	add	r0, sp
    d262:	2300      	movs	r3, #0
    d264:	6023      	str	r3, [r4, #0]
    d266:	6003      	str	r3, [r0, #0]
    d268:	4b99      	ldr	r3, [pc, #612]	(d4d0 <.text+0xd4d0>)
    d26a:	4c9a      	ldr	r4, [pc, #616]	(d4d4 <.text+0xd4d4>)
    d26c:	9314      	str	r3, [sp, #80]
    d26e:	9415      	str	r4, [sp, #84]
    d270:	2400      	movs	r4, #0
    d272:	961b      	str	r6, [sp, #108]
    d274:	9411      	str	r4, [sp, #68]
    d276:	9412      	str	r4, [sp, #72]
    d278:	9207      	str	r2, [sp, #28]
    d27a:	9408      	str	r4, [sp, #32]
    d27c:	940d      	str	r4, [sp, #52]
    d27e:	e001      	b.n	d284 <_vfprintf_r+0x118>
    d280:	9407      	str	r4, [sp, #28]
    d282:	9d18      	ldr	r5, [sp, #96]
    d284:	9e1b      	ldr	r6, [sp, #108]
    d286:	e000      	b.n	d28a <_vfprintf_r+0x11e>
    d288:	3601      	adds	r6, #1
    d28a:	7833      	ldrb	r3, [r6, #0]
    d28c:	2b00      	cmp	r3, #0
    d28e:	d001      	beq.n	d294 <_vfprintf_r+0x128>
    d290:	2b25      	cmp	r3, #37
    d292:	d1f9      	bne.n	d288 <_vfprintf_r+0x11c>
    d294:	981b      	ldr	r0, [sp, #108]
    d296:	1a34      	subs	r4, r6, r0
    d298:	2c00      	cmp	r4, #0
    d29a:	d022      	beq.n	d2e2 <_vfprintf_r+0x176>
    d29c:	22d3      	movs	r2, #211
    d29e:	9907      	ldr	r1, [sp, #28]
    d2a0:	00d2      	lsls	r2, r2, #3
    d2a2:	446a      	add	r2, sp
    d2a4:	6813      	ldr	r3, [r2, #0]
    d2a6:	6008      	str	r0, [r1, #0]
    d2a8:	4888      	ldr	r0, [pc, #544]	(d4cc <.text+0xd4cc>)
    d2aa:	191b      	adds	r3, r3, r4
    d2ac:	4468      	add	r0, sp
    d2ae:	6013      	str	r3, [r2, #0]
    d2b0:	6803      	ldr	r3, [r0, #0]
    d2b2:	3301      	adds	r3, #1
    d2b4:	604c      	str	r4, [r1, #4]
    d2b6:	6003      	str	r3, [r0, #0]
    d2b8:	2b07      	cmp	r3, #7
    d2ba:	dc01      	bgt.n	d2c0 <_vfprintf_r+0x154>
    d2bc:	3108      	adds	r1, #8
    d2be:	e00c      	b.n	d2da <_vfprintf_r+0x16e>
    d2c0:	21d2      	movs	r1, #210
    d2c2:	00c9      	lsls	r1, r1, #3
    d2c4:	9804      	ldr	r0, [sp, #16]
    d2c6:	4469      	add	r1, sp
    d2c8:	f7ff ff40 	bl	d14c <__sprint>
    d2cc:	2800      	cmp	r0, #0
    d2ce:	d001      	beq.n	d2d4 <_vfprintf_r+0x168>
    d2d0:	f001 f926 	bl	e520 <.text+0xe520>
    d2d4:	21c5      	movs	r1, #197
    d2d6:	00c9      	lsls	r1, r1, #3
    d2d8:	4469      	add	r1, sp
    d2da:	9a08      	ldr	r2, [sp, #32]
    d2dc:	1912      	adds	r2, r2, r4
    d2de:	9107      	str	r1, [sp, #28]
    d2e0:	9208      	str	r2, [sp, #32]
    d2e2:	7833      	ldrb	r3, [r6, #0]
    d2e4:	2b00      	cmp	r3, #0
    d2e6:	d101      	bne.n	d2ec <_vfprintf_r+0x180>
    d2e8:	f001 f900 	bl	e4ec <.text+0xe4ec>
    d2ec:	4b7a      	ldr	r3, [pc, #488]	(d4d8 <.text+0xd4d8>)
    d2ee:	2200      	movs	r2, #0
    d2f0:	446b      	add	r3, sp
    d2f2:	3601      	adds	r6, #1
    d2f4:	961b      	str	r6, [sp, #108]
    d2f6:	701a      	strb	r2, [r3, #0]
    d2f8:	2301      	movs	r3, #1
    d2fa:	425b      	negs	r3, r3
    d2fc:	9217      	str	r2, [sp, #92]
    d2fe:	9209      	str	r2, [sp, #36]
    d300:	9316      	str	r3, [sp, #88]
    d302:	e003      	b.n	d30c <_vfprintf_r+0x1a0>
    d304:	2401      	movs	r4, #1
    d306:	4264      	negs	r4, r4
    d308:	9416      	str	r4, [sp, #88]
    d30a:	1c1d      	adds	r5, r3, #0
    d30c:	981b      	ldr	r0, [sp, #108]
    d30e:	991b      	ldr	r1, [sp, #108]
    d310:	7800      	ldrb	r0, [r0, #0]
    d312:	3101      	adds	r1, #1
    d314:	9019      	str	r0, [sp, #100]
    d316:	911b      	str	r1, [sp, #108]
    d318:	e000      	b.n	d31c <_vfprintf_r+0x1b0>
    d31a:	9209      	str	r2, [sp, #36]
    d31c:	9b19      	ldr	r3, [sp, #100]
    d31e:	3b20      	subs	r3, #32
    d320:	2b58      	cmp	r3, #88
    d322:	d900      	bls.n	d326 <_vfprintf_r+0x1ba>
    d324:	e3e9      	b.n	dafa <.text+0xdafa>
    d326:	4a6d      	ldr	r2, [pc, #436]	(d4dc <.text+0xd4dc>)
    d328:	009b      	lsls	r3, r3, #2
    d32a:	589b      	ldr	r3, [r3, r2]
    d32c:	469f      	mov	pc, r3
    d32e:	4a6c      	ldr	r2, [pc, #432]	(d4e0 <.text+0xd4e0>)
    d330:	9211      	str	r2, [sp, #68]
    d332:	e359      	b.n	d9e8 <.text+0xd9e8>
    d334:	4a68      	ldr	r2, [pc, #416]	(d4d8 <.text+0xd4d8>)
    d336:	446a      	add	r2, sp
    d338:	7813      	ldrb	r3, [r2, #0]
    d33a:	2b00      	cmp	r3, #0
    d33c:	d1e6      	bne.n	d30c <_vfprintf_r+0x1a0>
    d33e:	2320      	movs	r3, #32
    d340:	7013      	strb	r3, [r2, #0]
    d342:	e7e3      	b.n	d30c <_vfprintf_r+0x1a0>
    d344:	2301      	movs	r3, #1
    d346:	e03a      	b.n	d3be <_vfprintf_r+0x252>
    d348:	1d2b      	adds	r3, r5, #4
    d34a:	682d      	ldr	r5, [r5, #0]
    d34c:	9509      	str	r5, [sp, #36]
    d34e:	2d00      	cmp	r5, #0
    d350:	da1a      	bge.n	d388 <_vfprintf_r+0x21c>
    d352:	4268      	negs	r0, r5
    d354:	9009      	str	r0, [sp, #36]
    d356:	1c1d      	adds	r5, r3, #0
    d358:	9917      	ldr	r1, [sp, #92]
    d35a:	2304      	movs	r3, #4
    d35c:	4319      	orrs	r1, r3
    d35e:	9117      	str	r1, [sp, #92]
    d360:	e7d4      	b.n	d30c <_vfprintf_r+0x1a0>
    d362:	4b5d      	ldr	r3, [pc, #372]	(d4d8 <.text+0xd4d8>)
    d364:	222b      	movs	r2, #43
    d366:	446b      	add	r3, sp
    d368:	701a      	strb	r2, [r3, #0]
    d36a:	e7cf      	b.n	d30c <_vfprintf_r+0x1a0>
    d36c:	9a1b      	ldr	r2, [sp, #108]
    d36e:	7813      	ldrb	r3, [r2, #0]
    d370:	3201      	adds	r2, #1
    d372:	921b      	str	r2, [sp, #108]
    d374:	2b2a      	cmp	r3, #42
    d376:	d002      	beq.n	d37e <_vfprintf_r+0x212>
    d378:	2200      	movs	r2, #0
    d37a:	9319      	str	r3, [sp, #100]
    d37c:	e013      	b.n	d3a6 <_vfprintf_r+0x23a>
    d37e:	1d2b      	adds	r3, r5, #4
    d380:	682d      	ldr	r5, [r5, #0]
    d382:	9516      	str	r5, [sp, #88]
    d384:	2d00      	cmp	r5, #0
    d386:	dbbd      	blt.n	d304 <_vfprintf_r+0x198>
    d388:	1c1d      	adds	r5, r3, #0
    d38a:	e7bf      	b.n	d30c <_vfprintf_r+0x1a0>
    d38c:	0093      	lsls	r3, r2, #2
    d38e:	981b      	ldr	r0, [sp, #108]
    d390:	189b      	adds	r3, r3, r2
    d392:	9c19      	ldr	r4, [sp, #100]
    d394:	991b      	ldr	r1, [sp, #108]
    d396:	7800      	ldrb	r0, [r0, #0]
    d398:	005b      	lsls	r3, r3, #1
    d39a:	191b      	adds	r3, r3, r4
    d39c:	3101      	adds	r1, #1
    d39e:	1c1a      	adds	r2, r3, #0
    d3a0:	9019      	str	r0, [sp, #100]
    d3a2:	911b      	str	r1, [sp, #108]
    d3a4:	3a30      	subs	r2, #48
    d3a6:	9b19      	ldr	r3, [sp, #100]
    d3a8:	3b30      	subs	r3, #48
    d3aa:	2b09      	cmp	r3, #9
    d3ac:	d9ee      	bls.n	d38c <_vfprintf_r+0x220>
    d3ae:	2a00      	cmp	r2, #0
    d3b0:	9216      	str	r2, [sp, #88]
    d3b2:	dab3      	bge.n	d31c <_vfprintf_r+0x1b0>
    d3b4:	2201      	movs	r2, #1
    d3b6:	4252      	negs	r2, r2
    d3b8:	9216      	str	r2, [sp, #88]
    d3ba:	e7af      	b.n	d31c <_vfprintf_r+0x1b0>
    d3bc:	2380      	movs	r3, #128
    d3be:	9c17      	ldr	r4, [sp, #92]
    d3c0:	431c      	orrs	r4, r3
    d3c2:	9417      	str	r4, [sp, #92]
    d3c4:	e7a2      	b.n	d30c <_vfprintf_r+0x1a0>
    d3c6:	2200      	movs	r2, #0
    d3c8:	0093      	lsls	r3, r2, #2
    d3ca:	189b      	adds	r3, r3, r2
    d3cc:	9819      	ldr	r0, [sp, #100]
    d3ce:	005b      	lsls	r3, r3, #1
    d3d0:	181b      	adds	r3, r3, r0
    d3d2:	991b      	ldr	r1, [sp, #108]
    d3d4:	1c1a      	adds	r2, r3, #0
    d3d6:	9b1b      	ldr	r3, [sp, #108]
    d3d8:	7809      	ldrb	r1, [r1, #0]
    d3da:	3301      	adds	r3, #1
    d3dc:	931b      	str	r3, [sp, #108]
    d3de:	1c0b      	adds	r3, r1, #0
    d3e0:	3b30      	subs	r3, #48
    d3e2:	3a30      	subs	r2, #48
    d3e4:	9119      	str	r1, [sp, #100]
    d3e6:	2b09      	cmp	r3, #9
    d3e8:	d897      	bhi.n	d31a <_vfprintf_r+0x1ae>
    d3ea:	e7ed      	b.n	d3c8 <_vfprintf_r+0x25c>
    d3ec:	2308      	movs	r3, #8
    d3ee:	e7e6      	b.n	d3be <_vfprintf_r+0x252>
    d3f0:	2340      	movs	r3, #64
    d3f2:	e00d      	b.n	d410 <_vfprintf_r+0x2a4>
    d3f4:	991b      	ldr	r1, [sp, #108]
    d3f6:	780b      	ldrb	r3, [r1, #0]
    d3f8:	2b6c      	cmp	r3, #108
    d3fa:	d106      	bne.n	d40a <_vfprintf_r+0x29e>
    d3fc:	9a17      	ldr	r2, [sp, #92]
    d3fe:	2310      	movs	r3, #16
    d400:	3101      	adds	r1, #1
    d402:	431a      	orrs	r2, r3
    d404:	911b      	str	r1, [sp, #108]
    d406:	9217      	str	r2, [sp, #92]
    d408:	e780      	b.n	d30c <_vfprintf_r+0x1a0>
    d40a:	2310      	movs	r3, #16
    d40c:	e7d7      	b.n	d3be <_vfprintf_r+0x252>
    d40e:	2310      	movs	r3, #16
    d410:	9817      	ldr	r0, [sp, #92]
    d412:	4318      	orrs	r0, r3
    d414:	9017      	str	r0, [sp, #92]
    d416:	e779      	b.n	d30c <_vfprintf_r+0x1a0>
    d418:	9919      	ldr	r1, [sp, #100]
    d41a:	2943      	cmp	r1, #67
    d41c:	d002      	beq.n	d424 <_vfprintf_r+0x2b8>
    d41e:	9a17      	ldr	r2, [sp, #92]
    d420:	06d2      	lsls	r2, r2, #27
    d422:	d517      	bpl.n	d454 <_vfprintf_r+0x2e8>
    d424:	4c2f      	ldr	r4, [pc, #188]	(d4e4 <.text+0xd4e4>)
    d426:	446c      	add	r4, sp
    d428:	2100      	movs	r1, #0
    d42a:	2208      	movs	r2, #8
    d42c:	1c20      	adds	r0, r4, #0
    d42e:	f003 f879 	bl	10524 <memset>
    d432:	218e      	movs	r1, #142
    d434:	00c9      	lsls	r1, r1, #3
    d436:	682a      	ldr	r2, [r5, #0]
    d438:	9805      	ldr	r0, [sp, #20]
    d43a:	4469      	add	r1, sp
    d43c:	1c23      	adds	r3, r4, #0
    d43e:	f001 f8b5 	bl	e5ac <_wcrtomb_r>
    d442:	1c06      	adds	r6, r0, #0
    d444:	1c43      	adds	r3, r0, #1
    d446:	d101      	bne.n	d44c <_vfprintf_r+0x2e0>
    d448:	f001 f84a 	bl	e4e0 <.text+0xe4e0>
    d44c:	3504      	adds	r5, #4
    d44e:	9518      	str	r5, [sp, #96]
    d450:	f001 f876 	bl	e540 <.text+0xe540>
    d454:	238e      	movs	r3, #142
    d456:	682a      	ldr	r2, [r5, #0]
    d458:	00db      	lsls	r3, r3, #3
    d45a:	1d29      	adds	r1, r5, #4
    d45c:	446b      	add	r3, sp
    d45e:	2601      	movs	r6, #1
    d460:	9118      	str	r1, [sp, #96]
    d462:	701a      	strb	r2, [r3, #0]
    d464:	f001 f86c 	bl	e540 <.text+0xe540>
    d468:	9a17      	ldr	r2, [sp, #92]
    d46a:	2310      	movs	r3, #16
    d46c:	431a      	orrs	r2, r3
    d46e:	9217      	str	r2, [sp, #92]
    d470:	9b17      	ldr	r3, [sp, #92]
    d472:	06db      	lsls	r3, r3, #27
    d474:	d503      	bpl.n	d47e <_vfprintf_r+0x312>
    d476:	1d2c      	adds	r4, r5, #4
    d478:	9418      	str	r4, [sp, #96]
    d47a:	682c      	ldr	r4, [r5, #0]
    d47c:	e00a      	b.n	d494 <_vfprintf_r+0x328>
    d47e:	9917      	ldr	r1, [sp, #92]
    d480:	1d2b      	adds	r3, r5, #4
    d482:	6828      	ldr	r0, [r5, #0]
    d484:	0649      	lsls	r1, r1, #25
    d486:	d503      	bpl.n	d490 <_vfprintf_r+0x324>
    d488:	9318      	str	r3, [sp, #96]
    d48a:	0403      	lsls	r3, r0, #16
    d48c:	141c      	asrs	r4, r3, #16
    d48e:	e001      	b.n	d494 <_vfprintf_r+0x328>
    d490:	9318      	str	r3, [sp, #96]
    d492:	1c04      	adds	r4, r0, #0
    d494:	2c00      	cmp	r4, #0
    d496:	da04      	bge.n	d4a2 <_vfprintf_r+0x336>
    d498:	4b0f      	ldr	r3, [pc, #60]	(d4d8 <.text+0xd4d8>)
    d49a:	222d      	movs	r2, #45
    d49c:	446b      	add	r3, sp
    d49e:	701a      	strb	r2, [r3, #0]
    d4a0:	4264      	negs	r4, r4
    d4a2:	2101      	movs	r1, #1
    d4a4:	e2c0      	b.n	da28 <.text+0xda28>
    d4a6:	9a19      	ldr	r2, [sp, #100]
    d4a8:	9b16      	ldr	r3, [sp, #88]
    d4aa:	921a      	str	r2, [sp, #104]
    d4ac:	3301      	adds	r3, #1
    d4ae:	d11b      	bne.n	d4e8 <.text+0xd4e8>
    d4b0:	2406      	movs	r4, #6
    d4b2:	9416      	str	r4, [sp, #88]
    d4b4:	e022      	b.n	d4fc <.text+0xd4fc>
    d4b6:	0000      	lsls	r0, r0, #0
    d4b8:	f938 ffff 	ldrsh.w	pc, [r8, #255]!
    d4bc:	05cc      	lsls	r4, r1, #23
    d4be:	0000      	lsls	r0, r0, #0
    d4c0:	05dc      	lsls	r4, r3, #23
    d4c2:	0000      	lsls	r0, r0, #0
    d4c4:	05d4      	lsls	r4, r2, #23
    d4c6:	0000      	lsls	r0, r0, #0
    d4c8:	05e4      	lsls	r4, r4, #23
    d4ca:	0000      	lsls	r0, r0, #0
    d4cc:	0694      	lsls	r4, r2, #26
	...
    d4d6:	0000      	lsls	r0, r0, #0
    d4d8:	06c7      	lsls	r7, r0, #27
    d4da:	0000      	lsls	r0, r0, #0
    d4dc:	9c20      	ldr	r4, [sp, #128]
    d4de:	0001      	lsls	r1, r0, #0
    d4e0:	a428      	add	r4, pc, #160	(adr r4,d584 <.text+0xd584>)
    d4e2:	0001      	lsls	r1, r0, #0
    d4e4:	06a4      	lsls	r4, r4, #26
    d4e6:	0000      	lsls	r0, r0, #0
    d4e8:	9819      	ldr	r0, [sp, #100]
    d4ea:	2867      	cmp	r0, #103
    d4ec:	d001      	beq.n	d4f2 <.text+0xd4f2>
    d4ee:	2847      	cmp	r0, #71
    d4f0:	d104      	bne.n	d4fc <.text+0xd4fc>
    d4f2:	9916      	ldr	r1, [sp, #88]
    d4f4:	2900      	cmp	r1, #0
    d4f6:	d101      	bne.n	d4fc <.text+0xd4fc>
    d4f8:	2201      	movs	r2, #1
    d4fa:	9216      	str	r2, [sp, #88]
    d4fc:	9c17      	ldr	r4, [sp, #92]
    d4fe:	1c2b      	adds	r3, r5, #0
    d500:	3308      	adds	r3, #8
    d502:	0724      	lsls	r4, r4, #28
    d504:	d505      	bpl.n	d512 <.text+0xd512>
    d506:	6828      	ldr	r0, [r5, #0]
    d508:	6869      	ldr	r1, [r5, #4]
    d50a:	9318      	str	r3, [sp, #96]
    d50c:	9014      	str	r0, [sp, #80]
    d50e:	9115      	str	r1, [sp, #84]
    d510:	e004      	b.n	d51c <.text+0xd51c>
    d512:	6829      	ldr	r1, [r5, #0]
    d514:	686a      	ldr	r2, [r5, #4]
    d516:	9114      	str	r1, [sp, #80]
    d518:	9215      	str	r2, [sp, #84]
    d51a:	9318      	str	r3, [sp, #96]
    d51c:	9814      	ldr	r0, [sp, #80]
    d51e:	9915      	ldr	r1, [sp, #84]
    d520:	f003 fdaa 	bl	11078 <isinf>
    d524:	2800      	cmp	r0, #0
    d526:	d017      	beq.n	d558 <.text+0xd558>
    d528:	9814      	ldr	r0, [sp, #80]
    d52a:	9915      	ldr	r1, [sp, #84]
    d52c:	4bc3      	ldr	r3, [pc, #780]	(d83c <.text+0xd83c>)
    d52e:	4ac2      	ldr	r2, [pc, #776]	(d838 <.text+0xd838>)
    d530:	f00b ffc0 	bl	194b4 <____ltdf2_from_thumb>
    d534:	2800      	cmp	r0, #0
    d536:	da03      	bge.n	d540 <.text+0xd540>
    d538:	4bc1      	ldr	r3, [pc, #772]	(d840 <.text+0xd840>)
    d53a:	222d      	movs	r2, #45
    d53c:	446b      	add	r3, sp
    d53e:	701a      	strb	r2, [r3, #0]
    d540:	9b19      	ldr	r3, [sp, #100]
    d542:	3b45      	subs	r3, #69
    d544:	2b02      	cmp	r3, #2
    d546:	d904      	bls.n	d552 <.text+0xd552>
    d548:	4fbe      	ldr	r7, [pc, #760]	(d844 <.text+0xd844>)
    d54a:	2200      	movs	r2, #0
    d54c:	2603      	movs	r6, #3
    d54e:	920f      	str	r2, [sp, #60]
    d550:	e2ec      	b.n	db2c <.text+0xdb2c>
    d552:	4fbd      	ldr	r7, [pc, #756]	(d848 <.text+0xd848>)
    d554:	2603      	movs	r6, #3
    d556:	e2e4      	b.n	db22 <.text+0xdb22>
    d558:	9814      	ldr	r0, [sp, #80]
    d55a:	9915      	ldr	r1, [sp, #84]
    d55c:	f003 fda2 	bl	110a4 <isnan>
    d560:	2800      	cmp	r0, #0
    d562:	d009      	beq.n	d578 <.text+0xd578>
    d564:	9b19      	ldr	r3, [sp, #100]
    d566:	3b45      	subs	r3, #69
    d568:	2b02      	cmp	r3, #2
    d56a:	d802      	bhi.n	d572 <.text+0xd572>
    d56c:	4fb7      	ldr	r7, [pc, #732]	(d84c <.text+0xd84c>)
    d56e:	2603      	movs	r6, #3
    d570:	e2da      	b.n	db28 <.text+0xdb28>
    d572:	4fb7      	ldr	r7, [pc, #732]	(d850 <.text+0xd850>)
    d574:	2603      	movs	r6, #3
    d576:	e21b      	b.n	d9b0 <.text+0xd9b0>
    d578:	9917      	ldr	r1, [sp, #92]
    d57a:	2380      	movs	r3, #128
    d57c:	005b      	lsls	r3, r3, #1
    d57e:	9a19      	ldr	r2, [sp, #100]
    d580:	4319      	orrs	r1, r3
    d582:	9117      	str	r1, [sp, #92]
    d584:	2a66      	cmp	r2, #102
    d586:	d103      	bne.n	d590 <.text+0xd590>
    d588:	9b16      	ldr	r3, [sp, #88]
    d58a:	2603      	movs	r6, #3
    d58c:	930a      	str	r3, [sp, #40]
    d58e:	e00b      	b.n	d5a8 <.text+0xd5a8>
    d590:	9c19      	ldr	r4, [sp, #100]
    d592:	2c65      	cmp	r4, #101
    d594:	d004      	beq.n	d5a0 <.text+0xd5a0>
    d596:	2c45      	cmp	r4, #69
    d598:	d002      	beq.n	d5a0 <.text+0xd5a0>
    d59a:	9816      	ldr	r0, [sp, #88]
    d59c:	900a      	str	r0, [sp, #40]
    d59e:	e002      	b.n	d5a6 <.text+0xd5a6>
    d5a0:	9916      	ldr	r1, [sp, #88]
    d5a2:	3101      	adds	r1, #1
    d5a4:	910a      	str	r1, [sp, #40]
    d5a6:	2602      	movs	r6, #2
    d5a8:	9b14      	ldr	r3, [sp, #80]
    d5aa:	9c15      	ldr	r4, [sp, #84]
    d5ac:	2b00      	cmp	r3, #0
    d5ae:	db03      	blt.n	d5b8 <.text+0xd5b8>
    d5b0:	1c25      	adds	r5, r4, #0
    d5b2:	2200      	movs	r2, #0
    d5b4:	1c1c      	adds	r4, r3, #0
    d5b6:	e006      	b.n	d5c6 <.text+0xd5c6>
    d5b8:	9b15      	ldr	r3, [sp, #84]
    d5ba:	9814      	ldr	r0, [sp, #80]
    d5bc:	2180      	movs	r1, #128
    d5be:	0609      	lsls	r1, r1, #24
    d5c0:	1844      	adds	r4, r0, r1
    d5c2:	1c1d      	adds	r5, r3, #0
    d5c4:	222d      	movs	r2, #45
    d5c6:	9b0a      	ldr	r3, [sp, #40]
    d5c8:	9300      	str	r3, [sp, #0]
    d5ca:	4ba2      	ldr	r3, [pc, #648]	(d854 <.text+0xd854>)
    d5cc:	446b      	add	r3, sp
    d5ce:	9301      	str	r3, [sp, #4]
    d5d0:	4ba1      	ldr	r3, [pc, #644]	(d858 <.text+0xd858>)
    d5d2:	446b      	add	r3, sp
    d5d4:	9302      	str	r3, [sp, #8]
    d5d6:	23d8      	movs	r3, #216
    d5d8:	00db      	lsls	r3, r3, #3
    d5da:	446b      	add	r3, sp
    d5dc:	920c      	str	r2, [sp, #48]
    d5de:	9303      	str	r3, [sp, #12]
    d5e0:	9805      	ldr	r0, [sp, #20]
    d5e2:	1c21      	adds	r1, r4, #0
    d5e4:	1c2a      	adds	r2, r5, #0
    d5e6:	1c33      	adds	r3, r6, #0
    d5e8:	f001 fab0 	bl	eb4c <_dtoa_r>
    d5ec:	1c07      	adds	r7, r0, #0
    d5ee:	9819      	ldr	r0, [sp, #100]
    d5f0:	2867      	cmp	r0, #103
    d5f2:	d001      	beq.n	d5f8 <.text+0xd5f8>
    d5f4:	2847      	cmp	r0, #71
    d5f6:	d102      	bne.n	d5fe <.text+0xd5fe>
    d5f8:	9917      	ldr	r1, [sp, #92]
    d5fa:	07c9      	lsls	r1, r1, #31
    d5fc:	d533      	bpl.n	d666 <.text+0xd666>
    d5fe:	9a0a      	ldr	r2, [sp, #40]
    d600:	9b19      	ldr	r3, [sp, #100]
    d602:	18be      	adds	r6, r7, r2
    d604:	2b66      	cmp	r3, #102
    d606:	d114      	bne.n	d632 <.text+0xd632>
    d608:	783b      	ldrb	r3, [r7, #0]
    d60a:	2b30      	cmp	r3, #48
    d60c:	d10d      	bne.n	d62a <.text+0xd62a>
    d60e:	1c20      	adds	r0, r4, #0
    d610:	1c29      	adds	r1, r5, #0
    d612:	4b8a      	ldr	r3, [pc, #552]	(d83c <.text+0xd83c>)
    d614:	4a88      	ldr	r2, [pc, #544]	(d838 <.text+0xd838>)
    d616:	f00b ff51 	bl	194bc <____nedf2_from_thumb>
    d61a:	2800      	cmp	r0, #0
    d61c:	d005      	beq.n	d62a <.text+0xd62a>
    d61e:	980a      	ldr	r0, [sp, #40]
    d620:	498c      	ldr	r1, [pc, #560]	(d854 <.text+0xd854>)
    d622:	2301      	movs	r3, #1
    d624:	1a1b      	subs	r3, r3, r0
    d626:	4469      	add	r1, sp
    d628:	600b      	str	r3, [r1, #0]
    d62a:	4a8a      	ldr	r2, [pc, #552]	(d854 <.text+0xd854>)
    d62c:	446a      	add	r2, sp
    d62e:	6813      	ldr	r3, [r2, #0]
    d630:	18f6      	adds	r6, r6, r3
    d632:	1c20      	adds	r0, r4, #0
    d634:	1c29      	adds	r1, r5, #0
    d636:	4b81      	ldr	r3, [pc, #516]	(d83c <.text+0xd83c>)
    d638:	4a7f      	ldr	r2, [pc, #508]	(d838 <.text+0xd838>)
    d63a:	f00b ff43 	bl	194c4 <____eqdf2_from_thumb>
    d63e:	2800      	cmp	r0, #0
    d640:	d10b      	bne.n	d65a <.text+0xd65a>
    d642:	23d8      	movs	r3, #216
    d644:	00db      	lsls	r3, r3, #3
    d646:	446b      	add	r3, sp
    d648:	601e      	str	r6, [r3, #0]
    d64a:	e006      	b.n	d65a <.text+0xd65a>
    d64c:	24d8      	movs	r4, #216
    d64e:	2330      	movs	r3, #48
    d650:	00e4      	lsls	r4, r4, #3
    d652:	7013      	strb	r3, [r2, #0]
    d654:	446c      	add	r4, sp
    d656:	1c53      	adds	r3, r2, #1
    d658:	6023      	str	r3, [r4, #0]
    d65a:	20d8      	movs	r0, #216
    d65c:	00c0      	lsls	r0, r0, #3
    d65e:	4468      	add	r0, sp
    d660:	6802      	ldr	r2, [r0, #0]
    d662:	42b2      	cmp	r2, r6
    d664:	d3f2      	bcc.n	d64c <.text+0xd64c>
    d666:	21d8      	movs	r1, #216
    d668:	00c9      	lsls	r1, r1, #3
    d66a:	4469      	add	r1, sp
    d66c:	680b      	ldr	r3, [r1, #0]
    d66e:	9a19      	ldr	r2, [sp, #100]
    d670:	1bdb      	subs	r3, r3, r7
    d672:	9313      	str	r3, [sp, #76]
    d674:	2a67      	cmp	r2, #103
    d676:	d001      	beq.n	d67c <.text+0xd67c>
    d678:	2a47      	cmp	r2, #71
    d67a:	d112      	bne.n	d6a2 <.text+0xd6a2>
    d67c:	4c75      	ldr	r4, [pc, #468]	(d854 <.text+0xd854>)
    d67e:	446c      	add	r4, sp
    d680:	6823      	ldr	r3, [r4, #0]
    d682:	1d18      	adds	r0, r3, #4
    d684:	dd05      	ble.n	d692 <.text+0xd692>
    d686:	9916      	ldr	r1, [sp, #88]
    d688:	428b      	cmp	r3, r1
    d68a:	dc02      	bgt.n	d692 <.text+0xd692>
    d68c:	2267      	movs	r2, #103
    d68e:	921a      	str	r2, [sp, #104]
    d690:	e074      	b.n	d77c <.text+0xd77c>
    d692:	9b19      	ldr	r3, [sp, #100]
    d694:	2b67      	cmp	r3, #103
    d696:	d001      	beq.n	d69c <.text+0xd69c>
    d698:	f000 ff4a 	bl	e530 <.text+0xe530>
    d69c:	2465      	movs	r4, #101
    d69e:	941a      	str	r4, [sp, #104]
    d6a0:	e003      	b.n	d6aa <.text+0xd6aa>
    d6a2:	9819      	ldr	r0, [sp, #100]
    d6a4:	2865      	cmp	r0, #101
    d6a6:	dc4a      	bgt.n	d73e <.text+0xd73e>
    d6a8:	901a      	str	r0, [sp, #104]
    d6aa:	496a      	ldr	r1, [pc, #424]	(d854 <.text+0xd854>)
    d6ac:	4469      	add	r1, sp
    d6ae:	680b      	ldr	r3, [r1, #0]
    d6b0:	4a6a      	ldr	r2, [pc, #424]	(d85c <.text+0xd85c>)
    d6b2:	1e5d      	subs	r5, r3, #1
    d6b4:	ab1a      	add	r3, sp, #104
    d6b6:	781b      	ldrb	r3, [r3, #0]
    d6b8:	446a      	add	r2, sp
    d6ba:	600d      	str	r5, [r1, #0]
    d6bc:	7013      	strb	r3, [r2, #0]
    d6be:	2d00      	cmp	r5, #0
    d6c0:	da02      	bge.n	d6c8 <.text+0xd6c8>
    d6c2:	426d      	negs	r5, r5
    d6c4:	232d      	movs	r3, #45
    d6c6:	e000      	b.n	d6ca <.text+0xd6ca>
    d6c8:	232b      	movs	r3, #43
    d6ca:	7053      	strb	r3, [r2, #1]
    d6cc:	2d09      	cmp	r5, #9
    d6ce:	dd21      	ble.n	d714 <.text+0xd714>
    d6d0:	24d2      	movs	r4, #210
    d6d2:	00e4      	lsls	r4, r4, #3
    d6d4:	446c      	add	r4, sp
    d6d6:	1c28      	adds	r0, r5, #0
    d6d8:	210a      	movs	r1, #10
    d6da:	f003 feef 	bl	114bc <__modsi3>
    d6de:	3c01      	subs	r4, #1
    d6e0:	3030      	adds	r0, #48
    d6e2:	7020      	strb	r0, [r4, #0]
    d6e4:	210a      	movs	r1, #10
    d6e6:	1c28      	adds	r0, r5, #0
    d6e8:	f003 fe32 	bl	11350 <__aeabi_idiv>
    d6ec:	1c05      	adds	r5, r0, #0
    d6ee:	2809      	cmp	r0, #9
    d6f0:	dcf1      	bgt.n	d6d6 <.text+0xd6d6>
    d6f2:	4a5b      	ldr	r2, [pc, #364]	(d860 <.text+0xd860>)
    d6f4:	1c03      	adds	r3, r0, #0
    d6f6:	1e61      	subs	r1, r4, #1
    d6f8:	3330      	adds	r3, #48
    d6fa:	446a      	add	r2, sp
    d6fc:	700b      	strb	r3, [r1, #0]
    d6fe:	e003      	b.n	d708 <.text+0xd708>
    d700:	780b      	ldrb	r3, [r1, #0]
    d702:	3101      	adds	r1, #1
    d704:	7013      	strb	r3, [r2, #0]
    d706:	3201      	adds	r2, #1
    d708:	23d2      	movs	r3, #210
    d70a:	00db      	lsls	r3, r3, #3
    d70c:	446b      	add	r3, sp
    d70e:	4299      	cmp	r1, r3
    d710:	d3f6      	bcc.n	d700 <.text+0xd700>
    d712:	e008      	b.n	d726 <.text+0xd726>
    d714:	4b51      	ldr	r3, [pc, #324]	(d85c <.text+0xd85c>)
    d716:	2230      	movs	r2, #48
    d718:	446b      	add	r3, sp
    d71a:	709a      	strb	r2, [r3, #2]
    d71c:	1c2a      	adds	r2, r5, #0
    d71e:	3230      	adds	r2, #48
    d720:	70da      	strb	r2, [r3, #3]
    d722:	4a50      	ldr	r2, [pc, #320]	(d864 <.text+0xd864>)
    d724:	446a      	add	r2, sp
    d726:	4b4d      	ldr	r3, [pc, #308]	(d85c <.text+0xd85c>)
    d728:	9c13      	ldr	r4, [sp, #76]
    d72a:	446b      	add	r3, sp
    d72c:	1ad2      	subs	r2, r2, r3
    d72e:	920d      	str	r2, [sp, #52]
    d730:	1916      	adds	r6, r2, r4
    d732:	2c01      	cmp	r4, #1
    d734:	dc2b      	bgt.n	d78e <.text+0xd78e>
    d736:	9817      	ldr	r0, [sp, #92]
    d738:	07c0      	lsls	r0, r0, #31
    d73a:	d532      	bpl.n	d7a2 <.text+0xd7a2>
    d73c:	e027      	b.n	d78e <.text+0xd78e>
    d73e:	9919      	ldr	r1, [sp, #100]
    d740:	2966      	cmp	r1, #102
    d742:	d119      	bne.n	d778 <.text+0xd778>
    d744:	4a43      	ldr	r2, [pc, #268]	(d854 <.text+0xd854>)
    d746:	446a      	add	r2, sp
    d748:	6816      	ldr	r6, [r2, #0]
    d74a:	2e00      	cmp	r6, #0
    d74c:	dd09      	ble.n	d762 <.text+0xd762>
    d74e:	9b16      	ldr	r3, [sp, #88]
    d750:	2b00      	cmp	r3, #0
    d752:	d102      	bne.n	d75a <.text+0xd75a>
    d754:	9c17      	ldr	r4, [sp, #92]
    d756:	07e4      	lsls	r4, r4, #31
    d758:	d523      	bpl.n	d7a2 <.text+0xd7a2>
    d75a:	9816      	ldr	r0, [sp, #88]
    d75c:	1c73      	adds	r3, r6, #1
    d75e:	18c6      	adds	r6, r0, r3
    d760:	e01f      	b.n	d7a2 <.text+0xd7a2>
    d762:	9916      	ldr	r1, [sp, #88]
    d764:	2900      	cmp	r1, #0
    d766:	d104      	bne.n	d772 <.text+0xd772>
    d768:	9a17      	ldr	r2, [sp, #92]
    d76a:	07d2      	lsls	r2, r2, #31
    d76c:	d401      	bmi.n	d772 <.text+0xd772>
    d76e:	2601      	movs	r6, #1
    d770:	e017      	b.n	d7a2 <.text+0xd7a2>
    d772:	9e16      	ldr	r6, [sp, #88]
    d774:	3602      	adds	r6, #2
    d776:	e014      	b.n	d7a2 <.text+0xd7a2>
    d778:	9b19      	ldr	r3, [sp, #100]
    d77a:	931a      	str	r3, [sp, #104]
    d77c:	4c35      	ldr	r4, [pc, #212]	(d854 <.text+0xd854>)
    d77e:	446c      	add	r4, sp
    d780:	6826      	ldr	r6, [r4, #0]
    d782:	9813      	ldr	r0, [sp, #76]
    d784:	4286      	cmp	r6, r0
    d786:	db04      	blt.n	d792 <.text+0xd792>
    d788:	9917      	ldr	r1, [sp, #92]
    d78a:	07c9      	lsls	r1, r1, #31
    d78c:	d509      	bpl.n	d7a2 <.text+0xd7a2>
    d78e:	3601      	adds	r6, #1
    d790:	e007      	b.n	d7a2 <.text+0xd7a2>
    d792:	2e00      	cmp	r6, #0
    d794:	dd01      	ble.n	d79a <.text+0xd79a>
    d796:	2001      	movs	r0, #1
    d798:	e001      	b.n	d79e <.text+0xd79e>
    d79a:	2302      	movs	r3, #2
    d79c:	1b98      	subs	r0, r3, r6
    d79e:	9a13      	ldr	r2, [sp, #76]
    d7a0:	1816      	adds	r6, r2, r0
    d7a2:	9b0c      	ldr	r3, [sp, #48]
    d7a4:	2b00      	cmp	r3, #0
    d7a6:	d106      	bne.n	d7b6 <.text+0xd7b6>
    d7a8:	9c1a      	ldr	r4, [sp, #104]
    d7aa:	9813      	ldr	r0, [sp, #76]
    d7ac:	2100      	movs	r1, #0
    d7ae:	9419      	str	r4, [sp, #100]
    d7b0:	900e      	str	r0, [sp, #56]
    d7b2:	910f      	str	r1, [sp, #60]
    d7b4:	e1ba      	b.n	db2c <.text+0xdb2c>
    d7b6:	4b22      	ldr	r3, [pc, #136]	(d840 <.text+0xd840>)
    d7b8:	222d      	movs	r2, #45
    d7ba:	446b      	add	r3, sp
    d7bc:	701a      	strb	r2, [r3, #0]
    d7be:	2e00      	cmp	r6, #0
    d7c0:	9610      	str	r6, [sp, #64]
    d7c2:	da01      	bge.n	d7c8 <.text+0xd7c8>
    d7c4:	2200      	movs	r2, #0
    d7c6:	9210      	str	r2, [sp, #64]
    d7c8:	9b1a      	ldr	r3, [sp, #104]
    d7ca:	9c13      	ldr	r4, [sp, #76]
    d7cc:	2000      	movs	r0, #0
    d7ce:	9319      	str	r3, [sp, #100]
    d7d0:	940e      	str	r4, [sp, #56]
    d7d2:	900f      	str	r0, [sp, #60]
    d7d4:	e1b4      	b.n	db40 <.text+0xdb40>
    d7d6:	9917      	ldr	r1, [sp, #92]
    d7d8:	06c9      	lsls	r1, r1, #27
    d7da:	d505      	bpl.n	d7e8 <.text+0xd7e8>
    d7dc:	682b      	ldr	r3, [r5, #0]
    d7de:	9c08      	ldr	r4, [sp, #32]
    d7e0:	1d2a      	adds	r2, r5, #4
    d7e2:	9218      	str	r2, [sp, #96]
    d7e4:	601c      	str	r4, [r3, #0]
    d7e6:	e54c      	b.n	d282 <_vfprintf_r+0x116>
    d7e8:	9817      	ldr	r0, [sp, #92]
    d7ea:	1d2b      	adds	r3, r5, #4
    d7ec:	0640      	lsls	r0, r0, #25
    d7ee:	d505      	bpl.n	d7fc <.text+0xd7fc>
    d7f0:	4669      	mov	r1, sp
    d7f2:	9318      	str	r3, [sp, #96]
    d7f4:	8c09      	ldrh	r1, [r1, #32]
    d7f6:	682b      	ldr	r3, [r5, #0]
    d7f8:	8019      	strh	r1, [r3, #0]
    d7fa:	e542      	b.n	d282 <_vfprintf_r+0x116>
    d7fc:	9318      	str	r3, [sp, #96]
    d7fe:	9a08      	ldr	r2, [sp, #32]
    d800:	682b      	ldr	r3, [r5, #0]
    d802:	601a      	str	r2, [r3, #0]
    d804:	e53d      	b.n	d282 <_vfprintf_r+0x116>
    d806:	9c17      	ldr	r4, [sp, #92]
    d808:	2310      	movs	r3, #16
    d80a:	431c      	orrs	r4, r3
    d80c:	9417      	str	r4, [sp, #92]
    d80e:	9817      	ldr	r0, [sp, #92]
    d810:	06c0      	lsls	r0, r0, #27
    d812:	d503      	bpl.n	d81c <.text+0xd81c>
    d814:	682c      	ldr	r4, [r5, #0]
    d816:	1d29      	adds	r1, r5, #4
    d818:	9118      	str	r1, [sp, #96]
    d81a:	e007      	b.n	d82c <.text+0xd82c>
    d81c:	9a17      	ldr	r2, [sp, #92]
    d81e:	1d2b      	adds	r3, r5, #4
    d820:	6828      	ldr	r0, [r5, #0]
    d822:	0652      	lsls	r2, r2, #25
    d824:	d504      	bpl.n	d830 <.text+0xd830>
    d826:	9318      	str	r3, [sp, #96]
    d828:	0403      	lsls	r3, r0, #16
    d82a:	0c1c      	lsrs	r4, r3, #16
    d82c:	2100      	movs	r1, #0
    d82e:	e0f7      	b.n	da20 <.text+0xda20>
    d830:	1c04      	adds	r4, r0, #0
    d832:	9318      	str	r3, [sp, #96]
    d834:	e7fa      	b.n	d82c <.text+0xd82c>
	...
    d83e:	0000      	lsls	r0, r0, #0
    d840:	06c7      	lsls	r7, r0, #27
    d842:	0000      	lsls	r0, r0, #0
    d844:	a43c      	add	r4, pc, #240	(adr r4,d938 <.text+0xd938>)
    d846:	0001      	lsls	r1, r0, #0
    d848:	a440      	add	r4, pc, #256	(adr r4,d94c <.text+0xd94c>)
    d84a:	0001      	lsls	r1, r0, #0
    d84c:	a444      	add	r4, pc, #272	(adr r4,d960 <.text+0xd960>)
    d84e:	0001      	lsls	r1, r0, #0
    d850:	a448      	add	r4, pc, #288	(adr r4,d974 <.text+0xd974>)
    d852:	0001      	lsls	r1, r0, #0
    d854:	06b4      	lsls	r4, r6, #26
    d856:	0000      	lsls	r0, r0, #0
    d858:	06bc      	lsls	r4, r7, #26
    d85a:	0000      	lsls	r0, r0, #0
    d85c:	06ad      	lsls	r5, r5, #26
    d85e:	0000      	lsls	r0, r0, #0
    d860:	06af      	lsls	r7, r5, #26
    d862:	0000      	lsls	r0, r0, #0
    d864:	06b1      	lsls	r1, r6, #26
    d866:	0000      	lsls	r0, r0, #0
    d868:	1d2b      	adds	r3, r5, #4
    d86a:	9817      	ldr	r0, [sp, #92]
    d86c:	9318      	str	r3, [sp, #96]
    d86e:	49c9      	ldr	r1, [pc, #804]	(db94 <.text+0xdb94>)
    d870:	2302      	movs	r3, #2
    d872:	682c      	ldr	r4, [r5, #0]
    d874:	4318      	orrs	r0, r3
    d876:	2278      	movs	r2, #120
    d878:	9017      	str	r0, [sp, #92]
    d87a:	9111      	str	r1, [sp, #68]
    d87c:	9219      	str	r2, [sp, #100]
    d87e:	e0ce      	b.n	da1e <.text+0xda1e>
    d880:	4bc5      	ldr	r3, [pc, #788]	(db98 <.text+0xdb98>)
    d882:	2200      	movs	r2, #0
    d884:	446b      	add	r3, sp
    d886:	701a      	strb	r2, [r3, #0]
    d888:	682f      	ldr	r7, [r5, #0]
    d88a:	1d2b      	adds	r3, r5, #4
    d88c:	9318      	str	r3, [sp, #96]
    d88e:	2f00      	cmp	r7, #0
    d890:	d101      	bne.n	d896 <.text+0xd896>
    d892:	f000 fe51 	bl	e538 <.text+0xe538>
    d896:	9c19      	ldr	r4, [sp, #100]
    d898:	2c53      	cmp	r4, #83
    d89a:	d002      	beq.n	d8a2 <.text+0xd8a2>
    d89c:	9817      	ldr	r0, [sp, #92]
    d89e:	06c0      	lsls	r0, r0, #27
    d8a0:	d571      	bpl.n	d986 <.text+0xd986>
    d8a2:	21d7      	movs	r1, #215
    d8a4:	00c9      	lsls	r1, r1, #3
    d8a6:	48bd      	ldr	r0, [pc, #756]	(db9c <.text+0xdb9c>)
    d8a8:	4469      	add	r1, sp
    d8aa:	600f      	str	r7, [r1, #0]
    d8ac:	2208      	movs	r2, #8
    d8ae:	4468      	add	r0, sp
    d8b0:	2100      	movs	r1, #0
    d8b2:	f002 fe37 	bl	10524 <memset>
    d8b6:	9a16      	ldr	r2, [sp, #88]
    d8b8:	2a00      	cmp	r2, #0
    d8ba:	db1d      	blt.n	d8f8 <.text+0xd8f8>
    d8bc:	2600      	movs	r6, #0
    d8be:	2400      	movs	r4, #0
    d8c0:	20d7      	movs	r0, #215
    d8c2:	00c0      	lsls	r0, r0, #3
    d8c4:	4468      	add	r0, sp
    d8c6:	6803      	ldr	r3, [r0, #0]
    d8c8:	591a      	ldr	r2, [r3, r4]
    d8ca:	2a00      	cmp	r2, #0
    d8cc:	d02a      	beq.n	d924 <.text+0xd924>
    d8ce:	218e      	movs	r1, #142
    d8d0:	4bb2      	ldr	r3, [pc, #712]	(db9c <.text+0xdb9c>)
    d8d2:	00c9      	lsls	r1, r1, #3
    d8d4:	4469      	add	r1, sp
    d8d6:	9805      	ldr	r0, [sp, #20]
    d8d8:	446b      	add	r3, sp
    d8da:	f000 fe67 	bl	e5ac <_wcrtomb_r>
    d8de:	1c41      	adds	r1, r0, #1
    d8e0:	d101      	bne.n	d8e6 <.text+0xd8e6>
    d8e2:	f000 fdfd 	bl	e4e0 <.text+0xe4e0>
    d8e6:	9a16      	ldr	r2, [sp, #88]
    d8e8:	1980      	adds	r0, r0, r6
    d8ea:	4290      	cmp	r0, r2
    d8ec:	dc1a      	bgt.n	d924 <.text+0xd924>
    d8ee:	3404      	adds	r4, #4
    d8f0:	4290      	cmp	r0, r2
    d8f2:	d011      	beq.n	d918 <.text+0xd918>
    d8f4:	1c06      	adds	r6, r0, #0
    d8f6:	e7e3      	b.n	d8c0 <.text+0xd8c0>
    d8f8:	4ba8      	ldr	r3, [pc, #672]	(db9c <.text+0xdb9c>)
    d8fa:	22d7      	movs	r2, #215
    d8fc:	446b      	add	r3, sp
    d8fe:	00d2      	lsls	r2, r2, #3
    d900:	9300      	str	r3, [sp, #0]
    d902:	9805      	ldr	r0, [sp, #20]
    d904:	2100      	movs	r1, #0
    d906:	446a      	add	r2, sp
    d908:	2300      	movs	r3, #0
    d90a:	f000 fe77 	bl	e5fc <_wcsrtombs_r>
    d90e:	1c06      	adds	r6, r0, #0
    d910:	1c43      	adds	r3, r0, #1
    d912:	d103      	bne.n	d91c <.text+0xd91c>
    d914:	f000 fde4 	bl	e4e0 <.text+0xe4e0>
    d918:	9e16      	ldr	r6, [sp, #88]
    d91a:	e003      	b.n	d924 <.text+0xd924>
    d91c:	21d7      	movs	r1, #215
    d91e:	00c9      	lsls	r1, r1, #3
    d920:	4469      	add	r1, sp
    d922:	600f      	str	r7, [r1, #0]
    d924:	2e00      	cmp	r6, #0
    d926:	d100      	bne.n	d92a <.text+0xd92a>
    d928:	e0fb      	b.n	db22 <.text+0xdb22>
    d92a:	1c71      	adds	r1, r6, #1
    d92c:	9805      	ldr	r0, [sp, #20]
    d92e:	f002 fb7b 	bl	10028 <_malloc_r>
    d932:	2800      	cmp	r0, #0
    d934:	d107      	bne.n	d946 <.text+0xd946>
    d936:	9a04      	ldr	r2, [sp, #16]
    d938:	8993      	ldrh	r3, [r2, #12]
    d93a:	9c04      	ldr	r4, [sp, #16]
    d93c:	2240      	movs	r2, #64
    d93e:	4313      	orrs	r3, r2
    d940:	81a3      	strh	r3, [r4, #12]
    d942:	f000 fded 	bl	e520 <.text+0xe520>
    d946:	4c95      	ldr	r4, [pc, #596]	(db9c <.text+0xdb9c>)
    d948:	446c      	add	r4, sp
    d94a:	9012      	str	r0, [sp, #72]
    d94c:	2100      	movs	r1, #0
    d94e:	2208      	movs	r2, #8
    d950:	1c20      	adds	r0, r4, #0
    d952:	f002 fde7 	bl	10524 <memset>
    d956:	22d7      	movs	r2, #215
    d958:	00d2      	lsls	r2, r2, #3
    d95a:	9805      	ldr	r0, [sp, #20]
    d95c:	9912      	ldr	r1, [sp, #72]
    d95e:	446a      	add	r2, sp
    d960:	1c33      	adds	r3, r6, #0
    d962:	9400      	str	r4, [sp, #0]
    d964:	f000 fe4a 	bl	e5fc <_wcsrtombs_r>
    d968:	42b0      	cmp	r0, r6
    d96a:	d006      	beq.n	d97a <.text+0xd97a>
    d96c:	9804      	ldr	r0, [sp, #16]
    d96e:	8983      	ldrh	r3, [r0, #12]
    d970:	2240      	movs	r2, #64
    d972:	4313      	orrs	r3, r2
    d974:	8183      	strh	r3, [r0, #12]
    d976:	f000 fdcf 	bl	e518 <.text+0xe518>
    d97a:	9a12      	ldr	r2, [sp, #72]
    d97c:	2300      	movs	r3, #0
    d97e:	5593      	strb	r3, [r2, r6]
    d980:	9f12      	ldr	r7, [sp, #72]
    d982:	930f      	str	r3, [sp, #60]
    d984:	e0d2      	b.n	db2c <.text+0xdb2c>
    d986:	9b16      	ldr	r3, [sp, #88]
    d988:	2b00      	cmp	r3, #0
    d98a:	db0d      	blt.n	d9a8 <.text+0xd9a8>
    d98c:	1c38      	adds	r0, r7, #0
    d98e:	2100      	movs	r1, #0
    d990:	1c1a      	adds	r2, r3, #0
    d992:	f002 fd9f 	bl	104d4 <memchr>
    d996:	2800      	cmp	r0, #0
    d998:	d100      	bne.n	d99c <.text+0xd99c>
    d99a:	e0c4      	b.n	db26 <.text+0xdb26>
    d99c:	9c16      	ldr	r4, [sp, #88]
    d99e:	1bc6      	subs	r6, r0, r7
    d9a0:	42a6      	cmp	r6, r4
    d9a2:	dd00      	ble.n	d9a6 <.text+0xd9a6>
    d9a4:	e0bf      	b.n	db26 <.text+0xdb26>
    d9a6:	e0bc      	b.n	db22 <.text+0xdb22>
    d9a8:	1c38      	adds	r0, r7, #0
    d9aa:	f7ff fbc7 	bl	d13c <strlen>
    d9ae:	1c06      	adds	r6, r0, #0
    d9b0:	2000      	movs	r0, #0
    d9b2:	e0a0      	b.n	daf6 <.text+0xdaf6>
    d9b4:	9917      	ldr	r1, [sp, #92]
    d9b6:	2310      	movs	r3, #16
    d9b8:	4319      	orrs	r1, r3
    d9ba:	9117      	str	r1, [sp, #92]
    d9bc:	9a17      	ldr	r2, [sp, #92]
    d9be:	06d2      	lsls	r2, r2, #27
    d9c0:	d503      	bpl.n	d9ca <.text+0xd9ca>
    d9c2:	682c      	ldr	r4, [r5, #0]
    d9c4:	1d2b      	adds	r3, r5, #4
    d9c6:	9318      	str	r3, [sp, #96]
    d9c8:	e00a      	b.n	d9e0 <.text+0xd9e0>
    d9ca:	9c17      	ldr	r4, [sp, #92]
    d9cc:	1d2b      	adds	r3, r5, #4
    d9ce:	6828      	ldr	r0, [r5, #0]
    d9d0:	0664      	lsls	r4, r4, #25
    d9d2:	d503      	bpl.n	d9dc <.text+0xd9dc>
    d9d4:	9318      	str	r3, [sp, #96]
    d9d6:	0403      	lsls	r3, r0, #16
    d9d8:	0c1c      	lsrs	r4, r3, #16
    d9da:	e001      	b.n	d9e0 <.text+0xd9e0>
    d9dc:	9318      	str	r3, [sp, #96]
    d9de:	1c04      	adds	r4, r0, #0
    d9e0:	2101      	movs	r1, #1
    d9e2:	e01d      	b.n	da20 <.text+0xda20>
    d9e4:	486e      	ldr	r0, [pc, #440]	(dba0 <.text+0xdba0>)
    d9e6:	9011      	str	r0, [sp, #68]
    d9e8:	9917      	ldr	r1, [sp, #92]
    d9ea:	06c9      	lsls	r1, r1, #27
    d9ec:	d503      	bpl.n	d9f6 <.text+0xd9f6>
    d9ee:	682c      	ldr	r4, [r5, #0]
    d9f0:	1d2a      	adds	r2, r5, #4
    d9f2:	9218      	str	r2, [sp, #96]
    d9f4:	e00a      	b.n	da0c <.text+0xda0c>
    d9f6:	9c17      	ldr	r4, [sp, #92]
    d9f8:	1d2b      	adds	r3, r5, #4
    d9fa:	6828      	ldr	r0, [r5, #0]
    d9fc:	0664      	lsls	r4, r4, #25
    d9fe:	d503      	bpl.n	da08 <.text+0xda08>
    da00:	9318      	str	r3, [sp, #96]
    da02:	0403      	lsls	r3, r0, #16
    da04:	0c1c      	lsrs	r4, r3, #16
    da06:	e001      	b.n	da0c <.text+0xda0c>
    da08:	9318      	str	r3, [sp, #96]
    da0a:	1c04      	adds	r4, r0, #0
    da0c:	9817      	ldr	r0, [sp, #92]
    da0e:	07c0      	lsls	r0, r0, #31
    da10:	d505      	bpl.n	da1e <.text+0xda1e>
    da12:	2c00      	cmp	r4, #0
    da14:	d003      	beq.n	da1e <.text+0xda1e>
    da16:	9917      	ldr	r1, [sp, #92]
    da18:	2302      	movs	r3, #2
    da1a:	4319      	orrs	r1, r3
    da1c:	9117      	str	r1, [sp, #92]
    da1e:	2102      	movs	r1, #2
    da20:	4b5d      	ldr	r3, [pc, #372]	(db98 <.text+0xdb98>)
    da22:	2200      	movs	r2, #0
    da24:	446b      	add	r3, sp
    da26:	701a      	strb	r2, [r3, #0]
    da28:	9a16      	ldr	r2, [sp, #88]
    da2a:	2a00      	cmp	r2, #0
    da2c:	db03      	blt.n	da36 <.text+0xda36>
    da2e:	9817      	ldr	r0, [sp, #92]
    da30:	2380      	movs	r3, #128
    da32:	4398      	bics	r0, r3
    da34:	9017      	str	r0, [sp, #92]
    da36:	2c00      	cmp	r4, #0
    da38:	d102      	bne.n	da40 <.text+0xda40>
    da3a:	9a16      	ldr	r2, [sp, #88]
    da3c:	2a00      	cmp	r2, #0
    da3e:	d044      	beq.n	daca <.text+0xdaca>
    da40:	2901      	cmp	r1, #1
    da42:	d004      	beq.n	da4e <.text+0xda4e>
    da44:	2901      	cmp	r1, #1
    da46:	d305      	bcc.n	da54 <.text+0xda54>
    da48:	2902      	cmp	r1, #2
    da4a:	d135      	bne.n	dab8 <.text+0xdab8>
    da4c:	e028      	b.n	daa0 <.text+0xdaa0>
    da4e:	4d55      	ldr	r5, [pc, #340]	(dba4 <.text+0xdba4>)
    da50:	446d      	add	r5, sp
    da52:	e01d      	b.n	da90 <.text+0xda90>
    da54:	4f53      	ldr	r7, [pc, #332]	(dba4 <.text+0xdba4>)
    da56:	446f      	add	r7, sp
    da58:	2307      	movs	r3, #7
    da5a:	4023      	ands	r3, r4
    da5c:	3f01      	subs	r7, #1
    da5e:	3330      	adds	r3, #48
    da60:	08e4      	lsrs	r4, r4, #3
    da62:	703b      	strb	r3, [r7, #0]
    da64:	2c00      	cmp	r4, #0
    da66:	d1f7      	bne.n	da58 <.text+0xda58>
    da68:	9c17      	ldr	r4, [sp, #92]
    da6a:	07e4      	lsls	r4, r4, #31
    da6c:	d53c      	bpl.n	dae8 <.text+0xdae8>
    da6e:	2b30      	cmp	r3, #48
    da70:	d03a      	beq.n	dae8 <.text+0xdae8>
    da72:	3f01      	subs	r7, #1
    da74:	2330      	movs	r3, #48
    da76:	e011      	b.n	da9c <.text+0xda9c>
    da78:	1c05      	adds	r5, r0, #0
    da7a:	210a      	movs	r1, #10
    da7c:	1c20      	adds	r0, r4, #0
    da7e:	f003 fcb9 	bl	113f4 <__umodsi3>
    da82:	3030      	adds	r0, #48
    da84:	7028      	strb	r0, [r5, #0]
    da86:	210a      	movs	r1, #10
    da88:	1c20      	adds	r0, r4, #0
    da8a:	f003 fc1b 	bl	112c4 <__aeabi_uidiv>
    da8e:	1c04      	adds	r4, r0, #0
    da90:	1e68      	subs	r0, r5, #1
    da92:	2c09      	cmp	r4, #9
    da94:	d8f0      	bhi.n	da78 <.text+0xda78>
    da96:	1c23      	adds	r3, r4, #0
    da98:	1c07      	adds	r7, r0, #0
    da9a:	3330      	adds	r3, #48
    da9c:	703b      	strb	r3, [r7, #0]
    da9e:	e023      	b.n	dae8 <.text+0xdae8>
    daa0:	4f40      	ldr	r7, [pc, #256]	(dba4 <.text+0xdba4>)
    daa2:	446f      	add	r7, sp
    daa4:	9811      	ldr	r0, [sp, #68]
    daa6:	230f      	movs	r3, #15
    daa8:	4023      	ands	r3, r4
    daaa:	5cc3      	ldrb	r3, [r0, r3]
    daac:	3f01      	subs	r7, #1
    daae:	0924      	lsrs	r4, r4, #4
    dab0:	703b      	strb	r3, [r7, #0]
    dab2:	2c00      	cmp	r4, #0
    dab4:	d018      	beq.n	dae8 <.text+0xdae8>
    dab6:	e7f5      	b.n	daa4 <.text+0xdaa4>
    dab8:	4c3b      	ldr	r4, [pc, #236]	(dba8 <.text+0xdba8>)
    daba:	1c20      	adds	r0, r4, #0
    dabc:	f7ff fb3e 	bl	d13c <strlen>
    dac0:	9916      	ldr	r1, [sp, #88]
    dac2:	1c06      	adds	r6, r0, #0
    dac4:	1c27      	adds	r7, r4, #0
    dac6:	910f      	str	r1, [sp, #60]
    dac8:	e030      	b.n	db2c <.text+0xdb2c>
    daca:	2900      	cmp	r1, #0
    dacc:	d102      	bne.n	dad4 <.text+0xdad4>
    dace:	9a17      	ldr	r2, [sp, #92]
    dad0:	07d2      	lsls	r2, r2, #31
    dad2:	d401      	bmi.n	dad8 <.text+0xdad8>
    dad4:	4f33      	ldr	r7, [pc, #204]	(dba4 <.text+0xdba4>)
    dad6:	e006      	b.n	dae6 <.text+0xdae6>
    dad8:	228e      	movs	r2, #142
    dada:	00d2      	lsls	r2, r2, #3
    dadc:	4b33      	ldr	r3, [pc, #204]	(dbac <.text+0xdbac>)
    dade:	2130      	movs	r1, #48
    dae0:	446a      	add	r2, sp
    dae2:	54d1      	strb	r1, [r2, r3]
    dae4:	4f32      	ldr	r7, [pc, #200]	(dbb0 <.text+0xdbb0>)
    dae6:	446f      	add	r7, sp
    dae8:	24d9      	movs	r4, #217
    daea:	00e4      	lsls	r4, r4, #3
    daec:	446c      	add	r4, sp
    daee:	1be3      	subs	r3, r4, r7
    daf0:	1c1e      	adds	r6, r3, #0
    daf2:	9816      	ldr	r0, [sp, #88]
    daf4:	3efc      	subs	r6, #252
    daf6:	900f      	str	r0, [sp, #60]
    daf8:	e018      	b.n	db2c <.text+0xdb2c>
    dafa:	9919      	ldr	r1, [sp, #100]
    dafc:	2900      	cmp	r1, #0
    dafe:	d101      	bne.n	db04 <.text+0xdb04>
    db00:	f000 fcf4 	bl	e4ec <.text+0xe4ec>
    db04:	218e      	movs	r1, #142
    db06:	aa19      	add	r2, sp, #100
    db08:	7812      	ldrb	r2, [r2, #0]
    db0a:	00c9      	lsls	r1, r1, #3
    db0c:	4b22      	ldr	r3, [pc, #136]	(db98 <.text+0xdb98>)
    db0e:	4469      	add	r1, sp
    db10:	700a      	strb	r2, [r1, #0]
    db12:	446b      	add	r3, sp
    db14:	2200      	movs	r2, #0
    db16:	2601      	movs	r6, #1
    db18:	1c0f      	adds	r7, r1, #0
    db1a:	701a      	strb	r2, [r3, #0]
    db1c:	9518      	str	r5, [sp, #96]
    db1e:	f000 fd0d 	bl	e53c <.text+0xe53c>
    db22:	2300      	movs	r3, #0
    db24:	e72d      	b.n	d982 <.text+0xd982>
    db26:	9e16      	ldr	r6, [sp, #88]
    db28:	2400      	movs	r4, #0
    db2a:	940f      	str	r4, [sp, #60]
    db2c:	980f      	ldr	r0, [sp, #60]
    db2e:	9610      	str	r6, [sp, #64]
    db30:	4286      	cmp	r6, r0
    db32:	da00      	bge.n	db36 <.text+0xdb36>
    db34:	9010      	str	r0, [sp, #64]
    db36:	4b18      	ldr	r3, [pc, #96]	(db98 <.text+0xdb98>)
    db38:	446b      	add	r3, sp
    db3a:	781b      	ldrb	r3, [r3, #0]
    db3c:	2b00      	cmp	r3, #0
    db3e:	d003      	beq.n	db48 <.text+0xdb48>
    db40:	9910      	ldr	r1, [sp, #64]
    db42:	3101      	adds	r1, #1
    db44:	9110      	str	r1, [sp, #64]
    db46:	e005      	b.n	db54 <.text+0xdb54>
    db48:	9a17      	ldr	r2, [sp, #92]
    db4a:	0792      	lsls	r2, r2, #30
    db4c:	d502      	bpl.n	db54 <.text+0xdb54>
    db4e:	9b10      	ldr	r3, [sp, #64]
    db50:	3302      	adds	r3, #2
    db52:	9310      	str	r3, [sp, #64]
    db54:	9c17      	ldr	r4, [sp, #92]
    db56:	2384      	movs	r3, #132
    db58:	401c      	ands	r4, r3
    db5a:	9406      	str	r4, [sp, #24]
    db5c:	d161      	bne.n	dc22 <.text+0xdc22>
    db5e:	9809      	ldr	r0, [sp, #36]
    db60:	9910      	ldr	r1, [sp, #64]
    db62:	1a44      	subs	r4, r0, r1
    db64:	2c00      	cmp	r4, #0
    db66:	dc33      	bgt.n	dbd0 <.text+0xdbd0>
    db68:	e05b      	b.n	dc22 <.text+0xdc22>
    db6a:	9a07      	ldr	r2, [sp, #28]
    db6c:	6013      	str	r3, [r2, #0]
    db6e:	2310      	movs	r3, #16
    db70:	6053      	str	r3, [r2, #4]
    db72:	1c03      	adds	r3, r0, #0
    db74:	20d3      	movs	r0, #211
    db76:	00c0      	lsls	r0, r0, #3
    db78:	4a0e      	ldr	r2, [pc, #56]	(dbb4 <.text+0xdbb4>)
    db7a:	3310      	adds	r3, #16
    db7c:	4468      	add	r0, sp
    db7e:	6003      	str	r3, [r0, #0]
    db80:	446a      	add	r2, sp
    db82:	1c6b      	adds	r3, r5, #1
    db84:	6013      	str	r3, [r2, #0]
    db86:	2b07      	cmp	r3, #7
    db88:	dc16      	bgt.n	dbb8 <.text+0xdbb8>
    db8a:	9b07      	ldr	r3, [sp, #28]
    db8c:	3308      	adds	r3, #8
    db8e:	9307      	str	r3, [sp, #28]
    db90:	e01d      	b.n	dbce <.text+0xdbce>
    db92:	0000      	lsls	r0, r0, #0
    db94:	a428      	add	r4, pc, #160	(adr r4,dc38 <.text+0xdc38>)
    db96:	0001      	lsls	r1, r0, #0
    db98:	06c7      	lsls	r7, r0, #27
    db9a:	0000      	lsls	r0, r0, #0
    db9c:	069c      	lsls	r4, r3, #26
    db9e:	0000      	lsls	r0, r0, #0
    dba0:	a44c      	add	r4, pc, #304	(adr r4,dcd4 <.text+0xdcd4>)
    dba2:	0001      	lsls	r1, r0, #0
    dba4:	05cc      	lsls	r4, r1, #23
    dba6:	0000      	lsls	r0, r0, #0
    dba8:	a460      	add	r4, pc, #384	(adr r4,dd2c <.text+0xdd2c>)
    dbaa:	0001      	lsls	r1, r0, #0
    dbac:	015b      	lsls	r3, r3, #5
    dbae:	0000      	lsls	r0, r0, #0
    dbb0:	05cb      	lsls	r3, r1, #23
    dbb2:	0000      	lsls	r0, r0, #0
    dbb4:	0694      	lsls	r4, r2, #26
    dbb6:	0000      	lsls	r0, r0, #0
    dbb8:	9804      	ldr	r0, [sp, #16]
    dbba:	f7ff fac7 	bl	d14c <__sprint>
    dbbe:	2800      	cmp	r0, #0
    dbc0:	d001      	beq.n	dbc6 <.text+0xdbc6>
    dbc2:	f000 fca6 	bl	e512 <.text+0xe512>
    dbc6:	20c5      	movs	r0, #197
    dbc8:	00c0      	lsls	r0, r0, #3
    dbca:	4468      	add	r0, sp
    dbcc:	9007      	str	r0, [sp, #28]
    dbce:	3c10      	subs	r4, #16
    dbd0:	22d3      	movs	r2, #211
    dbd2:	4bce      	ldr	r3, [pc, #824]	(df0c <.text+0xdf0c>)
    dbd4:	21d2      	movs	r1, #210
    dbd6:	00d2      	lsls	r2, r2, #3
    dbd8:	446b      	add	r3, sp
    dbda:	00c9      	lsls	r1, r1, #3
    dbdc:	446a      	add	r2, sp
    dbde:	681d      	ldr	r5, [r3, #0]
    dbe0:	4469      	add	r1, sp
    dbe2:	6810      	ldr	r0, [r2, #0]
    dbe4:	4bca      	ldr	r3, [pc, #808]	(df10 <.text+0xdf10>)
    dbe6:	2c10      	cmp	r4, #16
    dbe8:	dcbf      	bgt.n	db6a <.text+0xdb6a>
    dbea:	9a07      	ldr	r2, [sp, #28]
    dbec:	6013      	str	r3, [r2, #0]
    dbee:	6054      	str	r4, [r2, #4]
    dbf0:	1903      	adds	r3, r0, r4
    dbf2:	24d3      	movs	r4, #211
    dbf4:	00e4      	lsls	r4, r4, #3
    dbf6:	48c5      	ldr	r0, [pc, #788]	(df0c <.text+0xdf0c>)
    dbf8:	446c      	add	r4, sp
    dbfa:	6023      	str	r3, [r4, #0]
    dbfc:	4468      	add	r0, sp
    dbfe:	1c6b      	adds	r3, r5, #1
    dc00:	6003      	str	r3, [r0, #0]
    dc02:	2b07      	cmp	r3, #7
    dc04:	dc02      	bgt.n	dc0c <.text+0xdc0c>
    dc06:	3208      	adds	r2, #8
    dc08:	9207      	str	r2, [sp, #28]
    dc0a:	e00a      	b.n	dc22 <.text+0xdc22>
    dc0c:	9804      	ldr	r0, [sp, #16]
    dc0e:	f7ff fa9d 	bl	d14c <__sprint>
    dc12:	2800      	cmp	r0, #0
    dc14:	d001      	beq.n	dc1a <.text+0xdc1a>
    dc16:	f000 fc7c 	bl	e512 <.text+0xe512>
    dc1a:	21c5      	movs	r1, #197
    dc1c:	00c9      	lsls	r1, r1, #3
    dc1e:	4469      	add	r1, sp
    dc20:	9107      	str	r1, [sp, #28]
    dc22:	4abc      	ldr	r2, [pc, #752]	(df14 <.text+0xdf14>)
    dc24:	446a      	add	r2, sp
    dc26:	7813      	ldrb	r3, [r2, #0]
    dc28:	2b00      	cmp	r3, #0
    dc2a:	d023      	beq.n	dc74 <.text+0xdc74>
    dc2c:	9b07      	ldr	r3, [sp, #28]
    dc2e:	20d3      	movs	r0, #211
    dc30:	9c07      	ldr	r4, [sp, #28]
    dc32:	00c0      	lsls	r0, r0, #3
    dc34:	4468      	add	r0, sp
    dc36:	601a      	str	r2, [r3, #0]
    dc38:	2301      	movs	r3, #1
    dc3a:	6063      	str	r3, [r4, #4]
    dc3c:	49b3      	ldr	r1, [pc, #716]	(df0c <.text+0xdf0c>)
    dc3e:	6803      	ldr	r3, [r0, #0]
    dc40:	4469      	add	r1, sp
    dc42:	3301      	adds	r3, #1
    dc44:	6003      	str	r3, [r0, #0]
    dc46:	680b      	ldr	r3, [r1, #0]
    dc48:	3301      	adds	r3, #1
    dc4a:	600b      	str	r3, [r1, #0]
    dc4c:	2b07      	cmp	r3, #7
    dc4e:	dc02      	bgt.n	dc56 <.text+0xdc56>
    dc50:	3408      	adds	r4, #8
    dc52:	9407      	str	r4, [sp, #28]
    dc54:	e03a      	b.n	dccc <.text+0xdccc>
    dc56:	21d2      	movs	r1, #210
    dc58:	00c9      	lsls	r1, r1, #3
    dc5a:	9804      	ldr	r0, [sp, #16]
    dc5c:	4469      	add	r1, sp
    dc5e:	f7ff fa75 	bl	d14c <__sprint>
    dc62:	2800      	cmp	r0, #0
    dc64:	d001      	beq.n	dc6a <.text+0xdc6a>
    dc66:	f000 fc54 	bl	e512 <.text+0xe512>
    dc6a:	22c5      	movs	r2, #197
    dc6c:	00d2      	lsls	r2, r2, #3
    dc6e:	446a      	add	r2, sp
    dc70:	9207      	str	r2, [sp, #28]
    dc72:	e02b      	b.n	dccc <.text+0xdccc>
    dc74:	9b17      	ldr	r3, [sp, #92]
    dc76:	2102      	movs	r1, #2
    dc78:	420b      	tst	r3, r1
    dc7a:	d027      	beq.n	dccc <.text+0xdccc>
    dc7c:	4ba6      	ldr	r3, [pc, #664]	(df18 <.text+0xdf18>)
    dc7e:	2230      	movs	r2, #48
    dc80:	446b      	add	r3, sp
    dc82:	701a      	strb	r2, [r3, #0]
    dc84:	ac19      	add	r4, sp, #100
    dc86:	7824      	ldrb	r4, [r4, #0]
    dc88:	705c      	strb	r4, [r3, #1]
    dc8a:	9807      	ldr	r0, [sp, #28]
    dc8c:	6041      	str	r1, [r0, #4]
    dc8e:	21d3      	movs	r1, #211
    dc90:	00c9      	lsls	r1, r1, #3
    dc92:	4469      	add	r1, sp
    dc94:	6003      	str	r3, [r0, #0]
    dc96:	4a9d      	ldr	r2, [pc, #628]	(df0c <.text+0xdf0c>)
    dc98:	680b      	ldr	r3, [r1, #0]
    dc9a:	446a      	add	r2, sp
    dc9c:	3302      	adds	r3, #2
    dc9e:	600b      	str	r3, [r1, #0]
    dca0:	6813      	ldr	r3, [r2, #0]
    dca2:	3301      	adds	r3, #1
    dca4:	6013      	str	r3, [r2, #0]
    dca6:	2b07      	cmp	r3, #7
    dca8:	dc02      	bgt.n	dcb0 <.text+0xdcb0>
    dcaa:	3008      	adds	r0, #8
    dcac:	9007      	str	r0, [sp, #28]
    dcae:	e00d      	b.n	dccc <.text+0xdccc>
    dcb0:	21d2      	movs	r1, #210
    dcb2:	00c9      	lsls	r1, r1, #3
    dcb4:	9804      	ldr	r0, [sp, #16]
    dcb6:	4469      	add	r1, sp
    dcb8:	f7ff fa48 	bl	d14c <__sprint>
    dcbc:	2800      	cmp	r0, #0
    dcbe:	d001      	beq.n	dcc4 <.text+0xdcc4>
    dcc0:	f000 fc27 	bl	e512 <.text+0xe512>
    dcc4:	23c5      	movs	r3, #197
    dcc6:	00db      	lsls	r3, r3, #3
    dcc8:	446b      	add	r3, sp
    dcca:	9307      	str	r3, [sp, #28]
    dccc:	9c06      	ldr	r4, [sp, #24]
    dcce:	2c80      	cmp	r4, #128
    dcd0:	d14d      	bne.n	dd6e <.text+0xdd6e>
    dcd2:	9809      	ldr	r0, [sp, #36]
    dcd4:	9910      	ldr	r1, [sp, #64]
    dcd6:	1a44      	subs	r4, r0, r1
    dcd8:	2c00      	cmp	r4, #0
    dcda:	dc20      	bgt.n	dd1e <.text+0xdd1e>
    dcdc:	e047      	b.n	dd6e <.text+0xdd6e>
    dcde:	9a07      	ldr	r2, [sp, #28]
    dce0:	6013      	str	r3, [r2, #0]
    dce2:	2310      	movs	r3, #16
    dce4:	6053      	str	r3, [r2, #4]
    dce6:	1c03      	adds	r3, r0, #0
    dce8:	20d3      	movs	r0, #211
    dcea:	00c0      	lsls	r0, r0, #3
    dcec:	4a87      	ldr	r2, [pc, #540]	(df0c <.text+0xdf0c>)
    dcee:	3310      	adds	r3, #16
    dcf0:	4468      	add	r0, sp
    dcf2:	6003      	str	r3, [r0, #0]
    dcf4:	446a      	add	r2, sp
    dcf6:	1c6b      	adds	r3, r5, #1
    dcf8:	6013      	str	r3, [r2, #0]
    dcfa:	2b07      	cmp	r3, #7
    dcfc:	dc03      	bgt.n	dd06 <.text+0xdd06>
    dcfe:	9b07      	ldr	r3, [sp, #28]
    dd00:	3308      	adds	r3, #8
    dd02:	9307      	str	r3, [sp, #28]
    dd04:	e00a      	b.n	dd1c <.text+0xdd1c>
    dd06:	9804      	ldr	r0, [sp, #16]
    dd08:	f7ff fa20 	bl	d14c <__sprint>
    dd0c:	2800      	cmp	r0, #0
    dd0e:	d001      	beq.n	dd14 <.text+0xdd14>
    dd10:	f000 fbff 	bl	e512 <.text+0xe512>
    dd14:	20c5      	movs	r0, #197
    dd16:	00c0      	lsls	r0, r0, #3
    dd18:	4468      	add	r0, sp
    dd1a:	9007      	str	r0, [sp, #28]
    dd1c:	3c10      	subs	r4, #16
    dd1e:	22d3      	movs	r2, #211
    dd20:	4b7a      	ldr	r3, [pc, #488]	(df0c <.text+0xdf0c>)
    dd22:	21d2      	movs	r1, #210
    dd24:	00d2      	lsls	r2, r2, #3
    dd26:	446b      	add	r3, sp
    dd28:	00c9      	lsls	r1, r1, #3
    dd2a:	446a      	add	r2, sp
    dd2c:	681d      	ldr	r5, [r3, #0]
    dd2e:	4469      	add	r1, sp
    dd30:	6810      	ldr	r0, [r2, #0]
    dd32:	4b7a      	ldr	r3, [pc, #488]	(df1c <.text+0xdf1c>)
    dd34:	2c10      	cmp	r4, #16
    dd36:	dcd2      	bgt.n	dcde <.text+0xdcde>
    dd38:	9a07      	ldr	r2, [sp, #28]
    dd3a:	6013      	str	r3, [r2, #0]
    dd3c:	6054      	str	r4, [r2, #4]
    dd3e:	1903      	adds	r3, r0, r4
    dd40:	24d3      	movs	r4, #211
    dd42:	00e4      	lsls	r4, r4, #3
    dd44:	4871      	ldr	r0, [pc, #452]	(df0c <.text+0xdf0c>)
    dd46:	446c      	add	r4, sp
    dd48:	6023      	str	r3, [r4, #0]
    dd4a:	4468      	add	r0, sp
    dd4c:	1c6b      	adds	r3, r5, #1
    dd4e:	6003      	str	r3, [r0, #0]
    dd50:	2b07      	cmp	r3, #7
    dd52:	dc02      	bgt.n	dd5a <.text+0xdd5a>
    dd54:	3208      	adds	r2, #8
    dd56:	9207      	str	r2, [sp, #28]
    dd58:	e009      	b.n	dd6e <.text+0xdd6e>
    dd5a:	9804      	ldr	r0, [sp, #16]
    dd5c:	f7ff f9f6 	bl	d14c <__sprint>
    dd60:	2800      	cmp	r0, #0
    dd62:	d000      	beq.n	dd66 <.text+0xdd66>
    dd64:	e3d5      	b.n	e512 <.text+0xe512>
    dd66:	21c5      	movs	r1, #197
    dd68:	00c9      	lsls	r1, r1, #3
    dd6a:	4469      	add	r1, sp
    dd6c:	9107      	str	r1, [sp, #28]
    dd6e:	9a0f      	ldr	r2, [sp, #60]
    dd70:	1b94      	subs	r4, r2, r6
    dd72:	2c00      	cmp	r4, #0
    dd74:	dc1f      	bgt.n	ddb6 <.text+0xddb6>
    dd76:	e046      	b.n	de06 <.text+0xde06>
    dd78:	9a07      	ldr	r2, [sp, #28]
    dd7a:	6013      	str	r3, [r2, #0]
    dd7c:	2310      	movs	r3, #16
    dd7e:	6053      	str	r3, [r2, #4]
    dd80:	1c03      	adds	r3, r0, #0
    dd82:	20d3      	movs	r0, #211
    dd84:	00c0      	lsls	r0, r0, #3
    dd86:	4a61      	ldr	r2, [pc, #388]	(df0c <.text+0xdf0c>)
    dd88:	3310      	adds	r3, #16
    dd8a:	4468      	add	r0, sp
    dd8c:	6003      	str	r3, [r0, #0]
    dd8e:	446a      	add	r2, sp
    dd90:	1c6b      	adds	r3, r5, #1
    dd92:	6013      	str	r3, [r2, #0]
    dd94:	2b07      	cmp	r3, #7
    dd96:	dc03      	bgt.n	dda0 <.text+0xdda0>
    dd98:	9b07      	ldr	r3, [sp, #28]
    dd9a:	3308      	adds	r3, #8
    dd9c:	9307      	str	r3, [sp, #28]
    dd9e:	e009      	b.n	ddb4 <.text+0xddb4>
    dda0:	9804      	ldr	r0, [sp, #16]
    dda2:	f7ff f9d3 	bl	d14c <__sprint>
    dda6:	2800      	cmp	r0, #0
    dda8:	d000      	beq.n	ddac <.text+0xddac>
    ddaa:	e3b2      	b.n	e512 <.text+0xe512>
    ddac:	20c5      	movs	r0, #197
    ddae:	00c0      	lsls	r0, r0, #3
    ddb0:	4468      	add	r0, sp
    ddb2:	9007      	str	r0, [sp, #28]
    ddb4:	3c10      	subs	r4, #16
    ddb6:	22d3      	movs	r2, #211
    ddb8:	4b54      	ldr	r3, [pc, #336]	(df0c <.text+0xdf0c>)
    ddba:	21d2      	movs	r1, #210
    ddbc:	00d2      	lsls	r2, r2, #3
    ddbe:	446b      	add	r3, sp
    ddc0:	00c9      	lsls	r1, r1, #3
    ddc2:	446a      	add	r2, sp
    ddc4:	681d      	ldr	r5, [r3, #0]
    ddc6:	4469      	add	r1, sp
    ddc8:	6810      	ldr	r0, [r2, #0]
    ddca:	4b54      	ldr	r3, [pc, #336]	(df1c <.text+0xdf1c>)
    ddcc:	2c10      	cmp	r4, #16
    ddce:	dcd3      	bgt.n	dd78 <.text+0xdd78>
    ddd0:	9a07      	ldr	r2, [sp, #28]
    ddd2:	6013      	str	r3, [r2, #0]
    ddd4:	6054      	str	r4, [r2, #4]
    ddd6:	1903      	adds	r3, r0, r4
    ddd8:	24d3      	movs	r4, #211
    ddda:	00e4      	lsls	r4, r4, #3
    dddc:	484b      	ldr	r0, [pc, #300]	(df0c <.text+0xdf0c>)
    ddde:	446c      	add	r4, sp
    dde0:	6023      	str	r3, [r4, #0]
    dde2:	4468      	add	r0, sp
    dde4:	1c6b      	adds	r3, r5, #1
    dde6:	6003      	str	r3, [r0, #0]
    dde8:	2b07      	cmp	r3, #7
    ddea:	dc02      	bgt.n	ddf2 <.text+0xddf2>
    ddec:	3208      	adds	r2, #8
    ddee:	9207      	str	r2, [sp, #28]
    ddf0:	e009      	b.n	de06 <.text+0xde06>
    ddf2:	9804      	ldr	r0, [sp, #16]
    ddf4:	f7ff f9aa 	bl	d14c <__sprint>
    ddf8:	2800      	cmp	r0, #0
    ddfa:	d000      	beq.n	ddfe <.text+0xddfe>
    ddfc:	e389      	b.n	e512 <.text+0xe512>
    ddfe:	21c5      	movs	r1, #197
    de00:	00c9      	lsls	r1, r1, #3
    de02:	4469      	add	r1, sp
    de04:	9107      	str	r1, [sp, #28]
    de06:	9a17      	ldr	r2, [sp, #92]
    de08:	05d2      	lsls	r2, r2, #23
    de0a:	d412      	bmi.n	de32 <.text+0xde32>
    de0c:	24d3      	movs	r4, #211
    de0e:	9b07      	ldr	r3, [sp, #28]
    de10:	00e4      	lsls	r4, r4, #3
    de12:	446c      	add	r4, sp
    de14:	601f      	str	r7, [r3, #0]
    de16:	605e      	str	r6, [r3, #4]
    de18:	483c      	ldr	r0, [pc, #240]	(df0c <.text+0xdf0c>)
    de1a:	6823      	ldr	r3, [r4, #0]
    de1c:	4468      	add	r0, sp
    de1e:	199b      	adds	r3, r3, r6
    de20:	6023      	str	r3, [r4, #0]
    de22:	6803      	ldr	r3, [r0, #0]
    de24:	3301      	adds	r3, #1
    de26:	6003      	str	r3, [r0, #0]
    de28:	2b07      	cmp	r3, #7
    de2a:	dd00      	ble.n	de2e <.text+0xde2e>
    de2c:	e2e5      	b.n	e3fa <.text+0xe3fa>
    de2e:	9a07      	ldr	r2, [sp, #28]
    de30:	e2e1      	b.n	e3f6 <.text+0xe3f6>
    de32:	9919      	ldr	r1, [sp, #100]
    de34:	2965      	cmp	r1, #101
    de36:	dc00      	bgt.n	de3a <.text+0xde3a>
    de38:	e21c      	b.n	e274 <.text+0xe274>
    de3a:	9814      	ldr	r0, [sp, #80]
    de3c:	9915      	ldr	r1, [sp, #84]
    de3e:	4a38      	ldr	r2, [pc, #224]	(df20 <.text+0xdf20>)
    de40:	4b38      	ldr	r3, [pc, #224]	(df24 <.text+0xdf24>)
    de42:	f00b fb3f 	bl	194c4 <____eqdf2_from_thumb>
    de46:	2800      	cmp	r0, #0
    de48:	d000      	beq.n	de4c <.text+0xde4c>
    de4a:	e09d      	b.n	df88 <.text+0xdf88>
    de4c:	4b36      	ldr	r3, [pc, #216]	(df28 <.text+0xdf28>)
    de4e:	9a07      	ldr	r2, [sp, #28]
    de50:	24d3      	movs	r4, #211
    de52:	00e4      	lsls	r4, r4, #3
    de54:	446c      	add	r4, sp
    de56:	6013      	str	r3, [r2, #0]
    de58:	2301      	movs	r3, #1
    de5a:	6053      	str	r3, [r2, #4]
    de5c:	482b      	ldr	r0, [pc, #172]	(df0c <.text+0xdf0c>)
    de5e:	6823      	ldr	r3, [r4, #0]
    de60:	4468      	add	r0, sp
    de62:	3301      	adds	r3, #1
    de64:	6023      	str	r3, [r4, #0]
    de66:	6803      	ldr	r3, [r0, #0]
    de68:	3301      	adds	r3, #1
    de6a:	6003      	str	r3, [r0, #0]
    de6c:	2b07      	cmp	r3, #7
    de6e:	dc01      	bgt.n	de74 <.text+0xde74>
    de70:	3208      	adds	r2, #8
    de72:	e00b      	b.n	de8c <.text+0xde8c>
    de74:	21d2      	movs	r1, #210
    de76:	00c9      	lsls	r1, r1, #3
    de78:	9804      	ldr	r0, [sp, #16]
    de7a:	4469      	add	r1, sp
    de7c:	f7ff f966 	bl	d14c <__sprint>
    de80:	2800      	cmp	r0, #0
    de82:	d000      	beq.n	de86 <.text+0xde86>
    de84:	e345      	b.n	e512 <.text+0xe512>
    de86:	22c5      	movs	r2, #197
    de88:	00d2      	lsls	r2, r2, #3
    de8a:	446a      	add	r2, sp
    de8c:	4927      	ldr	r1, [pc, #156]	(df2c <.text+0xdf2c>)
    de8e:	4469      	add	r1, sp
    de90:	680b      	ldr	r3, [r1, #0]
    de92:	9c0e      	ldr	r4, [sp, #56]
    de94:	42a3      	cmp	r3, r4
    de96:	db03      	blt.n	dea0 <.text+0xdea0>
    de98:	9817      	ldr	r0, [sp, #92]
    de9a:	07c0      	lsls	r0, r0, #31
    de9c:	d400      	bmi.n	dea0 <.text+0xdea0>
    de9e:	e2b4      	b.n	e40a <.text+0xe40a>
    dea0:	24d3      	movs	r4, #211
    dea2:	00e4      	lsls	r4, r4, #3
    dea4:	2301      	movs	r3, #1
    dea6:	446c      	add	r4, sp
    dea8:	6053      	str	r3, [r2, #4]
    deaa:	4818      	ldr	r0, [pc, #96]	(df0c <.text+0xdf0c>)
    deac:	6823      	ldr	r3, [r4, #0]
    deae:	4468      	add	r0, sp
    deb0:	3301      	adds	r3, #1
    deb2:	6023      	str	r3, [r4, #0]
    deb4:	6803      	ldr	r3, [r0, #0]
    deb6:	990b      	ldr	r1, [sp, #44]
    deb8:	3301      	adds	r3, #1
    deba:	6011      	str	r1, [r2, #0]
    debc:	6003      	str	r3, [r0, #0]
    debe:	2b07      	cmp	r3, #7
    dec0:	dc01      	bgt.n	dec6 <.text+0xdec6>
    dec2:	3208      	adds	r2, #8
    dec4:	e00b      	b.n	dede <.text+0xdede>
    dec6:	21d2      	movs	r1, #210
    dec8:	00c9      	lsls	r1, r1, #3
    deca:	9804      	ldr	r0, [sp, #16]
    decc:	4469      	add	r1, sp
    dece:	f7ff f93d 	bl	d14c <__sprint>
    ded2:	2800      	cmp	r0, #0
    ded4:	d000      	beq.n	ded8 <.text+0xded8>
    ded6:	e31c      	b.n	e512 <.text+0xe512>
    ded8:	22c5      	movs	r2, #197
    deda:	00d2      	lsls	r2, r2, #3
    dedc:	446a      	add	r2, sp
    dede:	9c0e      	ldr	r4, [sp, #56]
    dee0:	3c01      	subs	r4, #1
    dee2:	2c00      	cmp	r4, #0
    dee4:	dc2e      	bgt.n	df44 <.text+0xdf44>
    dee6:	e290      	b.n	e40a <.text+0xe40a>
    dee8:	6013      	str	r3, [r2, #0]
    deea:	2310      	movs	r3, #16
    deec:	6053      	str	r3, [r2, #4]
    deee:	1c03      	adds	r3, r0, #0
    def0:	20d3      	movs	r0, #211
    def2:	00c0      	lsls	r0, r0, #3
    def4:	3310      	adds	r3, #16
    def6:	4468      	add	r0, sp
    def8:	6003      	str	r3, [r0, #0]
    defa:	4804      	ldr	r0, [pc, #16]	(df0c <.text+0xdf0c>)
    defc:	1c6b      	adds	r3, r5, #1
    defe:	4468      	add	r0, sp
    df00:	6003      	str	r3, [r0, #0]
    df02:	2b07      	cmp	r3, #7
    df04:	dc14      	bgt.n	df30 <.text+0xdf30>
    df06:	3208      	adds	r2, #8
    df08:	e01b      	b.n	df42 <.text+0xdf42>
    df0a:	0000      	lsls	r0, r0, #0
    df0c:	0694      	lsls	r4, r2, #26
    df0e:	0000      	lsls	r0, r0, #0
    df10:	9d94      	ldr	r5, [sp, #592]
    df12:	0001      	lsls	r1, r0, #0
    df14:	06c7      	lsls	r7, r0, #27
    df16:	0000      	lsls	r0, r0, #0
    df18:	06c5      	lsls	r5, r0, #27
    df1a:	0000      	lsls	r0, r0, #0
    df1c:	9d84      	ldr	r5, [sp, #528]
    df1e:	0001      	lsls	r1, r0, #0
	...
    df28:	a47c      	add	r4, pc, #496	(adr r4,e11c <.text+0xe11c>)
    df2a:	0001      	lsls	r1, r0, #0
    df2c:	06b4      	lsls	r4, r6, #26
    df2e:	0000      	lsls	r0, r0, #0
    df30:	9804      	ldr	r0, [sp, #16]
    df32:	f7ff f90b 	bl	d14c <__sprint>
    df36:	2800      	cmp	r0, #0
    df38:	d000      	beq.n	df3c <.text+0xdf3c>
    df3a:	e2ea      	b.n	e512 <.text+0xe512>
    df3c:	22c5      	movs	r2, #197
    df3e:	00d2      	lsls	r2, r2, #3
    df40:	446a      	add	r2, sp
    df42:	3c10      	subs	r4, #16
    df44:	23d3      	movs	r3, #211
    df46:	00db      	lsls	r3, r3, #3
    df48:	446b      	add	r3, sp
    df4a:	6818      	ldr	r0, [r3, #0]
    df4c:	4bda      	ldr	r3, [pc, #872]	(e2b8 <.text+0xe2b8>)
    df4e:	21d2      	movs	r1, #210
    df50:	446b      	add	r3, sp
    df52:	00c9      	lsls	r1, r1, #3
    df54:	681d      	ldr	r5, [r3, #0]
    df56:	4469      	add	r1, sp
    df58:	4bd8      	ldr	r3, [pc, #864]	(e2bc <.text+0xe2bc>)
    df5a:	2c10      	cmp	r4, #16
    df5c:	dcc4      	bgt.n	dee8 <.text+0xdee8>
    df5e:	6013      	str	r3, [r2, #0]
    df60:	6054      	str	r4, [r2, #4]
    df62:	1903      	adds	r3, r0, r4
    df64:	24d3      	movs	r4, #211
    df66:	00e4      	lsls	r4, r4, #3
    df68:	48d3      	ldr	r0, [pc, #844]	(e2b8 <.text+0xe2b8>)
    df6a:	446c      	add	r4, sp
    df6c:	6023      	str	r3, [r4, #0]
    df6e:	4468      	add	r0, sp
    df70:	1c6b      	adds	r3, r5, #1
    df72:	6003      	str	r3, [r0, #0]
    df74:	2b07      	cmp	r3, #7
    df76:	dc00      	bgt.n	df7a <.text+0xdf7a>
    df78:	e23d      	b.n	e3f6 <.text+0xe3f6>
    df7a:	9804      	ldr	r0, [sp, #16]
    df7c:	f7ff f8e6 	bl	d14c <__sprint>
    df80:	2800      	cmp	r0, #0
    df82:	d000      	beq.n	df86 <.text+0xdf86>
    df84:	e2c5      	b.n	e512 <.text+0xe512>
    df86:	e23d      	b.n	e404 <.text+0xe404>
    df88:	49cd      	ldr	r1, [pc, #820]	(e2c0 <.text+0xe2c0>)
    df8a:	4469      	add	r1, sp
    df8c:	680b      	ldr	r3, [r1, #0]
    df8e:	2b00      	cmp	r3, #0
    df90:	dd00      	ble.n	df94 <.text+0xdf94>
    df92:	e095      	b.n	e0c0 <.text+0xe0c0>
    df94:	4bcb      	ldr	r3, [pc, #812]	(e2c4 <.text+0xe2c4>)
    df96:	9a07      	ldr	r2, [sp, #28]
    df98:	24d3      	movs	r4, #211
    df9a:	00e4      	lsls	r4, r4, #3
    df9c:	446c      	add	r4, sp
    df9e:	6013      	str	r3, [r2, #0]
    dfa0:	2301      	movs	r3, #1
    dfa2:	6053      	str	r3, [r2, #4]
    dfa4:	48c4      	ldr	r0, [pc, #784]	(e2b8 <.text+0xe2b8>)
    dfa6:	6823      	ldr	r3, [r4, #0]
    dfa8:	4468      	add	r0, sp
    dfaa:	3301      	adds	r3, #1
    dfac:	6023      	str	r3, [r4, #0]
    dfae:	6803      	ldr	r3, [r0, #0]
    dfb0:	3301      	adds	r3, #1
    dfb2:	6003      	str	r3, [r0, #0]
    dfb4:	2b07      	cmp	r3, #7
    dfb6:	dc01      	bgt.n	dfbc <.text+0xdfbc>
    dfb8:	3208      	adds	r2, #8
    dfba:	e00b      	b.n	dfd4 <.text+0xdfd4>
    dfbc:	21d2      	movs	r1, #210
    dfbe:	00c9      	lsls	r1, r1, #3
    dfc0:	9804      	ldr	r0, [sp, #16]
    dfc2:	4469      	add	r1, sp
    dfc4:	f7ff f8c2 	bl	d14c <__sprint>
    dfc8:	2800      	cmp	r0, #0
    dfca:	d000      	beq.n	dfce <.text+0xdfce>
    dfcc:	e2a1      	b.n	e512 <.text+0xe512>
    dfce:	22c5      	movs	r2, #197
    dfd0:	00d2      	lsls	r2, r2, #3
    dfd2:	446a      	add	r2, sp
    dfd4:	49ba      	ldr	r1, [pc, #744]	(e2c0 <.text+0xe2c0>)
    dfd6:	4469      	add	r1, sp
    dfd8:	680b      	ldr	r3, [r1, #0]
    dfda:	2b00      	cmp	r3, #0
    dfdc:	d103      	bne.n	dfe6 <.text+0xdfe6>
    dfde:	9b0e      	ldr	r3, [sp, #56]
    dfe0:	2b00      	cmp	r3, #0
    dfe2:	d100      	bne.n	dfe6 <.text+0xdfe6>
    dfe4:	e211      	b.n	e40a <.text+0xe40a>
    dfe6:	20d3      	movs	r0, #211
    dfe8:	00c0      	lsls	r0, r0, #3
    dfea:	2301      	movs	r3, #1
    dfec:	4468      	add	r0, sp
    dfee:	6053      	str	r3, [r2, #4]
    dff0:	49b1      	ldr	r1, [pc, #708]	(e2b8 <.text+0xe2b8>)
    dff2:	6803      	ldr	r3, [r0, #0]
    dff4:	4469      	add	r1, sp
    dff6:	3301      	adds	r3, #1
    dff8:	6003      	str	r3, [r0, #0]
    dffa:	680b      	ldr	r3, [r1, #0]
    dffc:	9c0b      	ldr	r4, [sp, #44]
    dffe:	3301      	adds	r3, #1
    e000:	6014      	str	r4, [r2, #0]
    e002:	600b      	str	r3, [r1, #0]
    e004:	2b07      	cmp	r3, #7
    e006:	dc01      	bgt.n	e00c <.text+0xe00c>
    e008:	3208      	adds	r2, #8
    e00a:	e00b      	b.n	e024 <.text+0xe024>
    e00c:	21d2      	movs	r1, #210
    e00e:	00c9      	lsls	r1, r1, #3
    e010:	9804      	ldr	r0, [sp, #16]
    e012:	4469      	add	r1, sp
    e014:	f7ff f89a 	bl	d14c <__sprint>
    e018:	2800      	cmp	r0, #0
    e01a:	d000      	beq.n	e01e <.text+0xe01e>
    e01c:	e279      	b.n	e512 <.text+0xe512>
    e01e:	22c5      	movs	r2, #197
    e020:	00d2      	lsls	r2, r2, #3
    e022:	446a      	add	r2, sp
    e024:	4ca6      	ldr	r4, [pc, #664]	(e2c0 <.text+0xe2c0>)
    e026:	446c      	add	r4, sp
    e028:	6823      	ldr	r3, [r4, #0]
    e02a:	425e      	negs	r6, r3
    e02c:	2e00      	cmp	r6, #0
    e02e:	dc1b      	bgt.n	e068 <.text+0xe068>
    e030:	e03d      	b.n	e0ae <.text+0xe0ae>
    e032:	6013      	str	r3, [r2, #0]
    e034:	2310      	movs	r3, #16
    e036:	6053      	str	r3, [r2, #4]
    e038:	1c03      	adds	r3, r0, #0
    e03a:	20d3      	movs	r0, #211
    e03c:	00c0      	lsls	r0, r0, #3
    e03e:	4c9e      	ldr	r4, [pc, #632]	(e2b8 <.text+0xe2b8>)
    e040:	3310      	adds	r3, #16
    e042:	4468      	add	r0, sp
    e044:	6003      	str	r3, [r0, #0]
    e046:	446c      	add	r4, sp
    e048:	1c6b      	adds	r3, r5, #1
    e04a:	6023      	str	r3, [r4, #0]
    e04c:	2b07      	cmp	r3, #7
    e04e:	dc01      	bgt.n	e054 <.text+0xe054>
    e050:	3208      	adds	r2, #8
    e052:	e008      	b.n	e066 <.text+0xe066>
    e054:	9804      	ldr	r0, [sp, #16]
    e056:	f7ff f879 	bl	d14c <__sprint>
    e05a:	2800      	cmp	r0, #0
    e05c:	d000      	beq.n	e060 <.text+0xe060>
    e05e:	e258      	b.n	e512 <.text+0xe512>
    e060:	22c5      	movs	r2, #197
    e062:	00d2      	lsls	r2, r2, #3
    e064:	446a      	add	r2, sp
    e066:	3e10      	subs	r6, #16
    e068:	23d3      	movs	r3, #211
    e06a:	4c93      	ldr	r4, [pc, #588]	(e2b8 <.text+0xe2b8>)
    e06c:	21d2      	movs	r1, #210
    e06e:	00db      	lsls	r3, r3, #3
    e070:	446b      	add	r3, sp
    e072:	00c9      	lsls	r1, r1, #3
    e074:	446c      	add	r4, sp
    e076:	6818      	ldr	r0, [r3, #0]
    e078:	4469      	add	r1, sp
    e07a:	6825      	ldr	r5, [r4, #0]
    e07c:	4b8f      	ldr	r3, [pc, #572]	(e2bc <.text+0xe2bc>)
    e07e:	2e10      	cmp	r6, #16
    e080:	dcd7      	bgt.n	e032 <.text+0xe032>
    e082:	6013      	str	r3, [r2, #0]
    e084:	1983      	adds	r3, r0, r6
    e086:	20d3      	movs	r0, #211
    e088:	00c0      	lsls	r0, r0, #3
    e08a:	4468      	add	r0, sp
    e08c:	6003      	str	r3, [r0, #0]
    e08e:	1c6b      	adds	r3, r5, #1
    e090:	6056      	str	r6, [r2, #4]
    e092:	6023      	str	r3, [r4, #0]
    e094:	2b07      	cmp	r3, #7
    e096:	dc01      	bgt.n	e09c <.text+0xe09c>
    e098:	3208      	adds	r2, #8
    e09a:	e008      	b.n	e0ae <.text+0xe0ae>
    e09c:	9804      	ldr	r0, [sp, #16]
    e09e:	f7ff f855 	bl	d14c <__sprint>
    e0a2:	2800      	cmp	r0, #0
    e0a4:	d000      	beq.n	e0a8 <.text+0xe0a8>
    e0a6:	e234      	b.n	e512 <.text+0xe512>
    e0a8:	22c5      	movs	r2, #197
    e0aa:	00d2      	lsls	r2, r2, #3
    e0ac:	446a      	add	r2, sp
    e0ae:	24d3      	movs	r4, #211
    e0b0:	00e4      	lsls	r4, r4, #3
    e0b2:	446c      	add	r4, sp
    e0b4:	990e      	ldr	r1, [sp, #56]
    e0b6:	6823      	ldr	r3, [r4, #0]
    e0b8:	185b      	adds	r3, r3, r1
    e0ba:	6017      	str	r7, [r2, #0]
    e0bc:	6051      	str	r1, [r2, #4]
    e0be:	e07b      	b.n	e1b8 <.text+0xe1b8>
    e0c0:	22d3      	movs	r2, #211
    e0c2:	00d2      	lsls	r2, r2, #3
    e0c4:	446a      	add	r2, sp
    e0c6:	4c7c      	ldr	r4, [pc, #496]	(e2b8 <.text+0xe2b8>)
    e0c8:	21d2      	movs	r1, #210
    e0ca:	6810      	ldr	r0, [r2, #0]
    e0cc:	9a0e      	ldr	r2, [sp, #56]
    e0ce:	00c9      	lsls	r1, r1, #3
    e0d0:	446c      	add	r4, sp
    e0d2:	4469      	add	r1, sp
    e0d4:	6825      	ldr	r5, [r4, #0]
    e0d6:	4293      	cmp	r3, r2
    e0d8:	db78      	blt.n	e1cc <.text+0xe1cc>
    e0da:	9b07      	ldr	r3, [sp, #28]
    e0dc:	24d3      	movs	r4, #211
    e0de:	601f      	str	r7, [r3, #0]
    e0e0:	605a      	str	r2, [r3, #4]
    e0e2:	00e4      	lsls	r4, r4, #3
    e0e4:	1883      	adds	r3, r0, r2
    e0e6:	4874      	ldr	r0, [pc, #464]	(e2b8 <.text+0xe2b8>)
    e0e8:	446c      	add	r4, sp
    e0ea:	6023      	str	r3, [r4, #0]
    e0ec:	4468      	add	r0, sp
    e0ee:	1c6b      	adds	r3, r5, #1
    e0f0:	6003      	str	r3, [r0, #0]
    e0f2:	2b07      	cmp	r3, #7
    e0f4:	dc02      	bgt.n	e0fc <.text+0xe0fc>
    e0f6:	9a07      	ldr	r2, [sp, #28]
    e0f8:	3208      	adds	r2, #8
    e0fa:	e008      	b.n	e10e <.text+0xe10e>
    e0fc:	9804      	ldr	r0, [sp, #16]
    e0fe:	f7ff f825 	bl	d14c <__sprint>
    e102:	2800      	cmp	r0, #0
    e104:	d000      	beq.n	e108 <.text+0xe108>
    e106:	e204      	b.n	e512 <.text+0xe512>
    e108:	22c5      	movs	r2, #197
    e10a:	00d2      	lsls	r2, r2, #3
    e10c:	446a      	add	r2, sp
    e10e:	496c      	ldr	r1, [pc, #432]	(e2c0 <.text+0xe2c0>)
    e110:	4469      	add	r1, sp
    e112:	680b      	ldr	r3, [r1, #0]
    e114:	980e      	ldr	r0, [sp, #56]
    e116:	1a1c      	subs	r4, r3, r0
    e118:	2c00      	cmp	r4, #0
    e11a:	dc1b      	bgt.n	e154 <.text+0xe154>
    e11c:	e03f      	b.n	e19e <.text+0xe19e>
    e11e:	6013      	str	r3, [r2, #0]
    e120:	2310      	movs	r3, #16
    e122:	6053      	str	r3, [r2, #4]
    e124:	1c03      	adds	r3, r0, #0
    e126:	20d3      	movs	r0, #211
    e128:	00c0      	lsls	r0, r0, #3
    e12a:	3310      	adds	r3, #16
    e12c:	4468      	add	r0, sp
    e12e:	6003      	str	r3, [r0, #0]
    e130:	4861      	ldr	r0, [pc, #388]	(e2b8 <.text+0xe2b8>)
    e132:	1c6b      	adds	r3, r5, #1
    e134:	4468      	add	r0, sp
    e136:	6003      	str	r3, [r0, #0]
    e138:	2b07      	cmp	r3, #7
    e13a:	dc01      	bgt.n	e140 <.text+0xe140>
    e13c:	3208      	adds	r2, #8
    e13e:	e008      	b.n	e152 <.text+0xe152>
    e140:	9804      	ldr	r0, [sp, #16]
    e142:	f7ff f803 	bl	d14c <__sprint>
    e146:	2800      	cmp	r0, #0
    e148:	d000      	beq.n	e14c <.text+0xe14c>
    e14a:	e1e2      	b.n	e512 <.text+0xe512>
    e14c:	22c5      	movs	r2, #197
    e14e:	00d2      	lsls	r2, r2, #3
    e150:	446a      	add	r2, sp
    e152:	3c10      	subs	r4, #16
    e154:	23d3      	movs	r3, #211
    e156:	00db      	lsls	r3, r3, #3
    e158:	446b      	add	r3, sp
    e15a:	6818      	ldr	r0, [r3, #0]
    e15c:	4b56      	ldr	r3, [pc, #344]	(e2b8 <.text+0xe2b8>)
    e15e:	21d2      	movs	r1, #210
    e160:	446b      	add	r3, sp
    e162:	00c9      	lsls	r1, r1, #3
    e164:	681d      	ldr	r5, [r3, #0]
    e166:	4469      	add	r1, sp
    e168:	4b54      	ldr	r3, [pc, #336]	(e2bc <.text+0xe2bc>)
    e16a:	2c10      	cmp	r4, #16
    e16c:	dcd7      	bgt.n	e11e <.text+0xe11e>
    e16e:	6013      	str	r3, [r2, #0]
    e170:	6054      	str	r4, [r2, #4]
    e172:	1903      	adds	r3, r0, r4
    e174:	24d3      	movs	r4, #211
    e176:	00e4      	lsls	r4, r4, #3
    e178:	484f      	ldr	r0, [pc, #316]	(e2b8 <.text+0xe2b8>)
    e17a:	446c      	add	r4, sp
    e17c:	6023      	str	r3, [r4, #0]
    e17e:	4468      	add	r0, sp
    e180:	1c6b      	adds	r3, r5, #1
    e182:	6003      	str	r3, [r0, #0]
    e184:	2b07      	cmp	r3, #7
    e186:	dc01      	bgt.n	e18c <.text+0xe18c>
    e188:	3208      	adds	r2, #8
    e18a:	e008      	b.n	e19e <.text+0xe19e>
    e18c:	9804      	ldr	r0, [sp, #16]
    e18e:	f7fe ffdd 	bl	d14c <__sprint>
    e192:	2800      	cmp	r0, #0
    e194:	d000      	beq.n	e198 <.text+0xe198>
    e196:	e1bc      	b.n	e512 <.text+0xe512>
    e198:	22c5      	movs	r2, #197
    e19a:	00d2      	lsls	r2, r2, #3
    e19c:	446a      	add	r2, sp
    e19e:	9b17      	ldr	r3, [sp, #92]
    e1a0:	2101      	movs	r1, #1
    e1a2:	420b      	tst	r3, r1
    e1a4:	d100      	bne.n	e1a8 <.text+0xe1a8>
    e1a6:	e130      	b.n	e40a <.text+0xe40a>
    e1a8:	24d3      	movs	r4, #211
    e1aa:	4b47      	ldr	r3, [pc, #284]	(e2c8 <.text+0xe2c8>)
    e1ac:	00e4      	lsls	r4, r4, #3
    e1ae:	446c      	add	r4, sp
    e1b0:	6013      	str	r3, [r2, #0]
    e1b2:	6823      	ldr	r3, [r4, #0]
    e1b4:	6051      	str	r1, [r2, #4]
    e1b6:	3301      	adds	r3, #1
    e1b8:	483f      	ldr	r0, [pc, #252]	(e2b8 <.text+0xe2b8>)
    e1ba:	4468      	add	r0, sp
    e1bc:	6023      	str	r3, [r4, #0]
    e1be:	6803      	ldr	r3, [r0, #0]
    e1c0:	3301      	adds	r3, #1
    e1c2:	6003      	str	r3, [r0, #0]
    e1c4:	2b07      	cmp	r3, #7
    e1c6:	dc00      	bgt.n	e1ca <.text+0xe1ca>
    e1c8:	e115      	b.n	e3f6 <.text+0xe3f6>
    e1ca:	e116      	b.n	e3fa <.text+0xe3fa>
    e1cc:	9a07      	ldr	r2, [sp, #28]
    e1ce:	24d3      	movs	r4, #211
    e1d0:	6053      	str	r3, [r2, #4]
    e1d2:	00e4      	lsls	r4, r4, #3
    e1d4:	18c3      	adds	r3, r0, r3
    e1d6:	4838      	ldr	r0, [pc, #224]	(e2b8 <.text+0xe2b8>)
    e1d8:	446c      	add	r4, sp
    e1da:	6023      	str	r3, [r4, #0]
    e1dc:	4468      	add	r0, sp
    e1de:	1c6b      	adds	r3, r5, #1
    e1e0:	6017      	str	r7, [r2, #0]
    e1e2:	6003      	str	r3, [r0, #0]
    e1e4:	2b07      	cmp	r3, #7
    e1e6:	dc01      	bgt.n	e1ec <.text+0xe1ec>
    e1e8:	3208      	adds	r2, #8
    e1ea:	e008      	b.n	e1fe <.text+0xe1fe>
    e1ec:	9804      	ldr	r0, [sp, #16]
    e1ee:	f7fe ffad 	bl	d14c <__sprint>
    e1f2:	2800      	cmp	r0, #0
    e1f4:	d000      	beq.n	e1f8 <.text+0xe1f8>
    e1f6:	e18c      	b.n	e512 <.text+0xe512>
    e1f8:	22c5      	movs	r2, #197
    e1fa:	00d2      	lsls	r2, r2, #3
    e1fc:	446a      	add	r2, sp
    e1fe:	4b32      	ldr	r3, [pc, #200]	(e2c8 <.text+0xe2c8>)
    e200:	492f      	ldr	r1, [pc, #188]	(e2c0 <.text+0xe2c0>)
    e202:	20d3      	movs	r0, #211
    e204:	00c0      	lsls	r0, r0, #3
    e206:	4469      	add	r1, sp
    e208:	4468      	add	r0, sp
    e20a:	6013      	str	r3, [r2, #0]
    e20c:	2301      	movs	r3, #1
    e20e:	680c      	ldr	r4, [r1, #0]
    e210:	6053      	str	r3, [r2, #4]
    e212:	4929      	ldr	r1, [pc, #164]	(e2b8 <.text+0xe2b8>)
    e214:	6803      	ldr	r3, [r0, #0]
    e216:	4469      	add	r1, sp
    e218:	3301      	adds	r3, #1
    e21a:	6003      	str	r3, [r0, #0]
    e21c:	680b      	ldr	r3, [r1, #0]
    e21e:	3301      	adds	r3, #1
    e220:	600b      	str	r3, [r1, #0]
    e222:	2b07      	cmp	r3, #7
    e224:	dc02      	bgt.n	e22c <.text+0xe22c>
    e226:	1c11      	adds	r1, r2, #0
    e228:	3108      	adds	r1, #8
    e22a:	e00b      	b.n	e244 <.text+0xe244>
    e22c:	21d2      	movs	r1, #210
    e22e:	00c9      	lsls	r1, r1, #3
    e230:	9804      	ldr	r0, [sp, #16]
    e232:	4469      	add	r1, sp
    e234:	f7fe ff8a 	bl	d14c <__sprint>
    e238:	2800      	cmp	r0, #0
    e23a:	d000      	beq.n	e23e <.text+0xe23e>
    e23c:	e169      	b.n	e512 <.text+0xe512>
    e23e:	21c5      	movs	r1, #197
    e240:	00c9      	lsls	r1, r1, #3
    e242:	4469      	add	r1, sp
    e244:	193b      	adds	r3, r7, r4
    e246:	600b      	str	r3, [r1, #0]
    e248:	4b1d      	ldr	r3, [pc, #116]	(e2c0 <.text+0xe2c0>)
    e24a:	20d3      	movs	r0, #211
    e24c:	446b      	add	r3, sp
    e24e:	00c0      	lsls	r0, r0, #3
    e250:	681a      	ldr	r2, [r3, #0]
    e252:	4468      	add	r0, sp
    e254:	9c0e      	ldr	r4, [sp, #56]
    e256:	6803      	ldr	r3, [r0, #0]
    e258:	1aa2      	subs	r2, r4, r2
    e25a:	189b      	adds	r3, r3, r2
    e25c:	604a      	str	r2, [r1, #4]
    e25e:	4a16      	ldr	r2, [pc, #88]	(e2b8 <.text+0xe2b8>)
    e260:	446a      	add	r2, sp
    e262:	6003      	str	r3, [r0, #0]
    e264:	6813      	ldr	r3, [r2, #0]
    e266:	3301      	adds	r3, #1
    e268:	6013      	str	r3, [r2, #0]
    e26a:	2b07      	cmp	r3, #7
    e26c:	dd00      	ble.n	e270 <.text+0xe270>
    e26e:	e0c4      	b.n	e3fa <.text+0xe3fa>
    e270:	1c0a      	adds	r2, r1, #0
    e272:	e0c0      	b.n	e3f6 <.text+0xe3f6>
    e274:	9b0e      	ldr	r3, [sp, #56]
    e276:	2b01      	cmp	r3, #1
    e278:	dc04      	bgt.n	e284 <.text+0xe284>
    e27a:	9c17      	ldr	r4, [sp, #92]
    e27c:	2301      	movs	r3, #1
    e27e:	421c      	tst	r4, r3
    e280:	d100      	bne.n	e284 <.text+0xe284>
    e282:	e086      	b.n	e392 <.text+0xe392>
    e284:	4a11      	ldr	r2, [pc, #68]	(e2cc <.text+0xe2cc>)
    e286:	783b      	ldrb	r3, [r7, #0]
    e288:	446a      	add	r2, sp
    e28a:	7013      	strb	r3, [r2, #0]
    e28c:	232e      	movs	r3, #46
    e28e:	7053      	strb	r3, [r2, #1]
    e290:	21d3      	movs	r1, #211
    e292:	9807      	ldr	r0, [sp, #28]
    e294:	00c9      	lsls	r1, r1, #3
    e296:	2302      	movs	r3, #2
    e298:	4469      	add	r1, sp
    e29a:	6002      	str	r2, [r0, #0]
    e29c:	6043      	str	r3, [r0, #4]
    e29e:	4a06      	ldr	r2, [pc, #24]	(e2b8 <.text+0xe2b8>)
    e2a0:	680b      	ldr	r3, [r1, #0]
    e2a2:	446a      	add	r2, sp
    e2a4:	3302      	adds	r3, #2
    e2a6:	600b      	str	r3, [r1, #0]
    e2a8:	6813      	ldr	r3, [r2, #0]
    e2aa:	3301      	adds	r3, #1
    e2ac:	6013      	str	r3, [r2, #0]
    e2ae:	2b07      	cmp	r3, #7
    e2b0:	dc0e      	bgt.n	e2d0 <.text+0xe2d0>
    e2b2:	1c04      	adds	r4, r0, #0
    e2b4:	3408      	adds	r4, #8
    e2b6:	e017      	b.n	e2e8 <.text+0xe2e8>
    e2b8:	0694      	lsls	r4, r2, #26
    e2ba:	0000      	lsls	r0, r0, #0
    e2bc:	9d84      	ldr	r5, [sp, #528]
    e2be:	0001      	lsls	r1, r0, #0
    e2c0:	06b4      	lsls	r4, r6, #26
    e2c2:	0000      	lsls	r0, r0, #0
    e2c4:	a47c      	add	r4, pc, #496	(adr r4,e4b8 <.text+0xe4b8>)
    e2c6:	0001      	lsls	r1, r0, #0
    e2c8:	a480      	add	r4, pc, #512	(adr r4,e4cc <.text+0xe4cc>)
    e2ca:	0001      	lsls	r1, r0, #0
    e2cc:	06c5      	lsls	r5, r0, #27
    e2ce:	0000      	lsls	r0, r0, #0
    e2d0:	21d2      	movs	r1, #210
    e2d2:	00c9      	lsls	r1, r1, #3
    e2d4:	9804      	ldr	r0, [sp, #16]
    e2d6:	4469      	add	r1, sp
    e2d8:	f7fe ff38 	bl	d14c <__sprint>
    e2dc:	2800      	cmp	r0, #0
    e2de:	d000      	beq.n	e2e2 <.text+0xe2e2>
    e2e0:	e117      	b.n	e512 <.text+0xe512>
    e2e2:	24c5      	movs	r4, #197
    e2e4:	00e4      	lsls	r4, r4, #3
    e2e6:	446c      	add	r4, sp
    e2e8:	9814      	ldr	r0, [sp, #80]
    e2ea:	9915      	ldr	r1, [sp, #84]
    e2ec:	4ba0      	ldr	r3, [pc, #640]	(e570 <.text+0xe570>)
    e2ee:	4a9f      	ldr	r2, [pc, #636]	(e56c <.text+0xe56c>)
    e2f0:	f00b f8e4 	bl	194bc <____nedf2_from_thumb>
    e2f4:	9d0e      	ldr	r5, [sp, #56]
    e2f6:	3d01      	subs	r5, #1
    e2f8:	2800      	cmp	r0, #0
    e2fa:	d012      	beq.n	e322 <.text+0xe322>
    e2fc:	20d3      	movs	r0, #211
    e2fe:	00c0      	lsls	r0, r0, #3
    e300:	1c7b      	adds	r3, r7, #1
    e302:	4468      	add	r0, sp
    e304:	6023      	str	r3, [r4, #0]
    e306:	990e      	ldr	r1, [sp, #56]
    e308:	6803      	ldr	r3, [r0, #0]
    e30a:	4a9a      	ldr	r2, [pc, #616]	(e574 <.text+0xe574>)
    e30c:	18cb      	adds	r3, r1, r3
    e30e:	3b01      	subs	r3, #1
    e310:	446a      	add	r2, sp
    e312:	6003      	str	r3, [r0, #0]
    e314:	6813      	ldr	r3, [r2, #0]
    e316:	3301      	adds	r3, #1
    e318:	6065      	str	r5, [r4, #4]
    e31a:	6013      	str	r3, [r2, #0]
    e31c:	2b07      	cmp	r3, #7
    e31e:	dd49      	ble.n	e3b4 <.text+0xe3b4>
    e320:	e04a      	b.n	e3b8 <.text+0xe3b8>
    e322:	1e2e      	subs	r6, r5, #0
    e324:	dc1b      	bgt.n	e35e <.text+0xe35e>
    e326:	e053      	b.n	e3d0 <.text+0xe3d0>
    e328:	6023      	str	r3, [r4, #0]
    e32a:	2310      	movs	r3, #16
    e32c:	6063      	str	r3, [r4, #4]
    e32e:	1c03      	adds	r3, r0, #0
    e330:	20d3      	movs	r0, #211
    e332:	00c0      	lsls	r0, r0, #3
    e334:	4a8f      	ldr	r2, [pc, #572]	(e574 <.text+0xe574>)
    e336:	3310      	adds	r3, #16
    e338:	4468      	add	r0, sp
    e33a:	6003      	str	r3, [r0, #0]
    e33c:	446a      	add	r2, sp
    e33e:	1c6b      	adds	r3, r5, #1
    e340:	6013      	str	r3, [r2, #0]
    e342:	2b07      	cmp	r3, #7
    e344:	dc01      	bgt.n	e34a <.text+0xe34a>
    e346:	3408      	adds	r4, #8
    e348:	e008      	b.n	e35c <.text+0xe35c>
    e34a:	9804      	ldr	r0, [sp, #16]
    e34c:	f7fe fefe 	bl	d14c <__sprint>
    e350:	2800      	cmp	r0, #0
    e352:	d000      	beq.n	e356 <.text+0xe356>
    e354:	e0dd      	b.n	e512 <.text+0xe512>
    e356:	24c5      	movs	r4, #197
    e358:	00e4      	lsls	r4, r4, #3
    e35a:	446c      	add	r4, sp
    e35c:	3e10      	subs	r6, #16
    e35e:	23d3      	movs	r3, #211
    e360:	4a84      	ldr	r2, [pc, #528]	(e574 <.text+0xe574>)
    e362:	21d2      	movs	r1, #210
    e364:	00db      	lsls	r3, r3, #3
    e366:	446b      	add	r3, sp
    e368:	00c9      	lsls	r1, r1, #3
    e36a:	446a      	add	r2, sp
    e36c:	6818      	ldr	r0, [r3, #0]
    e36e:	4469      	add	r1, sp
    e370:	6815      	ldr	r5, [r2, #0]
    e372:	4b81      	ldr	r3, [pc, #516]	(e578 <.text+0xe578>)
    e374:	2e10      	cmp	r6, #16
    e376:	dcd7      	bgt.n	e328 <.text+0xe328>
    e378:	6023      	str	r3, [r4, #0]
    e37a:	1983      	adds	r3, r0, r6
    e37c:	20d3      	movs	r0, #211
    e37e:	00c0      	lsls	r0, r0, #3
    e380:	4468      	add	r0, sp
    e382:	6003      	str	r3, [r0, #0]
    e384:	1c6b      	adds	r3, r5, #1
    e386:	6066      	str	r6, [r4, #4]
    e388:	6013      	str	r3, [r2, #0]
    e38a:	2b07      	cmp	r3, #7
    e38c:	dd12      	ble.n	e3b4 <.text+0xe3b4>
    e38e:	9804      	ldr	r0, [sp, #16]
    e390:	e016      	b.n	e3c0 <.text+0xe3c0>
    e392:	22d3      	movs	r2, #211
    e394:	9907      	ldr	r1, [sp, #28]
    e396:	00d2      	lsls	r2, r2, #3
    e398:	446a      	add	r2, sp
    e39a:	604b      	str	r3, [r1, #4]
    e39c:	4c75      	ldr	r4, [pc, #468]	(e574 <.text+0xe574>)
    e39e:	6813      	ldr	r3, [r2, #0]
    e3a0:	446c      	add	r4, sp
    e3a2:	3301      	adds	r3, #1
    e3a4:	6013      	str	r3, [r2, #0]
    e3a6:	6823      	ldr	r3, [r4, #0]
    e3a8:	3301      	adds	r3, #1
    e3aa:	600f      	str	r7, [r1, #0]
    e3ac:	6023      	str	r3, [r4, #0]
    e3ae:	2b07      	cmp	r3, #7
    e3b0:	dc02      	bgt.n	e3b8 <.text+0xe3b8>
    e3b2:	1c0c      	adds	r4, r1, #0
    e3b4:	3408      	adds	r4, #8
    e3b6:	e00b      	b.n	e3d0 <.text+0xe3d0>
    e3b8:	21d2      	movs	r1, #210
    e3ba:	00c9      	lsls	r1, r1, #3
    e3bc:	9804      	ldr	r0, [sp, #16]
    e3be:	4469      	add	r1, sp
    e3c0:	f7fe fec4 	bl	d14c <__sprint>
    e3c4:	2800      	cmp	r0, #0
    e3c6:	d000      	beq.n	e3ca <.text+0xe3ca>
    e3c8:	e0a3      	b.n	e512 <.text+0xe512>
    e3ca:	24c5      	movs	r4, #197
    e3cc:	00e4      	lsls	r4, r4, #3
    e3ce:	446c      	add	r4, sp
    e3d0:	4b6a      	ldr	r3, [pc, #424]	(e57c <.text+0xe57c>)
    e3d2:	21d3      	movs	r1, #211
    e3d4:	00c9      	lsls	r1, r1, #3
    e3d6:	446b      	add	r3, sp
    e3d8:	4469      	add	r1, sp
    e3da:	980d      	ldr	r0, [sp, #52]
    e3dc:	6023      	str	r3, [r4, #0]
    e3de:	4a65      	ldr	r2, [pc, #404]	(e574 <.text+0xe574>)
    e3e0:	680b      	ldr	r3, [r1, #0]
    e3e2:	446a      	add	r2, sp
    e3e4:	181b      	adds	r3, r3, r0
    e3e6:	600b      	str	r3, [r1, #0]
    e3e8:	6813      	ldr	r3, [r2, #0]
    e3ea:	3301      	adds	r3, #1
    e3ec:	6060      	str	r0, [r4, #4]
    e3ee:	6013      	str	r3, [r2, #0]
    e3f0:	2b07      	cmp	r3, #7
    e3f2:	dc02      	bgt.n	e3fa <.text+0xe3fa>
    e3f4:	1c22      	adds	r2, r4, #0
    e3f6:	3208      	adds	r2, #8
    e3f8:	e007      	b.n	e40a <.text+0xe40a>
    e3fa:	21d2      	movs	r1, #210
    e3fc:	00c9      	lsls	r1, r1, #3
    e3fe:	9804      	ldr	r0, [sp, #16]
    e400:	4469      	add	r1, sp
    e402:	e5bb      	b.n	df7c <.text+0xdf7c>
    e404:	22c5      	movs	r2, #197
    e406:	00d2      	lsls	r2, r2, #3
    e408:	446a      	add	r2, sp
    e40a:	9b17      	ldr	r3, [sp, #92]
    e40c:	075b      	lsls	r3, r3, #29
    e40e:	d53e      	bpl.n	e48e <.text+0xe48e>
    e410:	9809      	ldr	r0, [sp, #36]
    e412:	9910      	ldr	r1, [sp, #64]
    e414:	1a44      	subs	r4, r0, r1
    e416:	2c00      	cmp	r4, #0
    e418:	dc1a      	bgt.n	e450 <.text+0xe450>
    e41a:	e038      	b.n	e48e <.text+0xe48e>
    e41c:	6013      	str	r3, [r2, #0]
    e41e:	2310      	movs	r3, #16
    e420:	6053      	str	r3, [r2, #4]
    e422:	1c03      	adds	r3, r0, #0
    e424:	20d3      	movs	r0, #211
    e426:	00c0      	lsls	r0, r0, #3
    e428:	3310      	adds	r3, #16
    e42a:	4468      	add	r0, sp
    e42c:	6003      	str	r3, [r0, #0]
    e42e:	4851      	ldr	r0, [pc, #324]	(e574 <.text+0xe574>)
    e430:	1c6b      	adds	r3, r5, #1
    e432:	4468      	add	r0, sp
    e434:	6003      	str	r3, [r0, #0]
    e436:	2b07      	cmp	r3, #7
    e438:	dc01      	bgt.n	e43e <.text+0xe43e>
    e43a:	3208      	adds	r2, #8
    e43c:	e007      	b.n	e44e <.text+0xe44e>
    e43e:	9804      	ldr	r0, [sp, #16]
    e440:	f7fe fe84 	bl	d14c <__sprint>
    e444:	2800      	cmp	r0, #0
    e446:	d164      	bne.n	e512 <.text+0xe512>
    e448:	22c5      	movs	r2, #197
    e44a:	00d2      	lsls	r2, r2, #3
    e44c:	446a      	add	r2, sp
    e44e:	3c10      	subs	r4, #16
    e450:	23d3      	movs	r3, #211
    e452:	00db      	lsls	r3, r3, #3
    e454:	446b      	add	r3, sp
    e456:	6818      	ldr	r0, [r3, #0]
    e458:	4b46      	ldr	r3, [pc, #280]	(e574 <.text+0xe574>)
    e45a:	21d2      	movs	r1, #210
    e45c:	446b      	add	r3, sp
    e45e:	00c9      	lsls	r1, r1, #3
    e460:	681d      	ldr	r5, [r3, #0]
    e462:	4469      	add	r1, sp
    e464:	4b46      	ldr	r3, [pc, #280]	(e580 <.text+0xe580>)
    e466:	2c10      	cmp	r4, #16
    e468:	dcd8      	bgt.n	e41c <.text+0xe41c>
    e46a:	6013      	str	r3, [r2, #0]
    e46c:	6054      	str	r4, [r2, #4]
    e46e:	1903      	adds	r3, r0, r4
    e470:	24d3      	movs	r4, #211
    e472:	00e4      	lsls	r4, r4, #3
    e474:	483f      	ldr	r0, [pc, #252]	(e574 <.text+0xe574>)
    e476:	446c      	add	r4, sp
    e478:	6023      	str	r3, [r4, #0]
    e47a:	4468      	add	r0, sp
    e47c:	1c6b      	adds	r3, r5, #1
    e47e:	6003      	str	r3, [r0, #0]
    e480:	2b07      	cmp	r3, #7
    e482:	dd04      	ble.n	e48e <.text+0xe48e>
    e484:	9804      	ldr	r0, [sp, #16]
    e486:	f7fe fe61 	bl	d14c <__sprint>
    e48a:	2800      	cmp	r0, #0
    e48c:	d141      	bne.n	e512 <.text+0xe512>
    e48e:	9b10      	ldr	r3, [sp, #64]
    e490:	9909      	ldr	r1, [sp, #36]
    e492:	428b      	cmp	r3, r1
    e494:	da00      	bge.n	e498 <.text+0xe498>
    e496:	1c0b      	adds	r3, r1, #0
    e498:	24d3      	movs	r4, #211
    e49a:	9a08      	ldr	r2, [sp, #32]
    e49c:	00e4      	lsls	r4, r4, #3
    e49e:	446c      	add	r4, sp
    e4a0:	18d2      	adds	r2, r2, r3
    e4a2:	6823      	ldr	r3, [r4, #0]
    e4a4:	9208      	str	r2, [sp, #32]
    e4a6:	2b00      	cmp	r3, #0
    e4a8:	d007      	beq.n	e4ba <.text+0xe4ba>
    e4aa:	21d2      	movs	r1, #210
    e4ac:	00c9      	lsls	r1, r1, #3
    e4ae:	9804      	ldr	r0, [sp, #16]
    e4b0:	4469      	add	r1, sp
    e4b2:	f7fe fe4b 	bl	d14c <__sprint>
    e4b6:	2800      	cmp	r0, #0
    e4b8:	d12b      	bne.n	e512 <.text+0xe512>
    e4ba:	482e      	ldr	r0, [pc, #184]	(e574 <.text+0xe574>)
    e4bc:	24c5      	movs	r4, #197
    e4be:	9912      	ldr	r1, [sp, #72]
    e4c0:	2300      	movs	r3, #0
    e4c2:	4468      	add	r0, sp
    e4c4:	00e4      	lsls	r4, r4, #3
    e4c6:	6003      	str	r3, [r0, #0]
    e4c8:	446c      	add	r4, sp
    e4ca:	2900      	cmp	r1, #0
    e4cc:	d101      	bne.n	e4d2 <.text+0xe4d2>
    e4ce:	f7fe fed7 	bl	d280 <_vfprintf_r+0x114>
    e4d2:	9805      	ldr	r0, [sp, #20]
    e4d4:	f001 faa4 	bl	fa20 <_free_r>
    e4d8:	2200      	movs	r2, #0
    e4da:	9212      	str	r2, [sp, #72]
    e4dc:	f7fe fed0 	bl	d280 <_vfprintf_r+0x114>
    e4e0:	9c04      	ldr	r4, [sp, #16]
    e4e2:	89a3      	ldrh	r3, [r4, #12]
    e4e4:	2240      	movs	r2, #64
    e4e6:	4313      	orrs	r3, r2
    e4e8:	81a3      	strh	r3, [r4, #12]
    e4ea:	e019      	b.n	e520 <.text+0xe520>
    e4ec:	21d3      	movs	r1, #211
    e4ee:	00c9      	lsls	r1, r1, #3
    e4f0:	4469      	add	r1, sp
    e4f2:	680b      	ldr	r3, [r1, #0]
    e4f4:	2b00      	cmp	r3, #0
    e4f6:	d007      	beq.n	e508 <.text+0xe508>
    e4f8:	21d2      	movs	r1, #210
    e4fa:	00c9      	lsls	r1, r1, #3
    e4fc:	9804      	ldr	r0, [sp, #16]
    e4fe:	4469      	add	r1, sp
    e500:	f7fe fe24 	bl	d14c <__sprint>
    e504:	2800      	cmp	r0, #0
    e506:	d10b      	bne.n	e520 <.text+0xe520>
    e508:	4a1a      	ldr	r2, [pc, #104]	(e574 <.text+0xe574>)
    e50a:	2300      	movs	r3, #0
    e50c:	446a      	add	r2, sp
    e50e:	6013      	str	r3, [r2, #0]
    e510:	e006      	b.n	e520 <.text+0xe520>
    e512:	9b12      	ldr	r3, [sp, #72]
    e514:	2b00      	cmp	r3, #0
    e516:	d003      	beq.n	e520 <.text+0xe520>
    e518:	9805      	ldr	r0, [sp, #20]
    e51a:	9912      	ldr	r1, [sp, #72]
    e51c:	f001 fa80 	bl	fa20 <_free_r>
    e520:	9c04      	ldr	r4, [sp, #16]
    e522:	89a3      	ldrh	r3, [r4, #12]
    e524:	0658      	lsls	r0, r3, #25
    e526:	d51a      	bpl.n	e55e <.text+0xe55e>
    e528:	2101      	movs	r1, #1
    e52a:	4249      	negs	r1, r1
    e52c:	9108      	str	r1, [sp, #32]
    e52e:	e016      	b.n	e55e <.text+0xe55e>
    e530:	2245      	movs	r2, #69
    e532:	921a      	str	r2, [sp, #104]
    e534:	f7ff f8b9 	bl	d6aa <.text+0xd6aa>
    e538:	4f12      	ldr	r7, [pc, #72]	(e584 <.text+0xe584>)
    e53a:	2606      	movs	r6, #6
    e53c:	9610      	str	r6, [sp, #64]
    e53e:	e00a      	b.n	e556 <.text+0xe556>
    e540:	4b11      	ldr	r3, [pc, #68]	(e588 <.text+0xe588>)
    e542:	278e      	movs	r7, #142
    e544:	2200      	movs	r2, #0
    e546:	446b      	add	r3, sp
    e548:	00ff      	lsls	r7, r7, #3
    e54a:	701a      	strb	r2, [r3, #0]
    e54c:	446f      	add	r7, sp
    e54e:	2e00      	cmp	r6, #0
    e550:	9610      	str	r6, [sp, #64]
    e552:	da00      	bge.n	e556 <.text+0xe556>
    e554:	9210      	str	r2, [sp, #64]
    e556:	2300      	movs	r3, #0
    e558:	930f      	str	r3, [sp, #60]
    e55a:	f7ff faf5 	bl	db48 <.text+0xdb48>
    e55e:	23d9      	movs	r3, #217
    e560:	9808      	ldr	r0, [sp, #32]
    e562:	00db      	lsls	r3, r3, #3
    e564:	449d      	add	sp, r3
    e566:	bcf0      	pop	{r4, r5, r6, r7}
    e568:	bc02      	pop	{r1}
    e56a:	4708      	bx	r1
	...
    e574:	0694      	lsls	r4, r2, #26
    e576:	0000      	lsls	r0, r0, #0
    e578:	9d84      	ldr	r5, [sp, #528]
    e57a:	0001      	lsls	r1, r0, #0
    e57c:	06ad      	lsls	r5, r5, #26
    e57e:	0000      	lsls	r0, r0, #0
    e580:	9d94      	ldr	r5, [sp, #592]
    e582:	0001      	lsls	r1, r0, #0
    e584:	a484      	add	r4, pc, #528	(adr r4,e798 <_wctomb_r+0xc4>)
    e586:	0001      	lsls	r1, r0, #0
    e588:	06c7      	lsls	r7, r0, #27
	...

0000e58c <vfprintf>:
    e58c:	b530      	push	{r4, r5, lr}
    e58e:	1c13      	adds	r3, r2, #0
    e590:	4a05      	ldr	r2, [pc, #20]	(e5a8 <.text+0xe5a8>)
    e592:	1c0d      	adds	r5, r1, #0
    e594:	1c04      	adds	r4, r0, #0
    e596:	1c21      	adds	r1, r4, #0
    e598:	6810      	ldr	r0, [r2, #0]
    e59a:	1c2a      	adds	r2, r5, #0
    e59c:	f7fe fde6 	bl	d16c <_vfprintf_r>
    e5a0:	bc30      	pop	{r4, r5}
    e5a2:	bc02      	pop	{r1}
    e5a4:	4708      	bx	r1
    e5a6:	0000      	lsls	r0, r0, #0
    e5a8:	0030      	lsls	r0, r6, #0
    e5aa:	4000      	ands	r0, r0

0000e5ac <_wcrtomb_r>:
    e5ac:	b530      	push	{r4, r5, lr}
    e5ae:	b083      	sub	sp, #12
    e5b0:	1c05      	adds	r5, r0, #0
    e5b2:	1c1c      	adds	r4, r3, #0
    e5b4:	2900      	cmp	r1, #0
    e5b6:	d102      	bne.n	e5be <_wcrtomb_r+0x12>
    e5b8:	4669      	mov	r1, sp
    e5ba:	3102      	adds	r1, #2
    e5bc:	2200      	movs	r2, #0
    e5be:	1c23      	adds	r3, r4, #0
    e5c0:	f000 f888 	bl	e6d4 <_wctomb_r>
    e5c4:	1c43      	adds	r3, r0, #1
    e5c6:	d105      	bne.n	e5d4 <_wcrtomb_r+0x28>
    e5c8:	2300      	movs	r3, #0
    e5ca:	6023      	str	r3, [r4, #0]
    e5cc:	238a      	movs	r3, #138
    e5ce:	2001      	movs	r0, #1
    e5d0:	602b      	str	r3, [r5, #0]
    e5d2:	4240      	negs	r0, r0
    e5d4:	b003      	add	sp, #12
    e5d6:	bc30      	pop	{r4, r5}
    e5d8:	bc02      	pop	{r1}
    e5da:	4708      	bx	r1

0000e5dc <wcrtomb>:
    e5dc:	b530      	push	{r4, r5, lr}
    e5de:	1c13      	adds	r3, r2, #0
    e5e0:	4a05      	ldr	r2, [pc, #20]	(e5f8 <.text+0xe5f8>)
    e5e2:	1c0d      	adds	r5, r1, #0
    e5e4:	1c04      	adds	r4, r0, #0
    e5e6:	1c21      	adds	r1, r4, #0
    e5e8:	6810      	ldr	r0, [r2, #0]
    e5ea:	1c2a      	adds	r2, r5, #0
    e5ec:	f7ff ffde 	bl	e5ac <_wcrtomb_r>
    e5f0:	bc30      	pop	{r4, r5}
    e5f2:	bc02      	pop	{r1}
    e5f4:	4708      	bx	r1
    e5f6:	0000      	lsls	r0, r0, #0
    e5f8:	0030      	lsls	r0, r6, #0
    e5fa:	4000      	ands	r0, r0

0000e5fc <_wcsrtombs_r>:
    e5fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    e5fe:	b089      	sub	sp, #36
    e600:	9002      	str	r0, [sp, #8]
    e602:	9101      	str	r1, [sp, #4]
    e604:	9200      	str	r2, [sp, #0]
    e606:	1c1d      	adds	r5, r3, #0
    e608:	9f0e      	ldr	r7, [sp, #56]
    e60a:	2900      	cmp	r1, #0
    e60c:	d101      	bne.n	e612 <_wcsrtombs_r+0x16>
    e60e:	2501      	movs	r5, #1
    e610:	426d      	negs	r5, r5
    e612:	9900      	ldr	r1, [sp, #0]
    e614:	9a01      	ldr	r2, [sp, #4]
    e616:	680e      	ldr	r6, [r1, #0]
    e618:	2400      	movs	r4, #0
    e61a:	9203      	str	r2, [sp, #12]
    e61c:	e03f      	b.n	e69e <_wcsrtombs_r+0xa2>
    e61e:	683b      	ldr	r3, [r7, #0]
    e620:	9304      	str	r3, [sp, #16]
    e622:	6879      	ldr	r1, [r7, #4]
    e624:	9105      	str	r1, [sp, #20]
    e626:	4669      	mov	r1, sp
    e628:	6832      	ldr	r2, [r6, #0]
    e62a:	9802      	ldr	r0, [sp, #8]
    e62c:	311a      	adds	r1, #26
    e62e:	1c3b      	adds	r3, r7, #0
    e630:	f7ff ffbc 	bl	e5ac <_wcrtomb_r>
    e634:	1c42      	adds	r2, r0, #1
    e636:	d107      	bne.n	e648 <_wcsrtombs_r+0x4c>
    e638:	9902      	ldr	r1, [sp, #8]
    e63a:	238a      	movs	r3, #138
    e63c:	2401      	movs	r4, #1
    e63e:	600b      	str	r3, [r1, #0]
    e640:	4264      	negs	r4, r4
    e642:	2300      	movs	r3, #0
    e644:	603b      	str	r3, [r7, #0]
    e646:	e02c      	b.n	e6a2 <_wcsrtombs_r+0xa6>
    e648:	1a2b      	subs	r3, r5, r0
    e64a:	429c      	cmp	r4, r3
    e64c:	d822      	bhi.n	e694 <_wcsrtombs_r+0x98>
    e64e:	42a8      	cmp	r0, r5
    e650:	d220      	bcs.n	e694 <_wcsrtombs_r+0x98>
    e652:	9a01      	ldr	r2, [sp, #4]
    e654:	1824      	adds	r4, r4, r0
    e656:	2a00      	cmp	r2, #0
    e658:	d00f      	beq.n	e67a <_wcsrtombs_r+0x7e>
    e65a:	2200      	movs	r2, #0
    e65c:	e007      	b.n	e66e <_wcsrtombs_r+0x72>
    e65e:	466b      	mov	r3, sp
    e660:	331a      	adds	r3, #26
    e662:	5cd3      	ldrb	r3, [r2, r3]
    e664:	9903      	ldr	r1, [sp, #12]
    e666:	700b      	strb	r3, [r1, #0]
    e668:	3101      	adds	r1, #1
    e66a:	9103      	str	r1, [sp, #12]
    e66c:	3201      	adds	r2, #1
    e66e:	4282      	cmp	r2, r0
    e670:	dbf5      	blt.n	e65e <_wcsrtombs_r+0x62>
    e672:	9a00      	ldr	r2, [sp, #0]
    e674:	6813      	ldr	r3, [r2, #0]
    e676:	3304      	adds	r3, #4
    e678:	6013      	str	r3, [r2, #0]
    e67a:	6833      	ldr	r3, [r6, #0]
    e67c:	2b00      	cmp	r3, #0
    e67e:	d001      	beq.n	e684 <_wcsrtombs_r+0x88>
    e680:	3604      	adds	r6, #4
    e682:	e00c      	b.n	e69e <_wcsrtombs_r+0xa2>
    e684:	9901      	ldr	r1, [sp, #4]
    e686:	2900      	cmp	r1, #0
    e688:	d001      	beq.n	e68e <_wcsrtombs_r+0x92>
    e68a:	9a00      	ldr	r2, [sp, #0]
    e68c:	6013      	str	r3, [r2, #0]
    e68e:	3c01      	subs	r4, #1
    e690:	603b      	str	r3, [r7, #0]
    e692:	e006      	b.n	e6a2 <_wcsrtombs_r+0xa6>
    e694:	9b04      	ldr	r3, [sp, #16]
    e696:	9905      	ldr	r1, [sp, #20]
    e698:	603b      	str	r3, [r7, #0]
    e69a:	6079      	str	r1, [r7, #4]
    e69c:	e001      	b.n	e6a2 <_wcsrtombs_r+0xa6>
    e69e:	42ac      	cmp	r4, r5
    e6a0:	d3bd      	bcc.n	e61e <_wcsrtombs_r+0x22>
    e6a2:	1c20      	adds	r0, r4, #0
    e6a4:	b009      	add	sp, #36
    e6a6:	bcf0      	pop	{r4, r5, r6, r7}
    e6a8:	bc02      	pop	{r1}
    e6aa:	4708      	bx	r1

0000e6ac <wcsrtombs>:
    e6ac:	b570      	push	{r4, r5, r6, lr}
    e6ae:	1c16      	adds	r6, r2, #0
    e6b0:	4a07      	ldr	r2, [pc, #28]	(e6d0 <.text+0xe6d0>)
    e6b2:	1c0d      	adds	r5, r1, #0
    e6b4:	b081      	sub	sp, #4
    e6b6:	1c04      	adds	r4, r0, #0
    e6b8:	1c21      	adds	r1, r4, #0
    e6ba:	6810      	ldr	r0, [r2, #0]
    e6bc:	9300      	str	r3, [sp, #0]
    e6be:	1c2a      	adds	r2, r5, #0
    e6c0:	1c33      	adds	r3, r6, #0
    e6c2:	f7ff ff9b 	bl	e5fc <_wcsrtombs_r>
    e6c6:	b001      	add	sp, #4
    e6c8:	bc70      	pop	{r4, r5, r6}
    e6ca:	bc02      	pop	{r1}
    e6cc:	4708      	bx	r1
    e6ce:	0000      	lsls	r0, r0, #0
    e6d0:	0030      	lsls	r0, r6, #0
    e6d2:	4000      	ands	r0, r0

0000e6d4 <_wctomb_r>:
    e6d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    e6d6:	4e9c      	ldr	r6, [pc, #624]	(e948 <.text+0xe948>)
    e6d8:	1c30      	adds	r0, r6, #0
    e6da:	1c0d      	adds	r5, r1, #0
    e6dc:	1c14      	adds	r4, r2, #0
    e6de:	1c1f      	adds	r7, r3, #0
    e6e0:	f7fe fd2c 	bl	d13c <strlen>
    e6e4:	2801      	cmp	r0, #1
    e6e6:	d800      	bhi.n	e6ea <_wctomb_r+0x16>
    e6e8:	e121      	b.n	e92e <_wctomb_r+0x25a>
    e6ea:	4998      	ldr	r1, [pc, #608]	(e94c <.text+0xe94c>)
    e6ec:	1c30      	adds	r0, r6, #0
    e6ee:	f002 fd53 	bl	11198 <strcmp>
    e6f2:	2800      	cmp	r0, #0
    e6f4:	d000      	beq.n	e6f8 <_wctomb_r+0x24>
    e6f6:	e097      	b.n	e828 <_wctomb_r+0x154>
    e6f8:	2d00      	cmp	r5, #0
    e6fa:	d100      	bne.n	e6fe <_wctomb_r+0x2a>
    e6fc:	e11c      	b.n	e938 <_wctomb_r+0x264>
    e6fe:	2c7f      	cmp	r4, #127
    e700:	dc00      	bgt.n	e704 <_wctomb_r+0x30>
    e702:	e116      	b.n	e932 <_wctomb_r+0x25e>
    e704:	1c22      	adds	r2, r4, #0
    e706:	4b92      	ldr	r3, [pc, #584]	(e950 <.text+0xe950>)
    e708:	3a80      	subs	r2, #128
    e70a:	429a      	cmp	r2, r3
    e70c:	d80d      	bhi.n	e72a <_wctomb_r+0x56>
    e70e:	0562      	lsls	r2, r4, #21
    e710:	2340      	movs	r3, #64
    e712:	425b      	negs	r3, r3
    e714:	0ed2      	lsrs	r2, r2, #27
    e716:	431a      	orrs	r2, r3
    e718:	702a      	strb	r2, [r5, #0]
    e71a:	233f      	movs	r3, #63
    e71c:	1c22      	adds	r2, r4, #0
    e71e:	401a      	ands	r2, r3
    e720:	2380      	movs	r3, #128
    e722:	425b      	negs	r3, r3
    e724:	431a      	orrs	r2, r3
    e726:	706a      	strb	r2, [r5, #1]
    e728:	e0a4      	b.n	e874 <_wctomb_r+0x1a0>
    e72a:	488a      	ldr	r0, [pc, #552]	(e954 <.text+0xe954>)
    e72c:	4b8a      	ldr	r3, [pc, #552]	(e958 <.text+0xe958>)
    e72e:	1822      	adds	r2, r4, r0
    e730:	429a      	cmp	r2, r3
    e732:	d817      	bhi.n	e764 <_wctomb_r+0x90>
    e734:	4b89      	ldr	r3, [pc, #548]	(e95c <.text+0xe95c>)
    e736:	18e2      	adds	r2, r4, r3
    e738:	4b89      	ldr	r3, [pc, #548]	(e960 <.text+0xe960>)
    e73a:	429a      	cmp	r2, r3
    e73c:	d800      	bhi.n	e740 <_wctomb_r+0x6c>
    e73e:	e0fd      	b.n	e93c <_wctomb_r+0x268>
    e740:	0422      	lsls	r2, r4, #16
    e742:	2320      	movs	r3, #32
    e744:	425b      	negs	r3, r3
    e746:	0f12      	lsrs	r2, r2, #28
    e748:	431a      	orrs	r2, r3
    e74a:	702a      	strb	r2, [r5, #0]
    e74c:	0523      	lsls	r3, r4, #20
    e74e:	2280      	movs	r2, #128
    e750:	4252      	negs	r2, r2
    e752:	0e9b      	lsrs	r3, r3, #26
    e754:	4313      	orrs	r3, r2
    e756:	706b      	strb	r3, [r5, #1]
    e758:	233f      	movs	r3, #63
    e75a:	4023      	ands	r3, r4
    e75c:	4313      	orrs	r3, r2
    e75e:	2003      	movs	r0, #3
    e760:	70ab      	strb	r3, [r5, #2]
    e762:	e0ed      	b.n	e940 <_wctomb_r+0x26c>
    e764:	487f      	ldr	r0, [pc, #508]	(e964 <.text+0xe964>)
    e766:	4b80      	ldr	r3, [pc, #512]	(e968 <.text+0xe968>)
    e768:	1822      	adds	r2, r4, r0
    e76a:	429a      	cmp	r2, r3
    e76c:	d816      	bhi.n	e79c <_wctomb_r+0xc8>
    e76e:	02e2      	lsls	r2, r4, #11
    e770:	2310      	movs	r3, #16
    e772:	425b      	negs	r3, r3
    e774:	0f52      	lsrs	r2, r2, #29
    e776:	431a      	orrs	r2, r3
    e778:	702a      	strb	r2, [r5, #0]
    e77a:	03a3      	lsls	r3, r4, #14
    e77c:	2280      	movs	r2, #128
    e77e:	4252      	negs	r2, r2
    e780:	0e9b      	lsrs	r3, r3, #26
    e782:	4313      	orrs	r3, r2
    e784:	706b      	strb	r3, [r5, #1]
    e786:	0523      	lsls	r3, r4, #20
    e788:	0e9b      	lsrs	r3, r3, #26
    e78a:	1c69      	adds	r1, r5, #1
    e78c:	4313      	orrs	r3, r2
    e78e:	704b      	strb	r3, [r1, #1]
    e790:	233f      	movs	r3, #63
    e792:	4023      	ands	r3, r4
    e794:	4313      	orrs	r3, r2
    e796:	2004      	movs	r0, #4
    e798:	708b      	strb	r3, [r1, #2]
    e79a:	e0d1      	b.n	e940 <_wctomb_r+0x26c>
    e79c:	4b73      	ldr	r3, [pc, #460]	(e96c <.text+0xe96c>)
    e79e:	18e2      	adds	r2, r4, r3
    e7a0:	4b73      	ldr	r3, [pc, #460]	(e970 <.text+0xe970>)
    e7a2:	429a      	cmp	r2, r3
    e7a4:	d81b      	bhi.n	e7de <_wctomb_r+0x10a>
    e7a6:	01a2      	lsls	r2, r4, #6
    e7a8:	2308      	movs	r3, #8
    e7aa:	425b      	negs	r3, r3
    e7ac:	0f92      	lsrs	r2, r2, #30
    e7ae:	431a      	orrs	r2, r3
    e7b0:	702a      	strb	r2, [r5, #0]
    e7b2:	0223      	lsls	r3, r4, #8
    e7b4:	2280      	movs	r2, #128
    e7b6:	4252      	negs	r2, r2
    e7b8:	0e9b      	lsrs	r3, r3, #26
    e7ba:	4313      	orrs	r3, r2
    e7bc:	706b      	strb	r3, [r5, #1]
    e7be:	03a3      	lsls	r3, r4, #14
    e7c0:	0e9b      	lsrs	r3, r3, #26
    e7c2:	1c69      	adds	r1, r5, #1
    e7c4:	4313      	orrs	r3, r2
    e7c6:	704b      	strb	r3, [r1, #1]
    e7c8:	0523      	lsls	r3, r4, #20
    e7ca:	0e9b      	lsrs	r3, r3, #26
    e7cc:	1c48      	adds	r0, r1, #1
    e7ce:	4313      	orrs	r3, r2
    e7d0:	7043      	strb	r3, [r0, #1]
    e7d2:	233f      	movs	r3, #63
    e7d4:	4023      	ands	r3, r4
    e7d6:	4313      	orrs	r3, r2
    e7d8:	7083      	strb	r3, [r0, #2]
    e7da:	2005      	movs	r0, #5
    e7dc:	e0b0      	b.n	e940 <_wctomb_r+0x26c>
    e7de:	4b65      	ldr	r3, [pc, #404]	(e974 <.text+0xe974>)
    e7e0:	429c      	cmp	r4, r3
    e7e2:	dc00      	bgt.n	e7e6 <_wctomb_r+0x112>
    e7e4:	e0aa      	b.n	e93c <_wctomb_r+0x268>
    e7e6:	0062      	lsls	r2, r4, #1
    e7e8:	2304      	movs	r3, #4
    e7ea:	425b      	negs	r3, r3
    e7ec:	0fd2      	lsrs	r2, r2, #31
    e7ee:	431a      	orrs	r2, r3
    e7f0:	702a      	strb	r2, [r5, #0]
    e7f2:	00a3      	lsls	r3, r4, #2
    e7f4:	2280      	movs	r2, #128
    e7f6:	4252      	negs	r2, r2
    e7f8:	0e9b      	lsrs	r3, r3, #26
    e7fa:	4313      	orrs	r3, r2
    e7fc:	706b      	strb	r3, [r5, #1]
    e7fe:	0223      	lsls	r3, r4, #8
    e800:	0e9b      	lsrs	r3, r3, #26
    e802:	1c68      	adds	r0, r5, #1
    e804:	4313      	orrs	r3, r2
    e806:	7043      	strb	r3, [r0, #1]
    e808:	03a3      	lsls	r3, r4, #14
    e80a:	0e9b      	lsrs	r3, r3, #26
    e80c:	1c41      	adds	r1, r0, #1
    e80e:	4313      	orrs	r3, r2
    e810:	704b      	strb	r3, [r1, #1]
    e812:	0523      	lsls	r3, r4, #20
    e814:	0e9b      	lsrs	r3, r3, #26
    e816:	1c48      	adds	r0, r1, #1
    e818:	4313      	orrs	r3, r2
    e81a:	7043      	strb	r3, [r0, #1]
    e81c:	233f      	movs	r3, #63
    e81e:	4023      	ands	r3, r4
    e820:	4313      	orrs	r3, r2
    e822:	7083      	strb	r3, [r0, #2]
    e824:	2006      	movs	r0, #6
    e826:	e08b      	b.n	e940 <_wctomb_r+0x26c>
    e828:	4953      	ldr	r1, [pc, #332]	(e978 <.text+0xe978>)
    e82a:	1c30      	adds	r0, r6, #0
    e82c:	f002 fcb4 	bl	11198 <strcmp>
    e830:	2800      	cmp	r0, #0
    e832:	d121      	bne.n	e878 <_wctomb_r+0x1a4>
    e834:	2d00      	cmp	r5, #0
    e836:	d07f      	beq.n	e938 <_wctomb_r+0x264>
    e838:	0423      	lsls	r3, r4, #16
    e83a:	0e1a      	lsrs	r2, r3, #24
    e83c:	2a00      	cmp	r2, #0
    e83e:	d078      	beq.n	e932 <_wctomb_r+0x25e>
    e840:	1c13      	adds	r3, r2, #0
    e842:	337f      	adds	r3, #127
    e844:	061b      	lsls	r3, r3, #24
    e846:	0e1b      	lsrs	r3, r3, #24
    e848:	2b1e      	cmp	r3, #30
    e84a:	d905      	bls.n	e858 <_wctomb_r+0x184>
    e84c:	1c13      	adds	r3, r2, #0
    e84e:	3320      	adds	r3, #32
    e850:	061b      	lsls	r3, r3, #24
    e852:	0e1b      	lsrs	r3, r3, #24
    e854:	2b0f      	cmp	r3, #15
    e856:	d871      	bhi.n	e93c <_wctomb_r+0x268>
    e858:	20c0      	movs	r0, #192
    e85a:	0623      	lsls	r3, r4, #24
    e85c:	0600      	lsls	r0, r0, #24
    e85e:	0e19      	lsrs	r1, r3, #24
    e860:	181b      	adds	r3, r3, r0
    e862:	0e1b      	lsrs	r3, r3, #24
    e864:	2b3e      	cmp	r3, #62
    e866:	d903      	bls.n	e870 <_wctomb_r+0x19c>
    e868:	2380      	movs	r3, #128
    e86a:	404b      	eors	r3, r1
    e86c:	2b7c      	cmp	r3, #124
    e86e:	d865      	bhi.n	e93c <_wctomb_r+0x268>
    e870:	702a      	strb	r2, [r5, #0]
    e872:	7069      	strb	r1, [r5, #1]
    e874:	2002      	movs	r0, #2
    e876:	e063      	b.n	e940 <_wctomb_r+0x26c>
    e878:	4940      	ldr	r1, [pc, #256]	(e97c <.text+0xe97c>)
    e87a:	1c30      	adds	r0, r6, #0
    e87c:	f002 fc8c 	bl	11198 <strcmp>
    e880:	2800      	cmp	r0, #0
    e882:	d114      	bne.n	e8ae <_wctomb_r+0x1da>
    e884:	2d00      	cmp	r5, #0
    e886:	d057      	beq.n	e938 <_wctomb_r+0x264>
    e888:	0423      	lsls	r3, r4, #16
    e88a:	0e1a      	lsrs	r2, r3, #24
    e88c:	2a00      	cmp	r2, #0
    e88e:	d050      	beq.n	e932 <_wctomb_r+0x25e>
    e890:	1c13      	adds	r3, r2, #0
    e892:	335f      	adds	r3, #95
    e894:	061b      	lsls	r3, r3, #24
    e896:	0e1b      	lsrs	r3, r3, #24
    e898:	2b5d      	cmp	r3, #93
    e89a:	d84f      	bhi.n	e93c <_wctomb_r+0x268>
    e89c:	20be      	movs	r0, #190
    e89e:	0623      	lsls	r3, r4, #24
    e8a0:	05c0      	lsls	r0, r0, #23
    e8a2:	0e19      	lsrs	r1, r3, #24
    e8a4:	181b      	adds	r3, r3, r0
    e8a6:	0e1b      	lsrs	r3, r3, #24
    e8a8:	2b5d      	cmp	r3, #93
    e8aa:	d847      	bhi.n	e93c <_wctomb_r+0x268>
    e8ac:	e7e0      	b.n	e870 <_wctomb_r+0x19c>
    e8ae:	4934      	ldr	r1, [pc, #208]	(e980 <.text+0xe980>)
    e8b0:	1c30      	adds	r0, r6, #0
    e8b2:	f002 fc71 	bl	11198 <strcmp>
    e8b6:	2800      	cmp	r0, #0
    e8b8:	d139      	bne.n	e92e <_wctomb_r+0x25a>
    e8ba:	2d00      	cmp	r5, #0
    e8bc:	d03a      	beq.n	e934 <_wctomb_r+0x260>
    e8be:	0623      	lsls	r3, r4, #24
    e8c0:	0e1e      	lsrs	r6, r3, #24
    e8c2:	0423      	lsls	r3, r4, #16
    e8c4:	0e19      	lsrs	r1, r3, #24
    e8c6:	2900      	cmp	r1, #0
    e8c8:	d01f      	beq.n	e90a <_wctomb_r+0x236>
    e8ca:	1c0b      	adds	r3, r1, #0
    e8cc:	3b21      	subs	r3, #33
    e8ce:	061b      	lsls	r3, r3, #24
    e8d0:	0e1b      	lsrs	r3, r3, #24
    e8d2:	2b5d      	cmp	r3, #93
    e8d4:	d832      	bhi.n	e93c <_wctomb_r+0x268>
    e8d6:	1c33      	adds	r3, r6, #0
    e8d8:	3b21      	subs	r3, #33
    e8da:	061b      	lsls	r3, r3, #24
    e8dc:	0e1b      	lsrs	r3, r3, #24
    e8de:	2b5d      	cmp	r3, #93
    e8e0:	d82c      	bhi.n	e93c <_wctomb_r+0x268>
    e8e2:	683b      	ldr	r3, [r7, #0]
    e8e4:	2b00      	cmp	r3, #0
    e8e6:	d001      	beq.n	e8ec <_wctomb_r+0x218>
    e8e8:	2000      	movs	r0, #0
    e8ea:	e00a      	b.n	e902 <_wctomb_r+0x22e>
    e8ec:	2301      	movs	r3, #1
    e8ee:	603b      	str	r3, [r7, #0]
    e8f0:	231b      	movs	r3, #27
    e8f2:	702b      	strb	r3, [r5, #0]
    e8f4:	2324      	movs	r3, #36
    e8f6:	706b      	strb	r3, [r5, #1]
    e8f8:	1c6a      	adds	r2, r5, #1
    e8fa:	2342      	movs	r3, #66
    e8fc:	7053      	strb	r3, [r2, #1]
    e8fe:	1c95      	adds	r5, r2, #2
    e900:	2003      	movs	r0, #3
    e902:	3002      	adds	r0, #2
    e904:	7029      	strb	r1, [r5, #0]
    e906:	706e      	strb	r6, [r5, #1]
    e908:	e01a      	b.n	e940 <_wctomb_r+0x26c>
    e90a:	683b      	ldr	r3, [r7, #0]
    e90c:	2b00      	cmp	r3, #0
    e90e:	d101      	bne.n	e914 <_wctomb_r+0x240>
    e910:	2000      	movs	r0, #0
    e912:	e009      	b.n	e928 <_wctomb_r+0x254>
    e914:	231b      	movs	r3, #27
    e916:	6039      	str	r1, [r7, #0]
    e918:	702b      	strb	r3, [r5, #0]
    e91a:	2328      	movs	r3, #40
    e91c:	706b      	strb	r3, [r5, #1]
    e91e:	1c6a      	adds	r2, r5, #1
    e920:	2342      	movs	r3, #66
    e922:	7053      	strb	r3, [r2, #1]
    e924:	1c95      	adds	r5, r2, #2
    e926:	2003      	movs	r0, #3
    e928:	3001      	adds	r0, #1
    e92a:	702e      	strb	r6, [r5, #0]
    e92c:	e008      	b.n	e940 <_wctomb_r+0x26c>
    e92e:	2d00      	cmp	r5, #0
    e930:	d002      	beq.n	e938 <_wctomb_r+0x264>
    e932:	702c      	strb	r4, [r5, #0]
    e934:	2001      	movs	r0, #1
    e936:	e003      	b.n	e940 <_wctomb_r+0x26c>
    e938:	2000      	movs	r0, #0
    e93a:	e001      	b.n	e940 <_wctomb_r+0x26c>
    e93c:	2001      	movs	r0, #1
    e93e:	4240      	negs	r0, r0
    e940:	bcf0      	pop	{r4, r5, r6, r7}
    e942:	bc02      	pop	{r1}
    e944:	4708      	bx	r1
    e946:	0000      	lsls	r0, r0, #0
    e948:	0438      	lsls	r0, r7, #16
    e94a:	4000      	ands	r0, r0
    e94c:	a48c      	add	r4, pc, #560	(adr r4,eb80 <_dtoa_r+0x34>)
    e94e:	0001      	lsls	r1, r0, #0
    e950:	077f      	lsls	r7, r7, #29
    e952:	0000      	lsls	r0, r0, #0
    e954:	f800 ffff 	strb.w	pc, [r0, #255]!
    e958:	f7ff 0000 	undefined
    e95c:	2800      	cmp	r0, #0
    e95e:	ffff 07ff 	vqshl.u64	q8, <illegal reg q15.5>, #63
    e962:	0000      	lsls	r0, r0, #0
    e964:	0000      	lsls	r0, r0, #0
    e966:	ffff ffff 	undefined
    e96a:	001e      	lsls	r6, r3, #0
    e96c:	0000      	lsls	r0, r0, #0
    e96e:	ffe0 ffff 	undefined
    e972:	03df      	lsls	r7, r3, #15
    e974:	ffff 03ff 	vrsra.u64	q8, <illegal reg q15.5>, #1
    e978:	a494      	add	r4, pc, #592	(adr r4,ebcc <_dtoa_r+0x80>)
    e97a:	0001      	lsls	r1, r0, #0
    e97c:	a49c      	add	r4, pc, #624	(adr r4,ebf0 <_dtoa_r+0xa4>)
    e97e:	0001      	lsls	r1, r0, #0
    e980:	a4a4      	add	r4, pc, #656	(adr r4,ec14 <_dtoa_r+0xc8>)
    e982:	0001      	lsls	r1, r0, #0

0000e984 <__swsetup>:
    e984:	b530      	push	{r4, r5, lr}
    e986:	4b23      	ldr	r3, [pc, #140]	(ea14 <.text+0xea14>)
    e988:	1c04      	adds	r4, r0, #0
    e98a:	6818      	ldr	r0, [r3, #0]
    e98c:	2800      	cmp	r0, #0
    e98e:	d004      	beq.n	e99a <__swsetup+0x16>
    e990:	6b83      	ldr	r3, [r0, #56]
    e992:	2b00      	cmp	r3, #0
    e994:	d101      	bne.n	e99a <__swsetup+0x16>
    e996:	f000 ff37 	bl	f808 <__sinit>
    e99a:	89a2      	ldrh	r2, [r4, #12]
    e99c:	2308      	movs	r3, #8
    e99e:	1c15      	adds	r5, r2, #0
    e9a0:	401d      	ands	r5, r3
    e9a2:	d11e      	bne.n	e9e2 <__swsetup+0x5e>
    e9a4:	06d3      	lsls	r3, r2, #27
    e9a6:	d402      	bmi.n	e9ae <__swsetup+0x2a>
    e9a8:	2001      	movs	r0, #1
    e9aa:	4240      	negs	r0, r0
    e9ac:	e02f      	b.n	ea0e <__swsetup+0x8a>
    e9ae:	0753      	lsls	r3, r2, #29
    e9b0:	d513      	bpl.n	e9da <__swsetup+0x56>
    e9b2:	6b21      	ldr	r1, [r4, #48]
    e9b4:	2900      	cmp	r1, #0
    e9b6:	d008      	beq.n	e9ca <__swsetup+0x46>
    e9b8:	1c23      	adds	r3, r4, #0
    e9ba:	3340      	adds	r3, #64
    e9bc:	4299      	cmp	r1, r3
    e9be:	d003      	beq.n	e9c8 <__swsetup+0x44>
    e9c0:	4b14      	ldr	r3, [pc, #80]	(ea14 <.text+0xea14>)
    e9c2:	6818      	ldr	r0, [r3, #0]
    e9c4:	f001 f82c 	bl	fa20 <_free_r>
    e9c8:	6325      	str	r5, [r4, #48]
    e9ca:	89a3      	ldrh	r3, [r4, #12]
    e9cc:	2224      	movs	r2, #36
    e9ce:	4393      	bics	r3, r2
    e9d0:	81a3      	strh	r3, [r4, #12]
    e9d2:	2300      	movs	r3, #0
    e9d4:	6063      	str	r3, [r4, #4]
    e9d6:	6923      	ldr	r3, [r4, #16]
    e9d8:	6023      	str	r3, [r4, #0]
    e9da:	89a3      	ldrh	r3, [r4, #12]
    e9dc:	2208      	movs	r2, #8
    e9de:	4313      	orrs	r3, r2
    e9e0:	81a3      	strh	r3, [r4, #12]
    e9e2:	6923      	ldr	r3, [r4, #16]
    e9e4:	2b00      	cmp	r3, #0
    e9e6:	d102      	bne.n	e9ee <__swsetup+0x6a>
    e9e8:	1c20      	adds	r0, r4, #0
    e9ea:	f001 fab1 	bl	ff50 <__smakebuf>
    e9ee:	89a3      	ldrh	r3, [r4, #12]
    e9f0:	07da      	lsls	r2, r3, #31
    e9f2:	d505      	bpl.n	ea00 <__swsetup+0x7c>
    e9f4:	2300      	movs	r3, #0
    e9f6:	60a3      	str	r3, [r4, #8]
    e9f8:	6963      	ldr	r3, [r4, #20]
    e9fa:	425b      	negs	r3, r3
    e9fc:	61a3      	str	r3, [r4, #24]
    e9fe:	e005      	b.n	ea0c <__swsetup+0x88>
    ea00:	079a      	lsls	r2, r3, #30
    ea02:	d501      	bpl.n	ea08 <__swsetup+0x84>
    ea04:	2300      	movs	r3, #0
    ea06:	e000      	b.n	ea0a <__swsetup+0x86>
    ea08:	6963      	ldr	r3, [r4, #20]
    ea0a:	60a3      	str	r3, [r4, #8]
    ea0c:	2000      	movs	r0, #0
    ea0e:	bc30      	pop	{r4, r5}
    ea10:	bc02      	pop	{r1}
    ea12:	4708      	bx	r1
    ea14:	0030      	lsls	r0, r6, #0
    ea16:	4000      	ands	r0, r0

0000ea18 <quorem>:
    ea18:	b5f0      	push	{r4, r5, r6, r7, lr}
    ea1a:	690a      	ldr	r2, [r1, #16]
    ea1c:	6903      	ldr	r3, [r0, #16]
    ea1e:	b089      	sub	sp, #36
    ea20:	9001      	str	r0, [sp, #4]
    ea22:	9100      	str	r1, [sp, #0]
    ea24:	4293      	cmp	r3, r2
    ea26:	da01      	bge.n	ea2c <quorem+0x14>
    ea28:	2000      	movs	r0, #0
    ea2a:	e089      	b.n	eb40 <quorem+0x128>
    ea2c:	1e56      	subs	r6, r2, #1
    ea2e:	9800      	ldr	r0, [sp, #0]
    ea30:	9a01      	ldr	r2, [sp, #4]
    ea32:	3014      	adds	r0, #20
    ea34:	3214      	adds	r2, #20
    ea36:	00b3      	lsls	r3, r6, #2
    ea38:	18c1      	adds	r1, r0, r3
    ea3a:	18d3      	adds	r3, r2, r3
    ea3c:	9106      	str	r1, [sp, #24]
    ea3e:	9305      	str	r3, [sp, #20]
    ea40:	6809      	ldr	r1, [r1, #0]
    ea42:	681b      	ldr	r3, [r3, #0]
    ea44:	9008      	str	r0, [sp, #32]
    ea46:	3101      	adds	r1, #1
    ea48:	1c18      	adds	r0, r3, #0
    ea4a:	9207      	str	r2, [sp, #28]
    ea4c:	9302      	str	r3, [sp, #8]
    ea4e:	f002 fc39 	bl	112c4 <__aeabi_uidiv>
    ea52:	9004      	str	r0, [sp, #16]
    ea54:	2800      	cmp	r0, #0
    ea56:	d036      	beq.n	eac6 <quorem+0xae>
    ea58:	2000      	movs	r0, #0
    ea5a:	9d07      	ldr	r5, [sp, #28]
    ea5c:	9f08      	ldr	r7, [sp, #32]
    ea5e:	9003      	str	r0, [sp, #12]
    ea60:	4684      	mov	ip, r0
    ea62:	cf04      	ldmia	r7!, {r2}
    ea64:	4c38      	ldr	r4, [pc, #224]	(eb48 <.text+0xeb48>)
    ea66:	9804      	ldr	r0, [sp, #16]
    ea68:	1c13      	adds	r3, r2, #0
    ea6a:	4023      	ands	r3, r4
    ea6c:	1c01      	adds	r1, r0, #0
    ea6e:	4359      	muls	r1, r3
    ea70:	0c12      	lsrs	r2, r2, #16
    ea72:	4342      	muls	r2, r0
    ea74:	4461      	add	r1, ip
    ea76:	0c0b      	lsrs	r3, r1, #16
    ea78:	18d2      	adds	r2, r2, r3
    ea7a:	0c13      	lsrs	r3, r2, #16
    ea7c:	469c      	mov	ip, r3
    ea7e:	682b      	ldr	r3, [r5, #0]
    ea80:	1c18      	adds	r0, r3, #0
    ea82:	4021      	ands	r1, r4
    ea84:	4020      	ands	r0, r4
    ea86:	1a40      	subs	r0, r0, r1
    ea88:	9903      	ldr	r1, [sp, #12]
    ea8a:	4022      	ands	r2, r4
    ea8c:	1840      	adds	r0, r0, r1
    ea8e:	0c1b      	lsrs	r3, r3, #16
    ea90:	1a9b      	subs	r3, r3, r2
    ea92:	1402      	asrs	r2, r0, #16
    ea94:	189b      	adds	r3, r3, r2
    ea96:	141a      	asrs	r2, r3, #16
    ea98:	806b      	strh	r3, [r5, #2]
    ea9a:	9b06      	ldr	r3, [sp, #24]
    ea9c:	8028      	strh	r0, [r5, #0]
    ea9e:	9203      	str	r2, [sp, #12]
    eaa0:	3504      	adds	r5, #4
    eaa2:	429f      	cmp	r7, r3
    eaa4:	d9dd      	bls.n	ea62 <quorem+0x4a>
    eaa6:	9802      	ldr	r0, [sp, #8]
    eaa8:	2800      	cmp	r0, #0
    eaaa:	d001      	beq.n	eab0 <quorem+0x98>
    eaac:	e00b      	b.n	eac6 <quorem+0xae>
    eaae:	3e01      	subs	r6, #1
    eab0:	9905      	ldr	r1, [sp, #20]
    eab2:	9a07      	ldr	r2, [sp, #28]
    eab4:	3904      	subs	r1, #4
    eab6:	9105      	str	r1, [sp, #20]
    eab8:	4291      	cmp	r1, r2
    eaba:	d902      	bls.n	eac2 <quorem+0xaa>
    eabc:	680b      	ldr	r3, [r1, #0]
    eabe:	2b00      	cmp	r3, #0
    eac0:	d0f5      	beq.n	eaae <quorem+0x96>
    eac2:	9b01      	ldr	r3, [sp, #4]
    eac4:	611e      	str	r6, [r3, #16]
    eac6:	9801      	ldr	r0, [sp, #4]
    eac8:	9900      	ldr	r1, [sp, #0]
    eaca:	f001 fd9d 	bl	10608 <__mcmp>
    eace:	2800      	cmp	r0, #0
    ead0:	db35      	blt.n	eb3e <quorem+0x126>
    ead2:	9804      	ldr	r0, [sp, #16]
    ead4:	3001      	adds	r0, #1
    ead6:	2700      	movs	r7, #0
    ead8:	9004      	str	r0, [sp, #16]
    eada:	9d07      	ldr	r5, [sp, #28]
    eadc:	46bc      	mov	ip, r7
    eade:	9908      	ldr	r1, [sp, #32]
    eae0:	c904      	ldmia	r1!, {r2}
    eae2:	4c19      	ldr	r4, [pc, #100]	(eb48 <.text+0xeb48>)
    eae4:	9108      	str	r1, [sp, #32]
    eae6:	1c11      	adds	r1, r2, #0
    eae8:	4021      	ands	r1, r4
    eaea:	4461      	add	r1, ip
    eaec:	0c0b      	lsrs	r3, r1, #16
    eaee:	0c12      	lsrs	r2, r2, #16
    eaf0:	18d2      	adds	r2, r2, r3
    eaf2:	0c13      	lsrs	r3, r2, #16
    eaf4:	469c      	mov	ip, r3
    eaf6:	682b      	ldr	r3, [r5, #0]
    eaf8:	1c18      	adds	r0, r3, #0
    eafa:	4021      	ands	r1, r4
    eafc:	4020      	ands	r0, r4
    eafe:	1a40      	subs	r0, r0, r1
    eb00:	19c0      	adds	r0, r0, r7
    eb02:	4022      	ands	r2, r4
    eb04:	0c1b      	lsrs	r3, r3, #16
    eb06:	1a9b      	subs	r3, r3, r2
    eb08:	8028      	strh	r0, [r5, #0]
    eb0a:	1402      	asrs	r2, r0, #16
    eb0c:	9906      	ldr	r1, [sp, #24]
    eb0e:	9808      	ldr	r0, [sp, #32]
    eb10:	189b      	adds	r3, r3, r2
    eb12:	806b      	strh	r3, [r5, #2]
    eb14:	141f      	asrs	r7, r3, #16
    eb16:	3504      	adds	r5, #4
    eb18:	4288      	cmp	r0, r1
    eb1a:	d9e0      	bls.n	eade <quorem+0xc6>
    eb1c:	9807      	ldr	r0, [sp, #28]
    eb1e:	00b3      	lsls	r3, r6, #2
    eb20:	18c2      	adds	r2, r0, r3
    eb22:	6813      	ldr	r3, [r2, #0]
    eb24:	2b00      	cmp	r3, #0
    eb26:	d001      	beq.n	eb2c <quorem+0x114>
    eb28:	e009      	b.n	eb3e <quorem+0x126>
    eb2a:	3e01      	subs	r6, #1
    eb2c:	9907      	ldr	r1, [sp, #28]
    eb2e:	3a04      	subs	r2, #4
    eb30:	428a      	cmp	r2, r1
    eb32:	d902      	bls.n	eb3a <quorem+0x122>
    eb34:	6813      	ldr	r3, [r2, #0]
    eb36:	2b00      	cmp	r3, #0
    eb38:	d0f7      	beq.n	eb2a <quorem+0x112>
    eb3a:	9a01      	ldr	r2, [sp, #4]
    eb3c:	6116      	str	r6, [r2, #16]
    eb3e:	9804      	ldr	r0, [sp, #16]
    eb40:	b009      	add	sp, #36
    eb42:	bcf0      	pop	{r4, r5, r6, r7}
    eb44:	bc02      	pop	{r1}
    eb46:	4708      	bx	r1
    eb48:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

0000eb4c <_dtoa_r>:
    eb4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    eb4e:	b0a4      	sub	sp, #144
    eb50:	9103      	str	r1, [sp, #12]
    eb52:	9204      	str	r2, [sp, #16]
    eb54:	6c01      	ldr	r1, [r0, #64]
    eb56:	9002      	str	r0, [sp, #8]
    eb58:	9301      	str	r3, [sp, #4]
    eb5a:	9c2b      	ldr	r4, [sp, #172]
    eb5c:	2900      	cmp	r1, #0
    eb5e:	d00a      	beq.n	eb76 <_dtoa_r+0x2a>
    eb60:	6c43      	ldr	r3, [r0, #68]
    eb62:	604b      	str	r3, [r1, #4]
    eb64:	6c42      	ldr	r2, [r0, #68]
    eb66:	2301      	movs	r3, #1
    eb68:	4093      	lsls	r3, r2
    eb6a:	608b      	str	r3, [r1, #8]
    eb6c:	f001 fce6 	bl	1053c <_Bfree>
    eb70:	9802      	ldr	r0, [sp, #8]
    eb72:	2300      	movs	r3, #0
    eb74:	6403      	str	r3, [r0, #64]
    eb76:	9a03      	ldr	r2, [sp, #12]
    eb78:	2a00      	cmp	r2, #0
    eb7a:	da05      	bge.n	eb88 <_dtoa_r+0x3c>
    eb7c:	2301      	movs	r3, #1
    eb7e:	6023      	str	r3, [r4, #0]
    eb80:	4bcd      	ldr	r3, [pc, #820]	(eeb8 <.text+0xeeb8>)
    eb82:	401a      	ands	r2, r3
    eb84:	9203      	str	r2, [sp, #12]
    eb86:	e001      	b.n	eb8c <_dtoa_r+0x40>
    eb88:	2300      	movs	r3, #0
    eb8a:	6023      	str	r3, [r4, #0]
    eb8c:	9e03      	ldr	r6, [sp, #12]
    eb8e:	4acb      	ldr	r2, [pc, #812]	(eebc <.text+0xeebc>)
    eb90:	1c33      	adds	r3, r6, #0
    eb92:	4013      	ands	r3, r2
    eb94:	4293      	cmp	r3, r2
    eb96:	d119      	bne.n	ebcc <_dtoa_r+0x80>
    eb98:	4bc9      	ldr	r3, [pc, #804]	(eec0 <.text+0xeec0>)
    eb9a:	992a      	ldr	r1, [sp, #168]
    eb9c:	9a04      	ldr	r2, [sp, #16]
    eb9e:	600b      	str	r3, [r1, #0]
    eba0:	2a00      	cmp	r2, #0
    eba2:	d104      	bne.n	ebae <_dtoa_r+0x62>
    eba4:	4bc7      	ldr	r3, [pc, #796]	(eec4 <.text+0xeec4>)
    eba6:	421e      	tst	r6, r3
    eba8:	d101      	bne.n	ebae <_dtoa_r+0x62>
    ebaa:	48c7      	ldr	r0, [pc, #796]	(eec8 <.text+0xeec8>)
    ebac:	e000      	b.n	ebb0 <_dtoa_r+0x64>
    ebae:	48c7      	ldr	r0, [pc, #796]	(eecc <.text+0xeecc>)
    ebb0:	9b2c      	ldr	r3, [sp, #176]
    ebb2:	2b00      	cmp	r3, #0
    ebb4:	d101      	bne.n	ebba <_dtoa_r+0x6e>
    ebb6:	f000 fdc3 	bl	f740 <.text+0xf740>
    ebba:	78c3      	ldrb	r3, [r0, #3]
    ebbc:	1cc2      	adds	r2, r0, #3
    ebbe:	2b00      	cmp	r3, #0
    ebc0:	d000      	beq.n	ebc4 <_dtoa_r+0x78>
    ebc2:	3205      	adds	r2, #5
    ebc4:	9c2c      	ldr	r4, [sp, #176]
    ebc6:	6022      	str	r2, [r4, #0]
    ebc8:	f000 fdba 	bl	f740 <.text+0xf740>
    ebcc:	9803      	ldr	r0, [sp, #12]
    ebce:	9904      	ldr	r1, [sp, #16]
    ebd0:	4abf      	ldr	r2, [pc, #764]	(eed0 <.text+0xeed0>)
    ebd2:	4bc0      	ldr	r3, [pc, #768]	(eed4 <.text+0xeed4>)
    ebd4:	9005      	str	r0, [sp, #20]
    ebd6:	9106      	str	r1, [sp, #24]
    ebd8:	f00a fc70 	bl	194bc <____nedf2_from_thumb>
    ebdc:	2800      	cmp	r0, #0
    ebde:	d10e      	bne.n	ebfe <_dtoa_r+0xb2>
    ebe0:	992a      	ldr	r1, [sp, #168]
    ebe2:	9a2c      	ldr	r2, [sp, #176]
    ebe4:	2301      	movs	r3, #1
    ebe6:	600b      	str	r3, [r1, #0]
    ebe8:	2a00      	cmp	r2, #0
    ebea:	d102      	bne.n	ebf2 <_dtoa_r+0xa6>
    ebec:	48ba      	ldr	r0, [pc, #744]	(eed8 <.text+0xeed8>)
    ebee:	f000 fda7 	bl	f740 <.text+0xf740>
    ebf2:	4bba      	ldr	r3, [pc, #744]	(eedc <.text+0xeedc>)
    ebf4:	9c2c      	ldr	r4, [sp, #176]
    ebf6:	1e58      	subs	r0, r3, #1
    ebf8:	6023      	str	r3, [r4, #0]
    ebfa:	f000 fda1 	bl	f740 <.text+0xf740>
    ebfe:	ab22      	add	r3, sp, #136
    ec00:	9300      	str	r3, [sp, #0]
    ec02:	9802      	ldr	r0, [sp, #8]
    ec04:	ab23      	add	r3, sp, #140
    ec06:	9905      	ldr	r1, [sp, #20]
    ec08:	9a06      	ldr	r2, [sp, #24]
    ec0a:	f001 fe1f 	bl	1084c <_d2b>
    ec0e:	0073      	lsls	r3, r6, #1
    ec10:	0d5c      	lsrs	r4, r3, #21
    ec12:	9014      	str	r0, [sp, #80]
    ec14:	2c00      	cmp	r4, #0
    ec16:	d00b      	beq.n	ec30 <_dtoa_r+0xe4>
    ec18:	9805      	ldr	r0, [sp, #20]
    ec1a:	9906      	ldr	r1, [sp, #24]
    ec1c:	4ba9      	ldr	r3, [pc, #676]	(eec4 <.text+0xeec4>)
    ec1e:	4ab0      	ldr	r2, [pc, #704]	(eee0 <.text+0xeee0>)
    ec20:	4003      	ands	r3, r0
    ec22:	1c18      	adds	r0, r3, #0
    ec24:	4310      	orrs	r0, r2
    ec26:	4aaf      	ldr	r2, [pc, #700]	(eee4 <.text+0xeee4>)
    ec28:	2300      	movs	r3, #0
    ec2a:	18a6      	adds	r6, r4, r2
    ec2c:	9313      	str	r3, [sp, #76]
    ec2e:	e023      	b.n	ec78 <_dtoa_r+0x12c>
    ec30:	9b22      	ldr	r3, [sp, #136]
    ec32:	4cad      	ldr	r4, [pc, #692]	(eee8 <.text+0xeee8>)
    ec34:	9a23      	ldr	r2, [sp, #140]
    ec36:	191b      	adds	r3, r3, r4
    ec38:	189d      	adds	r5, r3, r2
    ec3a:	2d20      	cmp	r5, #32
    ec3c:	dd09      	ble.n	ec52 <_dtoa_r+0x106>
    ec3e:	2240      	movs	r2, #64
    ec40:	1b52      	subs	r2, r2, r5
    ec42:	1c2b      	adds	r3, r5, #0
    ec44:	9804      	ldr	r0, [sp, #16]
    ec46:	4096      	lsls	r6, r2
    ec48:	3b20      	subs	r3, #32
    ec4a:	40d8      	lsrs	r0, r3
    ec4c:	1c34      	adds	r4, r6, #0
    ec4e:	4304      	orrs	r4, r0
    ec50:	e003      	b.n	ec5a <_dtoa_r+0x10e>
    ec52:	2320      	movs	r3, #32
    ec54:	9c04      	ldr	r4, [sp, #16]
    ec56:	1b5b      	subs	r3, r3, r5
    ec58:	409c      	lsls	r4, r3
    ec5a:	1c20      	adds	r0, r4, #0
    ec5c:	f00a fc36 	bl	194cc <____floatsidf_from_thumb>
    ec60:	2c00      	cmp	r4, #0
    ec62:	da03      	bge.n	ec6c <_dtoa_r+0x120>
    ec64:	4aa1      	ldr	r2, [pc, #644]	(eeec <.text+0xeeec>)
    ec66:	4ba2      	ldr	r3, [pc, #648]	(eef0 <.text+0xeef0>)
    ec68:	f00a fc34 	bl	194d4 <____adddf3_from_thumb>
    ec6c:	4aa1      	ldr	r2, [pc, #644]	(eef4 <.text+0xeef4>)
    ec6e:	4ba2      	ldr	r3, [pc, #648]	(eef8 <.text+0xeef8>)
    ec70:	2401      	movs	r4, #1
    ec72:	9413      	str	r4, [sp, #76]
    ec74:	1880      	adds	r0, r0, r2
    ec76:	18ee      	adds	r6, r5, r3
    ec78:	4aa0      	ldr	r2, [pc, #640]	(eefc <.text+0xeefc>)
    ec7a:	4ba1      	ldr	r3, [pc, #644]	(ef00 <.text+0xef00>)
    ec7c:	f00a fc2e 	bl	194dc <____subdf3_from_thumb>
    ec80:	4aa0      	ldr	r2, [pc, #640]	(ef04 <.text+0xef04>)
    ec82:	4ba1      	ldr	r3, [pc, #644]	(ef08 <.text+0xef08>)
    ec84:	f00a fc2e 	bl	194e4 <____muldf3_from_thumb>
    ec88:	4aa0      	ldr	r2, [pc, #640]	(ef0c <.text+0xef0c>)
    ec8a:	4ba1      	ldr	r3, [pc, #644]	(ef10 <.text+0xef10>)
    ec8c:	f00a fc22 	bl	194d4 <____adddf3_from_thumb>
    ec90:	1c04      	adds	r4, r0, #0
    ec92:	1c30      	adds	r0, r6, #0
    ec94:	1c0d      	adds	r5, r1, #0
    ec96:	f00a fc19 	bl	194cc <____floatsidf_from_thumb>
    ec9a:	4a9e      	ldr	r2, [pc, #632]	(ef14 <.text+0xef14>)
    ec9c:	4b9e      	ldr	r3, [pc, #632]	(ef18 <.text+0xef18>)
    ec9e:	f00a fc21 	bl	194e4 <____muldf3_from_thumb>
    eca2:	1c02      	adds	r2, r0, #0
    eca4:	1c0b      	adds	r3, r1, #0
    eca6:	1c20      	adds	r0, r4, #0
    eca8:	1c29      	adds	r1, r5, #0
    ecaa:	f00a fc13 	bl	194d4 <____adddf3_from_thumb>
    ecae:	1c04      	adds	r4, r0, #0
    ecb0:	1c0d      	adds	r5, r1, #0
    ecb2:	f00a fc1b 	bl	194ec <____fixdfsi_from_thumb>
    ecb6:	1c29      	adds	r1, r5, #0
    ecb8:	900e      	str	r0, [sp, #56]
    ecba:	4a85      	ldr	r2, [pc, #532]	(eed0 <.text+0xeed0>)
    ecbc:	4b85      	ldr	r3, [pc, #532]	(eed4 <.text+0xeed4>)
    ecbe:	1c20      	adds	r0, r4, #0
    ecc0:	f00a fbf8 	bl	194b4 <____ltdf2_from_thumb>
    ecc4:	2800      	cmp	r0, #0
    ecc6:	da0d      	bge.n	ece4 <_dtoa_r+0x198>
    ecc8:	980e      	ldr	r0, [sp, #56]
    ecca:	f00a fbff 	bl	194cc <____floatsidf_from_thumb>
    ecce:	1c02      	adds	r2, r0, #0
    ecd0:	1c0b      	adds	r3, r1, #0
    ecd2:	1c20      	adds	r0, r4, #0
    ecd4:	1c29      	adds	r1, r5, #0
    ecd6:	f00a fbf1 	bl	194bc <____nedf2_from_thumb>
    ecda:	2800      	cmp	r0, #0
    ecdc:	d002      	beq.n	ece4 <_dtoa_r+0x198>
    ecde:	980e      	ldr	r0, [sp, #56]
    ece0:	3801      	subs	r0, #1
    ece2:	900e      	str	r0, [sp, #56]
    ece4:	990e      	ldr	r1, [sp, #56]
    ece6:	2916      	cmp	r1, #22
    ece8:	d901      	bls.n	ecee <_dtoa_r+0x1a2>
    ecea:	2201      	movs	r2, #1
    ecec:	e012      	b.n	ed14 <_dtoa_r+0x1c8>
    ecee:	9c0e      	ldr	r4, [sp, #56]
    ecf0:	4b8a      	ldr	r3, [pc, #552]	(ef1c <.text+0xef1c>)
    ecf2:	00e2      	lsls	r2, r4, #3
    ecf4:	18d2      	adds	r2, r2, r3
    ecf6:	9805      	ldr	r0, [sp, #20]
    ecf8:	9906      	ldr	r1, [sp, #24]
    ecfa:	6853      	ldr	r3, [r2, #4]
    ecfc:	6812      	ldr	r2, [r2, #0]
    ecfe:	f00a fbd9 	bl	194b4 <____ltdf2_from_thumb>
    ed02:	2800      	cmp	r0, #0
    ed04:	db02      	blt.n	ed0c <_dtoa_r+0x1c0>
    ed06:	2000      	movs	r0, #0
    ed08:	900f      	str	r0, [sp, #60]
    ed0a:	e004      	b.n	ed16 <_dtoa_r+0x1ca>
    ed0c:	990e      	ldr	r1, [sp, #56]
    ed0e:	3901      	subs	r1, #1
    ed10:	910e      	str	r1, [sp, #56]
    ed12:	2200      	movs	r2, #0
    ed14:	920f      	str	r2, [sp, #60]
    ed16:	9b22      	ldr	r3, [sp, #136]
    ed18:	1b9b      	subs	r3, r3, r6
    ed1a:	1e5a      	subs	r2, r3, #1
    ed1c:	d403      	bmi.n	ed26 <_dtoa_r+0x1da>
    ed1e:	2300      	movs	r3, #0
    ed20:	9211      	str	r2, [sp, #68]
    ed22:	9309      	str	r3, [sp, #36]
    ed24:	e003      	b.n	ed2e <_dtoa_r+0x1e2>
    ed26:	4252      	negs	r2, r2
    ed28:	2400      	movs	r4, #0
    ed2a:	9209      	str	r2, [sp, #36]
    ed2c:	9411      	str	r4, [sp, #68]
    ed2e:	980e      	ldr	r0, [sp, #56]
    ed30:	2800      	cmp	r0, #0
    ed32:	db06      	blt.n	ed42 <_dtoa_r+0x1f6>
    ed34:	9911      	ldr	r1, [sp, #68]
    ed36:	2200      	movs	r2, #0
    ed38:	1809      	adds	r1, r1, r0
    ed3a:	9111      	str	r1, [sp, #68]
    ed3c:	9012      	str	r0, [sp, #72]
    ed3e:	920a      	str	r2, [sp, #40]
    ed40:	e007      	b.n	ed52 <_dtoa_r+0x206>
    ed42:	9b09      	ldr	r3, [sp, #36]
    ed44:	9c0e      	ldr	r4, [sp, #56]
    ed46:	2100      	movs	r1, #0
    ed48:	1b1b      	subs	r3, r3, r4
    ed4a:	4260      	negs	r0, r4
    ed4c:	9309      	str	r3, [sp, #36]
    ed4e:	900a      	str	r0, [sp, #40]
    ed50:	9112      	str	r1, [sp, #72]
    ed52:	9a01      	ldr	r2, [sp, #4]
    ed54:	2a09      	cmp	r2, #9
    ed56:	d81b      	bhi.n	ed90 <_dtoa_r+0x244>
    ed58:	2a05      	cmp	r2, #5
    ed5a:	dc01      	bgt.n	ed60 <_dtoa_r+0x214>
    ed5c:	2401      	movs	r4, #1
    ed5e:	e003      	b.n	ed68 <_dtoa_r+0x21c>
    ed60:	9b01      	ldr	r3, [sp, #4]
    ed62:	3b04      	subs	r3, #4
    ed64:	9301      	str	r3, [sp, #4]
    ed66:	2400      	movs	r4, #0
    ed68:	9801      	ldr	r0, [sp, #4]
    ed6a:	2805      	cmp	r0, #5
    ed6c:	d803      	bhi.n	ed76 <_dtoa_r+0x22a>
    ed6e:	4a6c      	ldr	r2, [pc, #432]	(ef20 <.text+0xef20>)
    ed70:	0083      	lsls	r3, r0, #2
    ed72:	589b      	ldr	r3, [r3, r2]
    ed74:	469f      	mov	pc, r3
    ed76:	2101      	movs	r1, #1
    ed78:	4249      	negs	r1, r1
    ed7a:	2201      	movs	r2, #1
    ed7c:	910c      	str	r1, [sp, #48]
    ed7e:	910d      	str	r1, [sp, #52]
    ed80:	9210      	str	r2, [sp, #64]
    ed82:	e02f      	b.n	ede4 <_dtoa_r+0x298>
    ed84:	2301      	movs	r3, #1
    ed86:	9310      	str	r3, [sp, #64]
    ed88:	e020      	b.n	edcc <_dtoa_r+0x280>
    ed8a:	2001      	movs	r0, #1
    ed8c:	9010      	str	r0, [sp, #64]
    ed8e:	e00e      	b.n	edae <_dtoa_r+0x262>
    ed90:	2100      	movs	r1, #0
    ed92:	9101      	str	r1, [sp, #4]
    ed94:	2401      	movs	r4, #1
    ed96:	2301      	movs	r3, #1
    ed98:	425b      	negs	r3, r3
    ed9a:	2200      	movs	r2, #0
    ed9c:	2001      	movs	r0, #1
    ed9e:	2612      	movs	r6, #18
    eda0:	9229      	str	r2, [sp, #164]
    eda2:	930c      	str	r3, [sp, #48]
    eda4:	930d      	str	r3, [sp, #52]
    eda6:	9010      	str	r0, [sp, #64]
    eda8:	e01c      	b.n	ede4 <_dtoa_r+0x298>
    edaa:	2100      	movs	r1, #0
    edac:	9110      	str	r1, [sp, #64]
    edae:	9a29      	ldr	r2, [sp, #164]
    edb0:	2a00      	cmp	r2, #0
    edb2:	dd03      	ble.n	edbc <_dtoa_r+0x270>
    edb4:	1c16      	adds	r6, r2, #0
    edb6:	920c      	str	r2, [sp, #48]
    edb8:	920d      	str	r2, [sp, #52]
    edba:	e013      	b.n	ede4 <_dtoa_r+0x298>
    edbc:	2601      	movs	r6, #1
    edbe:	2301      	movs	r3, #1
    edc0:	9329      	str	r3, [sp, #164]
    edc2:	960c      	str	r6, [sp, #48]
    edc4:	960d      	str	r6, [sp, #52]
    edc6:	e00d      	b.n	ede4 <_dtoa_r+0x298>
    edc8:	2000      	movs	r0, #0
    edca:	9010      	str	r0, [sp, #64]
    edcc:	9b29      	ldr	r3, [sp, #164]
    edce:	990e      	ldr	r1, [sp, #56]
    edd0:	3301      	adds	r3, #1
    edd2:	18ce      	adds	r6, r1, r3
    edd4:	1e72      	subs	r2, r6, #1
    edd6:	920d      	str	r2, [sp, #52]
    edd8:	2e00      	cmp	r6, #0
    edda:	dc02      	bgt.n	ede2 <_dtoa_r+0x296>
    eddc:	960c      	str	r6, [sp, #48]
    edde:	2601      	movs	r6, #1
    ede0:	e000      	b.n	ede4 <_dtoa_r+0x298>
    ede2:	960c      	str	r6, [sp, #48]
    ede4:	9802      	ldr	r0, [sp, #8]
    ede6:	2300      	movs	r3, #0
    ede8:	2204      	movs	r2, #4
    edea:	6443      	str	r3, [r0, #68]
    edec:	e003      	b.n	edf6 <_dtoa_r+0x2aa>
    edee:	1c4b      	adds	r3, r1, #1
    edf0:	9902      	ldr	r1, [sp, #8]
    edf2:	644b      	str	r3, [r1, #68]
    edf4:	0052      	lsls	r2, r2, #1
    edf6:	1c13      	adds	r3, r2, #0
    edf8:	9802      	ldr	r0, [sp, #8]
    edfa:	3314      	adds	r3, #20
    edfc:	6c41      	ldr	r1, [r0, #68]
    edfe:	42b3      	cmp	r3, r6
    ee00:	d9f5      	bls.n	edee <_dtoa_r+0x2a2>
    ee02:	f001 fcf5 	bl	107f0 <_Balloc>
    ee06:	9902      	ldr	r1, [sp, #8]
    ee08:	9a0c      	ldr	r2, [sp, #48]
    ee0a:	901a      	str	r0, [sp, #104]
    ee0c:	6408      	str	r0, [r1, #64]
    ee0e:	2a0e      	cmp	r2, #14
    ee10:	d900      	bls.n	ee14 <_dtoa_r+0x2c8>
    ee12:	e1a5      	b.n	f160 <.text+0xf160>
    ee14:	2c00      	cmp	r4, #0
    ee16:	d100      	bne.n	ee1a <_dtoa_r+0x2ce>
    ee18:	e1a2      	b.n	f160 <.text+0xf160>
    ee1a:	9b0e      	ldr	r3, [sp, #56]
    ee1c:	2b00      	cmp	r3, #0
    ee1e:	dd33      	ble.n	ee88 <_dtoa_r+0x33c>
    ee20:	210f      	movs	r1, #15
    ee22:	4a3e      	ldr	r2, [pc, #248]	(ef1c <.text+0xef1c>)
    ee24:	400b      	ands	r3, r1
    ee26:	980e      	ldr	r0, [sp, #56]
    ee28:	00db      	lsls	r3, r3, #3
    ee2a:	189b      	adds	r3, r3, r2
    ee2c:	1104      	asrs	r4, r0, #4
    ee2e:	681e      	ldr	r6, [r3, #0]
    ee30:	685f      	ldr	r7, [r3, #4]
    ee32:	06e2      	lsls	r2, r4, #27
    ee34:	d402      	bmi.n	ee3c <_dtoa_r+0x2f0>
    ee36:	2302      	movs	r3, #2
    ee38:	930b      	str	r3, [sp, #44]
    ee3a:	e00b      	b.n	ee54 <_dtoa_r+0x308>
    ee3c:	4b39      	ldr	r3, [pc, #228]	(ef24 <.text+0xef24>)
    ee3e:	400c      	ands	r4, r1
    ee40:	6a1a      	ldr	r2, [r3, #32]
    ee42:	6a5b      	ldr	r3, [r3, #36]
    ee44:	9805      	ldr	r0, [sp, #20]
    ee46:	9906      	ldr	r1, [sp, #24]
    ee48:	f00a fb54 	bl	194f4 <____divdf3_from_thumb>
    ee4c:	9003      	str	r0, [sp, #12]
    ee4e:	9104      	str	r1, [sp, #16]
    ee50:	2003      	movs	r0, #3
    ee52:	900b      	str	r0, [sp, #44]
    ee54:	4d33      	ldr	r5, [pc, #204]	(ef24 <.text+0xef24>)
    ee56:	e00e      	b.n	ee76 <_dtoa_r+0x32a>
    ee58:	07e1      	lsls	r1, r4, #31
    ee5a:	d50a      	bpl.n	ee72 <_dtoa_r+0x326>
    ee5c:	9a0b      	ldr	r2, [sp, #44]
    ee5e:	3201      	adds	r2, #1
    ee60:	920b      	str	r2, [sp, #44]
    ee62:	1c30      	adds	r0, r6, #0
    ee64:	1c39      	adds	r1, r7, #0
    ee66:	682a      	ldr	r2, [r5, #0]
    ee68:	686b      	ldr	r3, [r5, #4]
    ee6a:	f00a fb3b 	bl	194e4 <____muldf3_from_thumb>
    ee6e:	1c06      	adds	r6, r0, #0
    ee70:	1c0f      	adds	r7, r1, #0
    ee72:	1064      	asrs	r4, r4, #1
    ee74:	3508      	adds	r5, #8
    ee76:	2c00      	cmp	r4, #0
    ee78:	d1ee      	bne.n	ee58 <_dtoa_r+0x30c>
    ee7a:	9803      	ldr	r0, [sp, #12]
    ee7c:	9904      	ldr	r1, [sp, #16]
    ee7e:	1c32      	adds	r2, r6, #0
    ee80:	1c3b      	adds	r3, r7, #0
    ee82:	f00a fb37 	bl	194f4 <____divdf3_from_thumb>
    ee86:	e05c      	b.n	ef42 <.text+0xef42>
    ee88:	9b0e      	ldr	r3, [sp, #56]
    ee8a:	425c      	negs	r4, r3
    ee8c:	2c00      	cmp	r4, #0
    ee8e:	d102      	bne.n	ee96 <_dtoa_r+0x34a>
    ee90:	2402      	movs	r4, #2
    ee92:	940b      	str	r4, [sp, #44]
    ee94:	e057      	b.n	ef46 <.text+0xef46>
    ee96:	230f      	movs	r3, #15
    ee98:	4a20      	ldr	r2, [pc, #128]	(ef1c <.text+0xef1c>)
    ee9a:	4023      	ands	r3, r4
    ee9c:	00db      	lsls	r3, r3, #3
    ee9e:	189b      	adds	r3, r3, r2
    eea0:	681a      	ldr	r2, [r3, #0]
    eea2:	685b      	ldr	r3, [r3, #4]
    eea4:	9805      	ldr	r0, [sp, #20]
    eea6:	9906      	ldr	r1, [sp, #24]
    eea8:	f00a fb1c 	bl	194e4 <____muldf3_from_thumb>
    eeac:	4d1d      	ldr	r5, [pc, #116]	(ef24 <.text+0xef24>)
    eeae:	2202      	movs	r2, #2
    eeb0:	1124      	asrs	r4, r4, #4
    eeb2:	920b      	str	r2, [sp, #44]
    eeb4:	e043      	b.n	ef3e <.text+0xef3e>
    eeb6:	0000      	lsls	r0, r0, #0
    eeb8:	ffff 7fff 	undefined
    eebc:	0000      	lsls	r0, r0, #0
    eebe:	7ff0      	ldrb	r0, [r6, #31]
    eec0:	270f      	movs	r7, #15
    eec2:	0000      	lsls	r0, r0, #0
    eec4:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
    eec8:	a4ac      	add	r4, pc, #688	(adr r4,f17c <.text+0xf17c>)
    eeca:	0001      	lsls	r1, r0, #0
    eecc:	a4b8      	add	r4, pc, #736	(adr r4,f1b0 <.text+0xf1b0>)
    eece:	0001      	lsls	r1, r0, #0
	...
    eed8:	a47c      	add	r4, pc, #496	(adr r4,f0cc <.text+0xf0cc>)
    eeda:	0001      	lsls	r1, r0, #0
    eedc:	a47d      	add	r4, pc, #500	(adr r4,f0d4 <.text+0xf0d4>)
    eede:	0001      	lsls	r1, r0, #0
    eee0:	0000      	lsls	r0, r0, #0
    eee2:	3ff0      	subs	r7, #240
    eee4:	fc01 ffff 	stc2	15, cr15, [r1], {255}
    eee8:	0432      	lsls	r2, r6, #16
    eeea:	0000      	lsls	r0, r0, #0
    eeec:	0000      	lsls	r0, r0, #0
    eeee:	41f0      	rors	r0, r6
    eef0:	0000      	lsls	r0, r0, #0
    eef2:	0000      	lsls	r0, r0, #0
    eef4:	0000      	lsls	r0, r0, #0
    eef6:	fe10 fbcd 	cdp2	11, 1, cr15, cr0, cr13, {6}
    eefa:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0
    eefe:	3ff8      	subs	r7, #248
    ef00:	0000      	lsls	r0, r0, #0
    ef02:	0000      	lsls	r0, r0, #0
    ef04:	87a7      	strh	r7, [r4, #60]
    ef06:	3fd2      	subs	r7, #210
    ef08:	4361      	muls	r1, r4
    ef0a:	636f      	str	r7, [r5, #52]
    ef0c:	8a28      	ldrh	r0, [r5, #16]
    ef0e:	3fc6      	subs	r7, #198
    ef10:	c8b3      	ldmia	r0!, {r0, r1, r4, r5, r7}
    ef12:	8b60      	ldrh	r0, [r4, #26]
    ef14:	4413      	add	r3, r2
    ef16:	3fd3      	subs	r7, #211
    ef18:	79fb      	ldrb	r3, [r7, #7]
    ef1a:	509f      	str	r7, [r3, r2]
    ef1c:	9df4      	ldr	r5, [sp, #976]
    ef1e:	0001      	lsls	r1, r0, #0
    ef20:	9da4      	ldr	r5, [sp, #656]
    ef22:	0001      	lsls	r1, r0, #0
    ef24:	9ebc      	ldr	r6, [sp, #752]
    ef26:	0001      	lsls	r1, r0, #0
    ef28:	07e3      	lsls	r3, r4, #31
    ef2a:	d506      	bpl.n	ef3a <.text+0xef3a>
    ef2c:	9a0b      	ldr	r2, [sp, #44]
    ef2e:	3201      	adds	r2, #1
    ef30:	920b      	str	r2, [sp, #44]
    ef32:	682a      	ldr	r2, [r5, #0]
    ef34:	686b      	ldr	r3, [r5, #4]
    ef36:	f00a fad5 	bl	194e4 <____muldf3_from_thumb>
    ef3a:	1064      	asrs	r4, r4, #1
    ef3c:	3508      	adds	r5, #8
    ef3e:	2c00      	cmp	r4, #0
    ef40:	d1f2      	bne.n	ef28 <.text+0xef28>
    ef42:	9003      	str	r0, [sp, #12]
    ef44:	9104      	str	r1, [sp, #16]
    ef46:	9b0f      	ldr	r3, [sp, #60]
    ef48:	2b00      	cmp	r3, #0
    ef4a:	d02f      	beq.n	efac <.text+0xefac>
    ef4c:	9c03      	ldr	r4, [sp, #12]
    ef4e:	9d04      	ldr	r5, [sp, #16]
    ef50:	4bce      	ldr	r3, [pc, #824]	(f28c <.text+0xf28c>)
    ef52:	4acd      	ldr	r2, [pc, #820]	(f288 <.text+0xf288>)
    ef54:	1c20      	adds	r0, r4, #0
    ef56:	1c29      	adds	r1, r5, #0
    ef58:	f00a faac 	bl	194b4 <____ltdf2_from_thumb>
    ef5c:	2800      	cmp	r0, #0
    ef5e:	da25      	bge.n	efac <.text+0xefac>
    ef60:	980c      	ldr	r0, [sp, #48]
    ef62:	2800      	cmp	r0, #0
    ef64:	dd22      	ble.n	efac <.text+0xefac>
    ef66:	990d      	ldr	r1, [sp, #52]
    ef68:	2900      	cmp	r1, #0
    ef6a:	dc00      	bgt.n	ef6e <.text+0xef6e>
    ef6c:	e0f4      	b.n	f158 <.text+0xf158>
    ef6e:	9a0e      	ldr	r2, [sp, #56]
    ef70:	3a01      	subs	r2, #1
    ef72:	9220      	str	r2, [sp, #128]
    ef74:	1c20      	adds	r0, r4, #0
    ef76:	4ac6      	ldr	r2, [pc, #792]	(f290 <.text+0xf290>)
    ef78:	4bc6      	ldr	r3, [pc, #792]	(f294 <.text+0xf294>)
    ef7a:	1c29      	adds	r1, r5, #0
    ef7c:	f00a fab2 	bl	194e4 <____muldf3_from_thumb>
    ef80:	1c04      	adds	r4, r0, #0
    ef82:	980b      	ldr	r0, [sp, #44]
    ef84:	1c0d      	adds	r5, r1, #0
    ef86:	3001      	adds	r0, #1
    ef88:	9403      	str	r4, [sp, #12]
    ef8a:	9504      	str	r5, [sp, #16]
    ef8c:	f00a fa9e 	bl	194cc <____floatsidf_from_thumb>
    ef90:	1c22      	adds	r2, r4, #0
    ef92:	1c2b      	adds	r3, r5, #0
    ef94:	f00a faa6 	bl	194e4 <____muldf3_from_thumb>
    ef98:	4abf      	ldr	r2, [pc, #764]	(f298 <.text+0xf298>)
    ef9a:	4bc0      	ldr	r3, [pc, #768]	(f29c <.text+0xf29c>)
    ef9c:	f00a fa9a 	bl	194d4 <____adddf3_from_thumb>
    efa0:	4bbf      	ldr	r3, [pc, #764]	(f2a0 <.text+0xf2a0>)
    efa2:	18c4      	adds	r4, r0, r3
    efa4:	980d      	ldr	r0, [sp, #52]
    efa6:	1c0d      	adds	r5, r1, #0
    efa8:	9021      	str	r0, [sp, #132]
    efaa:	e032      	b.n	f012 <.text+0xf012>
    efac:	9e03      	ldr	r6, [sp, #12]
    efae:	9f04      	ldr	r7, [sp, #16]
    efb0:	980b      	ldr	r0, [sp, #44]
    efb2:	f00a fa8b 	bl	194cc <____floatsidf_from_thumb>
    efb6:	1c32      	adds	r2, r6, #0
    efb8:	1c3b      	adds	r3, r7, #0
    efba:	f00a fa93 	bl	194e4 <____muldf3_from_thumb>
    efbe:	4ab6      	ldr	r2, [pc, #728]	(f298 <.text+0xf298>)
    efc0:	4bb6      	ldr	r3, [pc, #728]	(f29c <.text+0xf29c>)
    efc2:	f00a fa87 	bl	194d4 <____adddf3_from_thumb>
    efc6:	9a0c      	ldr	r2, [sp, #48]
    efc8:	1c0d      	adds	r5, r1, #0
    efca:	49b5      	ldr	r1, [pc, #724]	(f2a0 <.text+0xf2a0>)
    efcc:	1c04      	adds	r4, r0, #0
    efce:	1864      	adds	r4, r4, r1
    efd0:	2a00      	cmp	r2, #0
    efd2:	d11a      	bne.n	f00a <.text+0xf00a>
    efd4:	4ab3      	ldr	r2, [pc, #716]	(f2a4 <.text+0xf2a4>)
    efd6:	4bb4      	ldr	r3, [pc, #720]	(f2a8 <.text+0xf2a8>)
    efd8:	1c30      	adds	r0, r6, #0
    efda:	1c39      	adds	r1, r7, #0
    efdc:	f00a fa7e 	bl	194dc <____subdf3_from_thumb>
    efe0:	1c22      	adds	r2, r4, #0
    efe2:	1c2b      	adds	r3, r5, #0
    efe4:	1c06      	adds	r6, r0, #0
    efe6:	1c0f      	adds	r7, r1, #0
    efe8:	f00a fa88 	bl	194fc <____gtdf2_from_thumb>
    efec:	2800      	cmp	r0, #0
    efee:	dd00      	ble.n	eff2 <.text+0xeff2>
    eff0:	e26f      	b.n	f4d2 <.text+0xf4d2>
    eff2:	2080      	movs	r0, #128
    eff4:	0600      	lsls	r0, r0, #24
    eff6:	1822      	adds	r2, r4, r0
    eff8:	1c2b      	adds	r3, r5, #0
    effa:	1c30      	adds	r0, r6, #0
    effc:	1c39      	adds	r1, r7, #0
    effe:	f00a fa59 	bl	194b4 <____ltdf2_from_thumb>
    f002:	2800      	cmp	r0, #0
    f004:	da00      	bge.n	f008 <.text+0xf008>
    f006:	e25a      	b.n	f4be <.text+0xf4be>
    f008:	e0a6      	b.n	f158 <.text+0xf158>
    f00a:	990c      	ldr	r1, [sp, #48]
    f00c:	9a0e      	ldr	r2, [sp, #56]
    f00e:	9121      	str	r1, [sp, #132]
    f010:	9220      	str	r2, [sp, #128]
    f012:	9821      	ldr	r0, [sp, #132]
    f014:	9910      	ldr	r1, [sp, #64]
    f016:	4aa5      	ldr	r2, [pc, #660]	(f2ac <.text+0xf2ac>)
    f018:	00c3      	lsls	r3, r0, #3
    f01a:	2900      	cmp	r1, #0
    f01c:	d04c      	beq.n	f0b8 <.text+0xf0b8>
    f01e:	189b      	adds	r3, r3, r2
    f020:	3b08      	subs	r3, #8
    f022:	681a      	ldr	r2, [r3, #0]
    f024:	685b      	ldr	r3, [r3, #4]
    f026:	48a2      	ldr	r0, [pc, #648]	(f2b0 <.text+0xf2b0>)
    f028:	49a2      	ldr	r1, [pc, #648]	(f2b4 <.text+0xf2b4>)
    f02a:	f00a fa63 	bl	194f4 <____divdf3_from_thumb>
    f02e:	1c2b      	adds	r3, r5, #0
    f030:	1c22      	adds	r2, r4, #0
    f032:	f00a fa53 	bl	194dc <____subdf3_from_thumb>
    f036:	9018      	str	r0, [sp, #96]
    f038:	9119      	str	r1, [sp, #100]
    f03a:	9d03      	ldr	r5, [sp, #12]
    f03c:	9e04      	ldr	r6, [sp, #16]
    f03e:	9f1a      	ldr	r7, [sp, #104]
    f040:	1c31      	adds	r1, r6, #0
    f042:	1c28      	adds	r0, r5, #0
    f044:	f00a fa52 	bl	194ec <____fixdfsi_from_thumb>
    f048:	1c04      	adds	r4, r0, #0
    f04a:	f00a fa3f 	bl	194cc <____floatsidf_from_thumb>
    f04e:	1c02      	adds	r2, r0, #0
    f050:	1c0b      	adds	r3, r1, #0
    f052:	1c28      	adds	r0, r5, #0
    f054:	1c31      	adds	r1, r6, #0
    f056:	f00a fa41 	bl	194dc <____subdf3_from_thumb>
    f05a:	3430      	adds	r4, #48
    f05c:	703c      	strb	r4, [r7, #0]
    f05e:	9a18      	ldr	r2, [sp, #96]
    f060:	9b19      	ldr	r3, [sp, #100]
    f062:	1c05      	adds	r5, r0, #0
    f064:	1c0e      	adds	r6, r1, #0
    f066:	3701      	adds	r7, #1
    f068:	f00a fa24 	bl	194b4 <____ltdf2_from_thumb>
    f06c:	2800      	cmp	r0, #0
    f06e:	da00      	bge.n	f072 <.text+0xf072>
    f070:	e334      	b.n	f6dc <.text+0xf6dc>
    f072:	1c2a      	adds	r2, r5, #0
    f074:	1c33      	adds	r3, r6, #0
    f076:	4985      	ldr	r1, [pc, #532]	(f28c <.text+0xf28c>)
    f078:	4883      	ldr	r0, [pc, #524]	(f288 <.text+0xf288>)
    f07a:	f00a fa2f 	bl	194dc <____subdf3_from_thumb>
    f07e:	9a18      	ldr	r2, [sp, #96]
    f080:	9b19      	ldr	r3, [sp, #100]
    f082:	f00a fa17 	bl	194b4 <____ltdf2_from_thumb>
    f086:	2800      	cmp	r0, #0
    f088:	da00      	bge.n	f08c <.text+0xf08c>
    f08a:	e0da      	b.n	f242 <.text+0xf242>
    f08c:	9a1a      	ldr	r2, [sp, #104]
    f08e:	9c21      	ldr	r4, [sp, #132]
    f090:	1abb      	subs	r3, r7, r2
    f092:	42a3      	cmp	r3, r4
    f094:	da60      	bge.n	f158 <.text+0xf158>
    f096:	9818      	ldr	r0, [sp, #96]
    f098:	9919      	ldr	r1, [sp, #100]
    f09a:	4a7d      	ldr	r2, [pc, #500]	(f290 <.text+0xf290>)
    f09c:	4b7d      	ldr	r3, [pc, #500]	(f294 <.text+0xf294>)
    f09e:	f00a fa21 	bl	194e4 <____muldf3_from_thumb>
    f0a2:	4a7b      	ldr	r2, [pc, #492]	(f290 <.text+0xf290>)
    f0a4:	4b7b      	ldr	r3, [pc, #492]	(f294 <.text+0xf294>)
    f0a6:	9018      	str	r0, [sp, #96]
    f0a8:	9119      	str	r1, [sp, #100]
    f0aa:	1c28      	adds	r0, r5, #0
    f0ac:	1c31      	adds	r1, r6, #0
    f0ae:	f00a fa19 	bl	194e4 <____muldf3_from_thumb>
    f0b2:	1c05      	adds	r5, r0, #0
    f0b4:	1c0e      	adds	r6, r1, #0
    f0b6:	e7c3      	b.n	f040 <.text+0xf040>
    f0b8:	189b      	adds	r3, r3, r2
    f0ba:	3b08      	subs	r3, #8
    f0bc:	1c29      	adds	r1, r5, #0
    f0be:	1c20      	adds	r0, r4, #0
    f0c0:	681a      	ldr	r2, [r3, #0]
    f0c2:	685b      	ldr	r3, [r3, #4]
    f0c4:	f00a fa0e 	bl	194e4 <____muldf3_from_thumb>
    f0c8:	901b      	str	r0, [sp, #108]
    f0ca:	911c      	str	r1, [sp, #112]
    f0cc:	9d03      	ldr	r5, [sp, #12]
    f0ce:	9e04      	ldr	r6, [sp, #16]
    f0d0:	2700      	movs	r7, #0
    f0d2:	1c31      	adds	r1, r6, #0
    f0d4:	1c28      	adds	r0, r5, #0
    f0d6:	f00a fa09 	bl	194ec <____fixdfsi_from_thumb>
    f0da:	1c04      	adds	r4, r0, #0
    f0dc:	f00a f9f6 	bl	194cc <____floatsidf_from_thumb>
    f0e0:	1c02      	adds	r2, r0, #0
    f0e2:	1c0b      	adds	r3, r1, #0
    f0e4:	1c28      	adds	r0, r5, #0
    f0e6:	1c31      	adds	r1, r6, #0
    f0e8:	f00a f9f8 	bl	194dc <____subdf3_from_thumb>
    f0ec:	1c05      	adds	r5, r0, #0
    f0ee:	981a      	ldr	r0, [sp, #104]
    f0f0:	3430      	adds	r4, #48
    f0f2:	543c      	strb	r4, [r7, r0]
    f0f4:	1c0e      	adds	r6, r1, #0
    f0f6:	9921      	ldr	r1, [sp, #132]
    f0f8:	3701      	adds	r7, #1
    f0fa:	428f      	cmp	r7, r1
    f0fc:	d123      	bne.n	f146 <.text+0xf146>
    f0fe:	4a6c      	ldr	r2, [pc, #432]	(f2b0 <.text+0xf2b0>)
    f100:	4b6c      	ldr	r3, [pc, #432]	(f2b4 <.text+0xf2b4>)
    f102:	19c7      	adds	r7, r0, r7
    f104:	981b      	ldr	r0, [sp, #108]
    f106:	991c      	ldr	r1, [sp, #112]
    f108:	f00a f9e4 	bl	194d4 <____adddf3_from_thumb>
    f10c:	1c02      	adds	r2, r0, #0
    f10e:	1c0b      	adds	r3, r1, #0
    f110:	1c28      	adds	r0, r5, #0
    f112:	1c31      	adds	r1, r6, #0
    f114:	f00a f9f2 	bl	194fc <____gtdf2_from_thumb>
    f118:	2800      	cmp	r0, #0
    f11a:	dd00      	ble.n	f11e <.text+0xf11e>
    f11c:	e091      	b.n	f242 <.text+0xf242>
    f11e:	9a1b      	ldr	r2, [sp, #108]
    f120:	9b1c      	ldr	r3, [sp, #112]
    f122:	4863      	ldr	r0, [pc, #396]	(f2b0 <.text+0xf2b0>)
    f124:	4963      	ldr	r1, [pc, #396]	(f2b4 <.text+0xf2b4>)
    f126:	f00a f9d9 	bl	194dc <____subdf3_from_thumb>
    f12a:	1c02      	adds	r2, r0, #0
    f12c:	1c0b      	adds	r3, r1, #0
    f12e:	1c28      	adds	r0, r5, #0
    f130:	1c31      	adds	r1, r6, #0
    f132:	f00a f9bf 	bl	194b4 <____ltdf2_from_thumb>
    f136:	2800      	cmp	r0, #0
    f138:	da0e      	bge.n	f158 <.text+0xf158>
    f13a:	3f01      	subs	r7, #1
    f13c:	783b      	ldrb	r3, [r7, #0]
    f13e:	2b30      	cmp	r3, #48
    f140:	d0fb      	beq.n	f13a <.text+0xf13a>
    f142:	3701      	adds	r7, #1
    f144:	e086      	b.n	f254 <.text+0xf254>
    f146:	1c28      	adds	r0, r5, #0
    f148:	1c31      	adds	r1, r6, #0
    f14a:	4a51      	ldr	r2, [pc, #324]	(f290 <.text+0xf290>)
    f14c:	4b51      	ldr	r3, [pc, #324]	(f294 <.text+0xf294>)
    f14e:	f00a f9c9 	bl	194e4 <____muldf3_from_thumb>
    f152:	1c05      	adds	r5, r0, #0
    f154:	1c0e      	adds	r6, r1, #0
    f156:	e7bc      	b.n	f0d2 <.text+0xf0d2>
    f158:	9b05      	ldr	r3, [sp, #20]
    f15a:	9c06      	ldr	r4, [sp, #24]
    f15c:	9303      	str	r3, [sp, #12]
    f15e:	9404      	str	r4, [sp, #16]
    f160:	9b23      	ldr	r3, [sp, #140]
    f162:	2b00      	cmp	r3, #0
    f164:	da00      	bge.n	f168 <.text+0xf168>
    f166:	e088      	b.n	f27a <.text+0xf27a>
    f168:	9c0e      	ldr	r4, [sp, #56]
    f16a:	2c0e      	cmp	r4, #14
    f16c:	dd00      	ble.n	f170 <.text+0xf170>
    f16e:	e084      	b.n	f27a <.text+0xf27a>
    f170:	4a4e      	ldr	r2, [pc, #312]	(f2ac <.text+0xf2ac>)
    f172:	00e3      	lsls	r3, r4, #3
    f174:	189b      	adds	r3, r3, r2
    f176:	6818      	ldr	r0, [r3, #0]
    f178:	6859      	ldr	r1, [r3, #4]
    f17a:	901d      	str	r0, [sp, #116]
    f17c:	911e      	str	r1, [sp, #120]
    f17e:	9929      	ldr	r1, [sp, #164]
    f180:	2900      	cmp	r1, #0
    f182:	da02      	bge.n	f18a <.text+0xf18a>
    f184:	9a0c      	ldr	r2, [sp, #48]
    f186:	2a00      	cmp	r2, #0
    f188:	dd03      	ble.n	f192 <.text+0xf192>
    f18a:	9c03      	ldr	r4, [sp, #12]
    f18c:	9d04      	ldr	r5, [sp, #16]
    f18e:	9f1a      	ldr	r7, [sp, #104]
    f190:	e011      	b.n	f1b6 <.text+0xf1b6>
    f192:	9b0c      	ldr	r3, [sp, #48]
    f194:	2b00      	cmp	r3, #0
    f196:	d000      	beq.n	f19a <.text+0xf19a>
    f198:	e191      	b.n	f4be <.text+0xf4be>
    f19a:	4a42      	ldr	r2, [pc, #264]	(f2a4 <.text+0xf2a4>)
    f19c:	4b42      	ldr	r3, [pc, #264]	(f2a8 <.text+0xf2a8>)
    f19e:	981d      	ldr	r0, [sp, #116]
    f1a0:	991e      	ldr	r1, [sp, #120]
    f1a2:	f00a f99f 	bl	194e4 <____muldf3_from_thumb>
    f1a6:	9a03      	ldr	r2, [sp, #12]
    f1a8:	9b04      	ldr	r3, [sp, #16]
    f1aa:	f00a f9ab 	bl	19504 <____gedf2_from_thumb>
    f1ae:	2800      	cmp	r0, #0
    f1b0:	db00      	blt.n	f1b4 <.text+0xf1b4>
    f1b2:	e184      	b.n	f4be <.text+0xf4be>
    f1b4:	e18d      	b.n	f4d2 <.text+0xf4d2>
    f1b6:	9a1d      	ldr	r2, [sp, #116]
    f1b8:	9b1e      	ldr	r3, [sp, #120]
    f1ba:	1c20      	adds	r0, r4, #0
    f1bc:	1c29      	adds	r1, r5, #0
    f1be:	f00a f999 	bl	194f4 <____divdf3_from_thumb>
    f1c2:	f00a f993 	bl	194ec <____fixdfsi_from_thumb>
    f1c6:	1c06      	adds	r6, r0, #0
    f1c8:	f00a f980 	bl	194cc <____floatsidf_from_thumb>
    f1cc:	9a1d      	ldr	r2, [sp, #116]
    f1ce:	9b1e      	ldr	r3, [sp, #120]
    f1d0:	f00a f988 	bl	194e4 <____muldf3_from_thumb>
    f1d4:	1c0b      	adds	r3, r1, #0
    f1d6:	1c02      	adds	r2, r0, #0
    f1d8:	1c29      	adds	r1, r5, #0
    f1da:	1c20      	adds	r0, r4, #0
    f1dc:	f00a f97e 	bl	194dc <____subdf3_from_thumb>
    f1e0:	1c33      	adds	r3, r6, #0
    f1e2:	3330      	adds	r3, #48
    f1e4:	703b      	strb	r3, [r7, #0]
    f1e6:	1c04      	adds	r4, r0, #0
    f1e8:	1c0d      	adds	r5, r1, #0
    f1ea:	981a      	ldr	r0, [sp, #104]
    f1ec:	990c      	ldr	r1, [sp, #48]
    f1ee:	3701      	adds	r7, #1
    f1f0:	1843      	adds	r3, r0, r1
    f1f2:	429f      	cmp	r7, r3
    f1f4:	d131      	bne.n	f25a <.text+0xf25a>
    f1f6:	1c22      	adds	r2, r4, #0
    f1f8:	1c2b      	adds	r3, r5, #0
    f1fa:	1c20      	adds	r0, r4, #0
    f1fc:	1c29      	adds	r1, r5, #0
    f1fe:	f00a f969 	bl	194d4 <____adddf3_from_thumb>
    f202:	9a1d      	ldr	r2, [sp, #116]
    f204:	9b1e      	ldr	r3, [sp, #120]
    f206:	1c04      	adds	r4, r0, #0
    f208:	1c0d      	adds	r5, r1, #0
    f20a:	f00a f977 	bl	194fc <____gtdf2_from_thumb>
    f20e:	2800      	cmp	r0, #0
    f210:	dc15      	bgt.n	f23e <.text+0xf23e>
    f212:	1c20      	adds	r0, r4, #0
    f214:	1c29      	adds	r1, r5, #0
    f216:	9a1d      	ldr	r2, [sp, #116]
    f218:	9b1e      	ldr	r3, [sp, #120]
    f21a:	f00a f953 	bl	194c4 <____eqdf2_from_thumb>
    f21e:	2800      	cmp	r0, #0
    f220:	d000      	beq.n	f224 <.text+0xf224>
    f222:	e277      	b.n	f714 <.text+0xf714>
    f224:	07f2      	lsls	r2, r6, #31
    f226:	d40a      	bmi.n	f23e <.text+0xf23e>
    f228:	e274      	b.n	f714 <.text+0xf714>
    f22a:	9b1a      	ldr	r3, [sp, #104]
    f22c:	429a      	cmp	r2, r3
    f22e:	d109      	bne.n	f244 <.text+0xf244>
    f230:	9c20      	ldr	r4, [sp, #128]
    f232:	981a      	ldr	r0, [sp, #104]
    f234:	3401      	adds	r4, #1
    f236:	2330      	movs	r3, #48
    f238:	9420      	str	r4, [sp, #128]
    f23a:	7003      	strb	r3, [r0, #0]
    f23c:	e006      	b.n	f24c <.text+0xf24c>
    f23e:	990e      	ldr	r1, [sp, #56]
    f240:	9120      	str	r1, [sp, #128]
    f242:	1c3a      	adds	r2, r7, #0
    f244:	3a01      	subs	r2, #1
    f246:	7813      	ldrb	r3, [r2, #0]
    f248:	2b39      	cmp	r3, #57
    f24a:	d0ee      	beq.n	f22a <.text+0xf22a>
    f24c:	7813      	ldrb	r3, [r2, #0]
    f24e:	3301      	adds	r3, #1
    f250:	7013      	strb	r3, [r2, #0]
    f252:	1c57      	adds	r7, r2, #1
    f254:	9a20      	ldr	r2, [sp, #128]
    f256:	920e      	str	r2, [sp, #56]
    f258:	e25c      	b.n	f714 <.text+0xf714>
    f25a:	1c20      	adds	r0, r4, #0
    f25c:	1c29      	adds	r1, r5, #0
    f25e:	4a0c      	ldr	r2, [pc, #48]	(f290 <.text+0xf290>)
    f260:	4b0c      	ldr	r3, [pc, #48]	(f294 <.text+0xf294>)
    f262:	f00a f93f 	bl	194e4 <____muldf3_from_thumb>
    f266:	4a14      	ldr	r2, [pc, #80]	(f2b8 <.text+0xf2b8>)
    f268:	4b14      	ldr	r3, [pc, #80]	(f2bc <.text+0xf2bc>)
    f26a:	1c04      	adds	r4, r0, #0
    f26c:	1c0d      	adds	r5, r1, #0
    f26e:	f00a f925 	bl	194bc <____nedf2_from_thumb>
    f272:	2800      	cmp	r0, #0
    f274:	d100      	bne.n	f278 <.text+0xf278>
    f276:	e24d      	b.n	f714 <.text+0xf714>
    f278:	e79d      	b.n	f1b6 <.text+0xf1b6>
    f27a:	9c10      	ldr	r4, [sp, #64]
    f27c:	2c00      	cmp	r4, #0
    f27e:	d11f      	bne.n	f2c0 <.text+0xf2c0>
    f280:	9e09      	ldr	r6, [sp, #36]
    f282:	9d0a      	ldr	r5, [sp, #40]
    f284:	2000      	movs	r0, #0
    f286:	e04c      	b.n	f322 <.text+0xf322>
    f288:	0000      	lsls	r0, r0, #0
    f28a:	3ff0      	subs	r7, #240
    f28c:	0000      	lsls	r0, r0, #0
    f28e:	0000      	lsls	r0, r0, #0
    f290:	0000      	lsls	r0, r0, #0
    f292:	4024      	ands	r4, r4
    f294:	0000      	lsls	r0, r0, #0
    f296:	0000      	lsls	r0, r0, #0
    f298:	0000      	lsls	r0, r0, #0
    f29a:	401c      	ands	r4, r3
    f29c:	0000      	lsls	r0, r0, #0
    f29e:	0000      	lsls	r0, r0, #0
    f2a0:	0000      	lsls	r0, r0, #0
    f2a2:	fcc0 0000 	stc2l	0, cr0, [r0], {0}
    f2a6:	4014      	ands	r4, r2
    f2a8:	0000      	lsls	r0, r0, #0
    f2aa:	0000      	lsls	r0, r0, #0
    f2ac:	9df4      	ldr	r5, [sp, #976]
    f2ae:	0001      	lsls	r1, r0, #0
    f2b0:	0000      	lsls	r0, r0, #0
    f2b2:	3fe0      	subs	r7, #224
	...
    f2c0:	9901      	ldr	r1, [sp, #4]
    f2c2:	2901      	cmp	r1, #1
    f2c4:	dc0b      	bgt.n	f2de <.text+0xf2de>
    f2c6:	9a13      	ldr	r2, [sp, #76]
    f2c8:	2a00      	cmp	r2, #0
    f2ca:	d002      	beq.n	f2d2 <.text+0xf2d2>
    f2cc:	4cc6      	ldr	r4, [pc, #792]	(f5e8 <.text+0xf5e8>)
    f2ce:	191b      	adds	r3, r3, r4
    f2d0:	e002      	b.n	f2d8 <.text+0xf2d8>
    f2d2:	9a22      	ldr	r2, [sp, #136]
    f2d4:	2336      	movs	r3, #54
    f2d6:	1a9b      	subs	r3, r3, r2
    f2d8:	9e09      	ldr	r6, [sp, #36]
    f2da:	9d0a      	ldr	r5, [sp, #40]
    f2dc:	e017      	b.n	f30e <.text+0xf30e>
    f2de:	9a0c      	ldr	r2, [sp, #48]
    f2e0:	980a      	ldr	r0, [sp, #40]
    f2e2:	3a01      	subs	r2, #1
    f2e4:	4290      	cmp	r0, r2
    f2e6:	db01      	blt.n	f2ec <.text+0xf2ec>
    f2e8:	1a85      	subs	r5, r0, r2
    f2ea:	e007      	b.n	f2fc <.text+0xf2fc>
    f2ec:	990a      	ldr	r1, [sp, #40]
    f2ee:	1a53      	subs	r3, r2, r1
    f2f0:	9a12      	ldr	r2, [sp, #72]
    f2f2:	18c9      	adds	r1, r1, r3
    f2f4:	18d2      	adds	r2, r2, r3
    f2f6:	9212      	str	r2, [sp, #72]
    f2f8:	910a      	str	r1, [sp, #40]
    f2fa:	2500      	movs	r5, #0
    f2fc:	9b0c      	ldr	r3, [sp, #48]
    f2fe:	2b00      	cmp	r3, #0
    f300:	db01      	blt.n	f306 <.text+0xf306>
    f302:	9e09      	ldr	r6, [sp, #36]
    f304:	e003      	b.n	f30e <.text+0xf30e>
    f306:	9c09      	ldr	r4, [sp, #36]
    f308:	980c      	ldr	r0, [sp, #48]
    f30a:	2300      	movs	r3, #0
    f30c:	1a26      	subs	r6, r4, r0
    f30e:	9909      	ldr	r1, [sp, #36]
    f310:	9a11      	ldr	r2, [sp, #68]
    f312:	18c9      	adds	r1, r1, r3
    f314:	9109      	str	r1, [sp, #36]
    f316:	18d2      	adds	r2, r2, r3
    f318:	9802      	ldr	r0, [sp, #8]
    f31a:	2101      	movs	r1, #1
    f31c:	9211      	str	r2, [sp, #68]
    f31e:	f001 fc4d 	bl	10bbc <_i2b>
    f322:	9016      	str	r0, [sp, #88]
    f324:	2e00      	cmp	r6, #0
    f326:	dd0c      	ble.n	f342 <.text+0xf342>
    f328:	9b11      	ldr	r3, [sp, #68]
    f32a:	2b00      	cmp	r3, #0
    f32c:	dd09      	ble.n	f342 <.text+0xf342>
    f32e:	42b3      	cmp	r3, r6
    f330:	dd00      	ble.n	f334 <.text+0xf334>
    f332:	1c33      	adds	r3, r6, #0
    f334:	9c09      	ldr	r4, [sp, #36]
    f336:	9811      	ldr	r0, [sp, #68]
    f338:	1ae4      	subs	r4, r4, r3
    f33a:	1ac0      	subs	r0, r0, r3
    f33c:	9409      	str	r4, [sp, #36]
    f33e:	9011      	str	r0, [sp, #68]
    f340:	1af6      	subs	r6, r6, r3
    f342:	990a      	ldr	r1, [sp, #40]
    f344:	2900      	cmp	r1, #0
    f346:	dd22      	ble.n	f38e <.text+0xf38e>
    f348:	9a10      	ldr	r2, [sp, #64]
    f34a:	2a00      	cmp	r2, #0
    f34c:	d019      	beq.n	f382 <.text+0xf382>
    f34e:	2d00      	cmp	r5, #0
    f350:	dd10      	ble.n	f374 <.text+0xf374>
    f352:	9916      	ldr	r1, [sp, #88]
    f354:	1c2a      	adds	r2, r5, #0
    f356:	9802      	ldr	r0, [sp, #8]
    f358:	f001 fc82 	bl	10c60 <_pow5mult>
    f35c:	9016      	str	r0, [sp, #88]
    f35e:	9916      	ldr	r1, [sp, #88]
    f360:	9a14      	ldr	r2, [sp, #80]
    f362:	9802      	ldr	r0, [sp, #8]
    f364:	f001 fb94 	bl	10a90 <_multiply>
    f368:	9914      	ldr	r1, [sp, #80]
    f36a:	1c04      	adds	r4, r0, #0
    f36c:	9802      	ldr	r0, [sp, #8]
    f36e:	f001 f8e5 	bl	1053c <_Bfree>
    f372:	9414      	str	r4, [sp, #80]
    f374:	9b0a      	ldr	r3, [sp, #40]
    f376:	1b5a      	subs	r2, r3, r5
    f378:	2a00      	cmp	r2, #0
    f37a:	d008      	beq.n	f38e <.text+0xf38e>
    f37c:	9802      	ldr	r0, [sp, #8]
    f37e:	9914      	ldr	r1, [sp, #80]
    f380:	e002      	b.n	f388 <.text+0xf388>
    f382:	9802      	ldr	r0, [sp, #8]
    f384:	9914      	ldr	r1, [sp, #80]
    f386:	9a0a      	ldr	r2, [sp, #40]
    f388:	f001 fc6a 	bl	10c60 <_pow5mult>
    f38c:	9014      	str	r0, [sp, #80]
    f38e:	9802      	ldr	r0, [sp, #8]
    f390:	2101      	movs	r1, #1
    f392:	f001 fc13 	bl	10bbc <_i2b>
    f396:	9c12      	ldr	r4, [sp, #72]
    f398:	9017      	str	r0, [sp, #92]
    f39a:	2c00      	cmp	r4, #0
    f39c:	dd05      	ble.n	f3aa <.text+0xf3aa>
    f39e:	9802      	ldr	r0, [sp, #8]
    f3a0:	9917      	ldr	r1, [sp, #92]
    f3a2:	1c22      	adds	r2, r4, #0
    f3a4:	f001 fc5c 	bl	10c60 <_pow5mult>
    f3a8:	9017      	str	r0, [sp, #92]
    f3aa:	9801      	ldr	r0, [sp, #4]
    f3ac:	2801      	cmp	r0, #1
    f3ae:	dc11      	bgt.n	f3d4 <.text+0xf3d4>
    f3b0:	9904      	ldr	r1, [sp, #16]
    f3b2:	2900      	cmp	r1, #0
    f3b4:	d10e      	bne.n	f3d4 <.text+0xf3d4>
    f3b6:	9a03      	ldr	r2, [sp, #12]
    f3b8:	4b8c      	ldr	r3, [pc, #560]	(f5ec <.text+0xf5ec>)
    f3ba:	421a      	tst	r2, r3
    f3bc:	d10a      	bne.n	f3d4 <.text+0xf3d4>
    f3be:	4b8c      	ldr	r3, [pc, #560]	(f5f0 <.text+0xf5f0>)
    f3c0:	421a      	tst	r2, r3
    f3c2:	d007      	beq.n	f3d4 <.text+0xf3d4>
    f3c4:	9a09      	ldr	r2, [sp, #36]
    f3c6:	9b11      	ldr	r3, [sp, #68]
    f3c8:	3201      	adds	r2, #1
    f3ca:	3301      	adds	r3, #1
    f3cc:	2401      	movs	r4, #1
    f3ce:	9209      	str	r2, [sp, #36]
    f3d0:	9311      	str	r3, [sp, #68]
    f3d2:	e000      	b.n	f3d6 <.text+0xf3d6>
    f3d4:	2400      	movs	r4, #0
    f3d6:	9812      	ldr	r0, [sp, #72]
    f3d8:	2800      	cmp	r0, #0
    f3da:	d101      	bne.n	f3e0 <.text+0xf3e0>
    f3dc:	2201      	movs	r2, #1
    f3de:	e008      	b.n	f3f2 <.text+0xf3f2>
    f3e0:	9917      	ldr	r1, [sp, #92]
    f3e2:	690b      	ldr	r3, [r1, #16]
    f3e4:	009b      	lsls	r3, r3, #2
    f3e6:	185b      	adds	r3, r3, r1
    f3e8:	6918      	ldr	r0, [r3, #16]
    f3ea:	f001 f8b3 	bl	10554 <_hi0bits>
    f3ee:	2320      	movs	r3, #32
    f3f0:	1a1a      	subs	r2, r3, r0
    f3f2:	9b11      	ldr	r3, [sp, #68]
    f3f4:	18d2      	adds	r2, r2, r3
    f3f6:	231f      	movs	r3, #31
    f3f8:	401a      	ands	r2, r3
    f3fa:	d00e      	beq.n	f41a <.text+0xf41a>
    f3fc:	2320      	movs	r3, #32
    f3fe:	1a9a      	subs	r2, r3, r2
    f400:	2a04      	cmp	r2, #4
    f402:	dd08      	ble.n	f416 <.text+0xf416>
    f404:	9809      	ldr	r0, [sp, #36]
    f406:	9911      	ldr	r1, [sp, #68]
    f408:	1f13      	subs	r3, r2, #4
    f40a:	18c0      	adds	r0, r0, r3
    f40c:	18c9      	adds	r1, r1, r3
    f40e:	18f6      	adds	r6, r6, r3
    f410:	9009      	str	r0, [sp, #36]
    f412:	9111      	str	r1, [sp, #68]
    f414:	e00a      	b.n	f42c <.text+0xf42c>
    f416:	2a03      	cmp	r2, #3
    f418:	dc08      	bgt.n	f42c <.text+0xf42c>
    f41a:	1c13      	adds	r3, r2, #0
    f41c:	9811      	ldr	r0, [sp, #68]
    f41e:	9a09      	ldr	r2, [sp, #36]
    f420:	331c      	adds	r3, #28
    f422:	18d2      	adds	r2, r2, r3
    f424:	18c0      	adds	r0, r0, r3
    f426:	9209      	str	r2, [sp, #36]
    f428:	9011      	str	r0, [sp, #68]
    f42a:	18f6      	adds	r6, r6, r3
    f42c:	9909      	ldr	r1, [sp, #36]
    f42e:	2900      	cmp	r1, #0
    f430:	dd05      	ble.n	f43e <.text+0xf43e>
    f432:	9802      	ldr	r0, [sp, #8]
    f434:	9914      	ldr	r1, [sp, #80]
    f436:	9a09      	ldr	r2, [sp, #36]
    f438:	f001 fae2 	bl	10a00 <_lshift>
    f43c:	9014      	str	r0, [sp, #80]
    f43e:	9a11      	ldr	r2, [sp, #68]
    f440:	2a00      	cmp	r2, #0
    f442:	dd04      	ble.n	f44e <.text+0xf44e>
    f444:	9802      	ldr	r0, [sp, #8]
    f446:	9917      	ldr	r1, [sp, #92]
    f448:	f001 fada 	bl	10a00 <_lshift>
    f44c:	9017      	str	r0, [sp, #92]
    f44e:	9b0f      	ldr	r3, [sp, #60]
    f450:	2b00      	cmp	r3, #0
    f452:	d01e      	beq.n	f492 <.text+0xf492>
    f454:	9814      	ldr	r0, [sp, #80]
    f456:	9917      	ldr	r1, [sp, #92]
    f458:	f001 f8d6 	bl	10608 <__mcmp>
    f45c:	2800      	cmp	r0, #0
    f45e:	da18      	bge.n	f492 <.text+0xf492>
    f460:	980e      	ldr	r0, [sp, #56]
    f462:	3801      	subs	r0, #1
    f464:	900e      	str	r0, [sp, #56]
    f466:	9914      	ldr	r1, [sp, #80]
    f468:	9802      	ldr	r0, [sp, #8]
    f46a:	220a      	movs	r2, #10
    f46c:	2300      	movs	r3, #0
    f46e:	f001 fbb1 	bl	10bd4 <_multadd>
    f472:	9910      	ldr	r1, [sp, #64]
    f474:	9014      	str	r0, [sp, #80]
    f476:	2900      	cmp	r1, #0
    f478:	d102      	bne.n	f480 <.text+0xf480>
    f47a:	9a0d      	ldr	r2, [sp, #52]
    f47c:	920c      	str	r2, [sp, #48]
    f47e:	e008      	b.n	f492 <.text+0xf492>
    f480:	2300      	movs	r3, #0
    f482:	9802      	ldr	r0, [sp, #8]
    f484:	9916      	ldr	r1, [sp, #88]
    f486:	220a      	movs	r2, #10
    f488:	f001 fba4 	bl	10bd4 <_multadd>
    f48c:	9b0d      	ldr	r3, [sp, #52]
    f48e:	9016      	str	r0, [sp, #88]
    f490:	930c      	str	r3, [sp, #48]
    f492:	980c      	ldr	r0, [sp, #48]
    f494:	2800      	cmp	r0, #0
    f496:	dc2a      	bgt.n	f4ee <.text+0xf4ee>
    f498:	9901      	ldr	r1, [sp, #4]
    f49a:	2902      	cmp	r1, #2
    f49c:	dd27      	ble.n	f4ee <.text+0xf4ee>
    f49e:	2800      	cmp	r0, #0
    f4a0:	d110      	bne.n	f4c4 <.text+0xf4c4>
    f4a2:	9917      	ldr	r1, [sp, #92]
    f4a4:	9802      	ldr	r0, [sp, #8]
    f4a6:	2205      	movs	r2, #5
    f4a8:	2300      	movs	r3, #0
    f4aa:	f001 fb93 	bl	10bd4 <_multadd>
    f4ae:	9017      	str	r0, [sp, #92]
    f4b0:	9917      	ldr	r1, [sp, #92]
    f4b2:	9814      	ldr	r0, [sp, #80]
    f4b4:	f001 f8a8 	bl	10608 <__mcmp>
    f4b8:	2800      	cmp	r0, #0
    f4ba:	dc0d      	bgt.n	f4d8 <.text+0xf4d8>
    f4bc:	e002      	b.n	f4c4 <.text+0xf4c4>
    f4be:	2200      	movs	r2, #0
    f4c0:	9216      	str	r2, [sp, #88]
    f4c2:	9217      	str	r2, [sp, #92]
    f4c4:	9b29      	ldr	r3, [sp, #164]
    f4c6:	9f1a      	ldr	r7, [sp, #104]
    f4c8:	43db      	mvns	r3, r3
    f4ca:	2400      	movs	r4, #0
    f4cc:	930e      	str	r3, [sp, #56]
    f4ce:	9415      	str	r4, [sp, #84]
    f4d0:	e10c      	b.n	f6ec <.text+0xf6ec>
    f4d2:	2000      	movs	r0, #0
    f4d4:	9016      	str	r0, [sp, #88]
    f4d6:	9017      	str	r0, [sp, #92]
    f4d8:	991a      	ldr	r1, [sp, #104]
    f4da:	2331      	movs	r3, #49
    f4dc:	700b      	strb	r3, [r1, #0]
    f4de:	9a0e      	ldr	r2, [sp, #56]
    f4e0:	1c0f      	adds	r7, r1, #0
    f4e2:	3201      	adds	r2, #1
    f4e4:	2300      	movs	r3, #0
    f4e6:	3701      	adds	r7, #1
    f4e8:	920e      	str	r2, [sp, #56]
    f4ea:	9315      	str	r3, [sp, #84]
    f4ec:	e0fe      	b.n	f6ec <.text+0xf6ec>
    f4ee:	9810      	ldr	r0, [sp, #64]
    f4f0:	2800      	cmp	r0, #0
    f4f2:	d100      	bne.n	f4f6 <.text+0xf4f6>
    f4f4:	e0b8      	b.n	f668 <.text+0xf668>
    f4f6:	2e00      	cmp	r6, #0
    f4f8:	dd05      	ble.n	f506 <.text+0xf506>
    f4fa:	9802      	ldr	r0, [sp, #8]
    f4fc:	9916      	ldr	r1, [sp, #88]
    f4fe:	1c32      	adds	r2, r6, #0
    f500:	f001 fa7e 	bl	10a00 <_lshift>
    f504:	9016      	str	r0, [sp, #88]
    f506:	2c00      	cmp	r4, #0
    f508:	d101      	bne.n	f50e <.text+0xf50e>
    f50a:	9816      	ldr	r0, [sp, #88]
    f50c:	e013      	b.n	f536 <.text+0xf536>
    f50e:	9a16      	ldr	r2, [sp, #88]
    f510:	9802      	ldr	r0, [sp, #8]
    f512:	6851      	ldr	r1, [r2, #4]
    f514:	f001 f96c 	bl	107f0 <_Balloc>
    f518:	9b16      	ldr	r3, [sp, #88]
    f51a:	691a      	ldr	r2, [r3, #16]
    f51c:	9916      	ldr	r1, [sp, #88]
    f51e:	0092      	lsls	r2, r2, #2
    f520:	1c04      	adds	r4, r0, #0
    f522:	310c      	adds	r1, #12
    f524:	3208      	adds	r2, #8
    f526:	300c      	adds	r0, #12
    f528:	f7fd fd60 	bl	cfec <memcpy>
    f52c:	9802      	ldr	r0, [sp, #8]
    f52e:	1c21      	adds	r1, r4, #0
    f530:	2201      	movs	r2, #1
    f532:	f001 fa65 	bl	10a00 <_lshift>
    f536:	9c04      	ldr	r4, [sp, #16]
    f538:	9916      	ldr	r1, [sp, #88]
    f53a:	2301      	movs	r3, #1
    f53c:	401c      	ands	r4, r3
    f53e:	9408      	str	r4, [sp, #32]
    f540:	9115      	str	r1, [sp, #84]
    f542:	9016      	str	r0, [sp, #88]
    f544:	9c1a      	ldr	r4, [sp, #104]
    f546:	9917      	ldr	r1, [sp, #92]
    f548:	9814      	ldr	r0, [sp, #80]
    f54a:	f7ff fa65 	bl	ea18 <quorem>
    f54e:	9915      	ldr	r1, [sp, #84]
    f550:	9007      	str	r0, [sp, #28]
    f552:	1c05      	adds	r5, r0, #0
    f554:	9814      	ldr	r0, [sp, #80]
    f556:	f001 f857 	bl	10608 <__mcmp>
    f55a:	9917      	ldr	r1, [sp, #92]
    f55c:	901f      	str	r0, [sp, #124]
    f55e:	9a16      	ldr	r2, [sp, #88]
    f560:	9802      	ldr	r0, [sp, #8]
    f562:	f001 f9dd 	bl	10920 <__mdiff>
    f566:	68c3      	ldr	r3, [r0, #12]
    f568:	3530      	adds	r5, #48
    f56a:	1c06      	adds	r6, r0, #0
    f56c:	2b00      	cmp	r3, #0
    f56e:	d000      	beq.n	f572 <.text+0xf572>
    f570:	e0e0      	b.n	f734 <.text+0xf734>
    f572:	1c31      	adds	r1, r6, #0
    f574:	9814      	ldr	r0, [sp, #80]
    f576:	f001 f847 	bl	10608 <__mcmp>
    f57a:	1c31      	adds	r1, r6, #0
    f57c:	1c07      	adds	r7, r0, #0
    f57e:	9802      	ldr	r0, [sp, #8]
    f580:	f000 ffdc 	bl	1053c <_Bfree>
    f584:	2f00      	cmp	r7, #0
    f586:	d10d      	bne.n	f5a4 <.text+0xf5a4>
    f588:	9a01      	ldr	r2, [sp, #4]
    f58a:	2a00      	cmp	r2, #0
    f58c:	d10a      	bne.n	f5a4 <.text+0xf5a4>
    f58e:	9b08      	ldr	r3, [sp, #32]
    f590:	2b00      	cmp	r3, #0
    f592:	d107      	bne.n	f5a4 <.text+0xf5a4>
    f594:	2d39      	cmp	r5, #57
    f596:	d031      	beq.n	f5fc <.text+0xf5fc>
    f598:	981f      	ldr	r0, [sp, #124]
    f59a:	2800      	cmp	r0, #0
    f59c:	dd21      	ble.n	f5e2 <.text+0xf5e2>
    f59e:	9d07      	ldr	r5, [sp, #28]
    f5a0:	3531      	adds	r5, #49
    f5a2:	e01e      	b.n	f5e2 <.text+0xf5e2>
    f5a4:	991f      	ldr	r1, [sp, #124]
    f5a6:	2900      	cmp	r1, #0
    f5a8:	db07      	blt.n	f5ba <.text+0xf5ba>
    f5aa:	2900      	cmp	r1, #0
    f5ac:	d122      	bne.n	f5f4 <.text+0xf5f4>
    f5ae:	9a01      	ldr	r2, [sp, #4]
    f5b0:	2a00      	cmp	r2, #0
    f5b2:	d11f      	bne.n	f5f4 <.text+0xf5f4>
    f5b4:	9b08      	ldr	r3, [sp, #32]
    f5b6:	2b00      	cmp	r3, #0
    f5b8:	d11c      	bne.n	f5f4 <.text+0xf5f4>
    f5ba:	2f00      	cmp	r7, #0
    f5bc:	dd11      	ble.n	f5e2 <.text+0xf5e2>
    f5be:	9914      	ldr	r1, [sp, #80]
    f5c0:	9802      	ldr	r0, [sp, #8]
    f5c2:	2201      	movs	r2, #1
    f5c4:	f001 fa1c 	bl	10a00 <_lshift>
    f5c8:	9917      	ldr	r1, [sp, #92]
    f5ca:	9014      	str	r0, [sp, #80]
    f5cc:	f001 f81c 	bl	10608 <__mcmp>
    f5d0:	2800      	cmp	r0, #0
    f5d2:	dc03      	bgt.n	f5dc <.text+0xf5dc>
    f5d4:	2800      	cmp	r0, #0
    f5d6:	d104      	bne.n	f5e2 <.text+0xf5e2>
    f5d8:	07e8      	lsls	r0, r5, #31
    f5da:	d502      	bpl.n	f5e2 <.text+0xf5e2>
    f5dc:	3501      	adds	r5, #1
    f5de:	2d3a      	cmp	r5, #58
    f5e0:	d00c      	beq.n	f5fc <.text+0xf5fc>
    f5e2:	7025      	strb	r5, [r4, #0]
    f5e4:	e081      	b.n	f6ea <.text+0xf6ea>
    f5e6:	0000      	lsls	r0, r0, #0
    f5e8:	0433      	lsls	r3, r6, #16
    f5ea:	0000      	lsls	r0, r0, #0
    f5ec:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
    f5f0:	0000      	lsls	r0, r0, #0
    f5f2:	7ff0      	ldrb	r0, [r6, #31]
    f5f4:	2f00      	cmp	r7, #0
    f5f6:	dd08      	ble.n	f60a <.text+0xf60a>
    f5f8:	2d39      	cmp	r5, #57
    f5fa:	d103      	bne.n	f604 <.text+0xf604>
    f5fc:	2339      	movs	r3, #57
    f5fe:	7023      	strb	r3, [r4, #0]
    f600:	3401      	adds	r4, #1
    f602:	e062      	b.n	f6ca <.text+0xf6ca>
    f604:	1c6b      	adds	r3, r5, #1
    f606:	7023      	strb	r3, [r4, #0]
    f608:	e06f      	b.n	f6ea <.text+0xf6ea>
    f60a:	7025      	strb	r5, [r4, #0]
    f60c:	991a      	ldr	r1, [sp, #104]
    f60e:	9a0c      	ldr	r2, [sp, #48]
    f610:	3401      	adds	r4, #1
    f612:	188b      	adds	r3, r1, r2
    f614:	429c      	cmp	r4, r3
    f616:	d03c      	beq.n	f692 <.text+0xf692>
    f618:	2300      	movs	r3, #0
    f61a:	9802      	ldr	r0, [sp, #8]
    f61c:	9914      	ldr	r1, [sp, #80]
    f61e:	220a      	movs	r2, #10
    f620:	f001 fad8 	bl	10bd4 <_multadd>
    f624:	9b15      	ldr	r3, [sp, #84]
    f626:	9014      	str	r0, [sp, #80]
    f628:	9816      	ldr	r0, [sp, #88]
    f62a:	4283      	cmp	r3, r0
    f62c:	d108      	bne.n	f640 <.text+0xf640>
    f62e:	9802      	ldr	r0, [sp, #8]
    f630:	9916      	ldr	r1, [sp, #88]
    f632:	220a      	movs	r2, #10
    f634:	2300      	movs	r3, #0
    f636:	f001 facd 	bl	10bd4 <_multadd>
    f63a:	9016      	str	r0, [sp, #88]
    f63c:	9015      	str	r0, [sp, #84]
    f63e:	e782      	b.n	f546 <.text+0xf546>
    f640:	9915      	ldr	r1, [sp, #84]
    f642:	220a      	movs	r2, #10
    f644:	2300      	movs	r3, #0
    f646:	9802      	ldr	r0, [sp, #8]
    f648:	f001 fac4 	bl	10bd4 <_multadd>
    f64c:	9916      	ldr	r1, [sp, #88]
    f64e:	9015      	str	r0, [sp, #84]
    f650:	220a      	movs	r2, #10
    f652:	9802      	ldr	r0, [sp, #8]
    f654:	2300      	movs	r3, #0
    f656:	f001 fabd 	bl	10bd4 <_multadd>
    f65a:	9016      	str	r0, [sp, #88]
    f65c:	e773      	b.n	f546 <.text+0xf546>
    f65e:	991a      	ldr	r1, [sp, #104]
    f660:	2200      	movs	r2, #0
    f662:	190c      	adds	r4, r1, r4
    f664:	9215      	str	r2, [sp, #84]
    f666:	e014      	b.n	f692 <.text+0xf692>
    f668:	2400      	movs	r4, #0
    f66a:	9814      	ldr	r0, [sp, #80]
    f66c:	9917      	ldr	r1, [sp, #92]
    f66e:	f7ff f9d3 	bl	ea18 <quorem>
    f672:	9b1a      	ldr	r3, [sp, #104]
    f674:	1c05      	adds	r5, r0, #0
    f676:	3530      	adds	r5, #48
    f678:	54e5      	strb	r5, [r4, r3]
    f67a:	980c      	ldr	r0, [sp, #48]
    f67c:	3401      	adds	r4, #1
    f67e:	4284      	cmp	r4, r0
    f680:	daed      	bge.n	f65e <.text+0xf65e>
    f682:	9802      	ldr	r0, [sp, #8]
    f684:	9914      	ldr	r1, [sp, #80]
    f686:	220a      	movs	r2, #10
    f688:	2300      	movs	r3, #0
    f68a:	f001 faa3 	bl	10bd4 <_multadd>
    f68e:	9014      	str	r0, [sp, #80]
    f690:	e7eb      	b.n	f66a <.text+0xf66a>
    f692:	9914      	ldr	r1, [sp, #80]
    f694:	9802      	ldr	r0, [sp, #8]
    f696:	2201      	movs	r2, #1
    f698:	f001 f9b2 	bl	10a00 <_lshift>
    f69c:	9917      	ldr	r1, [sp, #92]
    f69e:	9014      	str	r0, [sp, #80]
    f6a0:	f000 ffb2 	bl	10608 <__mcmp>
    f6a4:	2800      	cmp	r0, #0
    f6a6:	dc10      	bgt.n	f6ca <.text+0xf6ca>
    f6a8:	2800      	cmp	r0, #0
    f6aa:	d11a      	bne.n	f6e2 <.text+0xf6e2>
    f6ac:	07e9      	lsls	r1, r5, #31
    f6ae:	d40c      	bmi.n	f6ca <.text+0xf6ca>
    f6b0:	e017      	b.n	f6e2 <.text+0xf6e2>
    f6b2:	9b1a      	ldr	r3, [sp, #104]
    f6b4:	429a      	cmp	r2, r3
    f6b6:	d109      	bne.n	f6cc <.text+0xf6cc>
    f6b8:	981a      	ldr	r0, [sp, #104]
    f6ba:	9c0e      	ldr	r4, [sp, #56]
    f6bc:	1c07      	adds	r7, r0, #0
    f6be:	3401      	adds	r4, #1
    f6c0:	2331      	movs	r3, #49
    f6c2:	3701      	adds	r7, #1
    f6c4:	940e      	str	r4, [sp, #56]
    f6c6:	7003      	strb	r3, [r0, #0]
    f6c8:	e010      	b.n	f6ec <.text+0xf6ec>
    f6ca:	1c22      	adds	r2, r4, #0
    f6cc:	3a01      	subs	r2, #1
    f6ce:	7813      	ldrb	r3, [r2, #0]
    f6d0:	2b39      	cmp	r3, #57
    f6d2:	d0ee      	beq.n	f6b2 <.text+0xf6b2>
    f6d4:	3301      	adds	r3, #1
    f6d6:	1c57      	adds	r7, r2, #1
    f6d8:	7013      	strb	r3, [r2, #0]
    f6da:	e007      	b.n	f6ec <.text+0xf6ec>
    f6dc:	9920      	ldr	r1, [sp, #128]
    f6de:	910e      	str	r1, [sp, #56]
    f6e0:	e018      	b.n	f714 <.text+0xf714>
    f6e2:	3c01      	subs	r4, #1
    f6e4:	7823      	ldrb	r3, [r4, #0]
    f6e6:	2b30      	cmp	r3, #48
    f6e8:	d0fb      	beq.n	f6e2 <.text+0xf6e2>
    f6ea:	1c67      	adds	r7, r4, #1
    f6ec:	9802      	ldr	r0, [sp, #8]
    f6ee:	9917      	ldr	r1, [sp, #92]
    f6f0:	f000 ff24 	bl	1053c <_Bfree>
    f6f4:	9a16      	ldr	r2, [sp, #88]
    f6f6:	2a00      	cmp	r2, #0
    f6f8:	d00c      	beq.n	f714 <.text+0xf714>
    f6fa:	9b15      	ldr	r3, [sp, #84]
    f6fc:	2b00      	cmp	r3, #0
    f6fe:	d005      	beq.n	f70c <.text+0xf70c>
    f700:	4293      	cmp	r3, r2
    f702:	d003      	beq.n	f70c <.text+0xf70c>
    f704:	9802      	ldr	r0, [sp, #8]
    f706:	1c19      	adds	r1, r3, #0
    f708:	f000 ff18 	bl	1053c <_Bfree>
    f70c:	9802      	ldr	r0, [sp, #8]
    f70e:	9916      	ldr	r1, [sp, #88]
    f710:	f000 ff14 	bl	1053c <_Bfree>
    f714:	9802      	ldr	r0, [sp, #8]
    f716:	9914      	ldr	r1, [sp, #80]
    f718:	f000 ff10 	bl	1053c <_Bfree>
    f71c:	2300      	movs	r3, #0
    f71e:	703b      	strb	r3, [r7, #0]
    f720:	9b0e      	ldr	r3, [sp, #56]
    f722:	9c2a      	ldr	r4, [sp, #168]
    f724:	982c      	ldr	r0, [sp, #176]
    f726:	3301      	adds	r3, #1
    f728:	6023      	str	r3, [r4, #0]
    f72a:	2800      	cmp	r0, #0
    f72c:	d000      	beq.n	f730 <.text+0xf730>
    f72e:	6007      	str	r7, [r0, #0]
    f730:	981a      	ldr	r0, [sp, #104]
    f732:	e005      	b.n	f740 <.text+0xf740>
    f734:	9802      	ldr	r0, [sp, #8]
    f736:	1c31      	adds	r1, r6, #0
    f738:	f000 ff00 	bl	1053c <_Bfree>
    f73c:	2701      	movs	r7, #1
    f73e:	e731      	b.n	f5a4 <.text+0xf5a4>
    f740:	b024      	add	sp, #144
    f742:	bcf0      	pop	{r4, r5, r6, r7}
    f744:	bc02      	pop	{r1}
    f746:	4708      	bx	r1

0000f748 <fflush>:
    f748:	b570      	push	{r4, r5, r6, lr}
    f74a:	1c04      	adds	r4, r0, #0
    f74c:	2800      	cmp	r0, #0
    f74e:	d105      	bne.n	f75c <fflush+0x14>
    f750:	4b1b      	ldr	r3, [pc, #108]	(f7c0 <.text+0xf7c0>)
    f752:	491c      	ldr	r1, [pc, #112]	(f7c4 <.text+0xf7c4>)
    f754:	6818      	ldr	r0, [r3, #0]
    f756:	f000 fb93 	bl	fe80 <_fwalk>
    f75a:	e02e      	b.n	f7ba <fflush+0x72>
    f75c:	4b1a      	ldr	r3, [pc, #104]	(f7c8 <.text+0xf7c8>)
    f75e:	6818      	ldr	r0, [r3, #0]
    f760:	2800      	cmp	r0, #0
    f762:	d004      	beq.n	f76e <fflush+0x26>
    f764:	6b83      	ldr	r3, [r0, #56]
    f766:	2b00      	cmp	r3, #0
    f768:	d101      	bne.n	f76e <fflush+0x26>
    f76a:	f000 f84d 	bl	f808 <__sinit>
    f76e:	230c      	movs	r3, #12
    f770:	5ee1      	ldrsh	r1, [r4, r3]
    f772:	070b      	lsls	r3, r1, #28
    f774:	d520      	bpl.n	f7b8 <fflush+0x70>
    f776:	6926      	ldr	r6, [r4, #16]
    f778:	2e00      	cmp	r6, #0
    f77a:	d01d      	beq.n	f7b8 <fflush+0x70>
    f77c:	2303      	movs	r3, #3
    f77e:	6822      	ldr	r2, [r4, #0]
    f780:	6026      	str	r6, [r4, #0]
    f782:	4219      	tst	r1, r3
    f784:	d008      	beq.n	f798 <fflush+0x50>
    f786:	2300      	movs	r3, #0
    f788:	e007      	b.n	f79a <fflush+0x52>
    f78a:	89a3      	ldrh	r3, [r4, #12]
    f78c:	2240      	movs	r2, #64
    f78e:	2001      	movs	r0, #1
    f790:	4313      	orrs	r3, r2
    f792:	4240      	negs	r0, r0
    f794:	81a3      	strh	r3, [r4, #12]
    f796:	e010      	b.n	f7ba <fflush+0x72>
    f798:	6963      	ldr	r3, [r4, #20]
    f79a:	1b95      	subs	r5, r2, r6
    f79c:	60a3      	str	r3, [r4, #8]
    f79e:	e009      	b.n	f7b4 <fflush+0x6c>
    f7a0:	69e0      	ldr	r0, [r4, #28]
    f7a2:	6a63      	ldr	r3, [r4, #36]
    f7a4:	1c31      	adds	r1, r6, #0
    f7a6:	1c2a      	adds	r2, r5, #0
    f7a8:	f000 f810 	bl	f7cc <.text+0xf7cc>
    f7ac:	2800      	cmp	r0, #0
    f7ae:	ddec      	ble.n	f78a <fflush+0x42>
    f7b0:	1836      	adds	r6, r6, r0
    f7b2:	1a2d      	subs	r5, r5, r0
    f7b4:	2d00      	cmp	r5, #0
    f7b6:	dcf3      	bgt.n	f7a0 <fflush+0x58>
    f7b8:	2000      	movs	r0, #0
    f7ba:	bc70      	pop	{r4, r5, r6}
    f7bc:	bc02      	pop	{r1}
    f7be:	4708      	bx	r1
    f7c0:	9dbc      	ldr	r5, [sp, #752]
    f7c2:	0001      	lsls	r1, r0, #0
    f7c4:	f749 0000 	undefined
    f7c8:	0030      	lsls	r0, r6, #0
    f7ca:	4000      	ands	r0, r0
    f7cc:	4718      	bx	r3
    f7ce:	46c0      	nop			(mov r8, r8)

0000f7d0 <std>:
    f7d0:	2300      	movs	r3, #0
    f7d2:	6003      	str	r3, [r0, #0]
    f7d4:	6043      	str	r3, [r0, #4]
    f7d6:	6083      	str	r3, [r0, #8]
    f7d8:	6103      	str	r3, [r0, #16]
    f7da:	6143      	str	r3, [r0, #20]
    f7dc:	6183      	str	r3, [r0, #24]
    f7de:	4b06      	ldr	r3, [pc, #24]	(f7f8 <.text+0xf7f8>)
    f7e0:	6203      	str	r3, [r0, #32]
    f7e2:	4b06      	ldr	r3, [pc, #24]	(f7fc <.text+0xf7fc>)
    f7e4:	6243      	str	r3, [r0, #36]
    f7e6:	4b06      	ldr	r3, [pc, #24]	(f800 <.text+0xf800>)
    f7e8:	6283      	str	r3, [r0, #40]
    f7ea:	4b06      	ldr	r3, [pc, #24]	(f804 <.text+0xf804>)
    f7ec:	8181      	strh	r1, [r0, #12]
    f7ee:	81c2      	strh	r2, [r0, #14]
    f7f0:	61c0      	str	r0, [r0, #28]
    f7f2:	62c3      	str	r3, [r0, #44]
    f7f4:	4770      	bx	lr
    f7f6:	0000      	lsls	r0, r0, #0
    f7f8:	1161      	asrs	r1, r4, #5
    f7fa:	0001      	lsls	r1, r0, #0
    f7fc:	111d      	asrs	r5, r3, #4
    f7fe:	0001      	lsls	r1, r0, #0
    f800:	10e1      	asrs	r1, r4, #3
    f802:	0001      	lsls	r1, r0, #0
    f804:	10c9      	asrs	r1, r1, #3
    f806:	0001      	lsls	r1, r0, #0

0000f808 <__sinit>:
    f808:	b510      	push	{r4, lr}
    f80a:	6b82      	ldr	r2, [r0, #56]
    f80c:	1c04      	adds	r4, r0, #0
    f80e:	2a00      	cmp	r2, #0
    f810:	d122      	bne.n	f858 <__sinit+0x50>
    f812:	4b13      	ldr	r3, [pc, #76]	(f860 <.text+0xf860>)
    f814:	63c3      	str	r3, [r0, #60]
    f816:	2301      	movs	r3, #1
    f818:	6383      	str	r3, [r0, #56]
    f81a:	23b8      	movs	r3, #184
    f81c:	009b      	lsls	r3, r3, #2
    f81e:	50c2      	str	r2, [r0, r3]
    f820:	23b9      	movs	r3, #185
    f822:	009b      	lsls	r3, r3, #2
    f824:	2203      	movs	r2, #3
    f826:	21bb      	movs	r1, #187
    f828:	50c2      	str	r2, [r0, r3]
    f82a:	0089      	lsls	r1, r1, #2
    f82c:	23ba      	movs	r3, #186
    f82e:	1842      	adds	r2, r0, r1
    f830:	009b      	lsls	r3, r3, #2
    f832:	50c2      	str	r2, [r0, r3]
    f834:	2104      	movs	r1, #4
    f836:	6840      	ldr	r0, [r0, #4]
    f838:	2200      	movs	r2, #0
    f83a:	1c23      	adds	r3, r4, #0
    f83c:	f7ff ffc8 	bl	f7d0 <std>
    f840:	68a0      	ldr	r0, [r4, #8]
    f842:	2109      	movs	r1, #9
    f844:	2201      	movs	r2, #1
    f846:	1c23      	adds	r3, r4, #0
    f848:	f7ff ffc2 	bl	f7d0 <std>
    f84c:	68e0      	ldr	r0, [r4, #12]
    f84e:	210a      	movs	r1, #10
    f850:	2202      	movs	r2, #2
    f852:	1c23      	adds	r3, r4, #0
    f854:	f7ff ffbc 	bl	f7d0 <std>
    f858:	bc10      	pop	{r4}
    f85a:	bc01      	pop	{r0}
    f85c:	4700      	bx	r0
    f85e:	0000      	lsls	r0, r0, #0
    f860:	f87d 0000 	ldr??.w	r0, [sp, r0]

0000f864 <__sfp_lock_acquire>:
    f864:	4770      	bx	lr
	...

0000f868 <__sfp_lock_release>:
    f868:	4770      	bx	lr
	...

0000f86c <__sinit_lock_acquire>:
    f86c:	4770      	bx	lr
	...

0000f870 <__sinit_lock_release>:
    f870:	4770      	bx	lr
	...

0000f874 <__fp_lock>:
    f874:	2000      	movs	r0, #0
    f876:	4770      	bx	lr

0000f878 <__fp_unlock>:
    f878:	2000      	movs	r0, #0
    f87a:	4770      	bx	lr

0000f87c <_cleanup_r>:
    f87c:	b500      	push	{lr}
    f87e:	4902      	ldr	r1, [pc, #8]	(f888 <.text+0xf888>)
    f880:	f000 fafe 	bl	fe80 <_fwalk>
    f884:	bc01      	pop	{r0}
    f886:	4700      	bx	r0
    f888:	12ad      	asrs	r5, r5, #10
    f88a:	0001      	lsls	r1, r0, #0

0000f88c <_cleanup>:
    f88c:	b500      	push	{lr}
    f88e:	4b03      	ldr	r3, [pc, #12]	(f89c <.text+0xf89c>)
    f890:	6818      	ldr	r0, [r3, #0]
    f892:	f7ff fff3 	bl	f87c <_cleanup_r>
    f896:	bc01      	pop	{r0}
    f898:	4700      	bx	r0
    f89a:	0000      	lsls	r0, r0, #0
    f89c:	9dbc      	ldr	r5, [sp, #752]
    f89e:	0001      	lsls	r1, r0, #0

0000f8a0 <__sfmoreglue>:
    f8a0:	b570      	push	{r4, r5, r6, lr}
    f8a2:	235c      	movs	r3, #92
    f8a4:	1c0e      	adds	r6, r1, #0
    f8a6:	435e      	muls	r6, r3
    f8a8:	1c0d      	adds	r5, r1, #0
    f8aa:	1c31      	adds	r1, r6, #0
    f8ac:	310c      	adds	r1, #12
    f8ae:	f000 fbbb 	bl	10028 <_malloc_r>
    f8b2:	2800      	cmp	r0, #0
    f8b4:	d101      	bne.n	f8ba <__sfmoreglue+0x1a>
    f8b6:	2400      	movs	r4, #0
    f8b8:	e009      	b.n	f8ce <__sfmoreglue+0x2e>
    f8ba:	1c04      	adds	r4, r0, #0
    f8bc:	2300      	movs	r3, #0
    f8be:	300c      	adds	r0, #12
    f8c0:	6023      	str	r3, [r4, #0]
    f8c2:	6065      	str	r5, [r4, #4]
    f8c4:	60a0      	str	r0, [r4, #8]
    f8c6:	2100      	movs	r1, #0
    f8c8:	1c32      	adds	r2, r6, #0
    f8ca:	f000 fe2b 	bl	10524 <memset>
    f8ce:	1c20      	adds	r0, r4, #0
    f8d0:	bc70      	pop	{r4, r5, r6}
    f8d2:	bc02      	pop	{r1}
    f8d4:	4708      	bx	r1
	...

0000f8d8 <__fp_unlock_all>:
    f8d8:	b500      	push	{lr}
    f8da:	4b03      	ldr	r3, [pc, #12]	(f8e8 <.text+0xf8e8>)
    f8dc:	4903      	ldr	r1, [pc, #12]	(f8ec <.text+0xf8ec>)
    f8de:	6818      	ldr	r0, [r3, #0]
    f8e0:	f000 face 	bl	fe80 <_fwalk>
    f8e4:	bc01      	pop	{r0}
    f8e6:	4700      	bx	r0
    f8e8:	0030      	lsls	r0, r6, #0
    f8ea:	4000      	ands	r0, r0
    f8ec:	f879 0000 	ldr??.w	r0, [r9, r0]

0000f8f0 <__fp_lock_all>:
    f8f0:	b500      	push	{lr}
    f8f2:	4b03      	ldr	r3, [pc, #12]	(f900 <.text+0xf900>)
    f8f4:	4903      	ldr	r1, [pc, #12]	(f904 <.text+0xf904>)
    f8f6:	6818      	ldr	r0, [r3, #0]
    f8f8:	f000 fac2 	bl	fe80 <_fwalk>
    f8fc:	bc01      	pop	{r0}
    f8fe:	4700      	bx	r0
    f900:	0030      	lsls	r0, r6, #0
    f902:	4000      	ands	r0, r0
    f904:	f875 0000 	ldr??.w	r0, [r5, r0]

0000f908 <__sfp>:
    f908:	b530      	push	{r4, r5, lr}
    f90a:	4b1c      	ldr	r3, [pc, #112]	(f97c <.text+0xf97c>)
    f90c:	681c      	ldr	r4, [r3, #0]
    f90e:	6ba3      	ldr	r3, [r4, #56]
    f910:	1c05      	adds	r5, r0, #0
    f912:	2b00      	cmp	r3, #0
    f914:	d102      	bne.n	f91c <__sfp+0x14>
    f916:	1c20      	adds	r0, r4, #0
    f918:	f7ff ff76 	bl	f808 <__sinit>
    f91c:	21b8      	movs	r1, #184
    f91e:	0089      	lsls	r1, r1, #2
    f920:	1864      	adds	r4, r4, r1
    f922:	68a0      	ldr	r0, [r4, #8]
    f924:	6863      	ldr	r3, [r4, #4]
    f926:	e004      	b.n	f932 <__sfp+0x2a>
    f928:	210c      	movs	r1, #12
    f92a:	5e42      	ldrsh	r2, [r0, r1]
    f92c:	2a00      	cmp	r2, #0
    f92e:	d012      	beq.n	f956 <__sfp+0x4e>
    f930:	305c      	adds	r0, #92
    f932:	3b01      	subs	r3, #1
    f934:	d5f8      	bpl.n	f928 <__sfp+0x20>
    f936:	6823      	ldr	r3, [r4, #0]
    f938:	2b00      	cmp	r3, #0
    f93a:	d106      	bne.n	f94a <__sfp+0x42>
    f93c:	1c28      	adds	r0, r5, #0
    f93e:	2104      	movs	r1, #4
    f940:	f7ff ffae 	bl	f8a0 <__sfmoreglue>
    f944:	6020      	str	r0, [r4, #0]
    f946:	2800      	cmp	r0, #0
    f948:	d001      	beq.n	f94e <__sfp+0x46>
    f94a:	6824      	ldr	r4, [r4, #0]
    f94c:	e7e9      	b.n	f922 <__sfp+0x1a>
    f94e:	230c      	movs	r3, #12
    f950:	2000      	movs	r0, #0
    f952:	602b      	str	r3, [r5, #0]
    f954:	e00e      	b.n	f974 <__sfp+0x6c>
    f956:	2301      	movs	r3, #1
    f958:	425b      	negs	r3, r3
    f95a:	81c3      	strh	r3, [r0, #14]
    f95c:	2301      	movs	r3, #1
    f95e:	8183      	strh	r3, [r0, #12]
    f960:	6002      	str	r2, [r0, #0]
    f962:	6082      	str	r2, [r0, #8]
    f964:	6042      	str	r2, [r0, #4]
    f966:	6102      	str	r2, [r0, #16]
    f968:	6142      	str	r2, [r0, #20]
    f96a:	6182      	str	r2, [r0, #24]
    f96c:	6302      	str	r2, [r0, #48]
    f96e:	6342      	str	r2, [r0, #52]
    f970:	6442      	str	r2, [r0, #68]
    f972:	6482      	str	r2, [r0, #72]
    f974:	bc30      	pop	{r4, r5}
    f976:	bc02      	pop	{r1}
    f978:	4708      	bx	r1
    f97a:	0000      	lsls	r0, r0, #0
    f97c:	9dbc      	ldr	r5, [sp, #752]
    f97e:	0001      	lsls	r1, r0, #0

0000f980 <_malloc_trim_r>:
    f980:	b5f0      	push	{r4, r5, r6, r7, lr}
    f982:	1c0c      	adds	r4, r1, #0
    f984:	1c05      	adds	r5, r0, #0
    f986:	f000 fdd5 	bl	10534 <__malloc_lock>
    f98a:	4f21      	ldr	r7, [pc, #132]	(fa10 <.text+0xfa10>)
    f98c:	68bb      	ldr	r3, [r7, #8]
    f98e:	685a      	ldr	r2, [r3, #4]
    f990:	2303      	movs	r3, #3
    f992:	1c16      	adds	r6, r2, #0
    f994:	439e      	bics	r6, r3
    f996:	4b1f      	ldr	r3, [pc, #124]	(fa14 <.text+0xfa14>)
    f998:	1b34      	subs	r4, r6, r4
    f99a:	18e4      	adds	r4, r4, r3
    f99c:	0b24      	lsrs	r4, r4, #12
    f99e:	3c01      	subs	r4, #1
    f9a0:	0324      	lsls	r4, r4, #12
    f9a2:	3310      	adds	r3, #16
    f9a4:	429c      	cmp	r4, r3
    f9a6:	dd1d      	ble.n	f9e4 <_malloc_trim_r+0x64>
    f9a8:	1c28      	adds	r0, r5, #0
    f9aa:	2100      	movs	r1, #0
    f9ac:	f009 fdae 	bl	1950c <___sbrk_r_from_thumb>
    f9b0:	68bb      	ldr	r3, [r7, #8]
    f9b2:	18f3      	adds	r3, r6, r3
    f9b4:	4298      	cmp	r0, r3
    f9b6:	d115      	bne.n	f9e4 <_malloc_trim_r+0x64>
    f9b8:	4261      	negs	r1, r4
    f9ba:	1c28      	adds	r0, r5, #0
    f9bc:	f009 fda6 	bl	1950c <___sbrk_r_from_thumb>
    f9c0:	3001      	adds	r0, #1
    f9c2:	d114      	bne.n	f9ee <_malloc_trim_r+0x6e>
    f9c4:	2100      	movs	r1, #0
    f9c6:	1c28      	adds	r0, r5, #0
    f9c8:	f009 fda0 	bl	1950c <___sbrk_r_from_thumb>
    f9cc:	68bc      	ldr	r4, [r7, #8]
    f9ce:	1b01      	subs	r1, r0, r4
    f9d0:	290f      	cmp	r1, #15
    f9d2:	dd07      	ble.n	f9e4 <_malloc_trim_r+0x64>
    f9d4:	4b10      	ldr	r3, [pc, #64]	(fa18 <.text+0xfa18>)
    f9d6:	681b      	ldr	r3, [r3, #0]
    f9d8:	4a10      	ldr	r2, [pc, #64]	(fa1c <.text+0xfa1c>)
    f9da:	1ac3      	subs	r3, r0, r3
    f9dc:	6013      	str	r3, [r2, #0]
    f9de:	2301      	movs	r3, #1
    f9e0:	430b      	orrs	r3, r1
    f9e2:	6063      	str	r3, [r4, #4]
    f9e4:	1c28      	adds	r0, r5, #0
    f9e6:	f000 fda7 	bl	10538 <__malloc_unlock>
    f9ea:	2000      	movs	r0, #0
    f9ec:	e00c      	b.n	fa08 <_malloc_trim_r+0x88>
    f9ee:	2201      	movs	r2, #1
    f9f0:	1b33      	subs	r3, r6, r4
    f9f2:	4313      	orrs	r3, r2
    f9f4:	68b9      	ldr	r1, [r7, #8]
    f9f6:	4a09      	ldr	r2, [pc, #36]	(fa1c <.text+0xfa1c>)
    f9f8:	604b      	str	r3, [r1, #4]
    f9fa:	6813      	ldr	r3, [r2, #0]
    f9fc:	1b1b      	subs	r3, r3, r4
    f9fe:	1c28      	adds	r0, r5, #0
    fa00:	6013      	str	r3, [r2, #0]
    fa02:	f000 fd99 	bl	10538 <__malloc_unlock>
    fa06:	2001      	movs	r0, #1
    fa08:	bcf0      	pop	{r4, r5, r6, r7}
    fa0a:	bc02      	pop	{r1}
    fa0c:	4708      	bx	r1
    fa0e:	0000      	lsls	r0, r0, #0
    fa10:	0444      	lsls	r4, r0, #17
    fa12:	4000      	ands	r0, r0
    fa14:	0fef      	lsrs	r7, r5, #31
    fa16:	0000      	lsls	r0, r0, #0
    fa18:	0850      	lsrs	r0, r2, #1
    fa1a:	4000      	ands	r0, r0
    fa1c:	1250      	asrs	r0, r2, #9
    fa1e:	4000      	ands	r0, r0

0000fa20 <_free_r>:
    fa20:	b5f0      	push	{r4, r5, r6, r7, lr}
    fa22:	b081      	sub	sp, #4
    fa24:	9000      	str	r0, [sp, #0]
    fa26:	1c0c      	adds	r4, r1, #0
    fa28:	2900      	cmp	r1, #0
    fa2a:	d100      	bne.n	fa2e <_free_r+0xe>
    fa2c:	e0bd      	b.n	fbaa <_free_r+0x18a>
    fa2e:	1c26      	adds	r6, r4, #0
    fa30:	3e08      	subs	r6, #8
    fa32:	f000 fd7f 	bl	10534 <__malloc_lock>
    fa36:	6871      	ldr	r1, [r6, #4]
    fa38:	2201      	movs	r2, #1
    fa3a:	1c0c      	adds	r4, r1, #0
    fa3c:	4394      	bics	r4, r2
    fa3e:	1930      	adds	r0, r6, r4
    fa40:	4694      	mov	ip, r2
    fa42:	6842      	ldr	r2, [r0, #4]
    fa44:	4f5b      	ldr	r7, [pc, #364]	(fbb4 <.text+0xfbb4>)
    fa46:	2303      	movs	r3, #3
    fa48:	1c15      	adds	r5, r2, #0
    fa4a:	439d      	bics	r5, r3
    fa4c:	68bb      	ldr	r3, [r7, #8]
    fa4e:	4662      	mov	r2, ip
    fa50:	4011      	ands	r1, r2
    fa52:	4298      	cmp	r0, r3
    fa54:	d118      	bne.n	fa88 <_free_r+0x68>
    fa56:	1960      	adds	r0, r4, r5
    fa58:	2900      	cmp	r1, #0
    fa5a:	d106      	bne.n	fa6a <_free_r+0x4a>
    fa5c:	6833      	ldr	r3, [r6, #0]
    fa5e:	1af6      	subs	r6, r6, r3
    fa60:	68f2      	ldr	r2, [r6, #12]
    fa62:	18c0      	adds	r0, r0, r3
    fa64:	68b3      	ldr	r3, [r6, #8]
    fa66:	60da      	str	r2, [r3, #12]
    fa68:	6093      	str	r3, [r2, #8]
    fa6a:	4663      	mov	r3, ip
    fa6c:	4303      	orrs	r3, r0
    fa6e:	6073      	str	r3, [r6, #4]
    fa70:	4b51      	ldr	r3, [pc, #324]	(fbb8 <.text+0xfbb8>)
    fa72:	681b      	ldr	r3, [r3, #0]
    fa74:	60be      	str	r6, [r7, #8]
    fa76:	4298      	cmp	r0, r3
    fa78:	d200      	bcs.n	fa7c <_free_r+0x5c>
    fa7a:	e093      	b.n	fba4 <_free_r+0x184>
    fa7c:	4b4f      	ldr	r3, [pc, #316]	(fbbc <.text+0xfbbc>)
    fa7e:	9800      	ldr	r0, [sp, #0]
    fa80:	6819      	ldr	r1, [r3, #0]
    fa82:	f7ff ff7d 	bl	f980 <_malloc_trim_r>
    fa86:	e08d      	b.n	fba4 <_free_r+0x184>
    fa88:	6045      	str	r5, [r0, #4]
    fa8a:	2900      	cmp	r1, #0
    fa8c:	d10c      	bne.n	faa8 <_free_r+0x88>
    fa8e:	6833      	ldr	r3, [r6, #0]
    fa90:	1af6      	subs	r6, r6, r3
    fa92:	18e4      	adds	r4, r4, r3
    fa94:	68b2      	ldr	r2, [r6, #8]
    fa96:	1c3b      	adds	r3, r7, #0
    fa98:	3308      	adds	r3, #8
    fa9a:	429a      	cmp	r2, r3
    fa9c:	d101      	bne.n	faa2 <_free_r+0x82>
    fa9e:	2101      	movs	r1, #1
    faa0:	e003      	b.n	faaa <_free_r+0x8a>
    faa2:	68f3      	ldr	r3, [r6, #12]
    faa4:	60d3      	str	r3, [r2, #12]
    faa6:	609a      	str	r2, [r3, #8]
    faa8:	2100      	movs	r1, #0
    faaa:	1943      	adds	r3, r0, r5
    faac:	685b      	ldr	r3, [r3, #4]
    faae:	2201      	movs	r2, #1
    fab0:	4694      	mov	ip, r2
    fab2:	4213      	tst	r3, r2
    fab4:	d114      	bne.n	fae0 <_free_r+0xc0>
    fab6:	1964      	adds	r4, r4, r5
    fab8:	2900      	cmp	r1, #0
    faba:	d10d      	bne.n	fad8 <_free_r+0xb8>
    fabc:	4b3d      	ldr	r3, [pc, #244]	(fbb4 <.text+0xfbb4>)
    fabe:	6882      	ldr	r2, [r0, #8]
    fac0:	3308      	adds	r3, #8
    fac2:	429a      	cmp	r2, r3
    fac4:	d108      	bne.n	fad8 <_free_r+0xb8>
    fac6:	4663      	mov	r3, ip
    fac8:	4323      	orrs	r3, r4
    faca:	60d6      	str	r6, [r2, #12]
    facc:	6096      	str	r6, [r2, #8]
    face:	60f2      	str	r2, [r6, #12]
    fad0:	60b2      	str	r2, [r6, #8]
    fad2:	6073      	str	r3, [r6, #4]
    fad4:	5134      	str	r4, [r6, r4]
    fad6:	e065      	b.n	fba4 <_free_r+0x184>
    fad8:	68c2      	ldr	r2, [r0, #12]
    fada:	6883      	ldr	r3, [r0, #8]
    fadc:	60da      	str	r2, [r3, #12]
    fade:	6093      	str	r3, [r2, #8]
    fae0:	2001      	movs	r0, #1
    fae2:	1c23      	adds	r3, r4, #0
    fae4:	4303      	orrs	r3, r0
    fae6:	6073      	str	r3, [r6, #4]
    fae8:	5134      	str	r4, [r6, r4]
    faea:	2900      	cmp	r1, #0
    faec:	d15a      	bne.n	fba4 <_free_r+0x184>
    faee:	4b34      	ldr	r3, [pc, #208]	(fbc0 <.text+0xfbc0>)
    faf0:	429c      	cmp	r4, r3
    faf2:	d812      	bhi.n	fb1a <_free_r+0xfa>
    faf4:	08e1      	lsrs	r1, r4, #3
    faf6:	1c0a      	adds	r2, r1, #0
    faf8:	2900      	cmp	r1, #0
    fafa:	da00      	bge.n	fafe <_free_r+0xde>
    fafc:	1cca      	adds	r2, r1, #3
    fafe:	1092      	asrs	r2, r2, #2
    fb00:	687b      	ldr	r3, [r7, #4]
    fb02:	4090      	lsls	r0, r2
    fb04:	4303      	orrs	r3, r0
    fb06:	4a2b      	ldr	r2, [pc, #172]	(fbb4 <.text+0xfbb4>)
    fb08:	607b      	str	r3, [r7, #4]
    fb0a:	00cb      	lsls	r3, r1, #3
    fb0c:	189b      	adds	r3, r3, r2
    fb0e:	689a      	ldr	r2, [r3, #8]
    fb10:	60f3      	str	r3, [r6, #12]
    fb12:	60b2      	str	r2, [r6, #8]
    fb14:	60d6      	str	r6, [r2, #12]
    fb16:	609e      	str	r6, [r3, #8]
    fb18:	e044      	b.n	fba4 <_free_r+0x184>
    fb1a:	0a62      	lsrs	r2, r4, #9
    fb1c:	2a00      	cmp	r2, #0
    fb1e:	d101      	bne.n	fb24 <_free_r+0x104>
    fb20:	08e1      	lsrs	r1, r4, #3
    fb22:	e020      	b.n	fb66 <_free_r+0x146>
    fb24:	2a04      	cmp	r2, #4
    fb26:	d803      	bhi.n	fb30 <_free_r+0x110>
    fb28:	09a3      	lsrs	r3, r4, #6
    fb2a:	1c19      	adds	r1, r3, #0
    fb2c:	3138      	adds	r1, #56
    fb2e:	e01a      	b.n	fb66 <_free_r+0x146>
    fb30:	2a14      	cmp	r2, #20
    fb32:	d802      	bhi.n	fb3a <_free_r+0x11a>
    fb34:	1c11      	adds	r1, r2, #0
    fb36:	315b      	adds	r1, #91
    fb38:	e015      	b.n	fb66 <_free_r+0x146>
    fb3a:	2a54      	cmp	r2, #84
    fb3c:	d803      	bhi.n	fb46 <_free_r+0x126>
    fb3e:	0b23      	lsrs	r3, r4, #12
    fb40:	1c19      	adds	r1, r3, #0
    fb42:	316e      	adds	r1, #110
    fb44:	e00f      	b.n	fb66 <_free_r+0x146>
    fb46:	23aa      	movs	r3, #170
    fb48:	005b      	lsls	r3, r3, #1
    fb4a:	429a      	cmp	r2, r3
    fb4c:	d803      	bhi.n	fb56 <_free_r+0x136>
    fb4e:	0be3      	lsrs	r3, r4, #15
    fb50:	1c19      	adds	r1, r3, #0
    fb52:	3177      	adds	r1, #119
    fb54:	e007      	b.n	fb66 <_free_r+0x146>
    fb56:	4b1b      	ldr	r3, [pc, #108]	(fbc4 <.text+0xfbc4>)
    fb58:	429a      	cmp	r2, r3
    fb5a:	d901      	bls.n	fb60 <_free_r+0x140>
    fb5c:	217e      	movs	r1, #126
    fb5e:	e002      	b.n	fb66 <_free_r+0x146>
    fb60:	0ca3      	lsrs	r3, r4, #18
    fb62:	1c19      	adds	r1, r3, #0
    fb64:	317c      	adds	r1, #124
    fb66:	4a13      	ldr	r2, [pc, #76]	(fbb4 <.text+0xfbb4>)
    fb68:	00cb      	lsls	r3, r1, #3
    fb6a:	189d      	adds	r5, r3, r2
    fb6c:	68a8      	ldr	r0, [r5, #8]
    fb6e:	42a8      	cmp	r0, r5
    fb70:	d10e      	bne.n	fb90 <_free_r+0x170>
    fb72:	1c0b      	adds	r3, r1, #0
    fb74:	2900      	cmp	r1, #0
    fb76:	da00      	bge.n	fb7a <_free_r+0x15a>
    fb78:	3303      	adds	r3, #3
    fb7a:	109b      	asrs	r3, r3, #2
    fb7c:	2201      	movs	r2, #1
    fb7e:	409a      	lsls	r2, r3
    fb80:	687b      	ldr	r3, [r7, #4]
    fb82:	4313      	orrs	r3, r2
    fb84:	607b      	str	r3, [r7, #4]
    fb86:	1c03      	adds	r3, r0, #0
    fb88:	e008      	b.n	fb9c <_free_r+0x17c>
    fb8a:	6880      	ldr	r0, [r0, #8]
    fb8c:	42a8      	cmp	r0, r5
    fb8e:	d004      	beq.n	fb9a <_free_r+0x17a>
    fb90:	6843      	ldr	r3, [r0, #4]
    fb92:	2203      	movs	r2, #3
    fb94:	4393      	bics	r3, r2
    fb96:	429c      	cmp	r4, r3
    fb98:	d3f7      	bcc.n	fb8a <_free_r+0x16a>
    fb9a:	68c3      	ldr	r3, [r0, #12]
    fb9c:	60f3      	str	r3, [r6, #12]
    fb9e:	60b0      	str	r0, [r6, #8]
    fba0:	60c6      	str	r6, [r0, #12]
    fba2:	609e      	str	r6, [r3, #8]
    fba4:	9800      	ldr	r0, [sp, #0]
    fba6:	f000 fcc7 	bl	10538 <__malloc_unlock>
    fbaa:	b001      	add	sp, #4
    fbac:	bcf0      	pop	{r4, r5, r6, r7}
    fbae:	bc01      	pop	{r0}
    fbb0:	4700      	bx	r0
    fbb2:	0000      	lsls	r0, r0, #0
    fbb4:	0444      	lsls	r4, r0, #17
    fbb6:	4000      	ands	r0, r0
    fbb8:	084c      	lsrs	r4, r1, #1
    fbba:	4000      	ands	r0, r0
    fbbc:	1244      	asrs	r4, r0, #9
    fbbe:	4000      	ands	r0, r0
    fbc0:	01ff      	lsls	r7, r7, #7
    fbc2:	0000      	lsls	r0, r0, #0
    fbc4:	0554      	lsls	r4, r2, #21
	...

0000fbc8 <__sfvwrite>:
    fbc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    fbca:	688b      	ldr	r3, [r1, #8]
    fbcc:	b087      	sub	sp, #28
    fbce:	1c05      	adds	r5, r0, #0
    fbd0:	9100      	str	r1, [sp, #0]
    fbd2:	2b00      	cmp	r3, #0
    fbd4:	d100      	bne.n	fbd8 <__sfvwrite+0x10>
    fbd6:	e11c      	b.n	fe12 <__sfvwrite+0x24a>
    fbd8:	8983      	ldrh	r3, [r0, #12]
    fbda:	071a      	lsls	r2, r3, #28
    fbdc:	d502      	bpl.n	fbe4 <__sfvwrite+0x1c>
    fbde:	6903      	ldr	r3, [r0, #16]
    fbe0:	2b00      	cmp	r3, #0
    fbe2:	d105      	bne.n	fbf0 <__sfvwrite+0x28>
    fbe4:	1c28      	adds	r0, r5, #0
    fbe6:	f7fe fecd 	bl	e984 <__swsetup>
    fbea:	2800      	cmp	r0, #0
    fbec:	d000      	beq.n	fbf0 <__sfvwrite+0x28>
    fbee:	e10d      	b.n	fe0c <__sfvwrite+0x244>
    fbf0:	9b00      	ldr	r3, [sp, #0]
    fbf2:	681b      	ldr	r3, [r3, #0]
    fbf4:	9304      	str	r3, [sp, #16]
    fbf6:	89ab      	ldrh	r3, [r5, #12]
    fbf8:	079a      	lsls	r2, r3, #30
    fbfa:	d521      	bpl.n	fc40 <__sfvwrite+0x78>
    fbfc:	2400      	movs	r4, #0
    fbfe:	2600      	movs	r6, #0
    fc00:	e004      	b.n	fc0c <__sfvwrite+0x44>
    fc02:	9b04      	ldr	r3, [sp, #16]
    fc04:	681e      	ldr	r6, [r3, #0]
    fc06:	685c      	ldr	r4, [r3, #4]
    fc08:	3308      	adds	r3, #8
    fc0a:	9304      	str	r3, [sp, #16]
    fc0c:	2c00      	cmp	r4, #0
    fc0e:	d0f8      	beq.n	fc02 <__sfvwrite+0x3a>
    fc10:	2380      	movs	r3, #128
    fc12:	00db      	lsls	r3, r3, #3
    fc14:	69e8      	ldr	r0, [r5, #28]
    fc16:	1c22      	adds	r2, r4, #0
    fc18:	429c      	cmp	r4, r3
    fc1a:	d900      	bls.n	fc1e <__sfvwrite+0x56>
    fc1c:	1c1a      	adds	r2, r3, #0
    fc1e:	6a6b      	ldr	r3, [r5, #36]
    fc20:	1c31      	adds	r1, r6, #0
    fc22:	f000 f8fd 	bl	fe20 <.text+0xfe20>
    fc26:	2800      	cmp	r0, #0
    fc28:	dc00      	bgt.n	fc2c <__sfvwrite+0x64>
    fc2a:	e0eb      	b.n	fe04 <__sfvwrite+0x23c>
    fc2c:	9a00      	ldr	r2, [sp, #0]
    fc2e:	6893      	ldr	r3, [r2, #8]
    fc30:	1a1b      	subs	r3, r3, r0
    fc32:	6093      	str	r3, [r2, #8]
    fc34:	2b00      	cmp	r3, #0
    fc36:	d100      	bne.n	fc3a <__sfvwrite+0x72>
    fc38:	e0eb      	b.n	fe12 <__sfvwrite+0x24a>
    fc3a:	1836      	adds	r6, r6, r0
    fc3c:	1a24      	subs	r4, r4, r0
    fc3e:	e7e5      	b.n	fc0c <__sfvwrite+0x44>
    fc40:	07da      	lsls	r2, r3, #31
    fc42:	d50a      	bpl.n	fc5a <__sfvwrite+0x92>
    fc44:	2300      	movs	r3, #0
    fc46:	2700      	movs	r7, #0
    fc48:	9302      	str	r3, [sp, #8]
    fc4a:	9303      	str	r3, [sp, #12]
    fc4c:	9305      	str	r3, [sp, #20]
    fc4e:	e07b      	b.n	fd48 <__sfvwrite+0x180>
    fc50:	6820      	ldr	r0, [r4, #0]
    fc52:	6929      	ldr	r1, [r5, #16]
    fc54:	f7ff fee4 	bl	fa20 <_free_r>
    fc58:	e0d4      	b.n	fe04 <__sfvwrite+0x23c>
    fc5a:	2600      	movs	r6, #0
    fc5c:	9606      	str	r6, [sp, #24]
    fc5e:	e006      	b.n	fc6e <__sfvwrite+0xa6>
    fc60:	9a04      	ldr	r2, [sp, #16]
    fc62:	9b04      	ldr	r3, [sp, #16]
    fc64:	6812      	ldr	r2, [r2, #0]
    fc66:	685e      	ldr	r6, [r3, #4]
    fc68:	3308      	adds	r3, #8
    fc6a:	9206      	str	r2, [sp, #24]
    fc6c:	9304      	str	r3, [sp, #16]
    fc6e:	2e00      	cmp	r6, #0
    fc70:	d0f6      	beq.n	fc60 <__sfvwrite+0x98>
    fc72:	89ab      	ldrh	r3, [r5, #12]
    fc74:	68ac      	ldr	r4, [r5, #8]
    fc76:	059a      	lsls	r2, r3, #22
    fc78:	d526      	bpl.n	fcc8 <__sfvwrite+0x100>
    fc7a:	42a6      	cmp	r6, r4
    fc7c:	d914      	bls.n	fca8 <__sfvwrite+0xe0>
    fc7e:	061a      	lsls	r2, r3, #24
    fc80:	d512      	bpl.n	fca8 <__sfvwrite+0xe0>
    fc82:	682b      	ldr	r3, [r5, #0]
    fc84:	6929      	ldr	r1, [r5, #16]
    fc86:	4c65      	ldr	r4, [pc, #404]	(fe1c <.text+0xfe1c>)
    fc88:	1a5f      	subs	r7, r3, r1
    fc8a:	19bb      	adds	r3, r7, r6
    fc8c:	6820      	ldr	r0, [r4, #0]
    fc8e:	1c1a      	adds	r2, r3, #0
    fc90:	9301      	str	r3, [sp, #4]
    fc92:	f001 f86d 	bl	10d70 <_realloc_r>
    fc96:	2800      	cmp	r0, #0
    fc98:	d0da      	beq.n	fc50 <__sfvwrite+0x88>
    fc9a:	9a01      	ldr	r2, [sp, #4]
    fc9c:	19c3      	adds	r3, r0, r7
    fc9e:	6128      	str	r0, [r5, #16]
    fca0:	602b      	str	r3, [r5, #0]
    fca2:	616a      	str	r2, [r5, #20]
    fca4:	60ae      	str	r6, [r5, #8]
    fca6:	1c34      	adds	r4, r6, #0
    fca8:	42a6      	cmp	r6, r4
    fcaa:	d200      	bcs.n	fcae <__sfvwrite+0xe6>
    fcac:	1c34      	adds	r4, r6, #0
    fcae:	1c22      	adds	r2, r4, #0
    fcb0:	6828      	ldr	r0, [r5, #0]
    fcb2:	9906      	ldr	r1, [sp, #24]
    fcb4:	f000 fc1a 	bl	104ec <memmove>
    fcb8:	68ab      	ldr	r3, [r5, #8]
    fcba:	1b1b      	subs	r3, r3, r4
    fcbc:	60ab      	str	r3, [r5, #8]
    fcbe:	682b      	ldr	r3, [r5, #0]
    fcc0:	191b      	adds	r3, r3, r4
    fcc2:	1c34      	adds	r4, r6, #0
    fcc4:	602b      	str	r3, [r5, #0]
    fcc6:	e029      	b.n	fd1c <__sfvwrite+0x154>
    fcc8:	6828      	ldr	r0, [r5, #0]
    fcca:	692b      	ldr	r3, [r5, #16]
    fccc:	4298      	cmp	r0, r3
    fcce:	d90e      	bls.n	fcee <__sfvwrite+0x126>
    fcd0:	42a6      	cmp	r6, r4
    fcd2:	d90c      	bls.n	fcee <__sfvwrite+0x126>
    fcd4:	9906      	ldr	r1, [sp, #24]
    fcd6:	1c22      	adds	r2, r4, #0
    fcd8:	f000 fc08 	bl	104ec <memmove>
    fcdc:	682b      	ldr	r3, [r5, #0]
    fcde:	191b      	adds	r3, r3, r4
    fce0:	602b      	str	r3, [r5, #0]
    fce2:	1c28      	adds	r0, r5, #0
    fce4:	f7ff fd30 	bl	f748 <fflush>
    fce8:	2800      	cmp	r0, #0
    fcea:	d017      	beq.n	fd1c <__sfvwrite+0x154>
    fcec:	e08a      	b.n	fe04 <__sfvwrite+0x23c>
    fcee:	696a      	ldr	r2, [r5, #20]
    fcf0:	4296      	cmp	r6, r2
    fcf2:	d308      	bcc.n	fd06 <__sfvwrite+0x13e>
    fcf4:	69e8      	ldr	r0, [r5, #28]
    fcf6:	6a6b      	ldr	r3, [r5, #36]
    fcf8:	9906      	ldr	r1, [sp, #24]
    fcfa:	f000 f891 	bl	fe20 <.text+0xfe20>
    fcfe:	1c04      	adds	r4, r0, #0
    fd00:	2800      	cmp	r0, #0
    fd02:	dc0b      	bgt.n	fd1c <__sfvwrite+0x154>
    fd04:	e07e      	b.n	fe04 <__sfvwrite+0x23c>
    fd06:	9906      	ldr	r1, [sp, #24]
    fd08:	1c32      	adds	r2, r6, #0
    fd0a:	f000 fbef 	bl	104ec <memmove>
    fd0e:	68ab      	ldr	r3, [r5, #8]
    fd10:	1b9b      	subs	r3, r3, r6
    fd12:	60ab      	str	r3, [r5, #8]
    fd14:	682b      	ldr	r3, [r5, #0]
    fd16:	199b      	adds	r3, r3, r6
    fd18:	602b      	str	r3, [r5, #0]
    fd1a:	1c34      	adds	r4, r6, #0
    fd1c:	9a00      	ldr	r2, [sp, #0]
    fd1e:	6893      	ldr	r3, [r2, #8]
    fd20:	1b1b      	subs	r3, r3, r4
    fd22:	6093      	str	r3, [r2, #8]
    fd24:	2b00      	cmp	r3, #0
    fd26:	d074      	beq.n	fe12 <__sfvwrite+0x24a>
    fd28:	9b06      	ldr	r3, [sp, #24]
    fd2a:	1b36      	subs	r6, r6, r4
    fd2c:	191b      	adds	r3, r3, r4
    fd2e:	9306      	str	r3, [sp, #24]
    fd30:	e79d      	b.n	fc6e <__sfvwrite+0xa6>
    fd32:	9a04      	ldr	r2, [sp, #16]
    fd34:	9b04      	ldr	r3, [sp, #16]
    fd36:	6812      	ldr	r2, [r2, #0]
    fd38:	685b      	ldr	r3, [r3, #4]
    fd3a:	9203      	str	r2, [sp, #12]
    fd3c:	9a04      	ldr	r2, [sp, #16]
    fd3e:	9302      	str	r3, [sp, #8]
    fd40:	3208      	adds	r2, #8
    fd42:	2300      	movs	r3, #0
    fd44:	9204      	str	r2, [sp, #16]
    fd46:	9305      	str	r3, [sp, #20]
    fd48:	9a02      	ldr	r2, [sp, #8]
    fd4a:	2a00      	cmp	r2, #0
    fd4c:	d0f1      	beq.n	fd32 <__sfvwrite+0x16a>
    fd4e:	9b05      	ldr	r3, [sp, #20]
    fd50:	2b00      	cmp	r3, #0
    fd52:	d10f      	bne.n	fd74 <__sfvwrite+0x1ac>
    fd54:	9803      	ldr	r0, [sp, #12]
    fd56:	210a      	movs	r1, #10
    fd58:	f000 fbbc 	bl	104d4 <memchr>
    fd5c:	2800      	cmp	r0, #0
    fd5e:	d005      	beq.n	fd6c <__sfvwrite+0x1a4>
    fd60:	9a03      	ldr	r2, [sp, #12]
    fd62:	1a83      	subs	r3, r0, r2
    fd64:	1c5f      	adds	r7, r3, #1
    fd66:	2301      	movs	r3, #1
    fd68:	9305      	str	r3, [sp, #20]
    fd6a:	e003      	b.n	fd74 <__sfvwrite+0x1ac>
    fd6c:	9f02      	ldr	r7, [sp, #8]
    fd6e:	2201      	movs	r2, #1
    fd70:	9205      	str	r2, [sp, #20]
    fd72:	3701      	adds	r7, #1
    fd74:	9b02      	ldr	r3, [sp, #8]
    fd76:	1c3e      	adds	r6, r7, #0
    fd78:	429f      	cmp	r7, r3
    fd7a:	d900      	bls.n	fd7e <__sfvwrite+0x1b6>
    fd7c:	1c1e      	adds	r6, r3, #0
    fd7e:	6828      	ldr	r0, [r5, #0]
    fd80:	692b      	ldr	r3, [r5, #16]
    fd82:	68a9      	ldr	r1, [r5, #8]
    fd84:	696a      	ldr	r2, [r5, #20]
    fd86:	4298      	cmp	r0, r3
    fd88:	d90f      	bls.n	fdaa <__sfvwrite+0x1e2>
    fd8a:	188c      	adds	r4, r1, r2
    fd8c:	42a6      	cmp	r6, r4
    fd8e:	dd0c      	ble.n	fdaa <__sfvwrite+0x1e2>
    fd90:	9903      	ldr	r1, [sp, #12]
    fd92:	1c22      	adds	r2, r4, #0
    fd94:	f000 fbaa 	bl	104ec <memmove>
    fd98:	682b      	ldr	r3, [r5, #0]
    fd9a:	191b      	adds	r3, r3, r4
    fd9c:	602b      	str	r3, [r5, #0]
    fd9e:	1c28      	adds	r0, r5, #0
    fda0:	f7ff fcd2 	bl	f748 <fflush>
    fda4:	2800      	cmp	r0, #0
    fda6:	d016      	beq.n	fdd6 <__sfvwrite+0x20e>
    fda8:	e02c      	b.n	fe04 <__sfvwrite+0x23c>
    fdaa:	4296      	cmp	r6, r2
    fdac:	db08      	blt.n	fdc0 <__sfvwrite+0x1f8>
    fdae:	69e8      	ldr	r0, [r5, #28]
    fdb0:	6a6b      	ldr	r3, [r5, #36]
    fdb2:	9903      	ldr	r1, [sp, #12]
    fdb4:	f000 f834 	bl	fe20 <.text+0xfe20>
    fdb8:	1c04      	adds	r4, r0, #0
    fdba:	2800      	cmp	r0, #0
    fdbc:	dc0b      	bgt.n	fdd6 <__sfvwrite+0x20e>
    fdbe:	e021      	b.n	fe04 <__sfvwrite+0x23c>
    fdc0:	9903      	ldr	r1, [sp, #12]
    fdc2:	1c32      	adds	r2, r6, #0
    fdc4:	f000 fb92 	bl	104ec <memmove>
    fdc8:	68ab      	ldr	r3, [r5, #8]
    fdca:	1b9b      	subs	r3, r3, r6
    fdcc:	60ab      	str	r3, [r5, #8]
    fdce:	682b      	ldr	r3, [r5, #0]
    fdd0:	199b      	adds	r3, r3, r6
    fdd2:	602b      	str	r3, [r5, #0]
    fdd4:	1c34      	adds	r4, r6, #0
    fdd6:	1b3f      	subs	r7, r7, r4
    fdd8:	2f00      	cmp	r7, #0
    fdda:	d106      	bne.n	fdea <__sfvwrite+0x222>
    fddc:	1c28      	adds	r0, r5, #0
    fdde:	f7ff fcb3 	bl	f748 <fflush>
    fde2:	2800      	cmp	r0, #0
    fde4:	d10e      	bne.n	fe04 <__sfvwrite+0x23c>
    fde6:	2200      	movs	r2, #0
    fde8:	9205      	str	r2, [sp, #20]
    fdea:	9a00      	ldr	r2, [sp, #0]
    fdec:	6893      	ldr	r3, [r2, #8]
    fdee:	1b1b      	subs	r3, r3, r4
    fdf0:	6093      	str	r3, [r2, #8]
    fdf2:	2b00      	cmp	r3, #0
    fdf4:	d00d      	beq.n	fe12 <__sfvwrite+0x24a>
    fdf6:	9b03      	ldr	r3, [sp, #12]
    fdf8:	9a02      	ldr	r2, [sp, #8]
    fdfa:	191b      	adds	r3, r3, r4
    fdfc:	1b12      	subs	r2, r2, r4
    fdfe:	9303      	str	r3, [sp, #12]
    fe00:	9202      	str	r2, [sp, #8]
    fe02:	e7a1      	b.n	fd48 <__sfvwrite+0x180>
    fe04:	89ab      	ldrh	r3, [r5, #12]
    fe06:	2240      	movs	r2, #64
    fe08:	4313      	orrs	r3, r2
    fe0a:	81ab      	strh	r3, [r5, #12]
    fe0c:	2001      	movs	r0, #1
    fe0e:	4240      	negs	r0, r0
    fe10:	e000      	b.n	fe14 <__sfvwrite+0x24c>
    fe12:	2000      	movs	r0, #0
    fe14:	b007      	add	sp, #28
    fe16:	bcf0      	pop	{r4, r5, r6, r7}
    fe18:	bc02      	pop	{r1}
    fe1a:	4708      	bx	r1
    fe1c:	0030      	lsls	r0, r6, #0
    fe1e:	4000      	ands	r0, r0
    fe20:	4718      	bx	r3
    fe22:	46c0      	nop			(mov r8, r8)

0000fe24 <_fwalk_reent>:
    fe24:	b5f0      	push	{r4, r5, r6, r7, lr}
    fe26:	b082      	sub	sp, #8
    fe28:	9001      	str	r0, [sp, #4]
    fe2a:	9100      	str	r1, [sp, #0]
    fe2c:	f7ff fd1a 	bl	f864 <__sfp_lock_acquire>
    fe30:	9a01      	ldr	r2, [sp, #4]
    fe32:	23b8      	movs	r3, #184
    fe34:	009b      	lsls	r3, r3, #2
    fe36:	18d5      	adds	r5, r2, r3
    fe38:	2700      	movs	r7, #0
    fe3a:	e017      	b.n	fe6c <_fwalk_reent+0x48>
    fe3c:	68ab      	ldr	r3, [r5, #8]
    fe3e:	686e      	ldr	r6, [r5, #4]
    fe40:	1c1c      	adds	r4, r3, #0
    fe42:	340c      	adds	r4, #12
    fe44:	e00d      	b.n	fe62 <_fwalk_reent+0x3e>
    fe46:	2200      	movs	r2, #0
    fe48:	5ea3      	ldrsh	r3, [r4, r2]
    fe4a:	2b00      	cmp	r3, #0
    fe4c:	d008      	beq.n	fe60 <_fwalk_reent+0x3c>
    fe4e:	2202      	movs	r2, #2
    fe50:	5ea3      	ldrsh	r3, [r4, r2]
    fe52:	3301      	adds	r3, #1
    fe54:	d004      	beq.n	fe60 <_fwalk_reent+0x3c>
    fe56:	9801      	ldr	r0, [sp, #4]
    fe58:	9b00      	ldr	r3, [sp, #0]
    fe5a:	f000 f83c 	bl	fed6 <_fwalk+0x56>
    fe5e:	4307      	orrs	r7, r0
    fe60:	345c      	adds	r4, #92
    fe62:	1c21      	adds	r1, r4, #0
    fe64:	390c      	subs	r1, #12
    fe66:	3e01      	subs	r6, #1
    fe68:	d5ed      	bpl.n	fe46 <_fwalk_reent+0x22>
    fe6a:	682d      	ldr	r5, [r5, #0]
    fe6c:	2d00      	cmp	r5, #0
    fe6e:	d1e5      	bne.n	fe3c <_fwalk_reent+0x18>
    fe70:	f7ff fcfa 	bl	f868 <__sfp_lock_release>
    fe74:	1c38      	adds	r0, r7, #0
    fe76:	b002      	add	sp, #8
    fe78:	bcf0      	pop	{r4, r5, r6, r7}
    fe7a:	bc02      	pop	{r1}
    fe7c:	4708      	bx	r1
	...

0000fe80 <_fwalk>:
    fe80:	b5f0      	push	{r4, r5, r6, r7, lr}
    fe82:	b081      	sub	sp, #4
    fe84:	1c04      	adds	r4, r0, #0
    fe86:	9100      	str	r1, [sp, #0]
    fe88:	f7ff fcec 	bl	f864 <__sfp_lock_acquire>
    fe8c:	22b8      	movs	r2, #184
    fe8e:	0092      	lsls	r2, r2, #2
    fe90:	18a5      	adds	r5, r4, r2
    fe92:	2700      	movs	r7, #0
    fe94:	e016      	b.n	fec4 <_fwalk+0x44>
    fe96:	68ab      	ldr	r3, [r5, #8]
    fe98:	686e      	ldr	r6, [r5, #4]
    fe9a:	1c1c      	adds	r4, r3, #0
    fe9c:	340c      	adds	r4, #12
    fe9e:	e00c      	b.n	feba <_fwalk+0x3a>
    fea0:	2200      	movs	r2, #0
    fea2:	5ea3      	ldrsh	r3, [r4, r2]
    fea4:	2b00      	cmp	r3, #0
    fea6:	d007      	beq.n	feb8 <_fwalk+0x38>
    fea8:	2202      	movs	r2, #2
    feaa:	5ea3      	ldrsh	r3, [r4, r2]
    feac:	3301      	adds	r3, #1
    feae:	d003      	beq.n	feb8 <_fwalk+0x38>
    feb0:	9b00      	ldr	r3, [sp, #0]
    feb2:	f000 f810 	bl	fed6 <_fwalk+0x56>
    feb6:	4307      	orrs	r7, r0
    feb8:	345c      	adds	r4, #92
    feba:	1c20      	adds	r0, r4, #0
    febc:	380c      	subs	r0, #12
    febe:	3e01      	subs	r6, #1
    fec0:	d5ee      	bpl.n	fea0 <_fwalk+0x20>
    fec2:	682d      	ldr	r5, [r5, #0]
    fec4:	2d00      	cmp	r5, #0
    fec6:	d1e6      	bne.n	fe96 <_fwalk+0x16>
    fec8:	f7ff fcce 	bl	f868 <__sfp_lock_release>
    fecc:	1c38      	adds	r0, r7, #0
    fece:	b001      	add	sp, #4
    fed0:	bcf0      	pop	{r4, r5, r6, r7}
    fed2:	bc02      	pop	{r1}
    fed4:	4708      	bx	r1
    fed6:	4718      	bx	r3

0000fed8 <__locale_charset>:
    fed8:	4b01      	ldr	r3, [pc, #4]	(fee0 <.text+0xfee0>)
    feda:	6818      	ldr	r0, [r3, #0]
    fedc:	4770      	bx	lr
    fede:	0000      	lsls	r0, r0, #0
    fee0:	9df0      	ldr	r5, [sp, #960]
    fee2:	0001      	lsls	r1, r0, #0

0000fee4 <_localeconv_r>:
    fee4:	4800      	ldr	r0, [pc, #0]	(fee8 <.text+0xfee8>)
    fee6:	4770      	bx	lr
    fee8:	9dc0      	ldr	r5, [sp, #768]
    feea:	0001      	lsls	r1, r0, #0

0000feec <_setlocale_r>:
    feec:	b570      	push	{r4, r5, r6, lr}
    feee:	1c0e      	adds	r6, r1, #0
    fef0:	1c05      	adds	r5, r0, #0
    fef2:	1c14      	adds	r4, r2, #0
    fef4:	490b      	ldr	r1, [pc, #44]	(ff24 <.text+0xff24>)
    fef6:	2a00      	cmp	r2, #0
    fef8:	d101      	bne.n	fefe <_setlocale_r+0x12>
    fefa:	1c08      	adds	r0, r1, #0
    fefc:	e00f      	b.n	ff1e <_setlocale_r+0x32>
    fefe:	1c10      	adds	r0, r2, #0
    ff00:	f001 f94a 	bl	11198 <strcmp>
    ff04:	2800      	cmp	r0, #0
    ff06:	d007      	beq.n	ff18 <_setlocale_r+0x2c>
    ff08:	4907      	ldr	r1, [pc, #28]	(ff28 <.text+0xff28>)
    ff0a:	1c20      	adds	r0, r4, #0
    ff0c:	f001 f944 	bl	11198 <strcmp>
    ff10:	2800      	cmp	r0, #0
    ff12:	d001      	beq.n	ff18 <_setlocale_r+0x2c>
    ff14:	2000      	movs	r0, #0
    ff16:	e002      	b.n	ff1e <_setlocale_r+0x32>
    ff18:	632e      	str	r6, [r5, #48]
    ff1a:	636c      	str	r4, [r5, #52]
    ff1c:	4801      	ldr	r0, [pc, #4]	(ff24 <.text+0xff24>)
    ff1e:	bc70      	pop	{r4, r5, r6}
    ff20:	bc02      	pop	{r1}
    ff22:	4708      	bx	r1
    ff24:	a4bc      	add	r4, pc, #752	(adr r4,10218 <_malloc_r+0x1f0>)
    ff26:	0001      	lsls	r1, r0, #0
    ff28:	a27c      	add	r2, pc, #496	(adr r2,1011c <_malloc_r+0xf4>)
    ff2a:	0001      	lsls	r1, r0, #0

0000ff2c <setlocale>:
    ff2c:	b510      	push	{r4, lr}
    ff2e:	4b05      	ldr	r3, [pc, #20]	(ff44 <.text+0xff44>)
    ff30:	1c04      	adds	r4, r0, #0
    ff32:	1c0a      	adds	r2, r1, #0
    ff34:	6818      	ldr	r0, [r3, #0]
    ff36:	1c21      	adds	r1, r4, #0
    ff38:	f7ff ffd8 	bl	feec <_setlocale_r>
    ff3c:	bc10      	pop	{r4}
    ff3e:	bc02      	pop	{r1}
    ff40:	4708      	bx	r1
    ff42:	0000      	lsls	r0, r0, #0
    ff44:	0030      	lsls	r0, r6, #0
    ff46:	4000      	ands	r0, r0

0000ff48 <localeconv>:
    ff48:	4800      	ldr	r0, [pc, #0]	(ff4c <.text+0xff4c>)
    ff4a:	4770      	bx	lr
    ff4c:	9dc0      	ldr	r5, [sp, #768]
    ff4e:	0001      	lsls	r1, r0, #0

0000ff50 <__smakebuf>:
    ff50:	b5f0      	push	{r4, r5, r6, r7, lr}
    ff52:	8983      	ldrh	r3, [r0, #12]
    ff54:	b08f      	sub	sp, #60
    ff56:	1c04      	adds	r4, r0, #0
    ff58:	079a      	lsls	r2, r3, #30
    ff5a:	d43d      	bmi.n	ffd8 <__smakebuf+0x88>
    ff5c:	89c3      	ldrh	r3, [r0, #14]
    ff5e:	041b      	lsls	r3, r3, #16
    ff60:	1419      	asrs	r1, r3, #16
    ff62:	2900      	cmp	r1, #0
    ff64:	db06      	blt.n	ff74 <__smakebuf+0x24>
    ff66:	4b2d      	ldr	r3, [pc, #180]	(1001c <.text+0x1001c>)
    ff68:	466a      	mov	r2, sp
    ff6a:	6818      	ldr	r0, [r3, #0]
    ff6c:	f009 fad2 	bl	19514 <___fstat_r_from_thumb>
    ff70:	2800      	cmp	r0, #0
    ff72:	da06      	bge.n	ff82 <__smakebuf+0x32>
    ff74:	89a3      	ldrh	r3, [r4, #12]
    ff76:	2280      	movs	r2, #128
    ff78:	0112      	lsls	r2, r2, #4
    ff7a:	4313      	orrs	r3, r2
    ff7c:	2700      	movs	r7, #0
    ff7e:	81a3      	strh	r3, [r4, #12]
    ff80:	e01d      	b.n	ffbe <__smakebuf+0x6e>
    ff82:	23f0      	movs	r3, #240
    ff84:	9a01      	ldr	r2, [sp, #4]
    ff86:	021b      	lsls	r3, r3, #8
    ff88:	401a      	ands	r2, r3
    ff8a:	2380      	movs	r3, #128
    ff8c:	019b      	lsls	r3, r3, #6
    ff8e:	2700      	movs	r7, #0
    ff90:	429a      	cmp	r2, r3
    ff92:	d100      	bne.n	ff96 <__smakebuf+0x46>
    ff94:	2701      	movs	r7, #1
    ff96:	2380      	movs	r3, #128
    ff98:	021b      	lsls	r3, r3, #8
    ff9a:	429a      	cmp	r2, r3
    ff9c:	d10a      	bne.n	ffb4 <__smakebuf+0x64>
    ff9e:	4a20      	ldr	r2, [pc, #128]	(10020 <.text+0x10020>)
    ffa0:	6aa3      	ldr	r3, [r4, #40]
    ffa2:	4293      	cmp	r3, r2
    ffa4:	d106      	bne.n	ffb4 <__smakebuf+0x64>
    ffa6:	89a3      	ldrh	r3, [r4, #12]
    ffa8:	2280      	movs	r2, #128
    ffaa:	00d2      	lsls	r2, r2, #3
    ffac:	4313      	orrs	r3, r2
    ffae:	81a3      	strh	r3, [r4, #12]
    ffb0:	64e2      	str	r2, [r4, #76]
    ffb2:	e004      	b.n	ffbe <__smakebuf+0x6e>
    ffb4:	89a3      	ldrh	r3, [r4, #12]
    ffb6:	2280      	movs	r2, #128
    ffb8:	0112      	lsls	r2, r2, #4
    ffba:	4313      	orrs	r3, r2
    ffbc:	81a3      	strh	r3, [r4, #12]
    ffbe:	4d17      	ldr	r5, [pc, #92]	(1001c <.text+0x1001c>)
    ffc0:	2680      	movs	r6, #128
    ffc2:	00f6      	lsls	r6, r6, #3
    ffc4:	6828      	ldr	r0, [r5, #0]
    ffc6:	1c31      	adds	r1, r6, #0
    ffc8:	f000 f82e 	bl	10028 <_malloc_r>
    ffcc:	2800      	cmp	r0, #0
    ffce:	d10a      	bne.n	ffe6 <__smakebuf+0x96>
    ffd0:	89a3      	ldrh	r3, [r4, #12]
    ffd2:	2202      	movs	r2, #2
    ffd4:	4313      	orrs	r3, r2
    ffd6:	81a3      	strh	r3, [r4, #12]
    ffd8:	1c23      	adds	r3, r4, #0
    ffda:	3343      	adds	r3, #67
    ffdc:	6023      	str	r3, [r4, #0]
    ffde:	6123      	str	r3, [r4, #16]
    ffe0:	2301      	movs	r3, #1
    ffe2:	6163      	str	r3, [r4, #20]
    ffe4:	e015      	b.n	10012 <__smakebuf+0xc2>
    ffe6:	682a      	ldr	r2, [r5, #0]
    ffe8:	4b0e      	ldr	r3, [pc, #56]	(10024 <.text+0x10024>)
    ffea:	63d3      	str	r3, [r2, #60]
    ffec:	89a3      	ldrh	r3, [r4, #12]
    ffee:	2280      	movs	r2, #128
    fff0:	4313      	orrs	r3, r2
    fff2:	81a3      	strh	r3, [r4, #12]
    fff4:	6020      	str	r0, [r4, #0]
    fff6:	6120      	str	r0, [r4, #16]
    fff8:	6166      	str	r6, [r4, #20]
    fffa:	2f00      	cmp	r7, #0
    fffc:	d009      	beq.n	10012 <__smakebuf+0xc2>
    fffe:	230e      	movs	r3, #14
   10000:	5ee0      	ldrsh	r0, [r4, r3]
   10002:	f009 fa8b 	bl	1951c <__isatty_from_thumb>
   10006:	2800      	cmp	r0, #0
   10008:	d003      	beq.n	10012 <__smakebuf+0xc2>
   1000a:	89a3      	ldrh	r3, [r4, #12]
   1000c:	2201      	movs	r2, #1
   1000e:	4313      	orrs	r3, r2
   10010:	81a3      	strh	r3, [r4, #12]
   10012:	b00f      	add	sp, #60
   10014:	bcf0      	pop	{r4, r5, r6, r7}
   10016:	bc01      	pop	{r0}
   10018:	4700      	bx	r0
   1001a:	0000      	lsls	r0, r0, #0
   1001c:	0030      	lsls	r0, r6, #0
   1001e:	4000      	ands	r0, r0
   10020:	10e1      	asrs	r1, r4, #3
   10022:	0001      	lsls	r1, r0, #0
   10024:	f87d 0000 	ldr??.w	r0, [sp, r0]

00010028 <_malloc_r>:
   10028:	b5f0      	push	{r4, r5, r6, r7, lr}
   1002a:	1c0a      	adds	r2, r1, #0
   1002c:	b086      	sub	sp, #24
   1002e:	320b      	adds	r2, #11
   10030:	9000      	str	r0, [sp, #0]
   10032:	2a16      	cmp	r2, #22
   10034:	d802      	bhi.n	1003c <_malloc_r+0x14>
   10036:	2010      	movs	r0, #16
   10038:	9004      	str	r0, [sp, #16]
   1003a:	e004      	b.n	10046 <_malloc_r+0x1e>
   1003c:	2307      	movs	r3, #7
   1003e:	439a      	bics	r2, r3
   10040:	9204      	str	r2, [sp, #16]
   10042:	2a00      	cmp	r2, #0
   10044:	db02      	blt.n	1004c <_malloc_r+0x24>
   10046:	9a04      	ldr	r2, [sp, #16]
   10048:	428a      	cmp	r2, r1
   1004a:	d203      	bcs.n	10054 <_malloc_r+0x2c>
   1004c:	9800      	ldr	r0, [sp, #0]
   1004e:	230c      	movs	r3, #12
   10050:	6003      	str	r3, [r0, #0]
   10052:	e1f2      	b.n	1043a <.text+0x1043a>
   10054:	9800      	ldr	r0, [sp, #0]
   10056:	f000 fa6d 	bl	10534 <__malloc_lock>
   1005a:	4bc0      	ldr	r3, [pc, #768]	(1035c <.text+0x1035c>)
   1005c:	9904      	ldr	r1, [sp, #16]
   1005e:	4299      	cmp	r1, r3
   10060:	d816      	bhi.n	10090 <_malloc_r+0x68>
   10062:	08c9      	lsrs	r1, r1, #3
   10064:	4abe      	ldr	r2, [pc, #760]	(10360 <.text+0x10360>)
   10066:	00cb      	lsls	r3, r1, #3
   10068:	189b      	adds	r3, r3, r2
   1006a:	68dc      	ldr	r4, [r3, #12]
   1006c:	429c      	cmp	r4, r3
   1006e:	d104      	bne.n	1007a <_malloc_r+0x52>
   10070:	1c23      	adds	r3, r4, #0
   10072:	3308      	adds	r3, #8
   10074:	68dc      	ldr	r4, [r3, #12]
   10076:	429c      	cmp	r4, r3
   10078:	d008      	beq.n	1008c <_malloc_r+0x64>
   1007a:	6861      	ldr	r1, [r4, #4]
   1007c:	2303      	movs	r3, #3
   1007e:	4399      	bics	r1, r3
   10080:	68e2      	ldr	r2, [r4, #12]
   10082:	68a3      	ldr	r3, [r4, #8]
   10084:	1861      	adds	r1, r4, r1
   10086:	60da      	str	r2, [r3, #12]
   10088:	6093      	str	r3, [r2, #8]
   1008a:	e20c      	b.n	104a6 <.text+0x104a6>
   1008c:	1c8f      	adds	r7, r1, #2
   1008e:	e041      	b.n	10114 <_malloc_r+0xec>
   10090:	9b04      	ldr	r3, [sp, #16]
   10092:	0a5a      	lsrs	r2, r3, #9
   10094:	2a00      	cmp	r2, #0
   10096:	d101      	bne.n	1009c <_malloc_r+0x74>
   10098:	08d9      	lsrs	r1, r3, #3
   1009a:	e026      	b.n	100ea <_malloc_r+0xc2>
   1009c:	2a04      	cmp	r2, #4
   1009e:	d804      	bhi.n	100aa <_malloc_r+0x82>
   100a0:	9804      	ldr	r0, [sp, #16]
   100a2:	0983      	lsrs	r3, r0, #6
   100a4:	1c19      	adds	r1, r3, #0
   100a6:	3138      	adds	r1, #56
   100a8:	e01f      	b.n	100ea <_malloc_r+0xc2>
   100aa:	2a14      	cmp	r2, #20
   100ac:	d802      	bhi.n	100b4 <_malloc_r+0x8c>
   100ae:	1c11      	adds	r1, r2, #0
   100b0:	315b      	adds	r1, #91
   100b2:	e01a      	b.n	100ea <_malloc_r+0xc2>
   100b4:	2a54      	cmp	r2, #84
   100b6:	d804      	bhi.n	100c2 <_malloc_r+0x9a>
   100b8:	9904      	ldr	r1, [sp, #16]
   100ba:	0b0b      	lsrs	r3, r1, #12
   100bc:	1c19      	adds	r1, r3, #0
   100be:	316e      	adds	r1, #110
   100c0:	e013      	b.n	100ea <_malloc_r+0xc2>
   100c2:	23aa      	movs	r3, #170
   100c4:	005b      	lsls	r3, r3, #1
   100c6:	429a      	cmp	r2, r3
   100c8:	d804      	bhi.n	100d4 <_malloc_r+0xac>
   100ca:	9a04      	ldr	r2, [sp, #16]
   100cc:	0bd3      	lsrs	r3, r2, #15
   100ce:	1c19      	adds	r1, r3, #0
   100d0:	3177      	adds	r1, #119
   100d2:	e00a      	b.n	100ea <_malloc_r+0xc2>
   100d4:	4ba3      	ldr	r3, [pc, #652]	(10364 <.text+0x10364>)
   100d6:	429a      	cmp	r2, r3
   100d8:	d903      	bls.n	100e2 <_malloc_r+0xba>
   100da:	217e      	movs	r1, #126
   100dc:	e005      	b.n	100ea <_malloc_r+0xc2>
   100de:	3901      	subs	r1, #1
   100e0:	e017      	b.n	10112 <_malloc_r+0xea>
   100e2:	9804      	ldr	r0, [sp, #16]
   100e4:	0c83      	lsrs	r3, r0, #18
   100e6:	1c19      	adds	r1, r3, #0
   100e8:	317c      	adds	r1, #124
   100ea:	4a9d      	ldr	r2, [pc, #628]	(10360 <.text+0x10360>)
   100ec:	00cb      	lsls	r3, r1, #3
   100ee:	189d      	adds	r5, r3, r2
   100f0:	68ec      	ldr	r4, [r5, #12]
   100f2:	e00c      	b.n	1010e <_malloc_r+0xe6>
   100f4:	6862      	ldr	r2, [r4, #4]
   100f6:	2303      	movs	r3, #3
   100f8:	1c10      	adds	r0, r2, #0
   100fa:	9a04      	ldr	r2, [sp, #16]
   100fc:	4398      	bics	r0, r3
   100fe:	1a83      	subs	r3, r0, r2
   10100:	2b0f      	cmp	r3, #15
   10102:	dcec      	bgt.n	100de <_malloc_r+0xb6>
   10104:	68e2      	ldr	r2, [r4, #12]
   10106:	2b00      	cmp	r3, #0
   10108:	db00      	blt.n	1010c <_malloc_r+0xe4>
   1010a:	e1c8      	b.n	1049e <.text+0x1049e>
   1010c:	1c14      	adds	r4, r2, #0
   1010e:	42ac      	cmp	r4, r5
   10110:	d1f0      	bne.n	100f4 <_malloc_r+0xcc>
   10112:	1c4f      	adds	r7, r1, #1
   10114:	4894      	ldr	r0, [pc, #592]	(10368 <.text+0x10368>)
   10116:	4b92      	ldr	r3, [pc, #584]	(10360 <.text+0x10360>)
   10118:	6885      	ldr	r5, [r0, #8]
   1011a:	9301      	str	r3, [sp, #4]
   1011c:	4285      	cmp	r5, r0
   1011e:	d100      	bne.n	10122 <_malloc_r+0xfa>
   10120:	e081      	b.n	10226 <_malloc_r+0x1fe>
   10122:	686a      	ldr	r2, [r5, #4]
   10124:	2303      	movs	r3, #3
   10126:	1c14      	adds	r4, r2, #0
   10128:	9904      	ldr	r1, [sp, #16]
   1012a:	439c      	bics	r4, r3
   1012c:	1a60      	subs	r0, r4, r1
   1012e:	280f      	cmp	r0, #15
   10130:	dd0e      	ble.n	10150 <_malloc_r+0x128>
   10132:	9b04      	ldr	r3, [sp, #16]
   10134:	186a      	adds	r2, r5, r1
   10136:	2101      	movs	r1, #1
   10138:	430b      	orrs	r3, r1
   1013a:	606b      	str	r3, [r5, #4]
   1013c:	4b8a      	ldr	r3, [pc, #552]	(10368 <.text+0x10368>)
   1013e:	60da      	str	r2, [r3, #12]
   10140:	609a      	str	r2, [r3, #8]
   10142:	60d3      	str	r3, [r2, #12]
   10144:	6093      	str	r3, [r2, #8]
   10146:	1c03      	adds	r3, r0, #0
   10148:	430b      	orrs	r3, r1
   1014a:	6053      	str	r3, [r2, #4]
   1014c:	5010      	str	r0, [r2, r0]
   1014e:	e009      	b.n	10164 <_malloc_r+0x13c>
   10150:	4985      	ldr	r1, [pc, #532]	(10368 <.text+0x10368>)
   10152:	60c9      	str	r1, [r1, #12]
   10154:	6089      	str	r1, [r1, #8]
   10156:	2800      	cmp	r0, #0
   10158:	db09      	blt.n	1016e <_malloc_r+0x146>
   1015a:	192b      	adds	r3, r5, r4
   1015c:	685a      	ldr	r2, [r3, #4]
   1015e:	2101      	movs	r1, #1
   10160:	430a      	orrs	r2, r1
   10162:	605a      	str	r2, [r3, #4]
   10164:	9800      	ldr	r0, [sp, #0]
   10166:	f000 f9e7 	bl	10538 <__malloc_unlock>
   1016a:	1c28      	adds	r0, r5, #0
   1016c:	e1a3      	b.n	104b6 <.text+0x104b6>
   1016e:	4b7f      	ldr	r3, [pc, #508]	(1036c <.text+0x1036c>)
   10170:	429c      	cmp	r4, r3
   10172:	d813      	bhi.n	1019c <_malloc_r+0x174>
   10174:	08e1      	lsrs	r1, r4, #3
   10176:	1c0b      	adds	r3, r1, #0
   10178:	2900      	cmp	r1, #0
   1017a:	da00      	bge.n	1017e <_malloc_r+0x156>
   1017c:	1ccb      	adds	r3, r1, #3
   1017e:	9801      	ldr	r0, [sp, #4]
   10180:	109b      	asrs	r3, r3, #2
   10182:	2201      	movs	r2, #1
   10184:	409a      	lsls	r2, r3
   10186:	6843      	ldr	r3, [r0, #4]
   10188:	4313      	orrs	r3, r2
   1018a:	6043      	str	r3, [r0, #4]
   1018c:	00cb      	lsls	r3, r1, #3
   1018e:	181b      	adds	r3, r3, r0
   10190:	689a      	ldr	r2, [r3, #8]
   10192:	60eb      	str	r3, [r5, #12]
   10194:	60aa      	str	r2, [r5, #8]
   10196:	60d5      	str	r5, [r2, #12]
   10198:	609d      	str	r5, [r3, #8]
   1019a:	e044      	b.n	10226 <_malloc_r+0x1fe>
   1019c:	0a62      	lsrs	r2, r4, #9
   1019e:	2a00      	cmp	r2, #0
   101a0:	d101      	bne.n	101a6 <_malloc_r+0x17e>
   101a2:	08e2      	lsrs	r2, r4, #3
   101a4:	e01f      	b.n	101e6 <_malloc_r+0x1be>
   101a6:	2a04      	cmp	r2, #4
   101a8:	d803      	bhi.n	101b2 <_malloc_r+0x18a>
   101aa:	09a3      	lsrs	r3, r4, #6
   101ac:	1c1a      	adds	r2, r3, #0
   101ae:	3238      	adds	r2, #56
   101b0:	e019      	b.n	101e6 <_malloc_r+0x1be>
   101b2:	2a14      	cmp	r2, #20
   101b4:	d801      	bhi.n	101ba <_malloc_r+0x192>
   101b6:	325b      	adds	r2, #91
   101b8:	e015      	b.n	101e6 <_malloc_r+0x1be>
   101ba:	2a54      	cmp	r2, #84
   101bc:	d803      	bhi.n	101c6 <_malloc_r+0x19e>
   101be:	0b23      	lsrs	r3, r4, #12
   101c0:	1c1a      	adds	r2, r3, #0
   101c2:	326e      	adds	r2, #110
   101c4:	e00f      	b.n	101e6 <_malloc_r+0x1be>
   101c6:	23aa      	movs	r3, #170
   101c8:	005b      	lsls	r3, r3, #1
   101ca:	429a      	cmp	r2, r3
   101cc:	d803      	bhi.n	101d6 <_malloc_r+0x1ae>
   101ce:	0be3      	lsrs	r3, r4, #15
   101d0:	1c1a      	adds	r2, r3, #0
   101d2:	3277      	adds	r2, #119
   101d4:	e007      	b.n	101e6 <_malloc_r+0x1be>
   101d6:	4b63      	ldr	r3, [pc, #396]	(10364 <.text+0x10364>)
   101d8:	429a      	cmp	r2, r3
   101da:	d901      	bls.n	101e0 <_malloc_r+0x1b8>
   101dc:	227e      	movs	r2, #126
   101de:	e002      	b.n	101e6 <_malloc_r+0x1be>
   101e0:	0ca3      	lsrs	r3, r4, #18
   101e2:	1c1a      	adds	r2, r3, #0
   101e4:	327c      	adds	r2, #124
   101e6:	9901      	ldr	r1, [sp, #4]
   101e8:	00d3      	lsls	r3, r2, #3
   101ea:	1858      	adds	r0, r3, r1
   101ec:	6881      	ldr	r1, [r0, #8]
   101ee:	4281      	cmp	r1, r0
   101f0:	d10f      	bne.n	10212 <_malloc_r+0x1ea>
   101f2:	485b      	ldr	r0, [pc, #364]	(10360 <.text+0x10360>)
   101f4:	1c13      	adds	r3, r2, #0
   101f6:	2a00      	cmp	r2, #0
   101f8:	da00      	bge.n	101fc <_malloc_r+0x1d4>
   101fa:	3303      	adds	r3, #3
   101fc:	109b      	asrs	r3, r3, #2
   101fe:	2201      	movs	r2, #1
   10200:	409a      	lsls	r2, r3
   10202:	6843      	ldr	r3, [r0, #4]
   10204:	4313      	orrs	r3, r2
   10206:	6043      	str	r3, [r0, #4]
   10208:	1c0b      	adds	r3, r1, #0
   1020a:	e008      	b.n	1021e <_malloc_r+0x1f6>
   1020c:	6889      	ldr	r1, [r1, #8]
   1020e:	4281      	cmp	r1, r0
   10210:	d004      	beq.n	1021c <_malloc_r+0x1f4>
   10212:	684b      	ldr	r3, [r1, #4]
   10214:	2203      	movs	r2, #3
   10216:	4393      	bics	r3, r2
   10218:	429c      	cmp	r4, r3
   1021a:	d3f7      	bcc.n	1020c <_malloc_r+0x1e4>
   1021c:	68cb      	ldr	r3, [r1, #12]
   1021e:	60eb      	str	r3, [r5, #12]
   10220:	60a9      	str	r1, [r5, #8]
   10222:	60cd      	str	r5, [r1, #12]
   10224:	609d      	str	r5, [r3, #8]
   10226:	1c3a      	adds	r2, r7, #0
   10228:	2f00      	cmp	r7, #0
   1022a:	da00      	bge.n	1022e <_malloc_r+0x206>
   1022c:	1cfa      	adds	r2, r7, #3
   1022e:	2301      	movs	r3, #1
   10230:	1092      	asrs	r2, r2, #2
   10232:	1c19      	adds	r1, r3, #0
   10234:	4091      	lsls	r1, r2
   10236:	4a4a      	ldr	r2, [pc, #296]	(10360 <.text+0x10360>)
   10238:	9202      	str	r2, [sp, #8]
   1023a:	6852      	ldr	r2, [r2, #4]
   1023c:	4291      	cmp	r1, r2
   1023e:	d84a      	bhi.n	102d6 <_malloc_r+0x2ae>
   10240:	4211      	tst	r1, r2
   10242:	d107      	bne.n	10254 <_malloc_r+0x22c>
   10244:	2303      	movs	r3, #3
   10246:	439f      	bics	r7, r3
   10248:	3704      	adds	r7, #4
   1024a:	e000      	b.n	1024e <_malloc_r+0x226>
   1024c:	3704      	adds	r7, #4
   1024e:	0049      	lsls	r1, r1, #1
   10250:	4211      	tst	r1, r2
   10252:	d0fb      	beq.n	1024c <_malloc_r+0x224>
   10254:	9801      	ldr	r0, [sp, #4]
   10256:	00fb      	lsls	r3, r7, #3
   10258:	181b      	adds	r3, r3, r0
   1025a:	9305      	str	r3, [sp, #20]
   1025c:	46bc      	mov	ip, r7
   1025e:	1c1e      	adds	r6, r3, #0
   10260:	68f4      	ldr	r4, [r6, #12]
   10262:	e00d      	b.n	10280 <_malloc_r+0x258>
   10264:	6862      	ldr	r2, [r4, #4]
   10266:	2303      	movs	r3, #3
   10268:	439a      	bics	r2, r3
   1026a:	1c13      	adds	r3, r2, #0
   1026c:	9a04      	ldr	r2, [sp, #16]
   1026e:	1a9d      	subs	r5, r3, r2
   10270:	2d0f      	cmp	r5, #15
   10272:	dd00      	ble.n	10276 <_malloc_r+0x24e>
   10274:	e0f6      	b.n	10464 <.text+0x10464>
   10276:	68e0      	ldr	r0, [r4, #12]
   10278:	2d00      	cmp	r5, #0
   1027a:	db00      	blt.n	1027e <_malloc_r+0x256>
   1027c:	e106      	b.n	1048c <.text+0x1048c>
   1027e:	1c04      	adds	r4, r0, #0
   10280:	42b4      	cmp	r4, r6
   10282:	d1ef      	bne.n	10264 <_malloc_r+0x23c>
   10284:	2301      	movs	r3, #1
   10286:	449c      	add	ip, r3
   10288:	4660      	mov	r0, ip
   1028a:	2303      	movs	r3, #3
   1028c:	4218      	tst	r0, r3
   1028e:	d002      	beq.n	10296 <_malloc_r+0x26e>
   10290:	1c26      	adds	r6, r4, #0
   10292:	3608      	adds	r6, #8
   10294:	e7e4      	b.n	10260 <_malloc_r+0x238>
   10296:	9805      	ldr	r0, [sp, #20]
   10298:	1c3c      	adds	r4, r7, #0
   1029a:	2303      	movs	r3, #3
   1029c:	421c      	tst	r4, r3
   1029e:	d015      	beq.n	102cc <_malloc_r+0x2a4>
   102a0:	1c03      	adds	r3, r0, #0
   102a2:	6802      	ldr	r2, [r0, #0]
   102a4:	3b08      	subs	r3, #8
   102a6:	1c18      	adds	r0, r3, #0
   102a8:	429a      	cmp	r2, r3
   102aa:	d101      	bne.n	102b0 <_malloc_r+0x288>
   102ac:	3c01      	subs	r4, #1
   102ae:	e7f4      	b.n	1029a <_malloc_r+0x272>
   102b0:	9a02      	ldr	r2, [sp, #8]
   102b2:	6853      	ldr	r3, [r2, #4]
   102b4:	0049      	lsls	r1, r1, #1
   102b6:	4299      	cmp	r1, r3
   102b8:	d80d      	bhi.n	102d6 <_malloc_r+0x2ae>
   102ba:	2900      	cmp	r1, #0
   102bc:	d00b      	beq.n	102d6 <_malloc_r+0x2ae>
   102be:	4667      	mov	r7, ip
   102c0:	e001      	b.n	102c6 <_malloc_r+0x29e>
   102c2:	3704      	adds	r7, #4
   102c4:	0049      	lsls	r1, r1, #1
   102c6:	4219      	tst	r1, r3
   102c8:	d0fb      	beq.n	102c2 <_malloc_r+0x29a>
   102ca:	e7c3      	b.n	10254 <_malloc_r+0x22c>
   102cc:	9802      	ldr	r0, [sp, #8]
   102ce:	6843      	ldr	r3, [r0, #4]
   102d0:	438b      	bics	r3, r1
   102d2:	6043      	str	r3, [r0, #4]
   102d4:	e7ec      	b.n	102b0 <_malloc_r+0x288>
   102d6:	9902      	ldr	r1, [sp, #8]
   102d8:	688f      	ldr	r7, [r1, #8]
   102da:	687a      	ldr	r2, [r7, #4]
   102dc:	2303      	movs	r3, #3
   102de:	439a      	bics	r2, r3
   102e0:	9b04      	ldr	r3, [sp, #16]
   102e2:	9203      	str	r2, [sp, #12]
   102e4:	429a      	cmp	r2, r3
   102e6:	d303      	bcc.n	102f0 <_malloc_r+0x2c8>
   102e8:	1ad0      	subs	r0, r2, r3
   102ea:	280f      	cmp	r0, #15
   102ec:	dd00      	ble.n	102f0 <_malloc_r+0x2c8>
   102ee:	e0a6      	b.n	1043e <.text+0x1043e>
   102f0:	4b1f      	ldr	r3, [pc, #124]	(10370 <.text+0x10370>)
   102f2:	681b      	ldr	r3, [r3, #0]
   102f4:	9804      	ldr	r0, [sp, #16]
   102f6:	3310      	adds	r3, #16
   102f8:	18c4      	adds	r4, r0, r3
   102fa:	4b1e      	ldr	r3, [pc, #120]	(10374 <.text+0x10374>)
   102fc:	681b      	ldr	r3, [r3, #0]
   102fe:	3301      	adds	r3, #1
   10300:	d004      	beq.n	1030c <_malloc_r+0x2e4>
   10302:	491d      	ldr	r1, [pc, #116]	(10378 <.text+0x10378>)
   10304:	4b1d      	ldr	r3, [pc, #116]	(1037c <.text+0x1037c>)
   10306:	1862      	adds	r2, r4, r1
   10308:	1c14      	adds	r4, r2, #0
   1030a:	401c      	ands	r4, r3
   1030c:	9800      	ldr	r0, [sp, #0]
   1030e:	1c21      	adds	r1, r4, #0
   10310:	f009 f8fc 	bl	1950c <___sbrk_r_from_thumb>
   10314:	1c42      	adds	r2, r0, #1
   10316:	d100      	bne.n	1031a <_malloc_r+0x2f2>
   10318:	e081      	b.n	1041e <.text+0x1041e>
   1031a:	9b03      	ldr	r3, [sp, #12]
   1031c:	18fe      	adds	r6, r7, r3
   1031e:	1c05      	adds	r5, r0, #0
   10320:	42b0      	cmp	r0, r6
   10322:	d203      	bcs.n	1032c <_malloc_r+0x304>
   10324:	9902      	ldr	r1, [sp, #8]
   10326:	428f      	cmp	r7, r1
   10328:	d179      	bne.n	1041e <.text+0x1041e>
   1032a:	e096      	b.n	1045a <.text+0x1045a>
   1032c:	4a14      	ldr	r2, [pc, #80]	(10380 <.text+0x10380>)
   1032e:	6813      	ldr	r3, [r2, #0]
   10330:	18e1      	adds	r1, r4, r3
   10332:	6011      	str	r1, [r2, #0]
   10334:	42b0      	cmp	r0, r6
   10336:	d10a      	bne.n	1034e <_malloc_r+0x326>
   10338:	4b0f      	ldr	r3, [pc, #60]	(10378 <.text+0x10378>)
   1033a:	4218      	tst	r0, r3
   1033c:	d107      	bne.n	1034e <_malloc_r+0x326>
   1033e:	9a02      	ldr	r2, [sp, #8]
   10340:	9803      	ldr	r0, [sp, #12]
   10342:	6893      	ldr	r3, [r2, #8]
   10344:	2101      	movs	r1, #1
   10346:	1822      	adds	r2, r4, r0
   10348:	430a      	orrs	r2, r1
   1034a:	605a      	str	r2, [r3, #4]
   1034c:	e05b      	b.n	10406 <.text+0x10406>
   1034e:	4a09      	ldr	r2, [pc, #36]	(10374 <.text+0x10374>)
   10350:	6813      	ldr	r3, [r2, #0]
   10352:	3301      	adds	r3, #1
   10354:	d116      	bne.n	10384 <.text+0x10384>
   10356:	6010      	str	r0, [r2, #0]
   10358:	e018      	b.n	1038c <.text+0x1038c>
   1035a:	0000      	lsls	r0, r0, #0
   1035c:	01f7      	lsls	r7, r6, #7
   1035e:	0000      	lsls	r0, r0, #0
   10360:	0444      	lsls	r4, r0, #17
   10362:	4000      	ands	r0, r0
   10364:	0554      	lsls	r4, r2, #21
   10366:	0000      	lsls	r0, r0, #0
   10368:	044c      	lsls	r4, r1, #17
   1036a:	4000      	ands	r0, r0
   1036c:	01ff      	lsls	r7, r7, #7
   1036e:	0000      	lsls	r0, r0, #0
   10370:	1244      	asrs	r4, r0, #9
   10372:	4000      	ands	r0, r0
   10374:	0850      	lsrs	r0, r2, #1
   10376:	4000      	ands	r0, r0
   10378:	0fff      	lsrs	r7, r7, #31
   1037a:	0000      	lsls	r0, r0, #0
   1037c:	f000 ffff 	bl	1137e <__aeabi_idiv+0x2e>
   10380:	1250      	asrs	r0, r2, #9
   10382:	4000      	ands	r0, r0
   10384:	4a4e      	ldr	r2, [pc, #312]	(104c0 <.text+0x104c0>)
   10386:	1b83      	subs	r3, r0, r6
   10388:	18cb      	adds	r3, r1, r3
   1038a:	6013      	str	r3, [r2, #0]
   1038c:	2307      	movs	r3, #7
   1038e:	1c02      	adds	r2, r0, #0
   10390:	401a      	ands	r2, r3
   10392:	d101      	bne.n	10398 <.text+0x10398>
   10394:	2100      	movs	r1, #0
   10396:	e002      	b.n	1039e <.text+0x1039e>
   10398:	2308      	movs	r3, #8
   1039a:	1a99      	subs	r1, r3, r2
   1039c:	1845      	adds	r5, r0, r1
   1039e:	4b49      	ldr	r3, [pc, #292]	(104c4 <.text+0x104c4>)
   103a0:	192a      	adds	r2, r5, r4
   103a2:	401a      	ands	r2, r3
   103a4:	2380      	movs	r3, #128
   103a6:	015b      	lsls	r3, r3, #5
   103a8:	1a9b      	subs	r3, r3, r2
   103aa:	18cc      	adds	r4, r1, r3
   103ac:	1c21      	adds	r1, r4, #0
   103ae:	9800      	ldr	r0, [sp, #0]
   103b0:	f009 f8ac 	bl	1950c <___sbrk_r_from_thumb>
   103b4:	1c41      	adds	r1, r0, #1
   103b6:	d101      	bne.n	103bc <.text+0x103bc>
   103b8:	1c28      	adds	r0, r5, #0
   103ba:	2400      	movs	r4, #0
   103bc:	4b40      	ldr	r3, [pc, #256]	(104c0 <.text+0x104c0>)
   103be:	681a      	ldr	r2, [r3, #0]
   103c0:	1912      	adds	r2, r2, r4
   103c2:	601a      	str	r2, [r3, #0]
   103c4:	1b43      	subs	r3, r0, r5
   103c6:	9a02      	ldr	r2, [sp, #8]
   103c8:	191b      	adds	r3, r3, r4
   103ca:	2101      	movs	r1, #1
   103cc:	430b      	orrs	r3, r1
   103ce:	6095      	str	r5, [r2, #8]
   103d0:	606b      	str	r3, [r5, #4]
   103d2:	4297      	cmp	r7, r2
   103d4:	d017      	beq.n	10406 <.text+0x10406>
   103d6:	9b03      	ldr	r3, [sp, #12]
   103d8:	2b0f      	cmp	r3, #15
   103da:	d801      	bhi.n	103e0 <.text+0x103e0>
   103dc:	6069      	str	r1, [r5, #4]
   103de:	e01e      	b.n	1041e <.text+0x1041e>
   103e0:	9a03      	ldr	r2, [sp, #12]
   103e2:	2307      	movs	r3, #7
   103e4:	3a0c      	subs	r2, #12
   103e6:	439a      	bics	r2, r3
   103e8:	687b      	ldr	r3, [r7, #4]
   103ea:	400b      	ands	r3, r1
   103ec:	4313      	orrs	r3, r2
   103ee:	607b      	str	r3, [r7, #4]
   103f0:	18b9      	adds	r1, r7, r2
   103f2:	2305      	movs	r3, #5
   103f4:	604b      	str	r3, [r1, #4]
   103f6:	608b      	str	r3, [r1, #8]
   103f8:	2a0f      	cmp	r2, #15
   103fa:	d904      	bls.n	10406 <.text+0x10406>
   103fc:	1c39      	adds	r1, r7, #0
   103fe:	3108      	adds	r1, #8
   10400:	9800      	ldr	r0, [sp, #0]
   10402:	f7ff fb0d 	bl	fa20 <_free_r>
   10406:	4b2e      	ldr	r3, [pc, #184]	(104c0 <.text+0x104c0>)
   10408:	492f      	ldr	r1, [pc, #188]	(104c8 <.text+0x104c8>)
   1040a:	681a      	ldr	r2, [r3, #0]
   1040c:	680b      	ldr	r3, [r1, #0]
   1040e:	429a      	cmp	r2, r3
   10410:	d900      	bls.n	10414 <.text+0x10414>
   10412:	600a      	str	r2, [r1, #0]
   10414:	492d      	ldr	r1, [pc, #180]	(104cc <.text+0x104cc>)
   10416:	680b      	ldr	r3, [r1, #0]
   10418:	429a      	cmp	r2, r3
   1041a:	d900      	bls.n	1041e <.text+0x1041e>
   1041c:	600a      	str	r2, [r1, #0]
   1041e:	9802      	ldr	r0, [sp, #8]
   10420:	6883      	ldr	r3, [r0, #8]
   10422:	685a      	ldr	r2, [r3, #4]
   10424:	9904      	ldr	r1, [sp, #16]
   10426:	2303      	movs	r3, #3
   10428:	439a      	bics	r2, r3
   1042a:	428a      	cmp	r2, r1
   1042c:	d302      	bcc.n	10434 <.text+0x10434>
   1042e:	1a50      	subs	r0, r2, r1
   10430:	280f      	cmp	r0, #15
   10432:	dc04      	bgt.n	1043e <.text+0x1043e>
   10434:	9800      	ldr	r0, [sp, #0]
   10436:	f000 f87f 	bl	10538 <__malloc_unlock>
   1043a:	2000      	movs	r0, #0
   1043c:	e03c      	b.n	104b8 <.text+0x104b8>
   1043e:	9a02      	ldr	r2, [sp, #8]
   10440:	9b04      	ldr	r3, [sp, #16]
   10442:	6894      	ldr	r4, [r2, #8]
   10444:	2101      	movs	r1, #1
   10446:	430b      	orrs	r3, r1
   10448:	6063      	str	r3, [r4, #4]
   1044a:	9b04      	ldr	r3, [sp, #16]
   1044c:	18e2      	adds	r2, r4, r3
   1044e:	9b02      	ldr	r3, [sp, #8]
   10450:	609a      	str	r2, [r3, #8]
   10452:	1c03      	adds	r3, r0, #0
   10454:	430b      	orrs	r3, r1
   10456:	6053      	str	r3, [r2, #4]
   10458:	e029      	b.n	104ae <.text+0x104ae>
   1045a:	4a19      	ldr	r2, [pc, #100]	(104c0 <.text+0x104c0>)
   1045c:	6813      	ldr	r3, [r2, #0]
   1045e:	18e1      	adds	r1, r4, r3
   10460:	6011      	str	r1, [r2, #0]
   10462:	e774      	b.n	1034e <_malloc_r+0x326>
   10464:	9804      	ldr	r0, [sp, #16]
   10466:	9b04      	ldr	r3, [sp, #16]
   10468:	1822      	adds	r2, r4, r0
   1046a:	2001      	movs	r0, #1
   1046c:	4303      	orrs	r3, r0
   1046e:	68e1      	ldr	r1, [r4, #12]
   10470:	6063      	str	r3, [r4, #4]
   10472:	68a3      	ldr	r3, [r4, #8]
   10474:	60d9      	str	r1, [r3, #12]
   10476:	608b      	str	r3, [r1, #8]
   10478:	4915      	ldr	r1, [pc, #84]	(104d0 <.text+0x104d0>)
   1047a:	1c2b      	adds	r3, r5, #0
   1047c:	4303      	orrs	r3, r0
   1047e:	60ca      	str	r2, [r1, #12]
   10480:	608a      	str	r2, [r1, #8]
   10482:	60d1      	str	r1, [r2, #12]
   10484:	6091      	str	r1, [r2, #8]
   10486:	6053      	str	r3, [r2, #4]
   10488:	5155      	str	r5, [r2, r5]
   1048a:	e010      	b.n	104ae <.text+0x104ae>
   1048c:	18e1      	adds	r1, r4, r3
   1048e:	684b      	ldr	r3, [r1, #4]
   10490:	2201      	movs	r2, #1
   10492:	4313      	orrs	r3, r2
   10494:	604b      	str	r3, [r1, #4]
   10496:	68a3      	ldr	r3, [r4, #8]
   10498:	60d8      	str	r0, [r3, #12]
   1049a:	6083      	str	r3, [r0, #8]
   1049c:	e007      	b.n	104ae <.text+0x104ae>
   1049e:	68a3      	ldr	r3, [r4, #8]
   104a0:	60da      	str	r2, [r3, #12]
   104a2:	6093      	str	r3, [r2, #8]
   104a4:	1821      	adds	r1, r4, r0
   104a6:	684b      	ldr	r3, [r1, #4]
   104a8:	2201      	movs	r2, #1
   104aa:	4313      	orrs	r3, r2
   104ac:	604b      	str	r3, [r1, #4]
   104ae:	9800      	ldr	r0, [sp, #0]
   104b0:	f000 f842 	bl	10538 <__malloc_unlock>
   104b4:	1c20      	adds	r0, r4, #0
   104b6:	3008      	adds	r0, #8
   104b8:	b006      	add	sp, #24
   104ba:	bcf0      	pop	{r4, r5, r6, r7}
   104bc:	bc02      	pop	{r1}
   104be:	4708      	bx	r1
   104c0:	1250      	asrs	r0, r2, #9
   104c2:	4000      	ands	r0, r0
   104c4:	0fff      	lsrs	r7, r7, #31
   104c6:	0000      	lsls	r0, r0, #0
   104c8:	1248      	asrs	r0, r1, #9
   104ca:	4000      	ands	r0, r0
   104cc:	124c      	asrs	r4, r1, #9
   104ce:	4000      	ands	r0, r0
   104d0:	044c      	lsls	r4, r1, #17
   104d2:	4000      	ands	r0, r0

000104d4 <memchr>:
   104d4:	23ff      	movs	r3, #255
   104d6:	4019      	ands	r1, r3
   104d8:	e003      	b.n	104e2 <memchr+0xe>
   104da:	7803      	ldrb	r3, [r0, #0]
   104dc:	428b      	cmp	r3, r1
   104de:	d003      	beq.n	104e8 <memchr+0x14>
   104e0:	3001      	adds	r0, #1
   104e2:	3a01      	subs	r2, #1
   104e4:	d2f9      	bcs.n	104da <memchr+0x6>
   104e6:	2000      	movs	r0, #0
   104e8:	4770      	bx	lr
   104ea:	46c0      	nop			(mov r8, r8)

000104ec <memmove>:
   104ec:	b530      	push	{r4, r5, lr}
   104ee:	1c05      	adds	r5, r0, #0
   104f0:	1c04      	adds	r4, r0, #0
   104f2:	42a9      	cmp	r1, r5
   104f4:	d20f      	bcs.n	10516 <memmove+0x2a>
   104f6:	1888      	adds	r0, r1, r2
   104f8:	4285      	cmp	r5, r0
   104fa:	d20c      	bcs.n	10516 <memmove+0x2a>
   104fc:	18a9      	adds	r1, r5, r2
   104fe:	e003      	b.n	10508 <memmove+0x1c>
   10500:	3801      	subs	r0, #1
   10502:	7803      	ldrb	r3, [r0, #0]
   10504:	3901      	subs	r1, #1
   10506:	700b      	strb	r3, [r1, #0]
   10508:	3a01      	subs	r2, #1
   1050a:	d2f9      	bcs.n	10500 <memmove+0x14>
   1050c:	e005      	b.n	1051a <memmove+0x2e>
   1050e:	780b      	ldrb	r3, [r1, #0]
   10510:	3101      	adds	r1, #1
   10512:	7023      	strb	r3, [r4, #0]
   10514:	3401      	adds	r4, #1
   10516:	3a01      	subs	r2, #1
   10518:	d2f9      	bcs.n	1050e <memmove+0x22>
   1051a:	1c28      	adds	r0, r5, #0
   1051c:	bc30      	pop	{r4, r5}
   1051e:	bc02      	pop	{r1}
   10520:	4708      	bx	r1
   10522:	46c0      	nop			(mov r8, r8)

00010524 <memset>:
   10524:	1c03      	adds	r3, r0, #0
   10526:	e001      	b.n	1052c <memset+0x8>
   10528:	7019      	strb	r1, [r3, #0]
   1052a:	3301      	adds	r3, #1
   1052c:	3a01      	subs	r2, #1
   1052e:	d2fb      	bcs.n	10528 <memset+0x4>
   10530:	4770      	bx	lr
   10532:	46c0      	nop			(mov r8, r8)

00010534 <__malloc_lock>:
   10534:	4770      	bx	lr
	...

00010538 <__malloc_unlock>:
   10538:	4770      	bx	lr
   1053a:	46c0      	nop			(mov r8, r8)

0001053c <_Bfree>:
   1053c:	1c02      	adds	r2, r0, #0
   1053e:	1c08      	adds	r0, r1, #0
   10540:	2900      	cmp	r1, #0
   10542:	d005      	beq.n	10550 <_Bfree+0x14>
   10544:	684b      	ldr	r3, [r1, #4]
   10546:	6cd1      	ldr	r1, [r2, #76]
   10548:	009b      	lsls	r3, r3, #2
   1054a:	585a      	ldr	r2, [r3, r1]
   1054c:	6002      	str	r2, [r0, #0]
   1054e:	5058      	str	r0, [r3, r1]
   10550:	4770      	bx	lr
	...

00010554 <_hi0bits>:
   10554:	4b10      	ldr	r3, [pc, #64]	(10598 <.text+0x10598>)
   10556:	4218      	tst	r0, r3
   10558:	d001      	beq.n	1055e <_hi0bits+0xa>
   1055a:	2200      	movs	r2, #0
   1055c:	e001      	b.n	10562 <_hi0bits+0xe>
   1055e:	0400      	lsls	r0, r0, #16
   10560:	2210      	movs	r2, #16
   10562:	23ff      	movs	r3, #255
   10564:	061b      	lsls	r3, r3, #24
   10566:	4218      	tst	r0, r3
   10568:	d101      	bne.n	1056e <_hi0bits+0x1a>
   1056a:	3208      	adds	r2, #8
   1056c:	0200      	lsls	r0, r0, #8
   1056e:	23f0      	movs	r3, #240
   10570:	061b      	lsls	r3, r3, #24
   10572:	4218      	tst	r0, r3
   10574:	d101      	bne.n	1057a <_hi0bits+0x26>
   10576:	3204      	adds	r2, #4
   10578:	0100      	lsls	r0, r0, #4
   1057a:	23c0      	movs	r3, #192
   1057c:	061b      	lsls	r3, r3, #24
   1057e:	4218      	tst	r0, r3
   10580:	d101      	bne.n	10586 <_hi0bits+0x32>
   10582:	3202      	adds	r2, #2
   10584:	0080      	lsls	r0, r0, #2
   10586:	2800      	cmp	r0, #0
   10588:	db04      	blt.n	10594 <_hi0bits+0x40>
   1058a:	0043      	lsls	r3, r0, #1
   1058c:	d401      	bmi.n	10592 <_hi0bits+0x3e>
   1058e:	2220      	movs	r2, #32
   10590:	e000      	b.n	10594 <_hi0bits+0x40>
   10592:	3201      	adds	r2, #1
   10594:	1c10      	adds	r0, r2, #0
   10596:	4770      	bx	lr
   10598:	0000      	lsls	r0, r0, #0
   1059a:	ffff 6802 	vtbl.8	d22, {d15}, d2

0001059c <_lo0bits>:
   1059c:	6802      	ldr	r2, [r0, #0]
   1059e:	2307      	movs	r3, #7
   105a0:	1c01      	adds	r1, r0, #0
   105a2:	421a      	tst	r2, r3
   105a4:	d00d      	beq.n	105c2 <_lo0bits+0x26>
   105a6:	07d3      	lsls	r3, r2, #31
   105a8:	d501      	bpl.n	105ae <_lo0bits+0x12>
   105aa:	2000      	movs	r0, #0
   105ac:	e028      	b.n	10600 <_lo0bits+0x64>
   105ae:	0793      	lsls	r3, r2, #30
   105b0:	d503      	bpl.n	105ba <_lo0bits+0x1e>
   105b2:	0853      	lsrs	r3, r2, #1
   105b4:	6003      	str	r3, [r0, #0]
   105b6:	2001      	movs	r0, #1
   105b8:	e022      	b.n	10600 <_lo0bits+0x64>
   105ba:	0893      	lsrs	r3, r2, #2
   105bc:	6003      	str	r3, [r0, #0]
   105be:	2002      	movs	r0, #2
   105c0:	e01e      	b.n	10600 <_lo0bits+0x64>
   105c2:	4b10      	ldr	r3, [pc, #64]	(10604 <.text+0x10604>)
   105c4:	421a      	tst	r2, r3
   105c6:	d001      	beq.n	105cc <_lo0bits+0x30>
   105c8:	2000      	movs	r0, #0
   105ca:	e001      	b.n	105d0 <_lo0bits+0x34>
   105cc:	0c12      	lsrs	r2, r2, #16
   105ce:	2010      	movs	r0, #16
   105d0:	23ff      	movs	r3, #255
   105d2:	421a      	tst	r2, r3
   105d4:	d101      	bne.n	105da <_lo0bits+0x3e>
   105d6:	3008      	adds	r0, #8
   105d8:	0a12      	lsrs	r2, r2, #8
   105da:	230f      	movs	r3, #15
   105dc:	421a      	tst	r2, r3
   105de:	d101      	bne.n	105e4 <_lo0bits+0x48>
   105e0:	3004      	adds	r0, #4
   105e2:	0912      	lsrs	r2, r2, #4
   105e4:	2303      	movs	r3, #3
   105e6:	421a      	tst	r2, r3
   105e8:	d101      	bne.n	105ee <_lo0bits+0x52>
   105ea:	3002      	adds	r0, #2
   105ec:	0892      	lsrs	r2, r2, #2
   105ee:	07d3      	lsls	r3, r2, #31
   105f0:	d405      	bmi.n	105fe <_lo0bits+0x62>
   105f2:	0852      	lsrs	r2, r2, #1
   105f4:	2a00      	cmp	r2, #0
   105f6:	d101      	bne.n	105fc <_lo0bits+0x60>
   105f8:	2020      	movs	r0, #32
   105fa:	e001      	b.n	10600 <_lo0bits+0x64>
   105fc:	3001      	adds	r0, #1
   105fe:	600a      	str	r2, [r1, #0]
   10600:	4770      	bx	lr
   10602:	0000      	lsls	r0, r0, #0
   10604:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

00010608 <__mcmp>:
   10608:	b530      	push	{r4, r5, lr}
   1060a:	6903      	ldr	r3, [r0, #16]
   1060c:	690a      	ldr	r2, [r1, #16]
   1060e:	1c04      	adds	r4, r0, #0
   10610:	1a98      	subs	r0, r3, r2
   10612:	2800      	cmp	r0, #0
   10614:	d114      	bne.n	10640 <__mcmp+0x38>
   10616:	1c25      	adds	r5, r4, #0
   10618:	0093      	lsls	r3, r2, #2
   1061a:	3514      	adds	r5, #20
   1061c:	18ea      	adds	r2, r5, r3
   1061e:	3314      	adds	r3, #20
   10620:	18c9      	adds	r1, r1, r3
   10622:	3a04      	subs	r2, #4
   10624:	3904      	subs	r1, #4
   10626:	6814      	ldr	r4, [r2, #0]
   10628:	680b      	ldr	r3, [r1, #0]
   1062a:	429c      	cmp	r4, r3
   1062c:	d006      	beq.n	1063c <__mcmp+0x34>
   1062e:	429c      	cmp	r4, r3
   10630:	d202      	bcs.n	10638 <__mcmp+0x30>
   10632:	2001      	movs	r0, #1
   10634:	4240      	negs	r0, r0
   10636:	e003      	b.n	10640 <__mcmp+0x38>
   10638:	2001      	movs	r0, #1
   1063a:	e001      	b.n	10640 <__mcmp+0x38>
   1063c:	42aa      	cmp	r2, r5
   1063e:	d8f0      	bhi.n	10622 <__mcmp+0x1a>
   10640:	bc30      	pop	{r4, r5}
   10642:	bc02      	pop	{r1}
   10644:	4708      	bx	r1
	...

00010648 <_ulp>:
   10648:	b530      	push	{r4, r5, lr}
   1064a:	4b11      	ldr	r3, [pc, #68]	(10690 <.text+0x10690>)
   1064c:	4a11      	ldr	r2, [pc, #68]	(10694 <.text+0x10694>)
   1064e:	4003      	ands	r3, r0
   10650:	189b      	adds	r3, r3, r2
   10652:	2b00      	cmp	r3, #0
   10654:	dd01      	ble.n	1065a <_ulp+0x12>
   10656:	1c1c      	adds	r4, r3, #0
   10658:	e007      	b.n	1066a <_ulp+0x22>
   1065a:	425b      	negs	r3, r3
   1065c:	151a      	asrs	r2, r3, #20
   1065e:	2a13      	cmp	r2, #19
   10660:	dc05      	bgt.n	1066e <_ulp+0x26>
   10662:	2380      	movs	r3, #128
   10664:	031b      	lsls	r3, r3, #12
   10666:	1c1c      	adds	r4, r3, #0
   10668:	4114      	asrs	r4, r2
   1066a:	2500      	movs	r5, #0
   1066c:	e00a      	b.n	10684 <_ulp+0x3c>
   1066e:	3a14      	subs	r2, #20
   10670:	2a1e      	cmp	r2, #30
   10672:	dd01      	ble.n	10678 <_ulp+0x30>
   10674:	2201      	movs	r2, #1
   10676:	e003      	b.n	10680 <_ulp+0x38>
   10678:	231f      	movs	r3, #31
   1067a:	1a9b      	subs	r3, r3, r2
   1067c:	2201      	movs	r2, #1
   1067e:	409a      	lsls	r2, r3
   10680:	2400      	movs	r4, #0
   10682:	1c15      	adds	r5, r2, #0
   10684:	1c29      	adds	r1, r5, #0
   10686:	1c20      	adds	r0, r4, #0
   10688:	bc30      	pop	{r4, r5}
   1068a:	bc04      	pop	{r2}
   1068c:	4710      	bx	r2
   1068e:	0000      	lsls	r0, r0, #0
   10690:	0000      	lsls	r0, r0, #0
   10692:	7ff0      	ldrb	r0, [r6, #31]
   10694:	0000      	lsls	r0, r0, #0
   10696:	fcc0 b5f0 	stc2l	5, cr11, [r0], {240}

00010698 <_b2d>:
   10698:	b5f0      	push	{r4, r5, r6, r7, lr}
   1069a:	b083      	sub	sp, #12
   1069c:	6903      	ldr	r3, [r0, #16]
   1069e:	9100      	str	r1, [sp, #0]
   106a0:	1c01      	adds	r1, r0, #0
   106a2:	3114      	adds	r1, #20
   106a4:	009b      	lsls	r3, r3, #2
   106a6:	18cc      	adds	r4, r1, r3
   106a8:	1f25      	subs	r5, r4, #4
   106aa:	682a      	ldr	r2, [r5, #0]
   106ac:	1c10      	adds	r0, r2, #0
   106ae:	9101      	str	r1, [sp, #4]
   106b0:	9202      	str	r2, [sp, #8]
   106b2:	f7ff ff4f 	bl	10554 <_hi0bits>
   106b6:	2320      	movs	r3, #32
   106b8:	9900      	ldr	r1, [sp, #0]
   106ba:	1a1b      	subs	r3, r3, r0
   106bc:	600b      	str	r3, [r1, #0]
   106be:	280a      	cmp	r0, #10
   106c0:	dc18      	bgt.n	106f4 <_b2d+0x5c>
   106c2:	9a01      	ldr	r2, [sp, #4]
   106c4:	230b      	movs	r3, #11
   106c6:	1a19      	subs	r1, r3, r0
   106c8:	4295      	cmp	r5, r2
   106ca:	d801      	bhi.n	106d0 <_b2d+0x38>
   106cc:	2400      	movs	r4, #0
   106ce:	e002      	b.n	106d6 <_b2d+0x3e>
   106d0:	1c23      	adds	r3, r4, #0
   106d2:	3b08      	subs	r3, #8
   106d4:	681c      	ldr	r4, [r3, #0]
   106d6:	9a02      	ldr	r2, [sp, #8]
   106d8:	4b1e      	ldr	r3, [pc, #120]	(10754 <.text+0x10754>)
   106da:	40ca      	lsrs	r2, r1
   106dc:	1c16      	adds	r6, r2, #0
   106de:	431e      	orrs	r6, r3
   106e0:	9a02      	ldr	r2, [sp, #8]
   106e2:	1c03      	adds	r3, r0, #0
   106e4:	3315      	adds	r3, #21
   106e6:	409a      	lsls	r2, r3
   106e8:	1c13      	adds	r3, r2, #0
   106ea:	1c22      	adds	r2, r4, #0
   106ec:	40ca      	lsrs	r2, r1
   106ee:	1c1f      	adds	r7, r3, #0
   106f0:	4317      	orrs	r7, r2
   106f2:	e029      	b.n	10748 <_b2d+0xb0>
   106f4:	9b01      	ldr	r3, [sp, #4]
   106f6:	429d      	cmp	r5, r3
   106f8:	d801      	bhi.n	106fe <_b2d+0x66>
   106fa:	2400      	movs	r4, #0
   106fc:	e002      	b.n	10704 <_b2d+0x6c>
   106fe:	1c25      	adds	r5, r4, #0
   10700:	3d08      	subs	r5, #8
   10702:	682c      	ldr	r4, [r5, #0]
   10704:	380b      	subs	r0, #11
   10706:	2800      	cmp	r0, #0
   10708:	d01a      	beq.n	10740 <_b2d+0xa8>
   1070a:	2320      	movs	r3, #32
   1070c:	9901      	ldr	r1, [sp, #4]
   1070e:	1a1b      	subs	r3, r3, r0
   10710:	469c      	mov	ip, r3
   10712:	428d      	cmp	r5, r1
   10714:	d801      	bhi.n	1071a <_b2d+0x82>
   10716:	2500      	movs	r5, #0
   10718:	e001      	b.n	1071e <_b2d+0x86>
   1071a:	1f2b      	subs	r3, r5, #4
   1071c:	681d      	ldr	r5, [r3, #0]
   1071e:	4662      	mov	r2, ip
   10720:	1c21      	adds	r1, r4, #0
   10722:	9b02      	ldr	r3, [sp, #8]
   10724:	40d1      	lsrs	r1, r2
   10726:	4a0b      	ldr	r2, [pc, #44]	(10754 <.text+0x10754>)
   10728:	4083      	lsls	r3, r0
   1072a:	4313      	orrs	r3, r2
   1072c:	1c0e      	adds	r6, r1, #0
   1072e:	1c22      	adds	r2, r4, #0
   10730:	431e      	orrs	r6, r3
   10732:	4082      	lsls	r2, r0
   10734:	1c2b      	adds	r3, r5, #0
   10736:	4661      	mov	r1, ip
   10738:	40cb      	lsrs	r3, r1
   1073a:	1c17      	adds	r7, r2, #0
   1073c:	431f      	orrs	r7, r3
   1073e:	e003      	b.n	10748 <_b2d+0xb0>
   10740:	4b04      	ldr	r3, [pc, #16]	(10754 <.text+0x10754>)
   10742:	9e02      	ldr	r6, [sp, #8]
   10744:	1c27      	adds	r7, r4, #0
   10746:	431e      	orrs	r6, r3
   10748:	1c30      	adds	r0, r6, #0
   1074a:	1c39      	adds	r1, r7, #0
   1074c:	b003      	add	sp, #12
   1074e:	bcf0      	pop	{r4, r5, r6, r7}
   10750:	bc04      	pop	{r2}
   10752:	4710      	bx	r2
   10754:	0000      	lsls	r0, r0, #0
   10756:	3ff0      	subs	r7, #240

00010758 <_ratio>:
   10758:	b5f0      	push	{r4, r5, r6, r7, lr}
   1075a:	b084      	sub	sp, #16
   1075c:	1c0d      	adds	r5, r1, #0
   1075e:	a902      	add	r1, sp, #8
   10760:	1c04      	adds	r4, r0, #0
   10762:	f7ff ff99 	bl	10698 <_b2d>
   10766:	9000      	str	r0, [sp, #0]
   10768:	9101      	str	r1, [sp, #4]
   1076a:	1c28      	adds	r0, r5, #0
   1076c:	a903      	add	r1, sp, #12
   1076e:	f7ff ff93 	bl	10698 <_b2d>
   10772:	9b03      	ldr	r3, [sp, #12]
   10774:	1c0f      	adds	r7, r1, #0
   10776:	9902      	ldr	r1, [sp, #8]
   10778:	692a      	ldr	r2, [r5, #16]
   1077a:	1ac9      	subs	r1, r1, r3
   1077c:	6923      	ldr	r3, [r4, #16]
   1077e:	1a9b      	subs	r3, r3, r2
   10780:	015b      	lsls	r3, r3, #5
   10782:	18c9      	adds	r1, r1, r3
   10784:	1c06      	adds	r6, r0, #0
   10786:	2900      	cmp	r1, #0
   10788:	dd04      	ble.n	10794 <_ratio+0x3c>
   1078a:	9a00      	ldr	r2, [sp, #0]
   1078c:	050b      	lsls	r3, r1, #20
   1078e:	189b      	adds	r3, r3, r2
   10790:	9300      	str	r3, [sp, #0]
   10792:	e001      	b.n	10798 <_ratio+0x40>
   10794:	050b      	lsls	r3, r1, #20
   10796:	1af6      	subs	r6, r6, r3
   10798:	9800      	ldr	r0, [sp, #0]
   1079a:	9901      	ldr	r1, [sp, #4]
   1079c:	1c32      	adds	r2, r6, #0
   1079e:	1c3b      	adds	r3, r7, #0
   107a0:	f008 fea8 	bl	194f4 <____divdf3_from_thumb>
   107a4:	b004      	add	sp, #16
   107a6:	bcf0      	pop	{r4, r5, r6, r7}
   107a8:	bc04      	pop	{r2}
   107aa:	4710      	bx	r2

000107ac <_mprec_log10>:
   107ac:	b510      	push	{r4, lr}
   107ae:	1c04      	adds	r4, r0, #0
   107b0:	2817      	cmp	r0, #23
   107b2:	dd02      	ble.n	107ba <_mprec_log10+0xe>
   107b4:	490a      	ldr	r1, [pc, #40]	(107e0 <.text+0x107e0>)
   107b6:	4809      	ldr	r0, [pc, #36]	(107dc <.text+0x107dc>)
   107b8:	e00a      	b.n	107d0 <_mprec_log10+0x24>
   107ba:	4a0a      	ldr	r2, [pc, #40]	(107e4 <.text+0x107e4>)
   107bc:	00c3      	lsls	r3, r0, #3
   107be:	189b      	adds	r3, r3, r2
   107c0:	6818      	ldr	r0, [r3, #0]
   107c2:	6859      	ldr	r1, [r3, #4]
   107c4:	e006      	b.n	107d4 <_mprec_log10+0x28>
   107c6:	4a08      	ldr	r2, [pc, #32]	(107e8 <.text+0x107e8>)
   107c8:	4b08      	ldr	r3, [pc, #32]	(107ec <.text+0x107ec>)
   107ca:	f008 fe8b 	bl	194e4 <____muldf3_from_thumb>
   107ce:	3c01      	subs	r4, #1
   107d0:	2c00      	cmp	r4, #0
   107d2:	d1f8      	bne.n	107c6 <_mprec_log10+0x1a>
   107d4:	bc10      	pop	{r4}
   107d6:	bc04      	pop	{r2}
   107d8:	4710      	bx	r2
   107da:	0000      	lsls	r0, r0, #0
   107dc:	0000      	lsls	r0, r0, #0
   107de:	3ff0      	subs	r7, #240
   107e0:	0000      	lsls	r0, r0, #0
   107e2:	0000      	lsls	r0, r0, #0
   107e4:	9df4      	ldr	r5, [sp, #976]
   107e6:	0001      	lsls	r1, r0, #0
   107e8:	0000      	lsls	r0, r0, #0
   107ea:	4024      	ands	r4, r4
   107ec:	0000      	lsls	r0, r0, #0
	...

000107f0 <_Balloc>:
   107f0:	b5f0      	push	{r4, r5, r6, r7, lr}
   107f2:	6cc3      	ldr	r3, [r0, #76]
   107f4:	1c05      	adds	r5, r0, #0
   107f6:	1c0e      	adds	r6, r1, #0
   107f8:	2b00      	cmp	r3, #0
   107fa:	d108      	bne.n	1080e <_Balloc+0x1e>
   107fc:	2104      	movs	r1, #4
   107fe:	2210      	movs	r2, #16
   10800:	f000 fcd6 	bl	111b0 <_calloc_r>
   10804:	64e8      	str	r0, [r5, #76]
   10806:	2800      	cmp	r0, #0
   10808:	d101      	bne.n	1080e <_Balloc+0x1e>
   1080a:	2400      	movs	r4, #0
   1080c:	e019      	b.n	10842 <_Balloc+0x52>
   1080e:	6ceb      	ldr	r3, [r5, #76]
   10810:	00b2      	lsls	r2, r6, #2
   10812:	18d2      	adds	r2, r2, r3
   10814:	6814      	ldr	r4, [r2, #0]
   10816:	2c00      	cmp	r4, #0
   10818:	d002      	beq.n	10820 <_Balloc+0x30>
   1081a:	6823      	ldr	r3, [r4, #0]
   1081c:	6013      	str	r3, [r2, #0]
   1081e:	e00d      	b.n	1083c <_Balloc+0x4c>
   10820:	2301      	movs	r3, #1
   10822:	1c1f      	adds	r7, r3, #0
   10824:	40b7      	lsls	r7, r6
   10826:	00ba      	lsls	r2, r7, #2
   10828:	3214      	adds	r2, #20
   1082a:	1c28      	adds	r0, r5, #0
   1082c:	2101      	movs	r1, #1
   1082e:	f000 fcbf 	bl	111b0 <_calloc_r>
   10832:	2800      	cmp	r0, #0
   10834:	d005      	beq.n	10842 <_Balloc+0x52>
   10836:	6046      	str	r6, [r0, #4]
   10838:	6087      	str	r7, [r0, #8]
   1083a:	1c04      	adds	r4, r0, #0
   1083c:	2300      	movs	r3, #0
   1083e:	6123      	str	r3, [r4, #16]
   10840:	60e3      	str	r3, [r4, #12]
   10842:	1c20      	adds	r0, r4, #0
   10844:	bcf0      	pop	{r4, r5, r6, r7}
   10846:	bc02      	pop	{r1}
   10848:	4708      	bx	r1
	...

0001084c <_d2b>:
   1084c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1084e:	b084      	sub	sp, #16
   10850:	1c0c      	adds	r4, r1, #0
   10852:	2101      	movs	r1, #1
   10854:	9300      	str	r3, [sp, #0]
   10856:	1c15      	adds	r5, r2, #0
   10858:	f7ff ffca 	bl	107f0 <_Balloc>
   1085c:	1c01      	adds	r1, r0, #0
   1085e:	3114      	adds	r1, #20
   10860:	4b2b      	ldr	r3, [pc, #172]	(10910 <.text+0x10910>)
   10862:	9101      	str	r1, [sp, #4]
   10864:	1c21      	adds	r1, r4, #0
   10866:	4019      	ands	r1, r3
   10868:	4b2a      	ldr	r3, [pc, #168]	(10914 <.text+0x10914>)
   1086a:	1c22      	adds	r2, r4, #0
   1086c:	401a      	ands	r2, r3
   1086e:	0d17      	lsrs	r7, r2, #20
   10870:	1c06      	adds	r6, r0, #0
   10872:	9103      	str	r1, [sp, #12]
   10874:	2f00      	cmp	r7, #0
   10876:	d003      	beq.n	10880 <_d2b+0x34>
   10878:	2380      	movs	r3, #128
   1087a:	035b      	lsls	r3, r3, #13
   1087c:	430b      	orrs	r3, r1
   1087e:	9303      	str	r3, [sp, #12]
   10880:	2d00      	cmp	r5, #0
   10882:	d01b      	beq.n	108bc <_d2b+0x70>
   10884:	a802      	add	r0, sp, #8
   10886:	9502      	str	r5, [sp, #8]
   10888:	f7ff fe88 	bl	1059c <_lo0bits>
   1088c:	9902      	ldr	r1, [sp, #8]
   1088e:	2800      	cmp	r0, #0
   10890:	d009      	beq.n	108a6 <_d2b+0x5a>
   10892:	9b03      	ldr	r3, [sp, #12]
   10894:	2220      	movs	r2, #32
   10896:	1a12      	subs	r2, r2, r0
   10898:	4093      	lsls	r3, r2
   1089a:	430b      	orrs	r3, r1
   1089c:	6173      	str	r3, [r6, #20]
   1089e:	9b03      	ldr	r3, [sp, #12]
   108a0:	40c3      	lsrs	r3, r0
   108a2:	9303      	str	r3, [sp, #12]
   108a4:	e000      	b.n	108a8 <_d2b+0x5c>
   108a6:	6171      	str	r1, [r6, #20]
   108a8:	9b03      	ldr	r3, [sp, #12]
   108aa:	9a01      	ldr	r2, [sp, #4]
   108ac:	6053      	str	r3, [r2, #4]
   108ae:	2b00      	cmp	r3, #0
   108b0:	d001      	beq.n	108b6 <_d2b+0x6a>
   108b2:	2202      	movs	r2, #2
   108b4:	e000      	b.n	108b8 <_d2b+0x6c>
   108b6:	2201      	movs	r2, #1
   108b8:	6132      	str	r2, [r6, #16]
   108ba:	e008      	b.n	108ce <_d2b+0x82>
   108bc:	a803      	add	r0, sp, #12
   108be:	f7ff fe6d 	bl	1059c <_lo0bits>
   108c2:	9b03      	ldr	r3, [sp, #12]
   108c4:	6173      	str	r3, [r6, #20]
   108c6:	2301      	movs	r3, #1
   108c8:	6133      	str	r3, [r6, #16]
   108ca:	3020      	adds	r0, #32
   108cc:	2201      	movs	r2, #1
   108ce:	2f00      	cmp	r7, #0
   108d0:	d009      	beq.n	108e6 <_d2b+0x9a>
   108d2:	4911      	ldr	r1, [pc, #68]	(10918 <.text+0x10918>)
   108d4:	183b      	adds	r3, r7, r0
   108d6:	9a00      	ldr	r2, [sp, #0]
   108d8:	185b      	adds	r3, r3, r1
   108da:	6013      	str	r3, [r2, #0]
   108dc:	9909      	ldr	r1, [sp, #36]
   108de:	2335      	movs	r3, #53
   108e0:	1a1b      	subs	r3, r3, r0
   108e2:	600b      	str	r3, [r1, #0]
   108e4:	e00e      	b.n	10904 <_d2b+0xb8>
   108e6:	490d      	ldr	r1, [pc, #52]	(1091c <.text+0x1091c>)
   108e8:	1843      	adds	r3, r0, r1
   108ea:	9900      	ldr	r1, [sp, #0]
   108ec:	0154      	lsls	r4, r2, #5
   108ee:	600b      	str	r3, [r1, #0]
   108f0:	0093      	lsls	r3, r2, #2
   108f2:	9a01      	ldr	r2, [sp, #4]
   108f4:	189b      	adds	r3, r3, r2
   108f6:	3b04      	subs	r3, #4
   108f8:	6818      	ldr	r0, [r3, #0]
   108fa:	f7ff fe2b 	bl	10554 <_hi0bits>
   108fe:	9b09      	ldr	r3, [sp, #36]
   10900:	1a24      	subs	r4, r4, r0
   10902:	601c      	str	r4, [r3, #0]
   10904:	1c30      	adds	r0, r6, #0
   10906:	b004      	add	sp, #16
   10908:	bcf0      	pop	{r4, r5, r6, r7}
   1090a:	bc02      	pop	{r1}
   1090c:	4708      	bx	r1
   1090e:	0000      	lsls	r0, r0, #0
   10910:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   10914:	ffff 7fff 	undefined
   10918:	fbcd ffff 	undefined
   1091c:	fbce ffff 	undefined

00010920 <__mdiff>:
   10920:	b5f0      	push	{r4, r5, r6, r7, lr}
   10922:	b083      	sub	sp, #12
   10924:	1c07      	adds	r7, r0, #0
   10926:	1c0d      	adds	r5, r1, #0
   10928:	1c08      	adds	r0, r1, #0
   1092a:	1c11      	adds	r1, r2, #0
   1092c:	1c16      	adds	r6, r2, #0
   1092e:	f7ff fe6b 	bl	10608 <__mcmp>
   10932:	1c04      	adds	r4, r0, #0
   10934:	2800      	cmp	r0, #0
   10936:	d108      	bne.n	1094a <__mdiff+0x2a>
   10938:	1c38      	adds	r0, r7, #0
   1093a:	2100      	movs	r1, #0
   1093c:	f7ff ff58 	bl	107f0 <_Balloc>
   10940:	2301      	movs	r3, #1
   10942:	1c07      	adds	r7, r0, #0
   10944:	6103      	str	r3, [r0, #16]
   10946:	6144      	str	r4, [r0, #20]
   10948:	e053      	b.n	109f2 <__mdiff+0xd2>
   1094a:	2800      	cmp	r0, #0
   1094c:	da04      	bge.n	10958 <__mdiff+0x38>
   1094e:	46b4      	mov	ip, r6
   10950:	2401      	movs	r4, #1
   10952:	1c2e      	adds	r6, r5, #0
   10954:	4665      	mov	r5, ip
   10956:	e000      	b.n	1095a <__mdiff+0x3a>
   10958:	2400      	movs	r4, #0
   1095a:	6869      	ldr	r1, [r5, #4]
   1095c:	1c38      	adds	r0, r7, #0
   1095e:	f7ff ff47 	bl	107f0 <_Balloc>
   10962:	692a      	ldr	r2, [r5, #16]
   10964:	3514      	adds	r5, #20
   10966:	46ac      	mov	ip, r5
   10968:	0093      	lsls	r3, r2, #2
   1096a:	4463      	add	r3, ip
   1096c:	9301      	str	r3, [sp, #4]
   1096e:	6933      	ldr	r3, [r6, #16]
   10970:	1c35      	adds	r5, r6, #0
   10972:	3514      	adds	r5, #20
   10974:	009b      	lsls	r3, r3, #2
   10976:	18eb      	adds	r3, r5, r3
   10978:	60c4      	str	r4, [r0, #12]
   1097a:	9200      	str	r2, [sp, #0]
   1097c:	1c04      	adds	r4, r0, #0
   1097e:	9302      	str	r3, [sp, #8]
   10980:	1c07      	adds	r7, r0, #0
   10982:	3414      	adds	r4, #20
   10984:	2600      	movs	r6, #0
   10986:	4662      	mov	r2, ip
   10988:	3204      	adds	r2, #4
   1098a:	4694      	mov	ip, r2
   1098c:	3a04      	subs	r2, #4
   1098e:	ca08      	ldmia	r2!, {r3}
   10990:	cd01      	ldmia	r5!, {r0}
   10992:	4a1a      	ldr	r2, [pc, #104]	(109fc <.text+0x109fc>)
   10994:	1c19      	adds	r1, r3, #0
   10996:	4011      	ands	r1, r2
   10998:	4002      	ands	r2, r0
   1099a:	1a89      	subs	r1, r1, r2
   1099c:	1989      	adds	r1, r1, r6
   1099e:	0c1b      	lsrs	r3, r3, #16
   109a0:	0c00      	lsrs	r0, r0, #16
   109a2:	1a1b      	subs	r3, r3, r0
   109a4:	140a      	asrs	r2, r1, #16
   109a6:	189b      	adds	r3, r3, r2
   109a8:	8063      	strh	r3, [r4, #2]
   109aa:	141e      	asrs	r6, r3, #16
   109ac:	9b02      	ldr	r3, [sp, #8]
   109ae:	8021      	strh	r1, [r4, #0]
   109b0:	3404      	adds	r4, #4
   109b2:	429d      	cmp	r5, r3
   109b4:	d210      	bcs.n	109d8 <__mdiff+0xb8>
   109b6:	e7e6      	b.n	10986 <__mdiff+0x66>
   109b8:	4662      	mov	r2, ip
   109ba:	3204      	adds	r2, #4
   109bc:	4694      	mov	ip, r2
   109be:	3a04      	subs	r2, #4
   109c0:	ca08      	ldmia	r2!, {r3}
   109c2:	4a0e      	ldr	r2, [pc, #56]	(109fc <.text+0x109fc>)
   109c4:	1c19      	adds	r1, r3, #0
   109c6:	4011      	ands	r1, r2
   109c8:	1989      	adds	r1, r1, r6
   109ca:	0c1b      	lsrs	r3, r3, #16
   109cc:	140a      	asrs	r2, r1, #16
   109ce:	189b      	adds	r3, r3, r2
   109d0:	8063      	strh	r3, [r4, #2]
   109d2:	8021      	strh	r1, [r4, #0]
   109d4:	141e      	asrs	r6, r3, #16
   109d6:	3404      	adds	r4, #4
   109d8:	9b01      	ldr	r3, [sp, #4]
   109da:	459c      	cmp	ip, r3
   109dc:	d3ec      	bcc.n	109b8 <__mdiff+0x98>
   109de:	e002      	b.n	109e6 <__mdiff+0xc6>
   109e0:	9a00      	ldr	r2, [sp, #0]
   109e2:	3a01      	subs	r2, #1
   109e4:	9200      	str	r2, [sp, #0]
   109e6:	3c04      	subs	r4, #4
   109e8:	6823      	ldr	r3, [r4, #0]
   109ea:	2b00      	cmp	r3, #0
   109ec:	d0f8      	beq.n	109e0 <__mdiff+0xc0>
   109ee:	9b00      	ldr	r3, [sp, #0]
   109f0:	613b      	str	r3, [r7, #16]
   109f2:	1c38      	adds	r0, r7, #0
   109f4:	b003      	add	sp, #12
   109f6:	bcf0      	pop	{r4, r5, r6, r7}
   109f8:	bc02      	pop	{r1}
   109fa:	4708      	bx	r1
   109fc:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

00010a00 <_lshift>:
   10a00:	b5f0      	push	{r4, r5, r6, r7, lr}
   10a02:	1c0d      	adds	r5, r1, #0
   10a04:	692b      	ldr	r3, [r5, #16]
   10a06:	1157      	asrs	r7, r2, #5
   10a08:	3301      	adds	r3, #1
   10a0a:	18fe      	adds	r6, r7, r3
   10a0c:	6849      	ldr	r1, [r1, #4]
   10a0e:	68ab      	ldr	r3, [r5, #8]
   10a10:	b082      	sub	sp, #8
   10a12:	1c14      	adds	r4, r2, #0
   10a14:	9000      	str	r0, [sp, #0]
   10a16:	e001      	b.n	10a1c <_lshift+0x1c>
   10a18:	3101      	adds	r1, #1
   10a1a:	005b      	lsls	r3, r3, #1
   10a1c:	429e      	cmp	r6, r3
   10a1e:	dcfb      	bgt.n	10a18 <_lshift+0x18>
   10a20:	9800      	ldr	r0, [sp, #0]
   10a22:	f7ff fee5 	bl	107f0 <_Balloc>
   10a26:	1c01      	adds	r1, r0, #0
   10a28:	3114      	adds	r1, #20
   10a2a:	2200      	movs	r2, #0
   10a2c:	9001      	str	r0, [sp, #4]
   10a2e:	e002      	b.n	10a36 <_lshift+0x36>
   10a30:	2300      	movs	r3, #0
   10a32:	c108      	stmia	r1!, {r3}
   10a34:	3201      	adds	r2, #1
   10a36:	42ba      	cmp	r2, r7
   10a38:	dbfa      	blt.n	10a30 <_lshift+0x30>
   10a3a:	692b      	ldr	r3, [r5, #16]
   10a3c:	1c2a      	adds	r2, r5, #0
   10a3e:	3214      	adds	r2, #20
   10a40:	009b      	lsls	r3, r3, #2
   10a42:	189b      	adds	r3, r3, r2
   10a44:	469c      	mov	ip, r3
   10a46:	231f      	movs	r3, #31
   10a48:	401c      	ands	r4, r3
   10a4a:	d010      	beq.n	10a6e <_lshift+0x6e>
   10a4c:	2320      	movs	r3, #32
   10a4e:	1b1f      	subs	r7, r3, r4
   10a50:	2000      	movs	r0, #0
   10a52:	6813      	ldr	r3, [r2, #0]
   10a54:	40a3      	lsls	r3, r4
   10a56:	4303      	orrs	r3, r0
   10a58:	c108      	stmia	r1!, {r3}
   10a5a:	ca08      	ldmia	r2!, {r3}
   10a5c:	1c18      	adds	r0, r3, #0
   10a5e:	40f8      	lsrs	r0, r7
   10a60:	4562      	cmp	r2, ip
   10a62:	d3f6      	bcc.n	10a52 <_lshift+0x52>
   10a64:	6008      	str	r0, [r1, #0]
   10a66:	2800      	cmp	r0, #0
   10a68:	d005      	beq.n	10a76 <_lshift+0x76>
   10a6a:	3601      	adds	r6, #1
   10a6c:	e003      	b.n	10a76 <_lshift+0x76>
   10a6e:	ca08      	ldmia	r2!, {r3}
   10a70:	c108      	stmia	r1!, {r3}
   10a72:	4562      	cmp	r2, ip
   10a74:	d3fb      	bcc.n	10a6e <_lshift+0x6e>
   10a76:	9a01      	ldr	r2, [sp, #4]
   10a78:	1e73      	subs	r3, r6, #1
   10a7a:	9800      	ldr	r0, [sp, #0]
   10a7c:	1c29      	adds	r1, r5, #0
   10a7e:	6113      	str	r3, [r2, #16]
   10a80:	f7ff fd5c 	bl	1053c <_Bfree>
   10a84:	9801      	ldr	r0, [sp, #4]
   10a86:	b002      	add	sp, #8
   10a88:	bcf0      	pop	{r4, r5, r6, r7}
   10a8a:	bc02      	pop	{r1}
   10a8c:	4708      	bx	r1
	...

00010a90 <_multiply>:
   10a90:	b5f0      	push	{r4, r5, r6, r7, lr}
   10a92:	1c15      	adds	r5, r2, #0
   10a94:	692b      	ldr	r3, [r5, #16]
   10a96:	690a      	ldr	r2, [r1, #16]
   10a98:	b088      	sub	sp, #32
   10a9a:	1c0c      	adds	r4, r1, #0
   10a9c:	429a      	cmp	r2, r3
   10a9e:	da02      	bge.n	10aa6 <_multiply+0x16>
   10aa0:	46ac      	mov	ip, r5
   10aa2:	4664      	mov	r4, ip
   10aa4:	1c0d      	adds	r5, r1, #0
   10aa6:	6926      	ldr	r6, [r4, #16]
   10aa8:	692f      	ldr	r7, [r5, #16]
   10aaa:	68a3      	ldr	r3, [r4, #8]
   10aac:	19f2      	adds	r2, r6, r7
   10aae:	6861      	ldr	r1, [r4, #4]
   10ab0:	9201      	str	r2, [sp, #4]
   10ab2:	429a      	cmp	r2, r3
   10ab4:	dd00      	ble.n	10ab8 <_multiply+0x28>
   10ab6:	3101      	adds	r1, #1
   10ab8:	f7ff fe9a 	bl	107f0 <_Balloc>
   10abc:	9a01      	ldr	r2, [sp, #4]
   10abe:	1c01      	adds	r1, r0, #0
   10ac0:	3114      	adds	r1, #20
   10ac2:	0093      	lsls	r3, r2, #2
   10ac4:	18cb      	adds	r3, r1, r3
   10ac6:	1c0a      	adds	r2, r1, #0
   10ac8:	9000      	str	r0, [sp, #0]
   10aca:	9302      	str	r3, [sp, #8]
   10acc:	e001      	b.n	10ad2 <_multiply+0x42>
   10ace:	2300      	movs	r3, #0
   10ad0:	c208      	stmia	r2!, {r3}
   10ad2:	9b02      	ldr	r3, [sp, #8]
   10ad4:	429a      	cmp	r2, r3
   10ad6:	d3fa      	bcc.n	10ace <_multiply+0x3e>
   10ad8:	3414      	adds	r4, #20
   10ada:	00b3      	lsls	r3, r6, #2
   10adc:	18e3      	adds	r3, r4, r3
   10ade:	3514      	adds	r5, #20
   10ae0:	9303      	str	r3, [sp, #12]
   10ae2:	00bb      	lsls	r3, r7, #2
   10ae4:	18eb      	adds	r3, r5, r3
   10ae6:	9407      	str	r4, [sp, #28]
   10ae8:	9504      	str	r5, [sp, #16]
   10aea:	9305      	str	r3, [sp, #20]
   10aec:	9106      	str	r1, [sp, #24]
   10aee:	e04b      	b.n	10b88 <_multiply+0xf8>
   10af0:	9a04      	ldr	r2, [sp, #16]
   10af2:	8817      	ldrh	r7, [r2, #0]
   10af4:	2f00      	cmp	r7, #0
   10af6:	d01e      	beq.n	10b36 <_multiply+0xa6>
   10af8:	2300      	movs	r3, #0
   10afa:	9e07      	ldr	r6, [sp, #28]
   10afc:	9d06      	ldr	r5, [sp, #24]
   10afe:	469c      	mov	ip, r3
   10b00:	ce04      	ldmia	r6!, {r2}
   10b02:	482d      	ldr	r0, [pc, #180]	(10bb8 <.text+0x10bb8>)
   10b04:	1c13      	adds	r3, r2, #0
   10b06:	4003      	ands	r3, r0
   10b08:	1c3c      	adds	r4, r7, #0
   10b0a:	435c      	muls	r4, r3
   10b0c:	6829      	ldr	r1, [r5, #0]
   10b0e:	1c0b      	adds	r3, r1, #0
   10b10:	4003      	ands	r3, r0
   10b12:	4463      	add	r3, ip
   10b14:	0c12      	lsrs	r2, r2, #16
   10b16:	18e4      	adds	r4, r4, r3
   10b18:	1c3b      	adds	r3, r7, #0
   10b1a:	4353      	muls	r3, r2
   10b1c:	0c09      	lsrs	r1, r1, #16
   10b1e:	0c22      	lsrs	r2, r4, #16
   10b20:	185b      	adds	r3, r3, r1
   10b22:	189b      	adds	r3, r3, r2
   10b24:	0c1a      	lsrs	r2, r3, #16
   10b26:	806b      	strh	r3, [r5, #2]
   10b28:	9b03      	ldr	r3, [sp, #12]
   10b2a:	802c      	strh	r4, [r5, #0]
   10b2c:	4694      	mov	ip, r2
   10b2e:	3504      	adds	r5, #4
   10b30:	429e      	cmp	r6, r3
   10b32:	d3e5      	bcc.n	10b00 <_multiply+0x70>
   10b34:	602a      	str	r2, [r5, #0]
   10b36:	9a04      	ldr	r2, [sp, #16]
   10b38:	8857      	ldrh	r7, [r2, #2]
   10b3a:	2f00      	cmp	r7, #0
   10b3c:	d01e      	beq.n	10b7c <_multiply+0xec>
   10b3e:	9b06      	ldr	r3, [sp, #24]
   10b40:	2200      	movs	r2, #0
   10b42:	681d      	ldr	r5, [r3, #0]
   10b44:	9e07      	ldr	r6, [sp, #28]
   10b46:	1c1c      	adds	r4, r3, #0
   10b48:	4694      	mov	ip, r2
   10b4a:	ce04      	ldmia	r6!, {r2}
   10b4c:	481a      	ldr	r0, [pc, #104]	(10bb8 <.text+0x10bb8>)
   10b4e:	1c13      	adds	r3, r2, #0
   10b50:	4003      	ands	r3, r0
   10b52:	1c39      	adds	r1, r7, #0
   10b54:	4359      	muls	r1, r3
   10b56:	0c12      	lsrs	r2, r2, #16
   10b58:	437a      	muls	r2, r7
   10b5a:	8863      	ldrh	r3, [r4, #2]
   10b5c:	4463      	add	r3, ip
   10b5e:	18c9      	adds	r1, r1, r3
   10b60:	8061      	strh	r1, [r4, #2]
   10b62:	8025      	strh	r5, [r4, #0]
   10b64:	3404      	adds	r4, #4
   10b66:	6823      	ldr	r3, [r4, #0]
   10b68:	4003      	ands	r3, r0
   10b6a:	18d2      	adds	r2, r2, r3
   10b6c:	0c09      	lsrs	r1, r1, #16
   10b6e:	1855      	adds	r5, r2, r1
   10b70:	9a03      	ldr	r2, [sp, #12]
   10b72:	0c2b      	lsrs	r3, r5, #16
   10b74:	469c      	mov	ip, r3
   10b76:	4296      	cmp	r6, r2
   10b78:	d3e7      	bcc.n	10b4a <_multiply+0xba>
   10b7a:	6025      	str	r5, [r4, #0]
   10b7c:	9b04      	ldr	r3, [sp, #16]
   10b7e:	9a06      	ldr	r2, [sp, #24]
   10b80:	3304      	adds	r3, #4
   10b82:	3204      	adds	r2, #4
   10b84:	9304      	str	r3, [sp, #16]
   10b86:	9206      	str	r2, [sp, #24]
   10b88:	9b04      	ldr	r3, [sp, #16]
   10b8a:	9a05      	ldr	r2, [sp, #20]
   10b8c:	4293      	cmp	r3, r2
   10b8e:	d3af      	bcc.n	10af0 <_multiply+0x60>
   10b90:	9a02      	ldr	r2, [sp, #8]
   10b92:	e002      	b.n	10b9a <_multiply+0x10a>
   10b94:	9b01      	ldr	r3, [sp, #4]
   10b96:	3b01      	subs	r3, #1
   10b98:	9301      	str	r3, [sp, #4]
   10b9a:	9b01      	ldr	r3, [sp, #4]
   10b9c:	2b00      	cmp	r3, #0
   10b9e:	dd03      	ble.n	10ba8 <_multiply+0x118>
   10ba0:	3a04      	subs	r2, #4
   10ba2:	6813      	ldr	r3, [r2, #0]
   10ba4:	2b00      	cmp	r3, #0
   10ba6:	d0f5      	beq.n	10b94 <_multiply+0x104>
   10ba8:	9b00      	ldr	r3, [sp, #0]
   10baa:	9a01      	ldr	r2, [sp, #4]
   10bac:	1c18      	adds	r0, r3, #0
   10bae:	b008      	add	sp, #32
   10bb0:	611a      	str	r2, [r3, #16]
   10bb2:	bcf0      	pop	{r4, r5, r6, r7}
   10bb4:	bc02      	pop	{r1}
   10bb6:	4708      	bx	r1
   10bb8:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

00010bbc <_i2b>:
   10bbc:	b510      	push	{r4, lr}
   10bbe:	1c0c      	adds	r4, r1, #0
   10bc0:	2101      	movs	r1, #1
   10bc2:	f7ff fe15 	bl	107f0 <_Balloc>
   10bc6:	2301      	movs	r3, #1
   10bc8:	6144      	str	r4, [r0, #20]
   10bca:	6103      	str	r3, [r0, #16]
   10bcc:	bc10      	pop	{r4}
   10bce:	bc02      	pop	{r1}
   10bd0:	4708      	bx	r1
	...

00010bd4 <_multadd>:
   10bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
   10bd6:	b082      	sub	sp, #8
   10bd8:	1c1e      	adds	r6, r3, #0
   10bda:	1c0c      	adds	r4, r1, #0
   10bdc:	2300      	movs	r3, #0
   10bde:	9001      	str	r0, [sp, #4]
   10be0:	9200      	str	r2, [sp, #0]
   10be2:	690f      	ldr	r7, [r1, #16]
   10be4:	1c0d      	adds	r5, r1, #0
   10be6:	3414      	adds	r4, #20
   10be8:	469c      	mov	ip, r3
   10bea:	6822      	ldr	r2, [r4, #0]
   10bec:	481b      	ldr	r0, [pc, #108]	(10c5c <.text+0x10c5c>)
   10bee:	9b00      	ldr	r3, [sp, #0]
   10bf0:	1c11      	adds	r1, r2, #0
   10bf2:	4001      	ands	r1, r0
   10bf4:	4359      	muls	r1, r3
   10bf6:	0c12      	lsrs	r2, r2, #16
   10bf8:	1989      	adds	r1, r1, r6
   10bfa:	1c1e      	adds	r6, r3, #0
   10bfc:	1c33      	adds	r3, r6, #0
   10bfe:	4353      	muls	r3, r2
   10c00:	0c0a      	lsrs	r2, r1, #16
   10c02:	189b      	adds	r3, r3, r2
   10c04:	0c1e      	lsrs	r6, r3, #16
   10c06:	4001      	ands	r1, r0
   10c08:	041b      	lsls	r3, r3, #16
   10c0a:	185b      	adds	r3, r3, r1
   10c0c:	c408      	stmia	r4!, {r3}
   10c0e:	2301      	movs	r3, #1
   10c10:	449c      	add	ip, r3
   10c12:	45bc      	cmp	ip, r7
   10c14:	dbe9      	blt.n	10bea <_multadd+0x16>
   10c16:	2e00      	cmp	r6, #0
   10c18:	d01a      	beq.n	10c50 <_multadd+0x7c>
   10c1a:	68ab      	ldr	r3, [r5, #8]
   10c1c:	429f      	cmp	r7, r3
   10c1e:	db12      	blt.n	10c46 <_multadd+0x72>
   10c20:	6869      	ldr	r1, [r5, #4]
   10c22:	9801      	ldr	r0, [sp, #4]
   10c24:	3101      	adds	r1, #1
   10c26:	f7ff fde3 	bl	107f0 <_Balloc>
   10c2a:	692a      	ldr	r2, [r5, #16]
   10c2c:	1c29      	adds	r1, r5, #0
   10c2e:	0092      	lsls	r2, r2, #2
   10c30:	1c04      	adds	r4, r0, #0
   10c32:	310c      	adds	r1, #12
   10c34:	3208      	adds	r2, #8
   10c36:	300c      	adds	r0, #12
   10c38:	f7fc f9d8 	bl	cfec <memcpy>
   10c3c:	1c29      	adds	r1, r5, #0
   10c3e:	9801      	ldr	r0, [sp, #4]
   10c40:	f7ff fc7c 	bl	1053c <_Bfree>
   10c44:	1c25      	adds	r5, r4, #0
   10c46:	00bb      	lsls	r3, r7, #2
   10c48:	195b      	adds	r3, r3, r5
   10c4a:	615e      	str	r6, [r3, #20]
   10c4c:	1c7b      	adds	r3, r7, #1
   10c4e:	612b      	str	r3, [r5, #16]
   10c50:	1c28      	adds	r0, r5, #0
   10c52:	b002      	add	sp, #8
   10c54:	bcf0      	pop	{r4, r5, r6, r7}
   10c56:	bc02      	pop	{r1}
   10c58:	4708      	bx	r1
   10c5a:	0000      	lsls	r0, r0, #0
   10c5c:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

00010c60 <_pow5mult>:
   10c60:	b5f0      	push	{r4, r5, r6, r7, lr}
   10c62:	b081      	sub	sp, #4
   10c64:	2303      	movs	r3, #3
   10c66:	1c06      	adds	r6, r0, #0
   10c68:	9100      	str	r1, [sp, #0]
   10c6a:	1c14      	adds	r4, r2, #0
   10c6c:	401a      	ands	r2, r3
   10c6e:	d008      	beq.n	10c82 <_pow5mult+0x22>
   10c70:	4b1c      	ldr	r3, [pc, #112]	(10ce4 <.text+0x10ce4>)
   10c72:	0092      	lsls	r2, r2, #2
   10c74:	18d2      	adds	r2, r2, r3
   10c76:	3a04      	subs	r2, #4
   10c78:	6812      	ldr	r2, [r2, #0]
   10c7a:	2300      	movs	r3, #0
   10c7c:	f7ff ffaa 	bl	10bd4 <_multadd>
   10c80:	9000      	str	r0, [sp, #0]
   10c82:	10a7      	asrs	r7, r4, #2
   10c84:	2f00      	cmp	r7, #0
   10c86:	d028      	beq.n	10cda <_pow5mult+0x7a>
   10c88:	6cb5      	ldr	r5, [r6, #72]
   10c8a:	2d00      	cmp	r5, #0
   10c8c:	d109      	bne.n	10ca2 <_pow5mult+0x42>
   10c8e:	1c30      	adds	r0, r6, #0
   10c90:	4915      	ldr	r1, [pc, #84]	(10ce8 <.text+0x10ce8>)
   10c92:	f7ff ff93 	bl	10bbc <_i2b>
   10c96:	2300      	movs	r3, #0
   10c98:	1c05      	adds	r5, r0, #0
   10c9a:	64b0      	str	r0, [r6, #72]
   10c9c:	6003      	str	r3, [r0, #0]
   10c9e:	e000      	b.n	10ca2 <_pow5mult+0x42>
   10ca0:	1c25      	adds	r5, r4, #0
   10ca2:	07fb      	lsls	r3, r7, #31
   10ca4:	d50a      	bpl.n	10cbc <_pow5mult+0x5c>
   10ca6:	9900      	ldr	r1, [sp, #0]
   10ca8:	1c2a      	adds	r2, r5, #0
   10caa:	1c30      	adds	r0, r6, #0
   10cac:	f7ff fef0 	bl	10a90 <_multiply>
   10cb0:	9900      	ldr	r1, [sp, #0]
   10cb2:	1c04      	adds	r4, r0, #0
   10cb4:	1c30      	adds	r0, r6, #0
   10cb6:	f7ff fc41 	bl	1053c <_Bfree>
   10cba:	9400      	str	r4, [sp, #0]
   10cbc:	107f      	asrs	r7, r7, #1
   10cbe:	2f00      	cmp	r7, #0
   10cc0:	d00b      	beq.n	10cda <_pow5mult+0x7a>
   10cc2:	682c      	ldr	r4, [r5, #0]
   10cc4:	2c00      	cmp	r4, #0
   10cc6:	d1eb      	bne.n	10ca0 <_pow5mult+0x40>
   10cc8:	1c29      	adds	r1, r5, #0
   10cca:	1c2a      	adds	r2, r5, #0
   10ccc:	1c30      	adds	r0, r6, #0
   10cce:	f7ff fedf 	bl	10a90 <_multiply>
   10cd2:	6028      	str	r0, [r5, #0]
   10cd4:	1c05      	adds	r5, r0, #0
   10cd6:	6004      	str	r4, [r0, #0]
   10cd8:	e7e3      	b.n	10ca2 <_pow5mult+0x42>
   10cda:	9800      	ldr	r0, [sp, #0]
   10cdc:	b001      	add	sp, #4
   10cde:	bcf0      	pop	{r4, r5, r6, r7}
   10ce0:	bc02      	pop	{r1}
   10ce2:	4708      	bx	r1
   10ce4:	9f0c      	ldr	r7, [sp, #48]
   10ce6:	0001      	lsls	r1, r0, #0
   10ce8:	0271      	lsls	r1, r6, #9
	...

00010cec <_s2b>:
   10cec:	b5f0      	push	{r4, r5, r6, r7, lr}
   10cee:	b082      	sub	sp, #8
   10cf0:	9001      	str	r0, [sp, #4]
   10cf2:	1c18      	adds	r0, r3, #0
   10cf4:	1c0d      	adds	r5, r1, #0
   10cf6:	3008      	adds	r0, #8
   10cf8:	2109      	movs	r1, #9
   10cfa:	9300      	str	r3, [sp, #0]
   10cfc:	1c16      	adds	r6, r2, #0
   10cfe:	f000 fb27 	bl	11350 <__aeabi_idiv>
   10d02:	2301      	movs	r3, #1
   10d04:	2100      	movs	r1, #0
   10d06:	e001      	b.n	10d0c <_s2b+0x20>
   10d08:	005b      	lsls	r3, r3, #1
   10d0a:	3101      	adds	r1, #1
   10d0c:	4298      	cmp	r0, r3
   10d0e:	dcfb      	bgt.n	10d08 <_s2b+0x1c>
   10d10:	9801      	ldr	r0, [sp, #4]
   10d12:	f7ff fd6d 	bl	107f0 <_Balloc>
   10d16:	9b07      	ldr	r3, [sp, #28]
   10d18:	6143      	str	r3, [r0, #20]
   10d1a:	2301      	movs	r3, #1
   10d1c:	1c01      	adds	r1, r0, #0
   10d1e:	6103      	str	r3, [r0, #16]
   10d20:	2e09      	cmp	r6, #9
   10d22:	dd11      	ble.n	10d48 <_s2b+0x5c>
   10d24:	1c2f      	adds	r7, r5, #0
   10d26:	3709      	adds	r7, #9
   10d28:	2409      	movs	r4, #9
   10d2a:	5d63      	ldrb	r3, [r4, r5]
   10d2c:	9801      	ldr	r0, [sp, #4]
   10d2e:	3b30      	subs	r3, #48
   10d30:	220a      	movs	r2, #10
   10d32:	f7ff ff4f 	bl	10bd4 <_multadd>
   10d36:	3401      	adds	r4, #1
   10d38:	1c01      	adds	r1, r0, #0
   10d3a:	42b4      	cmp	r4, r6
   10d3c:	d1f5      	bne.n	10d2a <_s2b+0x3e>
   10d3e:	19bb      	adds	r3, r7, r6
   10d40:	1c1d      	adds	r5, r3, #0
   10d42:	3d08      	subs	r5, #8
   10d44:	1c34      	adds	r4, r6, #0
   10d46:	e00b      	b.n	10d60 <_s2b+0x74>
   10d48:	350a      	adds	r5, #10
   10d4a:	2409      	movs	r4, #9
   10d4c:	e008      	b.n	10d60 <_s2b+0x74>
   10d4e:	782b      	ldrb	r3, [r5, #0]
   10d50:	9801      	ldr	r0, [sp, #4]
   10d52:	3b30      	subs	r3, #48
   10d54:	220a      	movs	r2, #10
   10d56:	f7ff ff3d 	bl	10bd4 <_multadd>
   10d5a:	3501      	adds	r5, #1
   10d5c:	1c01      	adds	r1, r0, #0
   10d5e:	3401      	adds	r4, #1
   10d60:	9b00      	ldr	r3, [sp, #0]
   10d62:	429c      	cmp	r4, r3
   10d64:	dbf3      	blt.n	10d4e <_s2b+0x62>
   10d66:	1c08      	adds	r0, r1, #0
   10d68:	b002      	add	sp, #8
   10d6a:	bcf0      	pop	{r4, r5, r6, r7}
   10d6c:	bc02      	pop	{r1}
   10d6e:	4708      	bx	r1

00010d70 <_realloc_r>:
   10d70:	b5f0      	push	{r4, r5, r6, r7, lr}
   10d72:	b08b      	sub	sp, #44
   10d74:	9003      	str	r0, [sp, #12]
   10d76:	1c0f      	adds	r7, r1, #0
   10d78:	9202      	str	r2, [sp, #8]
   10d7a:	2900      	cmp	r1, #0
   10d7c:	d103      	bne.n	10d86 <_realloc_r+0x16>
   10d7e:	1c11      	adds	r1, r2, #0
   10d80:	f7ff f952 	bl	10028 <_malloc_r>
   10d84:	e01c      	b.n	10dc0 <_realloc_r+0x50>
   10d86:	9803      	ldr	r0, [sp, #12]
   10d88:	1c3e      	adds	r6, r7, #0
   10d8a:	f7ff fbd3 	bl	10534 <__malloc_lock>
   10d8e:	3e08      	subs	r6, #8
   10d90:	9a02      	ldr	r2, [sp, #8]
   10d92:	6870      	ldr	r0, [r6, #4]
   10d94:	320b      	adds	r2, #11
   10d96:	9004      	str	r0, [sp, #16]
   10d98:	2a16      	cmp	r2, #22
   10d9a:	d803      	bhi.n	10da4 <_realloc_r+0x34>
   10d9c:	2110      	movs	r1, #16
   10d9e:	9108      	str	r1, [sp, #32]
   10da0:	9101      	str	r1, [sp, #4]
   10da2:	e005      	b.n	10db0 <_realloc_r+0x40>
   10da4:	2307      	movs	r3, #7
   10da6:	439a      	bics	r2, r3
   10da8:	9201      	str	r2, [sp, #4]
   10daa:	9208      	str	r2, [sp, #32]
   10dac:	2a00      	cmp	r2, #0
   10dae:	db03      	blt.n	10db8 <_realloc_r+0x48>
   10db0:	9a08      	ldr	r2, [sp, #32]
   10db2:	9b02      	ldr	r3, [sp, #8]
   10db4:	429a      	cmp	r2, r3
   10db6:	d205      	bcs.n	10dc4 <_realloc_r+0x54>
   10db8:	9d03      	ldr	r5, [sp, #12]
   10dba:	230c      	movs	r3, #12
   10dbc:	602b      	str	r3, [r5, #0]
   10dbe:	2000      	movs	r0, #0
   10dc0:	900a      	str	r0, [sp, #40]
   10dc2:	e152      	b.n	1106a <_realloc_r+0x2fa>
   10dc4:	9d04      	ldr	r5, [sp, #16]
   10dc6:	2403      	movs	r4, #3
   10dc8:	9901      	ldr	r1, [sp, #4]
   10dca:	43a5      	bics	r5, r4
   10dcc:	428d      	cmp	r5, r1
   10dce:	db00      	blt.n	10dd2 <_realloc_r+0x62>
   10dd0:	e11a      	b.n	11008 <_realloc_r+0x298>
   10dd2:	4aa8      	ldr	r2, [pc, #672]	(11074 <.text+0x11074>)
   10dd4:	6893      	ldr	r3, [r2, #8]
   10dd6:	1971      	adds	r1, r6, r5
   10dd8:	9205      	str	r2, [sp, #20]
   10dda:	9306      	str	r3, [sp, #24]
   10ddc:	6848      	ldr	r0, [r1, #4]
   10dde:	4299      	cmp	r1, r3
   10de0:	d008      	beq.n	10df4 <_realloc_r+0x84>
   10de2:	2301      	movs	r3, #1
   10de4:	1c02      	adds	r2, r0, #0
   10de6:	439a      	bics	r2, r3
   10de8:	188a      	adds	r2, r1, r2
   10dea:	6852      	ldr	r2, [r2, #4]
   10dec:	421a      	tst	r2, r3
   10dee:	d100      	bne.n	10df2 <_realloc_r+0x82>
   10df0:	e133      	b.n	1105a <_realloc_r+0x2ea>
   10df2:	e01c      	b.n	10e2e <_realloc_r+0xbe>
   10df4:	9b08      	ldr	r3, [sp, #32]
   10df6:	43a0      	bics	r0, r4
   10df8:	1942      	adds	r2, r0, r5
   10dfa:	3310      	adds	r3, #16
   10dfc:	429a      	cmp	r2, r3
   10dfe:	db18      	blt.n	10e32 <_realloc_r+0xc2>
   10e00:	9d08      	ldr	r5, [sp, #32]
   10e02:	1b53      	subs	r3, r2, r5
   10e04:	2201      	movs	r2, #1
   10e06:	1971      	adds	r1, r6, r5
   10e08:	4313      	orrs	r3, r2
   10e0a:	604b      	str	r3, [r1, #4]
   10e0c:	6873      	ldr	r3, [r6, #4]
   10e0e:	9805      	ldr	r0, [sp, #20]
   10e10:	4013      	ands	r3, r2
   10e12:	432b      	orrs	r3, r5
   10e14:	6081      	str	r1, [r0, #8]
   10e16:	6073      	str	r3, [r6, #4]
   10e18:	9803      	ldr	r0, [sp, #12]
   10e1a:	f7ff fb8d 	bl	10538 <__malloc_unlock>
   10e1e:	3608      	adds	r6, #8
   10e20:	960a      	str	r6, [sp, #40]
   10e22:	e122      	b.n	1106a <_realloc_r+0x2fa>
   10e24:	68ca      	ldr	r2, [r1, #12]
   10e26:	688b      	ldr	r3, [r1, #8]
   10e28:	60da      	str	r2, [r3, #12]
   10e2a:	6093      	str	r3, [r2, #8]
   10e2c:	e0b3      	b.n	10f96 <_realloc_r+0x226>
   10e2e:	2100      	movs	r1, #0
   10e30:	2000      	movs	r0, #0
   10e32:	9a04      	ldr	r2, [sp, #16]
   10e34:	07d2      	lsls	r2, r2, #31
   10e36:	d500      	bpl.n	10e3a <_realloc_r+0xca>
   10e38:	e099      	b.n	10f6e <_realloc_r+0x1fe>
   10e3a:	6833      	ldr	r3, [r6, #0]
   10e3c:	1af4      	subs	r4, r6, r3
   10e3e:	6862      	ldr	r2, [r4, #4]
   10e40:	2303      	movs	r3, #3
   10e42:	439a      	bics	r2, r3
   10e44:	2900      	cmp	r1, #0
   10e46:	d059      	beq.n	10efc <_realloc_r+0x18c>
   10e48:	18ab      	adds	r3, r5, r2
   10e4a:	9300      	str	r3, [sp, #0]
   10e4c:	9b06      	ldr	r3, [sp, #24]
   10e4e:	4299      	cmp	r1, r3
   10e50:	d149      	bne.n	10ee6 <_realloc_r+0x176>
   10e52:	9900      	ldr	r1, [sp, #0]
   10e54:	9b08      	ldr	r3, [sp, #32]
   10e56:	1840      	adds	r0, r0, r1
   10e58:	3310      	adds	r3, #16
   10e5a:	9007      	str	r0, [sp, #28]
   10e5c:	4298      	cmp	r0, r3
   10e5e:	db4d      	blt.n	10efc <_realloc_r+0x18c>
   10e60:	68e2      	ldr	r2, [r4, #12]
   10e62:	68a3      	ldr	r3, [r4, #8]
   10e64:	60da      	str	r2, [r3, #12]
   10e66:	6093      	str	r3, [r2, #8]
   10e68:	1c22      	adds	r2, r4, #0
   10e6a:	3208      	adds	r2, #8
   10e6c:	1f2e      	subs	r6, r5, #4
   10e6e:	920a      	str	r2, [sp, #40]
   10e70:	2e24      	cmp	r6, #36
   10e72:	d824      	bhi.n	10ebe <_realloc_r+0x14e>
   10e74:	1c38      	adds	r0, r7, #0
   10e76:	1c15      	adds	r5, r2, #0
   10e78:	2e13      	cmp	r6, #19
   10e7a:	d917      	bls.n	10eac <_realloc_r+0x13c>
   10e7c:	1c3a      	adds	r2, r7, #0
   10e7e:	ca08      	ldmia	r2!, {r3}
   10e80:	60a3      	str	r3, [r4, #8]
   10e82:	687b      	ldr	r3, [r7, #4]
   10e84:	3508      	adds	r5, #8
   10e86:	60e3      	str	r3, [r4, #12]
   10e88:	1d10      	adds	r0, r2, #4
   10e8a:	2e1b      	cmp	r6, #27
   10e8c:	d90e      	bls.n	10eac <_realloc_r+0x13c>
   10e8e:	6853      	ldr	r3, [r2, #4]
   10e90:	6123      	str	r3, [r4, #16]
   10e92:	6843      	ldr	r3, [r0, #4]
   10e94:	1d02      	adds	r2, r0, #4
   10e96:	6163      	str	r3, [r4, #20]
   10e98:	3508      	adds	r5, #8
   10e9a:	1d10      	adds	r0, r2, #4
   10e9c:	2e24      	cmp	r6, #36
   10e9e:	d105      	bne.n	10eac <_realloc_r+0x13c>
   10ea0:	6853      	ldr	r3, [r2, #4]
   10ea2:	61a3      	str	r3, [r4, #24]
   10ea4:	6843      	ldr	r3, [r0, #4]
   10ea6:	61e3      	str	r3, [r4, #28]
   10ea8:	3508      	adds	r5, #8
   10eaa:	3008      	adds	r0, #8
   10eac:	1c01      	adds	r1, r0, #0
   10eae:	c908      	ldmia	r1!, {r3}
   10eb0:	1c2a      	adds	r2, r5, #0
   10eb2:	c208      	stmia	r2!, {r3}
   10eb4:	6843      	ldr	r3, [r0, #4]
   10eb6:	606b      	str	r3, [r5, #4]
   10eb8:	684b      	ldr	r3, [r1, #4]
   10eba:	6053      	str	r3, [r2, #4]
   10ebc:	e004      	b.n	10ec8 <_realloc_r+0x158>
   10ebe:	980a      	ldr	r0, [sp, #40]
   10ec0:	1c39      	adds	r1, r7, #0
   10ec2:	1c32      	adds	r2, r6, #0
   10ec4:	f7ff fb12 	bl	104ec <memmove>
   10ec8:	9b08      	ldr	r3, [sp, #32]
   10eca:	9807      	ldr	r0, [sp, #28]
   10ecc:	18e1      	adds	r1, r4, r3
   10ece:	2201      	movs	r2, #1
   10ed0:	1ac3      	subs	r3, r0, r3
   10ed2:	4313      	orrs	r3, r2
   10ed4:	604b      	str	r3, [r1, #4]
   10ed6:	9d05      	ldr	r5, [sp, #20]
   10ed8:	6863      	ldr	r3, [r4, #4]
   10eda:	60a9      	str	r1, [r5, #8]
   10edc:	9d08      	ldr	r5, [sp, #32]
   10ede:	4013      	ands	r3, r2
   10ee0:	432b      	orrs	r3, r5
   10ee2:	6063      	str	r3, [r4, #4]
   10ee4:	e08c      	b.n	11000 <_realloc_r+0x290>
   10ee6:	9b00      	ldr	r3, [sp, #0]
   10ee8:	18c0      	adds	r0, r0, r3
   10eea:	9b01      	ldr	r3, [sp, #4]
   10eec:	9009      	str	r0, [sp, #36]
   10eee:	4298      	cmp	r0, r3
   10ef0:	db04      	blt.n	10efc <_realloc_r+0x18c>
   10ef2:	68ca      	ldr	r2, [r1, #12]
   10ef4:	688b      	ldr	r3, [r1, #8]
   10ef6:	60da      	str	r2, [r3, #12]
   10ef8:	6093      	str	r3, [r2, #8]
   10efa:	e004      	b.n	10f06 <_realloc_r+0x196>
   10efc:	9801      	ldr	r0, [sp, #4]
   10efe:	1952      	adds	r2, r2, r5
   10f00:	9209      	str	r2, [sp, #36]
   10f02:	4282      	cmp	r2, r0
   10f04:	db33      	blt.n	10f6e <_realloc_r+0x1fe>
   10f06:	68e2      	ldr	r2, [r4, #12]
   10f08:	68a3      	ldr	r3, [r4, #8]
   10f0a:	1f2e      	subs	r6, r5, #4
   10f0c:	60da      	str	r2, [r3, #12]
   10f0e:	6093      	str	r3, [r2, #8]
   10f10:	1c22      	adds	r2, r4, #0
   10f12:	3208      	adds	r2, #8
   10f14:	2e24      	cmp	r6, #36
   10f16:	d824      	bhi.n	10f62 <_realloc_r+0x1f2>
   10f18:	1c38      	adds	r0, r7, #0
   10f1a:	1c15      	adds	r5, r2, #0
   10f1c:	2e13      	cmp	r6, #19
   10f1e:	d917      	bls.n	10f50 <_realloc_r+0x1e0>
   10f20:	1c3a      	adds	r2, r7, #0
   10f22:	ca08      	ldmia	r2!, {r3}
   10f24:	60a3      	str	r3, [r4, #8]
   10f26:	687b      	ldr	r3, [r7, #4]
   10f28:	3508      	adds	r5, #8
   10f2a:	60e3      	str	r3, [r4, #12]
   10f2c:	1d10      	adds	r0, r2, #4
   10f2e:	2e1b      	cmp	r6, #27
   10f30:	d90e      	bls.n	10f50 <_realloc_r+0x1e0>
   10f32:	6853      	ldr	r3, [r2, #4]
   10f34:	6123      	str	r3, [r4, #16]
   10f36:	6843      	ldr	r3, [r0, #4]
   10f38:	1d02      	adds	r2, r0, #4
   10f3a:	6163      	str	r3, [r4, #20]
   10f3c:	3508      	adds	r5, #8
   10f3e:	1d10      	adds	r0, r2, #4
   10f40:	2e24      	cmp	r6, #36
   10f42:	d105      	bne.n	10f50 <_realloc_r+0x1e0>
   10f44:	6853      	ldr	r3, [r2, #4]
   10f46:	61a3      	str	r3, [r4, #24]
   10f48:	6843      	ldr	r3, [r0, #4]
   10f4a:	61e3      	str	r3, [r4, #28]
   10f4c:	3508      	adds	r5, #8
   10f4e:	3008      	adds	r0, #8
   10f50:	1c01      	adds	r1, r0, #0
   10f52:	c908      	ldmia	r1!, {r3}
   10f54:	1c2a      	adds	r2, r5, #0
   10f56:	c208      	stmia	r2!, {r3}
   10f58:	6843      	ldr	r3, [r0, #4]
   10f5a:	606b      	str	r3, [r5, #4]
   10f5c:	684b      	ldr	r3, [r1, #4]
   10f5e:	6053      	str	r3, [r2, #4]
   10f60:	e054      	b.n	1100c <_realloc_r+0x29c>
   10f62:	1c10      	adds	r0, r2, #0
   10f64:	1c39      	adds	r1, r7, #0
   10f66:	1c32      	adds	r2, r6, #0
   10f68:	f7ff fac0 	bl	104ec <memmove>
   10f6c:	e04e      	b.n	1100c <_realloc_r+0x29c>
   10f6e:	9803      	ldr	r0, [sp, #12]
   10f70:	9902      	ldr	r1, [sp, #8]
   10f72:	f7ff f859 	bl	10028 <_malloc_r>
   10f76:	900a      	str	r0, [sp, #40]
   10f78:	2800      	cmp	r0, #0
   10f7a:	d041      	beq.n	11000 <_realloc_r+0x290>
   10f7c:	6873      	ldr	r3, [r6, #4]
   10f7e:	990a      	ldr	r1, [sp, #40]
   10f80:	2201      	movs	r2, #1
   10f82:	4393      	bics	r3, r2
   10f84:	3908      	subs	r1, #8
   10f86:	18f3      	adds	r3, r6, r3
   10f88:	4299      	cmp	r1, r3
   10f8a:	d106      	bne.n	10f9a <_realloc_r+0x22a>
   10f8c:	684b      	ldr	r3, [r1, #4]
   10f8e:	2203      	movs	r2, #3
   10f90:	4393      	bics	r3, r2
   10f92:	18ed      	adds	r5, r5, r3
   10f94:	9509      	str	r5, [sp, #36]
   10f96:	1c34      	adds	r4, r6, #0
   10f98:	e038      	b.n	1100c <_realloc_r+0x29c>
   10f9a:	3d04      	subs	r5, #4
   10f9c:	2d24      	cmp	r5, #36
   10f9e:	d826      	bhi.n	10fee <_realloc_r+0x27e>
   10fa0:	1c38      	adds	r0, r7, #0
   10fa2:	9c0a      	ldr	r4, [sp, #40]
   10fa4:	2d13      	cmp	r5, #19
   10fa6:	d919      	bls.n	10fdc <_realloc_r+0x26c>
   10fa8:	1c3a      	adds	r2, r7, #0
   10faa:	ca08      	ldmia	r2!, {r3}
   10fac:	1c21      	adds	r1, r4, #0
   10fae:	c108      	stmia	r1!, {r3}
   10fb0:	687b      	ldr	r3, [r7, #4]
   10fb2:	1d10      	adds	r0, r2, #4
   10fb4:	6063      	str	r3, [r4, #4]
   10fb6:	1d0c      	adds	r4, r1, #4
   10fb8:	2d1b      	cmp	r5, #27
   10fba:	d90f      	bls.n	10fdc <_realloc_r+0x26c>
   10fbc:	6853      	ldr	r3, [r2, #4]
   10fbe:	604b      	str	r3, [r1, #4]
   10fc0:	6843      	ldr	r3, [r0, #4]
   10fc2:	1d21      	adds	r1, r4, #4
   10fc4:	1d02      	adds	r2, r0, #4
   10fc6:	6063      	str	r3, [r4, #4]
   10fc8:	1d10      	adds	r0, r2, #4
   10fca:	1d0c      	adds	r4, r1, #4
   10fcc:	2d24      	cmp	r5, #36
   10fce:	d105      	bne.n	10fdc <_realloc_r+0x26c>
   10fd0:	6853      	ldr	r3, [r2, #4]
   10fd2:	604b      	str	r3, [r1, #4]
   10fd4:	6843      	ldr	r3, [r0, #4]
   10fd6:	3008      	adds	r0, #8
   10fd8:	6063      	str	r3, [r4, #4]
   10fda:	3408      	adds	r4, #8
   10fdc:	1c01      	adds	r1, r0, #0
   10fde:	c908      	ldmia	r1!, {r3}
   10fe0:	1c22      	adds	r2, r4, #0
   10fe2:	c208      	stmia	r2!, {r3}
   10fe4:	6843      	ldr	r3, [r0, #4]
   10fe6:	6063      	str	r3, [r4, #4]
   10fe8:	684b      	ldr	r3, [r1, #4]
   10fea:	6053      	str	r3, [r2, #4]
   10fec:	e004      	b.n	10ff8 <_realloc_r+0x288>
   10fee:	980a      	ldr	r0, [sp, #40]
   10ff0:	1c39      	adds	r1, r7, #0
   10ff2:	1c2a      	adds	r2, r5, #0
   10ff4:	f7ff fa7a 	bl	104ec <memmove>
   10ff8:	9803      	ldr	r0, [sp, #12]
   10ffa:	1c39      	adds	r1, r7, #0
   10ffc:	f7fe fd10 	bl	fa20 <_free_r>
   11000:	9803      	ldr	r0, [sp, #12]
   11002:	f7ff fa99 	bl	10538 <__malloc_unlock>
   11006:	e030      	b.n	1106a <_realloc_r+0x2fa>
   11008:	9509      	str	r5, [sp, #36]
   1100a:	1c34      	adds	r4, r6, #0
   1100c:	9909      	ldr	r1, [sp, #36]
   1100e:	9a08      	ldr	r2, [sp, #32]
   11010:	1a88      	subs	r0, r1, r2
   11012:	6863      	ldr	r3, [r4, #4]
   11014:	280f      	cmp	r0, #15
   11016:	d911      	bls.n	1103c <_realloc_r+0x2cc>
   11018:	18a1      	adds	r1, r4, r2
   1101a:	9d08      	ldr	r5, [sp, #32]
   1101c:	2201      	movs	r2, #1
   1101e:	4013      	ands	r3, r2
   11020:	432b      	orrs	r3, r5
   11022:	6063      	str	r3, [r4, #4]
   11024:	1c03      	adds	r3, r0, #0
   11026:	4313      	orrs	r3, r2
   11028:	604b      	str	r3, [r1, #4]
   1102a:	1808      	adds	r0, r1, r0
   1102c:	6843      	ldr	r3, [r0, #4]
   1102e:	4313      	orrs	r3, r2
   11030:	6043      	str	r3, [r0, #4]
   11032:	3108      	adds	r1, #8
   11034:	9803      	ldr	r0, [sp, #12]
   11036:	f7fe fcf3 	bl	fa20 <_free_r>
   1103a:	e008      	b.n	1104e <_realloc_r+0x2de>
   1103c:	2101      	movs	r1, #1
   1103e:	9809      	ldr	r0, [sp, #36]
   11040:	400b      	ands	r3, r1
   11042:	4303      	orrs	r3, r0
   11044:	6063      	str	r3, [r4, #4]
   11046:	1822      	adds	r2, r4, r0
   11048:	6853      	ldr	r3, [r2, #4]
   1104a:	430b      	orrs	r3, r1
   1104c:	6053      	str	r3, [r2, #4]
   1104e:	9803      	ldr	r0, [sp, #12]
   11050:	f7ff fa72 	bl	10538 <__malloc_unlock>
   11054:	3408      	adds	r4, #8
   11056:	940a      	str	r4, [sp, #40]
   11058:	e007      	b.n	1106a <_realloc_r+0x2fa>
   1105a:	43a0      	bics	r0, r4
   1105c:	9b01      	ldr	r3, [sp, #4]
   1105e:	1942      	adds	r2, r0, r5
   11060:	9209      	str	r2, [sp, #36]
   11062:	429a      	cmp	r2, r3
   11064:	db00      	blt.n	11068 <_realloc_r+0x2f8>
   11066:	e6dd      	b.n	10e24 <_realloc_r+0xb4>
   11068:	e6e3      	b.n	10e32 <_realloc_r+0xc2>
   1106a:	980a      	ldr	r0, [sp, #40]
   1106c:	b00b      	add	sp, #44
   1106e:	bcf0      	pop	{r4, r5, r6, r7}
   11070:	bc02      	pop	{r1}
   11072:	4708      	bx	r1
   11074:	0444      	lsls	r4, r0, #17
   11076:	4000      	ands	r0, r0

00011078 <isinf>:
   11078:	b510      	push	{r4, lr}
   1107a:	1c0c      	adds	r4, r1, #0
   1107c:	4262      	negs	r2, r4
   1107e:	4907      	ldr	r1, [pc, #28]	(1109c <.text+0x1109c>)
   11080:	4322      	orrs	r2, r4
   11082:	4001      	ands	r1, r0
   11084:	0fd2      	lsrs	r2, r2, #31
   11086:	4b06      	ldr	r3, [pc, #24]	(110a0 <.text+0x110a0>)
   11088:	4311      	orrs	r1, r2
   1108a:	1a5b      	subs	r3, r3, r1
   1108c:	425a      	negs	r2, r3
   1108e:	4313      	orrs	r3, r2
   11090:	0fdb      	lsrs	r3, r3, #31
   11092:	2001      	movs	r0, #1
   11094:	1ac0      	subs	r0, r0, r3
   11096:	bc10      	pop	{r4}
   11098:	bc02      	pop	{r1}
   1109a:	4708      	bx	r1
   1109c:	ffff 7fff 	undefined
   110a0:	0000      	lsls	r0, r0, #0
   110a2:	7ff0      	ldrb	r0, [r6, #31]

000110a4 <isnan>:
   110a4:	b510      	push	{r4, lr}
   110a6:	1c0c      	adds	r4, r1, #0
   110a8:	4262      	negs	r2, r4
   110aa:	4905      	ldr	r1, [pc, #20]	(110c0 <.text+0x110c0>)
   110ac:	4322      	orrs	r2, r4
   110ae:	4001      	ands	r1, r0
   110b0:	0fd2      	lsrs	r2, r2, #31
   110b2:	4804      	ldr	r0, [pc, #16]	(110c4 <.text+0x110c4>)
   110b4:	4311      	orrs	r1, r2
   110b6:	1a40      	subs	r0, r0, r1
   110b8:	0fc0      	lsrs	r0, r0, #31
   110ba:	bc10      	pop	{r4}
   110bc:	bc02      	pop	{r1}
   110be:	4708      	bx	r1
   110c0:	ffff 7fff 	undefined
   110c4:	0000      	lsls	r0, r0, #0
   110c6:	7ff0      	ldrb	r0, [r6, #31]

000110c8 <__sclose>:
   110c8:	b500      	push	{lr}
   110ca:	4b04      	ldr	r3, [pc, #16]	(110dc <.text+0x110dc>)
   110cc:	1c02      	adds	r2, r0, #0
   110ce:	6818      	ldr	r0, [r3, #0]
   110d0:	230e      	movs	r3, #14
   110d2:	5ed1      	ldrsh	r1, [r2, r3]
   110d4:	f008 fa26 	bl	19524 <___close_r_from_thumb>
   110d8:	bc02      	pop	{r1}
   110da:	4708      	bx	r1
   110dc:	0030      	lsls	r0, r6, #0
   110de:	4000      	ands	r0, r0

000110e0 <__sseek>:
   110e0:	b530      	push	{r4, r5, lr}
   110e2:	1c13      	adds	r3, r2, #0
   110e4:	4a0b      	ldr	r2, [pc, #44]	(11114 <.text+0x11114>)
   110e6:	1c05      	adds	r5, r0, #0
   110e8:	1c0c      	adds	r4, r1, #0
   110ea:	6810      	ldr	r0, [r2, #0]
   110ec:	220e      	movs	r2, #14
   110ee:	5ea9      	ldrsh	r1, [r5, r2]
   110f0:	1c22      	adds	r2, r4, #0
   110f2:	f008 fa1b 	bl	1952c <___lseek_r_from_thumb>
   110f6:	89aa      	ldrh	r2, [r5, #12]
   110f8:	1c43      	adds	r3, r0, #1
   110fa:	d103      	bne.n	11104 <__sseek+0x24>
   110fc:	4b06      	ldr	r3, [pc, #24]	(11118 <.text+0x11118>)
   110fe:	4013      	ands	r3, r2
   11100:	81ab      	strh	r3, [r5, #12]
   11102:	e004      	b.n	1110e <__sseek+0x2e>
   11104:	2380      	movs	r3, #128
   11106:	015b      	lsls	r3, r3, #5
   11108:	4313      	orrs	r3, r2
   1110a:	81ab      	strh	r3, [r5, #12]
   1110c:	6528      	str	r0, [r5, #80]
   1110e:	bc30      	pop	{r4, r5}
   11110:	bc02      	pop	{r1}
   11112:	4708      	bx	r1
   11114:	0030      	lsls	r0, r6, #0
   11116:	4000      	ands	r0, r0
   11118:	efff ffff 	undefined

0001111c <__swrite>:
   1111c:	b570      	push	{r4, r5, r6, lr}
   1111e:	8983      	ldrh	r3, [r0, #12]
   11120:	1c04      	adds	r4, r0, #0
   11122:	1c0d      	adds	r5, r1, #0
   11124:	1c16      	adds	r6, r2, #0
   11126:	05da      	lsls	r2, r3, #23
   11128:	d507      	bpl.n	1113a <__swrite+0x1e>
   1112a:	4b0b      	ldr	r3, [pc, #44]	(11158 <.text+0x11158>)
   1112c:	2200      	movs	r2, #0
   1112e:	6818      	ldr	r0, [r3, #0]
   11130:	230e      	movs	r3, #14
   11132:	5ee1      	ldrsh	r1, [r4, r3]
   11134:	2302      	movs	r3, #2
   11136:	f008 f9f9 	bl	1952c <___lseek_r_from_thumb>
   1113a:	89a3      	ldrh	r3, [r4, #12]
   1113c:	4a07      	ldr	r2, [pc, #28]	(1115c <.text+0x1115c>)
   1113e:	4013      	ands	r3, r2
   11140:	81a3      	strh	r3, [r4, #12]
   11142:	4b05      	ldr	r3, [pc, #20]	(11158 <.text+0x11158>)
   11144:	220e      	movs	r2, #14
   11146:	5ea1      	ldrsh	r1, [r4, r2]
   11148:	6818      	ldr	r0, [r3, #0]
   1114a:	1c2a      	adds	r2, r5, #0
   1114c:	1c33      	adds	r3, r6, #0
   1114e:	f008 f9f1 	bl	19534 <___write_r_from_thumb>
   11152:	bc70      	pop	{r4, r5, r6}
   11154:	bc02      	pop	{r1}
   11156:	4708      	bx	r1
   11158:	0030      	lsls	r0, r6, #0
   1115a:	4000      	ands	r0, r0
   1115c:	efff ffff 	undefined

00011160 <__sread>:
   11160:	b530      	push	{r4, r5, lr}
   11162:	1c13      	adds	r3, r2, #0
   11164:	4a0a      	ldr	r2, [pc, #40]	(11190 <.text+0x11190>)
   11166:	1c05      	adds	r5, r0, #0
   11168:	1c0c      	adds	r4, r1, #0
   1116a:	6810      	ldr	r0, [r2, #0]
   1116c:	220e      	movs	r2, #14
   1116e:	5ea9      	ldrsh	r1, [r5, r2]
   11170:	1c22      	adds	r2, r4, #0
   11172:	f008 f9e3 	bl	1953c <___read_r_from_thumb>
   11176:	2800      	cmp	r0, #0
   11178:	db03      	blt.n	11182 <__sread+0x22>
   1117a:	6d2b      	ldr	r3, [r5, #80]
   1117c:	181b      	adds	r3, r3, r0
   1117e:	652b      	str	r3, [r5, #80]
   11180:	e003      	b.n	1118a <__sread+0x2a>
   11182:	89ab      	ldrh	r3, [r5, #12]
   11184:	4a03      	ldr	r2, [pc, #12]	(11194 <.text+0x11194>)
   11186:	4013      	ands	r3, r2
   11188:	81ab      	strh	r3, [r5, #12]
   1118a:	bc30      	pop	{r4, r5}
   1118c:	bc02      	pop	{r1}
   1118e:	4708      	bx	r1
   11190:	0030      	lsls	r0, r6, #0
   11192:	4000      	ands	r0, r0
   11194:	efff ffff 	undefined

00011198 <strcmp>:
   11198:	e001      	b.n	1119e <strcmp+0x6>
   1119a:	3001      	adds	r0, #1
   1119c:	3101      	adds	r1, #1
   1119e:	7802      	ldrb	r2, [r0, #0]
   111a0:	2a00      	cmp	r2, #0
   111a2:	d002      	beq.n	111aa <strcmp+0x12>
   111a4:	780b      	ldrb	r3, [r1, #0]
   111a6:	4293      	cmp	r3, r2
   111a8:	d0f7      	beq.n	1119a <strcmp+0x2>
   111aa:	7808      	ldrb	r0, [r1, #0]
   111ac:	1a10      	subs	r0, r2, r0
   111ae:	4770      	bx	lr

000111b0 <_calloc_r>:
   111b0:	b530      	push	{r4, r5, lr}
   111b2:	4351      	muls	r1, r2
   111b4:	f7fe ff38 	bl	10028 <_malloc_r>
   111b8:	1c04      	adds	r4, r0, #0
   111ba:	2800      	cmp	r0, #0
   111bc:	d022      	beq.n	11204 <_calloc_r+0x54>
   111be:	1c03      	adds	r3, r0, #0
   111c0:	3b08      	subs	r3, #8
   111c2:	685b      	ldr	r3, [r3, #4]
   111c4:	2203      	movs	r2, #3
   111c6:	4393      	bics	r3, r2
   111c8:	1f1a      	subs	r2, r3, #4
   111ca:	2a24      	cmp	r2, #36
   111cc:	d817      	bhi.n	111fe <_calloc_r+0x4e>
   111ce:	1c01      	adds	r1, r0, #0
   111d0:	2a13      	cmp	r2, #19
   111d2:	d90e      	bls.n	111f2 <_calloc_r+0x42>
   111d4:	2500      	movs	r5, #0
   111d6:	c020      	stmia	r0!, {r5}
   111d8:	6065      	str	r5, [r4, #4]
   111da:	1d01      	adds	r1, r0, #4
   111dc:	2a1b      	cmp	r2, #27
   111de:	d908      	bls.n	111f2 <_calloc_r+0x42>
   111e0:	1d0b      	adds	r3, r1, #4
   111e2:	6045      	str	r5, [r0, #4]
   111e4:	604d      	str	r5, [r1, #4]
   111e6:	1d19      	adds	r1, r3, #4
   111e8:	2a24      	cmp	r2, #36
   111ea:	d102      	bne.n	111f2 <_calloc_r+0x42>
   111ec:	605d      	str	r5, [r3, #4]
   111ee:	604d      	str	r5, [r1, #4]
   111f0:	3108      	adds	r1, #8
   111f2:	2200      	movs	r2, #0
   111f4:	1c0b      	adds	r3, r1, #0
   111f6:	c304      	stmia	r3!, {r2}
   111f8:	604a      	str	r2, [r1, #4]
   111fa:	605a      	str	r2, [r3, #4]
   111fc:	e002      	b.n	11204 <_calloc_r+0x54>
   111fe:	2100      	movs	r1, #0
   11200:	f7ff f990 	bl	10524 <memset>
   11204:	1c20      	adds	r0, r4, #0
   11206:	bc30      	pop	{r4, r5}
   11208:	bc02      	pop	{r1}
   1120a:	4708      	bx	r1

0001120c <_fclose_r>:
   1120c:	b570      	push	{r4, r5, r6, lr}
   1120e:	1c05      	adds	r5, r0, #0
   11210:	1c0c      	adds	r4, r1, #0
   11212:	2900      	cmp	r1, #0
   11214:	d00e      	beq.n	11234 <_fclose_r+0x28>
   11216:	f7fe fb25 	bl	f864 <__sfp_lock_acquire>
   1121a:	2d00      	cmp	r5, #0
   1121c:	d005      	beq.n	1122a <_fclose_r+0x1e>
   1121e:	6bab      	ldr	r3, [r5, #56]
   11220:	2b00      	cmp	r3, #0
   11222:	d102      	bne.n	1122a <_fclose_r+0x1e>
   11224:	1c28      	adds	r0, r5, #0
   11226:	f7fe faef 	bl	f808 <__sinit>
   1122a:	89a3      	ldrh	r3, [r4, #12]
   1122c:	2b00      	cmp	r3, #0
   1122e:	d103      	bne.n	11238 <_fclose_r+0x2c>
   11230:	f7fe fb1a 	bl	f868 <__sfp_lock_release>
   11234:	2600      	movs	r6, #0
   11236:	e032      	b.n	1129e <_fclose_r+0x92>
   11238:	071a      	lsls	r2, r3, #28
   1123a:	d401      	bmi.n	11240 <_fclose_r+0x34>
   1123c:	2600      	movs	r6, #0
   1123e:	e003      	b.n	11248 <_fclose_r+0x3c>
   11240:	1c20      	adds	r0, r4, #0
   11242:	f7fe fa81 	bl	f748 <fflush>
   11246:	1c06      	adds	r6, r0, #0
   11248:	6ae3      	ldr	r3, [r4, #44]
   1124a:	2b00      	cmp	r3, #0
   1124c:	d006      	beq.n	1125c <_fclose_r+0x50>
   1124e:	69e0      	ldr	r0, [r4, #28]
   11250:	f000 f836 	bl	112c0 <.text+0x112c0>
   11254:	2800      	cmp	r0, #0
   11256:	da01      	bge.n	1125c <_fclose_r+0x50>
   11258:	2601      	movs	r6, #1
   1125a:	4276      	negs	r6, r6
   1125c:	89a3      	ldrh	r3, [r4, #12]
   1125e:	061a      	lsls	r2, r3, #24
   11260:	d503      	bpl.n	1126a <_fclose_r+0x5e>
   11262:	6921      	ldr	r1, [r4, #16]
   11264:	1c28      	adds	r0, r5, #0
   11266:	f7fe fbdb 	bl	fa20 <_free_r>
   1126a:	6b21      	ldr	r1, [r4, #48]
   1126c:	2900      	cmp	r1, #0
   1126e:	d009      	beq.n	11284 <_fclose_r+0x78>
   11270:	1c23      	adds	r3, r4, #0
   11272:	3340      	adds	r3, #64
   11274:	4299      	cmp	r1, r3
   11276:	d003      	beq.n	11280 <_fclose_r+0x74>
   11278:	4b0b      	ldr	r3, [pc, #44]	(112a8 <.text+0x112a8>)
   1127a:	6818      	ldr	r0, [r3, #0]
   1127c:	f7fe fbd0 	bl	fa20 <_free_r>
   11280:	2300      	movs	r3, #0
   11282:	6323      	str	r3, [r4, #48]
   11284:	6c61      	ldr	r1, [r4, #68]
   11286:	2900      	cmp	r1, #0
   11288:	d005      	beq.n	11296 <_fclose_r+0x8a>
   1128a:	4b07      	ldr	r3, [pc, #28]	(112a8 <.text+0x112a8>)
   1128c:	6818      	ldr	r0, [r3, #0]
   1128e:	f7fe fbc7 	bl	fa20 <_free_r>
   11292:	2300      	movs	r3, #0
   11294:	6463      	str	r3, [r4, #68]
   11296:	2300      	movs	r3, #0
   11298:	81a3      	strh	r3, [r4, #12]
   1129a:	f7fe fae5 	bl	f868 <__sfp_lock_release>
   1129e:	1c30      	adds	r0, r6, #0
   112a0:	bc70      	pop	{r4, r5, r6}
   112a2:	bc02      	pop	{r1}
   112a4:	4708      	bx	r1
   112a6:	0000      	lsls	r0, r0, #0
   112a8:	0030      	lsls	r0, r6, #0
   112aa:	4000      	ands	r0, r0

000112ac <fclose>:
   112ac:	b500      	push	{lr}
   112ae:	4b03      	ldr	r3, [pc, #12]	(112bc <.text+0x112bc>)
   112b0:	1c01      	adds	r1, r0, #0
   112b2:	6818      	ldr	r0, [r3, #0]
   112b4:	f7ff ffaa 	bl	1120c <_fclose_r>
   112b8:	bc02      	pop	{r1}
   112ba:	4708      	bx	r1
   112bc:	0030      	lsls	r0, r6, #0
   112be:	4000      	ands	r0, r0
   112c0:	4718      	bx	r3
   112c2:	46c0      	nop			(mov r8, r8)

000112c4 <__aeabi_uidiv>:
   112c4:	2900      	cmp	r1, #0
   112c6:	d034      	beq.n	11332 <__aeabi_uidiv+0x6e>
   112c8:	2301      	movs	r3, #1
   112ca:	2200      	movs	r2, #0
   112cc:	b410      	push	{r4}
   112ce:	4288      	cmp	r0, r1
   112d0:	d32c      	bcc.n	1132c <__aeabi_uidiv+0x68>
   112d2:	2401      	movs	r4, #1
   112d4:	0724      	lsls	r4, r4, #28
   112d6:	42a1      	cmp	r1, r4
   112d8:	d204      	bcs.n	112e4 <__aeabi_uidiv+0x20>
   112da:	4281      	cmp	r1, r0
   112dc:	d202      	bcs.n	112e4 <__aeabi_uidiv+0x20>
   112de:	0109      	lsls	r1, r1, #4
   112e0:	011b      	lsls	r3, r3, #4
   112e2:	e7f8      	b.n	112d6 <__aeabi_uidiv+0x12>
   112e4:	00e4      	lsls	r4, r4, #3
   112e6:	42a1      	cmp	r1, r4
   112e8:	d204      	bcs.n	112f4 <__aeabi_uidiv+0x30>
   112ea:	4281      	cmp	r1, r0
   112ec:	d202      	bcs.n	112f4 <__aeabi_uidiv+0x30>
   112ee:	0049      	lsls	r1, r1, #1
   112f0:	005b      	lsls	r3, r3, #1
   112f2:	e7f8      	b.n	112e6 <__aeabi_uidiv+0x22>
   112f4:	4288      	cmp	r0, r1
   112f6:	d301      	bcc.n	112fc <__aeabi_uidiv+0x38>
   112f8:	1a40      	subs	r0, r0, r1
   112fa:	431a      	orrs	r2, r3
   112fc:	084c      	lsrs	r4, r1, #1
   112fe:	42a0      	cmp	r0, r4
   11300:	d302      	bcc.n	11308 <__aeabi_uidiv+0x44>
   11302:	1b00      	subs	r0, r0, r4
   11304:	085c      	lsrs	r4, r3, #1
   11306:	4322      	orrs	r2, r4
   11308:	088c      	lsrs	r4, r1, #2
   1130a:	42a0      	cmp	r0, r4
   1130c:	d302      	bcc.n	11314 <__aeabi_uidiv+0x50>
   1130e:	1b00      	subs	r0, r0, r4
   11310:	089c      	lsrs	r4, r3, #2
   11312:	4322      	orrs	r2, r4
   11314:	08cc      	lsrs	r4, r1, #3
   11316:	42a0      	cmp	r0, r4
   11318:	d302      	bcc.n	11320 <__aeabi_uidiv+0x5c>
   1131a:	1b00      	subs	r0, r0, r4
   1131c:	08dc      	lsrs	r4, r3, #3
   1131e:	4322      	orrs	r2, r4
   11320:	2800      	cmp	r0, #0
   11322:	d003      	beq.n	1132c <__aeabi_uidiv+0x68>
   11324:	091b      	lsrs	r3, r3, #4
   11326:	d001      	beq.n	1132c <__aeabi_uidiv+0x68>
   11328:	0909      	lsrs	r1, r1, #4
   1132a:	e7e3      	b.n	112f4 <__aeabi_uidiv+0x30>
   1132c:	1c10      	adds	r0, r2, #0
   1132e:	bc10      	pop	{r4}
   11330:	4770      	bx	lr
   11332:	b502      	push	{r1, lr}
   11334:	f000 f92e 	bl	11594 <__aeabi_idiv0>
   11338:	2000      	movs	r0, #0
   1133a:	bc06      	pop	{r1, r2}
   1133c:	4710      	bx	r2
	...

00011340 <__aeabi_uidivmod>:
   11340:	b503      	push	{r0, r1, lr}
   11342:	f7ff ffbf 	bl	112c4 <__aeabi_uidiv>
   11346:	bc0e      	pop	{r1, r2, r3}
   11348:	4342      	muls	r2, r0
   1134a:	1a89      	subs	r1, r1, r2
   1134c:	4718      	bx	r3
   1134e:	46c0      	nop			(mov r8, r8)

00011350 <__aeabi_idiv>:
   11350:	2900      	cmp	r1, #0
   11352:	d041      	beq.n	113d8 <__aeabi_idiv+0x88>
   11354:	b410      	push	{r4}
   11356:	1c04      	adds	r4, r0, #0
   11358:	404c      	eors	r4, r1
   1135a:	46a4      	mov	ip, r4
   1135c:	2301      	movs	r3, #1
   1135e:	2200      	movs	r2, #0
   11360:	2900      	cmp	r1, #0
   11362:	d500      	bpl.n	11366 <__aeabi_idiv+0x16>
   11364:	4249      	negs	r1, r1
   11366:	2800      	cmp	r0, #0
   11368:	d500      	bpl.n	1136c <__aeabi_idiv+0x1c>
   1136a:	4240      	negs	r0, r0
   1136c:	4288      	cmp	r0, r1
   1136e:	d32c      	bcc.n	113ca <__aeabi_idiv+0x7a>
   11370:	2401      	movs	r4, #1
   11372:	0724      	lsls	r4, r4, #28
   11374:	42a1      	cmp	r1, r4
   11376:	d204      	bcs.n	11382 <__aeabi_idiv+0x32>
   11378:	4281      	cmp	r1, r0
   1137a:	d202      	bcs.n	11382 <__aeabi_idiv+0x32>
   1137c:	0109      	lsls	r1, r1, #4
   1137e:	011b      	lsls	r3, r3, #4
   11380:	e7f8      	b.n	11374 <__aeabi_idiv+0x24>
   11382:	00e4      	lsls	r4, r4, #3
   11384:	42a1      	cmp	r1, r4
   11386:	d204      	bcs.n	11392 <__aeabi_idiv+0x42>
   11388:	4281      	cmp	r1, r0
   1138a:	d202      	bcs.n	11392 <__aeabi_idiv+0x42>
   1138c:	0049      	lsls	r1, r1, #1
   1138e:	005b      	lsls	r3, r3, #1
   11390:	e7f8      	b.n	11384 <__aeabi_idiv+0x34>
   11392:	4288      	cmp	r0, r1
   11394:	d301      	bcc.n	1139a <__aeabi_idiv+0x4a>
   11396:	1a40      	subs	r0, r0, r1
   11398:	431a      	orrs	r2, r3
   1139a:	084c      	lsrs	r4, r1, #1
   1139c:	42a0      	cmp	r0, r4
   1139e:	d302      	bcc.n	113a6 <__aeabi_idiv+0x56>
   113a0:	1b00      	subs	r0, r0, r4
   113a2:	085c      	lsrs	r4, r3, #1
   113a4:	4322      	orrs	r2, r4
   113a6:	088c      	lsrs	r4, r1, #2
   113a8:	42a0      	cmp	r0, r4
   113aa:	d302      	bcc.n	113b2 <__aeabi_idiv+0x62>
   113ac:	1b00      	subs	r0, r0, r4
   113ae:	089c      	lsrs	r4, r3, #2
   113b0:	4322      	orrs	r2, r4
   113b2:	08cc      	lsrs	r4, r1, #3
   113b4:	42a0      	cmp	r0, r4
   113b6:	d302      	bcc.n	113be <__aeabi_idiv+0x6e>
   113b8:	1b00      	subs	r0, r0, r4
   113ba:	08dc      	lsrs	r4, r3, #3
   113bc:	4322      	orrs	r2, r4
   113be:	2800      	cmp	r0, #0
   113c0:	d003      	beq.n	113ca <__aeabi_idiv+0x7a>
   113c2:	091b      	lsrs	r3, r3, #4
   113c4:	d001      	beq.n	113ca <__aeabi_idiv+0x7a>
   113c6:	0909      	lsrs	r1, r1, #4
   113c8:	e7e3      	b.n	11392 <__aeabi_idiv+0x42>
   113ca:	1c10      	adds	r0, r2, #0
   113cc:	4664      	mov	r4, ip
   113ce:	2c00      	cmp	r4, #0
   113d0:	d500      	bpl.n	113d4 <__aeabi_idiv+0x84>
   113d2:	4240      	negs	r0, r0
   113d4:	bc10      	pop	{r4}
   113d6:	4770      	bx	lr
   113d8:	b502      	push	{r1, lr}
   113da:	f000 f8db 	bl	11594 <__aeabi_idiv0>
   113de:	2000      	movs	r0, #0
   113e0:	bc06      	pop	{r1, r2}
   113e2:	4710      	bx	r2

000113e4 <__aeabi_idivmod>:
   113e4:	b503      	push	{r0, r1, lr}
   113e6:	f7ff ffb3 	bl	11350 <__aeabi_idiv>
   113ea:	bc0e      	pop	{r1, r2, r3}
   113ec:	4342      	muls	r2, r0
   113ee:	1a89      	subs	r1, r1, r2
   113f0:	4718      	bx	r3
   113f2:	46c0      	nop			(mov r8, r8)

000113f4 <__umodsi3>:
   113f4:	2900      	cmp	r1, #0
   113f6:	d05a      	beq.n	114ae <__umodsi3+0xba>
   113f8:	2301      	movs	r3, #1
   113fa:	4288      	cmp	r0, r1
   113fc:	d200      	bcs.n	11400 <__umodsi3+0xc>
   113fe:	4770      	bx	lr
   11400:	b410      	push	{r4}
   11402:	2401      	movs	r4, #1
   11404:	0724      	lsls	r4, r4, #28
   11406:	42a1      	cmp	r1, r4
   11408:	d204      	bcs.n	11414 <__umodsi3+0x20>
   1140a:	4281      	cmp	r1, r0
   1140c:	d202      	bcs.n	11414 <__umodsi3+0x20>
   1140e:	0109      	lsls	r1, r1, #4
   11410:	011b      	lsls	r3, r3, #4
   11412:	e7f8      	b.n	11406 <__umodsi3+0x12>
   11414:	00e4      	lsls	r4, r4, #3
   11416:	42a1      	cmp	r1, r4
   11418:	d204      	bcs.n	11424 <__umodsi3+0x30>
   1141a:	4281      	cmp	r1, r0
   1141c:	d202      	bcs.n	11424 <__umodsi3+0x30>
   1141e:	0049      	lsls	r1, r1, #1
   11420:	005b      	lsls	r3, r3, #1
   11422:	e7f8      	b.n	11416 <__umodsi3+0x22>
   11424:	2200      	movs	r2, #0
   11426:	4288      	cmp	r0, r1
   11428:	d300      	bcc.n	1142c <__umodsi3+0x38>
   1142a:	1a40      	subs	r0, r0, r1
   1142c:	084c      	lsrs	r4, r1, #1
   1142e:	42a0      	cmp	r0, r4
   11430:	d305      	bcc.n	1143e <__umodsi3+0x4a>
   11432:	1b00      	subs	r0, r0, r4
   11434:	469c      	mov	ip, r3
   11436:	2401      	movs	r4, #1
   11438:	41e3      	rors	r3, r4
   1143a:	431a      	orrs	r2, r3
   1143c:	4663      	mov	r3, ip
   1143e:	088c      	lsrs	r4, r1, #2
   11440:	42a0      	cmp	r0, r4
   11442:	d305      	bcc.n	11450 <__umodsi3+0x5c>
   11444:	1b00      	subs	r0, r0, r4
   11446:	469c      	mov	ip, r3
   11448:	2402      	movs	r4, #2
   1144a:	41e3      	rors	r3, r4
   1144c:	431a      	orrs	r2, r3
   1144e:	4663      	mov	r3, ip
   11450:	08cc      	lsrs	r4, r1, #3
   11452:	42a0      	cmp	r0, r4
   11454:	d305      	bcc.n	11462 <__umodsi3+0x6e>
   11456:	1b00      	subs	r0, r0, r4
   11458:	469c      	mov	ip, r3
   1145a:	2403      	movs	r4, #3
   1145c:	41e3      	rors	r3, r4
   1145e:	431a      	orrs	r2, r3
   11460:	4663      	mov	r3, ip
   11462:	469c      	mov	ip, r3
   11464:	2800      	cmp	r0, #0
   11466:	d003      	beq.n	11470 <__umodsi3+0x7c>
   11468:	091b      	lsrs	r3, r3, #4
   1146a:	d001      	beq.n	11470 <__umodsi3+0x7c>
   1146c:	0909      	lsrs	r1, r1, #4
   1146e:	e7d9      	b.n	11424 <__umodsi3+0x30>
   11470:	240e      	movs	r4, #14
   11472:	0724      	lsls	r4, r4, #28
   11474:	4022      	ands	r2, r4
   11476:	d018      	beq.n	114aa <__umodsi3+0xb6>
   11478:	4663      	mov	r3, ip
   1147a:	2407      	movs	r4, #7
   1147c:	4223      	tst	r3, r4
   1147e:	d014      	beq.n	114aa <__umodsi3+0xb6>
   11480:	4663      	mov	r3, ip
   11482:	2403      	movs	r4, #3
   11484:	41e3      	rors	r3, r4
   11486:	421a      	tst	r2, r3
   11488:	d001      	beq.n	1148e <__umodsi3+0x9a>
   1148a:	08cc      	lsrs	r4, r1, #3
   1148c:	1900      	adds	r0, r0, r4
   1148e:	4663      	mov	r3, ip
   11490:	2402      	movs	r4, #2
   11492:	41e3      	rors	r3, r4
   11494:	421a      	tst	r2, r3
   11496:	d001      	beq.n	1149c <__umodsi3+0xa8>
   11498:	088c      	lsrs	r4, r1, #2
   1149a:	1900      	adds	r0, r0, r4
   1149c:	4663      	mov	r3, ip
   1149e:	2401      	movs	r4, #1
   114a0:	41e3      	rors	r3, r4
   114a2:	421a      	tst	r2, r3
   114a4:	d001      	beq.n	114aa <__umodsi3+0xb6>
   114a6:	084c      	lsrs	r4, r1, #1
   114a8:	1900      	adds	r0, r0, r4
   114aa:	bc10      	pop	{r4}
   114ac:	4770      	bx	lr
   114ae:	b502      	push	{r1, lr}
   114b0:	f000 f870 	bl	11594 <__aeabi_idiv0>
   114b4:	2000      	movs	r0, #0
   114b6:	bc06      	pop	{r1, r2}
   114b8:	4710      	bx	r2
   114ba:	46c0      	nop			(mov r8, r8)

000114bc <__modsi3>:
   114bc:	2301      	movs	r3, #1
   114be:	2900      	cmp	r1, #0
   114c0:	d062      	beq.n	11588 <__modsi3+0xcc>
   114c2:	d500      	bpl.n	114c6 <__modsi3+0xa>
   114c4:	4249      	negs	r1, r1
   114c6:	b410      	push	{r4}
   114c8:	b401      	push	{r0}
   114ca:	2800      	cmp	r0, #0
   114cc:	d500      	bpl.n	114d0 <__modsi3+0x14>
   114ce:	4240      	negs	r0, r0
   114d0:	4288      	cmp	r0, r1
   114d2:	d353      	bcc.n	1157c <__modsi3+0xc0>
   114d4:	2401      	movs	r4, #1
   114d6:	0724      	lsls	r4, r4, #28
   114d8:	42a1      	cmp	r1, r4
   114da:	d204      	bcs.n	114e6 <__modsi3+0x2a>
   114dc:	4281      	cmp	r1, r0
   114de:	d202      	bcs.n	114e6 <__modsi3+0x2a>
   114e0:	0109      	lsls	r1, r1, #4
   114e2:	011b      	lsls	r3, r3, #4
   114e4:	e7f8      	b.n	114d8 <__modsi3+0x1c>
   114e6:	00e4      	lsls	r4, r4, #3
   114e8:	42a1      	cmp	r1, r4
   114ea:	d204      	bcs.n	114f6 <__modsi3+0x3a>
   114ec:	4281      	cmp	r1, r0
   114ee:	d202      	bcs.n	114f6 <__modsi3+0x3a>
   114f0:	0049      	lsls	r1, r1, #1
   114f2:	005b      	lsls	r3, r3, #1
   114f4:	e7f8      	b.n	114e8 <__modsi3+0x2c>
   114f6:	2200      	movs	r2, #0
   114f8:	4288      	cmp	r0, r1
   114fa:	d300      	bcc.n	114fe <__modsi3+0x42>
   114fc:	1a40      	subs	r0, r0, r1
   114fe:	084c      	lsrs	r4, r1, #1
   11500:	42a0      	cmp	r0, r4
   11502:	d305      	bcc.n	11510 <__modsi3+0x54>
   11504:	1b00      	subs	r0, r0, r4
   11506:	469c      	mov	ip, r3
   11508:	2401      	movs	r4, #1
   1150a:	41e3      	rors	r3, r4
   1150c:	431a      	orrs	r2, r3
   1150e:	4663      	mov	r3, ip
   11510:	088c      	lsrs	r4, r1, #2
   11512:	42a0      	cmp	r0, r4
   11514:	d305      	bcc.n	11522 <__modsi3+0x66>
   11516:	1b00      	subs	r0, r0, r4
   11518:	469c      	mov	ip, r3
   1151a:	2402      	movs	r4, #2
   1151c:	41e3      	rors	r3, r4
   1151e:	431a      	orrs	r2, r3
   11520:	4663      	mov	r3, ip
   11522:	08cc      	lsrs	r4, r1, #3
   11524:	42a0      	cmp	r0, r4
   11526:	d305      	bcc.n	11534 <__modsi3+0x78>
   11528:	1b00      	subs	r0, r0, r4
   1152a:	469c      	mov	ip, r3
   1152c:	2403      	movs	r4, #3
   1152e:	41e3      	rors	r3, r4
   11530:	431a      	orrs	r2, r3
   11532:	4663      	mov	r3, ip
   11534:	469c      	mov	ip, r3
   11536:	2800      	cmp	r0, #0
   11538:	d003      	beq.n	11542 <__modsi3+0x86>
   1153a:	091b      	lsrs	r3, r3, #4
   1153c:	d001      	beq.n	11542 <__modsi3+0x86>
   1153e:	0909      	lsrs	r1, r1, #4
   11540:	e7d9      	b.n	114f6 <__modsi3+0x3a>
   11542:	240e      	movs	r4, #14
   11544:	0724      	lsls	r4, r4, #28
   11546:	4022      	ands	r2, r4
   11548:	d018      	beq.n	1157c <__modsi3+0xc0>
   1154a:	4663      	mov	r3, ip
   1154c:	2407      	movs	r4, #7
   1154e:	4223      	tst	r3, r4
   11550:	d014      	beq.n	1157c <__modsi3+0xc0>
   11552:	4663      	mov	r3, ip
   11554:	2403      	movs	r4, #3
   11556:	41e3      	rors	r3, r4
   11558:	421a      	tst	r2, r3
   1155a:	d001      	beq.n	11560 <__modsi3+0xa4>
   1155c:	08cc      	lsrs	r4, r1, #3
   1155e:	1900      	adds	r0, r0, r4
   11560:	4663      	mov	r3, ip
   11562:	2402      	movs	r4, #2
   11564:	41e3      	rors	r3, r4
   11566:	421a      	tst	r2, r3
   11568:	d001      	beq.n	1156e <__modsi3+0xb2>
   1156a:	088c      	lsrs	r4, r1, #2
   1156c:	1900      	adds	r0, r0, r4
   1156e:	4663      	mov	r3, ip
   11570:	2401      	movs	r4, #1
   11572:	41e3      	rors	r3, r4
   11574:	421a      	tst	r2, r3
   11576:	d001      	beq.n	1157c <__modsi3+0xc0>
   11578:	084c      	lsrs	r4, r1, #1
   1157a:	1900      	adds	r0, r0, r4
   1157c:	bc10      	pop	{r4}
   1157e:	2c00      	cmp	r4, #0
   11580:	d500      	bpl.n	11584 <__modsi3+0xc8>
   11582:	4240      	negs	r0, r0
   11584:	bc10      	pop	{r4}
   11586:	4770      	bx	lr
   11588:	b502      	push	{r1, lr}
   1158a:	f000 f803 	bl	11594 <__aeabi_idiv0>
   1158e:	2000      	movs	r0, #0
   11590:	bc06      	pop	{r1, r2}
   11592:	4710      	bx	r2

00011594 <__aeabi_idiv0>:
   11594:	4770      	bx	lr
   11596:	46c0      	nop			(mov r8, r8)

00011598 <__aeabi_drsub>:
   11598:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
   1159c:	ea000000 	b	115a4 <__adddf3>

000115a0 <__aeabi_dsub>:
   115a0:	e2222102 	eor	r2, r2, #-2147483648	; 0x80000000

000115a4 <__adddf3>:
   115a4:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   115a8:	e1a04080 	mov	r4, r0, lsl #1
   115ac:	e1a05082 	mov	r5, r2, lsl #1
   115b0:	e1340005 	teq	r4, r5
   115b4:	01310003 	teqeq	r1, r3
   115b8:	1194c001 	orrnes	ip, r4, r1
   115bc:	1195c003 	orrnes	ip, r5, r3
   115c0:	11f0cac4 	mvnnes	ip, r4, asr #21
   115c4:	11f0cac5 	mvnnes	ip, r5, asr #21
   115c8:	0a00008c 	beq	11800 <__adddf3+0x25c>
   115cc:	e1a04aa4 	mov	r4, r4, lsr #21
   115d0:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
   115d4:	b2655000 	rsblt	r5, r5, #0	; 0x0
   115d8:	da000006 	ble	115f8 <__adddf3+0x54>
   115dc:	e0844005 	add	r4, r4, r5
   115e0:	e0213003 	eor	r3, r1, r3
   115e4:	e0202002 	eor	r2, r0, r2
   115e8:	e0231001 	eor	r1, r3, r1
   115ec:	e0220000 	eor	r0, r2, r0
   115f0:	e0213003 	eor	r3, r1, r3
   115f4:	e0202002 	eor	r2, r0, r2
   115f8:	e3550036 	cmp	r5, #54	; 0x36
   115fc:	88bd4030 	ldmhiia	sp!, {r4, r5, lr}
   11600:	812fff1e 	bxhi	lr
   11604:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   11608:	e1a00600 	mov	r0, r0, lsl #12
   1160c:	e3a0c601 	mov	ip, #1048576	; 0x100000
   11610:	e18c0620 	orr	r0, ip, r0, lsr #12
   11614:	0a000001 	beq	11620 <__adddf3+0x7c>
   11618:	e2711000 	rsbs	r1, r1, #0	; 0x0
   1161c:	e2e00000 	rsc	r0, r0, #0	; 0x0
   11620:	e3120102 	tst	r2, #-2147483648	; 0x80000000
   11624:	e1a02602 	mov	r2, r2, lsl #12
   11628:	e18c2622 	orr	r2, ip, r2, lsr #12
   1162c:	0a000001 	beq	11638 <__adddf3+0x94>
   11630:	e2733000 	rsbs	r3, r3, #0	; 0x0
   11634:	e2e22000 	rsc	r2, r2, #0	; 0x0
   11638:	e1340005 	teq	r4, r5
   1163c:	0a000069 	beq	117e8 <__adddf3+0x244>
   11640:	e2444001 	sub	r4, r4, #1	; 0x1
   11644:	e275e020 	rsbs	lr, r5, #32	; 0x20
   11648:	ba000005 	blt	11664 <__adddf3+0xc0>
   1164c:	e1a0ce13 	mov	ip, r3, lsl lr
   11650:	e0911533 	adds	r1, r1, r3, lsr r5
   11654:	e2a00000 	adc	r0, r0, #0	; 0x0
   11658:	e0911e12 	adds	r1, r1, r2, lsl lr
   1165c:	e0b00552 	adcs	r0, r0, r2, asr r5
   11660:	ea000006 	b	11680 <__adddf3+0xdc>
   11664:	e2455020 	sub	r5, r5, #32	; 0x20
   11668:	e28ee020 	add	lr, lr, #32	; 0x20
   1166c:	e3530001 	cmp	r3, #1	; 0x1
   11670:	e1a0ce12 	mov	ip, r2, lsl lr
   11674:	238cc002 	orrcs	ip, ip, #2	; 0x2
   11678:	e0911552 	adds	r1, r1, r2, asr r5
   1167c:	e0b00fc2 	adcs	r0, r0, r2, asr #31
   11680:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
   11684:	5a000002 	bpl	11694 <__adddf3+0xf0>
   11688:	e27cc000 	rsbs	ip, ip, #0	; 0x0
   1168c:	e2f11000 	rscs	r1, r1, #0	; 0x0
   11690:	e2e00000 	rsc	r0, r0, #0	; 0x0
   11694:	e3500601 	cmp	r0, #1048576	; 0x100000
   11698:	3a00000f 	bcc	116dc <__adddf3+0x138>
   1169c:	e3500602 	cmp	r0, #2097152	; 0x200000
   116a0:	3a000006 	bcc	116c0 <__adddf3+0x11c>
   116a4:	e1b000a0 	movs	r0, r0, lsr #1
   116a8:	e1b01061 	movs	r1, r1, rrx
   116ac:	e1a0c06c 	mov	ip, ip, rrx
   116b0:	e2844001 	add	r4, r4, #1	; 0x1
   116b4:	e1a02a84 	mov	r2, r4, lsl #21
   116b8:	e3720501 	cmn	r2, #4194304	; 0x400000
   116bc:	2a00006b 	bcs	11870 <__adddf3+0x2cc>
   116c0:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
   116c4:	01b0c0a1 	moveqs	ip, r1, lsr #1
   116c8:	e2b11000 	adcs	r1, r1, #0	; 0x0
   116cc:	e0a00a04 	adc	r0, r0, r4, lsl #20
   116d0:	e1800005 	orr	r0, r0, r5
   116d4:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   116d8:	e12fff1e 	bx	lr
   116dc:	e1b0c08c 	movs	ip, ip, lsl #1
   116e0:	e0b11001 	adcs	r1, r1, r1
   116e4:	e0a00000 	adc	r0, r0, r0
   116e8:	e3100601 	tst	r0, #1048576	; 0x100000
   116ec:	e2444001 	sub	r4, r4, #1	; 0x1
   116f0:	1afffff2 	bne	116c0 <__adddf3+0x11c>
   116f4:	e3300000 	teq	r0, #0	; 0x0
   116f8:	13a03014 	movne	r3, #20	; 0x14
   116fc:	03a03034 	moveq	r3, #52	; 0x34
   11700:	01a00001 	moveq	r0, r1
   11704:	03a01000 	moveq	r1, #0	; 0x0
   11708:	e1a02000 	mov	r2, r0
   1170c:	e3520801 	cmp	r2, #65536	; 0x10000
   11710:	21a02822 	movcs	r2, r2, lsr #16
   11714:	22433010 	subcs	r3, r3, #16	; 0x10
   11718:	e3520c01 	cmp	r2, #256	; 0x100
   1171c:	21a02422 	movcs	r2, r2, lsr #8
   11720:	22433008 	subcs	r3, r3, #8	; 0x8
   11724:	e3520010 	cmp	r2, #16	; 0x10
   11728:	21a02222 	movcs	r2, r2, lsr #4
   1172c:	22433004 	subcs	r3, r3, #4	; 0x4
   11730:	e3520004 	cmp	r2, #4	; 0x4
   11734:	22433002 	subcs	r3, r3, #2	; 0x2
   11738:	304330a2 	subcc	r3, r3, r2, lsr #1
   1173c:	e04331a2 	sub	r3, r3, r2, lsr #3
   11740:	e2532020 	subs	r2, r3, #32	; 0x20
   11744:	aa000007 	bge	11768 <__adddf3+0x1c4>
   11748:	e292200c 	adds	r2, r2, #12	; 0xc
   1174c:	da000004 	ble	11764 <__adddf3+0x1c0>
   11750:	e282c014 	add	ip, r2, #20	; 0x14
   11754:	e262200c 	rsb	r2, r2, #12	; 0xc
   11758:	e1a01c10 	mov	r1, r0, lsl ip
   1175c:	e1a00230 	mov	r0, r0, lsr r2
   11760:	ea000004 	b	11778 <__adddf3+0x1d4>
   11764:	e2822014 	add	r2, r2, #20	; 0x14
   11768:	d262c020 	rsble	ip, r2, #32	; 0x20
   1176c:	e1a00210 	mov	r0, r0, lsl r2
   11770:	d1800c31 	orrle	r0, r0, r1, lsr ip
   11774:	d1a01211 	movle	r1, r1, lsl r2
   11778:	e0544003 	subs	r4, r4, r3
   1177c:	a0800a04 	addge	r0, r0, r4, lsl #20
   11780:	a1800005 	orrge	r0, r0, r5
   11784:	a8bd4030 	ldmgeia	sp!, {r4, r5, lr}
   11788:	a12fff1e 	bxge	lr
   1178c:	e1e04004 	mvn	r4, r4
   11790:	e254401f 	subs	r4, r4, #31	; 0x1f
   11794:	aa00000f 	bge	117d8 <__adddf3+0x234>
   11798:	e294400c 	adds	r4, r4, #12	; 0xc
   1179c:	ca000006 	bgt	117bc <__adddf3+0x218>
   117a0:	e2844014 	add	r4, r4, #20	; 0x14
   117a4:	e2642020 	rsb	r2, r4, #32	; 0x20
   117a8:	e1a01431 	mov	r1, r1, lsr r4
   117ac:	e1811210 	orr	r1, r1, r0, lsl r2
   117b0:	e1850430 	orr	r0, r5, r0, lsr r4
   117b4:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   117b8:	e12fff1e 	bx	lr
   117bc:	e264400c 	rsb	r4, r4, #12	; 0xc
   117c0:	e2642020 	rsb	r2, r4, #32	; 0x20
   117c4:	e1a01231 	mov	r1, r1, lsr r2
   117c8:	e1811410 	orr	r1, r1, r0, lsl r4
   117cc:	e1a00005 	mov	r0, r5
   117d0:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   117d4:	e12fff1e 	bx	lr
   117d8:	e1a01430 	mov	r1, r0, lsr r4
   117dc:	e1a00005 	mov	r0, r5
   117e0:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   117e4:	e12fff1e 	bx	lr
   117e8:	e3340000 	teq	r4, #0	; 0x0
   117ec:	e2222601 	eor	r2, r2, #1048576	; 0x100000
   117f0:	02200601 	eoreq	r0, r0, #1048576	; 0x100000
   117f4:	02844001 	addeq	r4, r4, #1	; 0x1
   117f8:	12455001 	subne	r5, r5, #1	; 0x1
   117fc:	eaffff8f 	b	11640 <__adddf3+0x9c>
   11800:	e1f0cac4 	mvns	ip, r4, asr #21
   11804:	11f0cac5 	mvnnes	ip, r5, asr #21
   11808:	0a00001d 	beq	11884 <__adddf3+0x2e0>
   1180c:	e1340005 	teq	r4, r5
   11810:	01310003 	teqeq	r1, r3
   11814:	0a000004 	beq	1182c <__adddf3+0x288>
   11818:	e3340000 	teq	r4, #0	; 0x0
   1181c:	01a00002 	moveq	r0, r2
   11820:	01a01003 	moveq	r1, r3
   11824:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   11828:	e12fff1e 	bx	lr
   1182c:	e1300002 	teq	r0, r2
   11830:	13a00000 	movne	r0, #0	; 0x0
   11834:	13a01000 	movne	r1, #0	; 0x0
   11838:	18bd4030 	ldmneia	sp!, {r4, r5, lr}
   1183c:	112fff1e 	bxne	lr
   11840:	e1b0caa4 	movs	ip, r4, lsr #21
   11844:	1a000004 	bne	1185c <__adddf3+0x2b8>
   11848:	e1b01081 	movs	r1, r1, lsl #1
   1184c:	e0b00000 	adcs	r0, r0, r0
   11850:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
   11854:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   11858:	e12fff1e 	bx	lr
   1185c:	e2944501 	adds	r4, r4, #4194304	; 0x400000
   11860:	32800601 	addcc	r0, r0, #1048576	; 0x100000
   11864:	38bd4030 	ldmccia	sp!, {r4, r5, lr}
   11868:	312fff1e 	bxcc	lr
   1186c:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
   11870:	e385047f 	orr	r0, r5, #2130706432	; 0x7f000000
   11874:	e380060f 	orr	r0, r0, #15728640	; 0xf00000
   11878:	e3a01000 	mov	r1, #0	; 0x0
   1187c:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   11880:	e12fff1e 	bx	lr
   11884:	e1f0cac4 	mvns	ip, r4, asr #21
   11888:	11a00002 	movne	r0, r2
   1188c:	11a01003 	movne	r1, r3
   11890:	01f0cac5 	mvneqs	ip, r5, asr #21
   11894:	11a02000 	movne	r2, r0
   11898:	11a03001 	movne	r3, r1
   1189c:	e1914600 	orrs	r4, r1, r0, lsl #12
   118a0:	01935602 	orreqs	r5, r3, r2, lsl #12
   118a4:	01300002 	teqeq	r0, r2
   118a8:	13800702 	orrne	r0, r0, #524288	; 0x80000
   118ac:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   118b0:	e12fff1e 	bx	lr

000118b4 <__aeabi_ui2d>:
   118b4:	e3300000 	teq	r0, #0	; 0x0
   118b8:	03a01000 	moveq	r1, #0	; 0x0
   118bc:	012fff1e 	bxeq	lr
   118c0:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   118c4:	e3a04b01 	mov	r4, #1024	; 0x400
   118c8:	e2844032 	add	r4, r4, #50	; 0x32
   118cc:	e3a05000 	mov	r5, #0	; 0x0
   118d0:	e1a01000 	mov	r1, r0
   118d4:	e3a00000 	mov	r0, #0	; 0x0
   118d8:	eaffff85 	b	116f4 <__adddf3+0x150>

000118dc <__aeabi_i2d>:
   118dc:	e3300000 	teq	r0, #0	; 0x0
   118e0:	03a01000 	moveq	r1, #0	; 0x0
   118e4:	012fff1e 	bxeq	lr
   118e8:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   118ec:	e3a04b01 	mov	r4, #1024	; 0x400
   118f0:	e2844032 	add	r4, r4, #50	; 0x32
   118f4:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
   118f8:	42600000 	rsbmi	r0, r0, #0	; 0x0
   118fc:	e1a01000 	mov	r1, r0
   11900:	e3a00000 	mov	r0, #0	; 0x0
   11904:	eaffff7a 	b	116f4 <__adddf3+0x150>

00011908 <__aeabi_f2d>:
   11908:	e1b02080 	movs	r2, r0, lsl #1
   1190c:	e1a001c2 	mov	r0, r2, asr #3
   11910:	e1a00060 	mov	r0, r0, rrx
   11914:	e1a01e02 	mov	r1, r2, lsl #28
   11918:	121234ff 	andnes	r3, r2, #-16777216	; 0xff000000
   1191c:	133304ff 	teqne	r3, #-16777216	; 0xff000000
   11920:	1220030e 	eorne	r0, r0, #939524096	; 0x38000000
   11924:	112fff1e 	bxne	lr
   11928:	e3320000 	teq	r2, #0	; 0x0
   1192c:	133304ff 	teqne	r3, #-16777216	; 0xff000000
   11930:	012fff1e 	bxeq	lr
   11934:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   11938:	e3a04d0e 	mov	r4, #896	; 0x380
   1193c:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
   11940:	e3c00102 	bic	r0, r0, #-2147483648	; 0x80000000
   11944:	eaffff6a 	b	116f4 <__adddf3+0x150>

00011948 <__aeabi_ul2d>:
   11948:	e1902001 	orrs	r2, r0, r1
   1194c:	012fff1e 	bxeq	lr
   11950:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   11954:	e3a05000 	mov	r5, #0	; 0x0
   11958:	ea000006 	b	11978 <__aeabi_l2d+0x1c>

0001195c <__aeabi_l2d>:
   1195c:	e1902001 	orrs	r2, r0, r1
   11960:	012fff1e 	bxeq	lr
   11964:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   11968:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
   1196c:	5a000001 	bpl	11978 <__aeabi_l2d+0x1c>
   11970:	e2700000 	rsbs	r0, r0, #0	; 0x0
   11974:	e2e11000 	rsc	r1, r1, #0	; 0x0
   11978:	e3a04b01 	mov	r4, #1024	; 0x400
   1197c:	e2844032 	add	r4, r4, #50	; 0x32
   11980:	e1a0c000 	mov	ip, r0
   11984:	e1a00001 	mov	r0, r1
   11988:	e1a0100c 	mov	r1, ip
   1198c:	e1b0cb20 	movs	ip, r0, lsr #22
   11990:	0affff3f 	beq	11694 <__adddf3+0xf0>
   11994:	e3a02003 	mov	r2, #3	; 0x3
   11998:	e1b0c1ac 	movs	ip, ip, lsr #3
   1199c:	12822003 	addne	r2, r2, #3	; 0x3
   119a0:	e1b0c1ac 	movs	ip, ip, lsr #3
   119a4:	12822003 	addne	r2, r2, #3	; 0x3
   119a8:	e08221ac 	add	r2, r2, ip, lsr #3
   119ac:	e2623020 	rsb	r3, r2, #32	; 0x20
   119b0:	e1a0c311 	mov	ip, r1, lsl r3
   119b4:	e1a01231 	mov	r1, r1, lsr r2
   119b8:	e1811310 	orr	r1, r1, r0, lsl r3
   119bc:	e1a00230 	mov	r0, r0, lsr r2
   119c0:	e0844002 	add	r4, r4, r2
   119c4:	eaffff32 	b	11694 <__adddf3+0xf0>

000119c8 <__aeabi_dmul>:
   119c8:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
   119cc:	e3a0c0ff 	mov	ip, #255	; 0xff
   119d0:	e38ccc07 	orr	ip, ip, #1792	; 0x700
   119d4:	e01c4a20 	ands	r4, ip, r0, lsr #20
   119d8:	101c5a22 	andnes	r5, ip, r2, lsr #20
   119dc:	1134000c 	teqne	r4, ip
   119e0:	1135000c 	teqne	r5, ip
   119e4:	0b000075 	bleq	11bc0 <__aeabi_dmul+0x1f8>
   119e8:	e0844005 	add	r4, r4, r5
   119ec:	e0206002 	eor	r6, r0, r2
   119f0:	e1c00a8c 	bic	r0, r0, ip, lsl #21
   119f4:	e1c22a8c 	bic	r2, r2, ip, lsl #21
   119f8:	e1915600 	orrs	r5, r1, r0, lsl #12
   119fc:	11935602 	orrnes	r5, r3, r2, lsl #12
   11a00:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   11a04:	e3822601 	orr	r2, r2, #1048576	; 0x100000
   11a08:	0a00001d 	beq	11a84 <__aeabi_dmul+0xbc>
   11a0c:	e08ec391 	umull	ip, lr, r1, r3
   11a10:	e3a05000 	mov	r5, #0	; 0x0
   11a14:	e0a5e390 	umlal	lr, r5, r0, r3
   11a18:	e2063102 	and	r3, r6, #-2147483648	; 0x80000000
   11a1c:	e0a5e291 	umlal	lr, r5, r1, r2
   11a20:	e3a06000 	mov	r6, #0	; 0x0
   11a24:	e0a65290 	umlal	r5, r6, r0, r2
   11a28:	e33c0000 	teq	ip, #0	; 0x0
   11a2c:	138ee001 	orrne	lr, lr, #1	; 0x1
   11a30:	e24440ff 	sub	r4, r4, #255	; 0xff
   11a34:	e3560c02 	cmp	r6, #512	; 0x200
   11a38:	e2c44c03 	sbc	r4, r4, #768	; 0x300
   11a3c:	2a000002 	bcs	11a4c <__aeabi_dmul+0x84>
   11a40:	e1b0e08e 	movs	lr, lr, lsl #1
   11a44:	e0b55005 	adcs	r5, r5, r5
   11a48:	e0a66006 	adc	r6, r6, r6
   11a4c:	e1830586 	orr	r0, r3, r6, lsl #11
   11a50:	e1800aa5 	orr	r0, r0, r5, lsr #21
   11a54:	e1a01585 	mov	r1, r5, lsl #11
   11a58:	e1811aae 	orr	r1, r1, lr, lsr #21
   11a5c:	e1a0e58e 	mov	lr, lr, lsl #11
   11a60:	e254c0fd 	subs	ip, r4, #253	; 0xfd
   11a64:	835c0c07 	cmphi	ip, #1792	; 0x700
   11a68:	8a000011 	bhi	11ab4 <__aeabi_dmul+0xec>
   11a6c:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
   11a70:	01b0e0a1 	moveqs	lr, r1, lsr #1
   11a74:	e2b11000 	adcs	r1, r1, #0	; 0x0
   11a78:	e0a00a04 	adc	r0, r0, r4, lsl #20
   11a7c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   11a80:	e12fff1e 	bx	lr
   11a84:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
   11a88:	e1860000 	orr	r0, r6, r0
   11a8c:	e1811003 	orr	r1, r1, r3
   11a90:	e0200002 	eor	r0, r0, r2
   11a94:	e05440ac 	subs	r4, r4, ip, lsr #1
   11a98:	c074500c 	rsbgts	r5, r4, ip
   11a9c:	c1800a04 	orrgt	r0, r0, r4, lsl #20
   11aa0:	c8bd4070 	ldmgtia	sp!, {r4, r5, r6, lr}
   11aa4:	c12fff1e 	bxgt	lr
   11aa8:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   11aac:	e3a0e000 	mov	lr, #0	; 0x0
   11ab0:	e2544001 	subs	r4, r4, #1	; 0x1
   11ab4:	ca00005d 	bgt	11c30 <__aeabi_dmul+0x268>
   11ab8:	e3740036 	cmn	r4, #54	; 0x36
   11abc:	d3a01000 	movle	r1, #0	; 0x0
   11ac0:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
   11ac4:	d8bd4070 	ldmleia	sp!, {r4, r5, r6, lr}
   11ac8:	d12fff1e 	bxle	lr
   11acc:	e2644000 	rsb	r4, r4, #0	; 0x0
   11ad0:	e2544020 	subs	r4, r4, #32	; 0x20
   11ad4:	aa00001a 	bge	11b44 <__aeabi_dmul+0x17c>
   11ad8:	e294400c 	adds	r4, r4, #12	; 0xc
   11adc:	ca00000c 	bgt	11b14 <__aeabi_dmul+0x14c>
   11ae0:	e2844014 	add	r4, r4, #20	; 0x14
   11ae4:	e2645020 	rsb	r5, r4, #32	; 0x20
   11ae8:	e1a03511 	mov	r3, r1, lsl r5
   11aec:	e1a01431 	mov	r1, r1, lsr r4
   11af0:	e1811510 	orr	r1, r1, r0, lsl r5
   11af4:	e2002102 	and	r2, r0, #-2147483648	; 0x80000000
   11af8:	e3c00102 	bic	r0, r0, #-2147483648	; 0x80000000
   11afc:	e0911fa3 	adds	r1, r1, r3, lsr #31
   11b00:	e0a20430 	adc	r0, r2, r0, lsr r4
   11b04:	e19ee083 	orrs	lr, lr, r3, lsl #1
   11b08:	01c11fa3 	biceq	r1, r1, r3, lsr #31
   11b0c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   11b10:	e12fff1e 	bx	lr
   11b14:	e264400c 	rsb	r4, r4, #12	; 0xc
   11b18:	e2645020 	rsb	r5, r4, #32	; 0x20
   11b1c:	e1a03411 	mov	r3, r1, lsl r4
   11b20:	e1a01531 	mov	r1, r1, lsr r5
   11b24:	e1811410 	orr	r1, r1, r0, lsl r4
   11b28:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   11b2c:	e0911fa3 	adds	r1, r1, r3, lsr #31
   11b30:	e2a00000 	adc	r0, r0, #0	; 0x0
   11b34:	e19ee083 	orrs	lr, lr, r3, lsl #1
   11b38:	01c11fa3 	biceq	r1, r1, r3, lsr #31
   11b3c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   11b40:	e12fff1e 	bx	lr
   11b44:	e2645020 	rsb	r5, r4, #32	; 0x20
   11b48:	e18ee511 	orr	lr, lr, r1, lsl r5
   11b4c:	e1a03431 	mov	r3, r1, lsr r4
   11b50:	e1833510 	orr	r3, r3, r0, lsl r5
   11b54:	e1a01430 	mov	r1, r0, lsr r4
   11b58:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   11b5c:	e1c11430 	bic	r1, r1, r0, lsr r4
   11b60:	e0811fa3 	add	r1, r1, r3, lsr #31
   11b64:	e19ee083 	orrs	lr, lr, r3, lsl #1
   11b68:	01c11fa3 	biceq	r1, r1, r3, lsr #31
   11b6c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   11b70:	e12fff1e 	bx	lr
   11b74:	e3340000 	teq	r4, #0	; 0x0
   11b78:	1a000008 	bne	11ba0 <__aeabi_dmul+0x1d8>
   11b7c:	e2006102 	and	r6, r0, #-2147483648	; 0x80000000
   11b80:	e1b01081 	movs	r1, r1, lsl #1
   11b84:	e0a00000 	adc	r0, r0, r0
   11b88:	e3100601 	tst	r0, #1048576	; 0x100000
   11b8c:	02444001 	subeq	r4, r4, #1	; 0x1
   11b90:	0afffffa 	beq	11b80 <__aeabi_dmul+0x1b8>
   11b94:	e1800006 	orr	r0, r0, r6
   11b98:	e3350000 	teq	r5, #0	; 0x0
   11b9c:	11a0f00e 	movne	pc, lr
   11ba0:	e2026102 	and	r6, r2, #-2147483648	; 0x80000000
   11ba4:	e1b03083 	movs	r3, r3, lsl #1
   11ba8:	e0a22002 	adc	r2, r2, r2
   11bac:	e3120601 	tst	r2, #1048576	; 0x100000
   11bb0:	02455001 	subeq	r5, r5, #1	; 0x1
   11bb4:	0afffffa 	beq	11ba4 <__aeabi_dmul+0x1dc>
   11bb8:	e1822006 	orr	r2, r2, r6
   11bbc:	e1a0f00e 	mov	pc, lr
   11bc0:	e134000c 	teq	r4, ip
   11bc4:	e00c5a22 	and	r5, ip, r2, lsr #20
   11bc8:	1135000c 	teqne	r5, ip
   11bcc:	0a000007 	beq	11bf0 <__aeabi_dmul+0x228>
   11bd0:	e1916080 	orrs	r6, r1, r0, lsl #1
   11bd4:	11936082 	orrnes	r6, r3, r2, lsl #1
   11bd8:	1affffe5 	bne	11b74 <__aeabi_dmul+0x1ac>
   11bdc:	e0200002 	eor	r0, r0, r2
   11be0:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   11be4:	e3a01000 	mov	r1, #0	; 0x0
   11be8:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   11bec:	e12fff1e 	bx	lr
   11bf0:	e1916080 	orrs	r6, r1, r0, lsl #1
   11bf4:	01a01003 	moveq	r1, r3
   11bf8:	01a00002 	moveq	r0, r2
   11bfc:	11936082 	orrnes	r6, r3, r2, lsl #1
   11c00:	0a000010 	beq	11c48 <__aeabi_dmul+0x280>
   11c04:	e134000c 	teq	r4, ip
   11c08:	1a000001 	bne	11c14 <__aeabi_dmul+0x24c>
   11c0c:	e1916600 	orrs	r6, r1, r0, lsl #12
   11c10:	1a00000c 	bne	11c48 <__aeabi_dmul+0x280>
   11c14:	e135000c 	teq	r5, ip
   11c18:	1a000003 	bne	11c2c <__aeabi_dmul+0x264>
   11c1c:	e1936602 	orrs	r6, r3, r2, lsl #12
   11c20:	11a01003 	movne	r1, r3
   11c24:	11a00002 	movne	r0, r2
   11c28:	1a000006 	bne	11c48 <__aeabi_dmul+0x280>
   11c2c:	e0200002 	eor	r0, r0, r2
   11c30:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   11c34:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   11c38:	e380060f 	orr	r0, r0, #15728640	; 0xf00000
   11c3c:	e3a01000 	mov	r1, #0	; 0x0
   11c40:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   11c44:	e12fff1e 	bx	lr
   11c48:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   11c4c:	e380073e 	orr	r0, r0, #16252928	; 0xf80000
   11c50:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   11c54:	e12fff1e 	bx	lr

00011c58 <__aeabi_ddiv>:
   11c58:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
   11c5c:	e3a0c0ff 	mov	ip, #255	; 0xff
   11c60:	e38ccc07 	orr	ip, ip, #1792	; 0x700
   11c64:	e01c4a20 	ands	r4, ip, r0, lsr #20
   11c68:	101c5a22 	andnes	r5, ip, r2, lsr #20
   11c6c:	1134000c 	teqne	r4, ip
   11c70:	1135000c 	teqne	r5, ip
   11c74:	0b00005e 	bleq	11df4 <__aeabi_ddiv+0x19c>
   11c78:	e0444005 	sub	r4, r4, r5
   11c7c:	e020e002 	eor	lr, r0, r2
   11c80:	e1935602 	orrs	r5, r3, r2, lsl #12
   11c84:	e1a00600 	mov	r0, r0, lsl #12
   11c88:	0a00004c 	beq	11dc0 <__aeabi_ddiv+0x168>
   11c8c:	e1a02602 	mov	r2, r2, lsl #12
   11c90:	e3a05201 	mov	r5, #268435456	; 0x10000000
   11c94:	e1852222 	orr	r2, r5, r2, lsr #4
   11c98:	e1822c23 	orr	r2, r2, r3, lsr #24
   11c9c:	e1a03403 	mov	r3, r3, lsl #8
   11ca0:	e1855220 	orr	r5, r5, r0, lsr #4
   11ca4:	e1855c21 	orr	r5, r5, r1, lsr #24
   11ca8:	e1a06401 	mov	r6, r1, lsl #8
   11cac:	e20e0102 	and	r0, lr, #-2147483648	; 0x80000000
   11cb0:	e1550002 	cmp	r5, r2
   11cb4:	01560003 	cmpeq	r6, r3
   11cb8:	e2a440fd 	adc	r4, r4, #253	; 0xfd
   11cbc:	e2844c03 	add	r4, r4, #768	; 0x300
   11cc0:	2a000001 	bcs	11ccc <__aeabi_ddiv+0x74>
   11cc4:	e1b020a2 	movs	r2, r2, lsr #1
   11cc8:	e1a03063 	mov	r3, r3, rrx
   11ccc:	e0566003 	subs	r6, r6, r3
   11cd0:	e0c55002 	sbc	r5, r5, r2
   11cd4:	e1b020a2 	movs	r2, r2, lsr #1
   11cd8:	e1a03063 	mov	r3, r3, rrx
   11cdc:	e3a01601 	mov	r1, #1048576	; 0x100000
   11ce0:	e3a0c702 	mov	ip, #524288	; 0x80000
   11ce4:	e056e003 	subs	lr, r6, r3
   11ce8:	e0d5e002 	sbcs	lr, r5, r2
   11cec:	20466003 	subcs	r6, r6, r3
   11cf0:	21a0500e 	movcs	r5, lr
   11cf4:	2181100c 	orrcs	r1, r1, ip
   11cf8:	e1b020a2 	movs	r2, r2, lsr #1
   11cfc:	e1a03063 	mov	r3, r3, rrx
   11d00:	e056e003 	subs	lr, r6, r3
   11d04:	e0d5e002 	sbcs	lr, r5, r2
   11d08:	20466003 	subcs	r6, r6, r3
   11d0c:	21a0500e 	movcs	r5, lr
   11d10:	218110ac 	orrcs	r1, r1, ip, lsr #1
   11d14:	e1b020a2 	movs	r2, r2, lsr #1
   11d18:	e1a03063 	mov	r3, r3, rrx
   11d1c:	e056e003 	subs	lr, r6, r3
   11d20:	e0d5e002 	sbcs	lr, r5, r2
   11d24:	20466003 	subcs	r6, r6, r3
   11d28:	21a0500e 	movcs	r5, lr
   11d2c:	2181112c 	orrcs	r1, r1, ip, lsr #2
   11d30:	e1b020a2 	movs	r2, r2, lsr #1
   11d34:	e1a03063 	mov	r3, r3, rrx
   11d38:	e056e003 	subs	lr, r6, r3
   11d3c:	e0d5e002 	sbcs	lr, r5, r2
   11d40:	20466003 	subcs	r6, r6, r3
   11d44:	21a0500e 	movcs	r5, lr
   11d48:	218111ac 	orrcs	r1, r1, ip, lsr #3
   11d4c:	e195e006 	orrs	lr, r5, r6
   11d50:	0a00000d 	beq	11d8c <__aeabi_ddiv+0x134>
   11d54:	e1a05205 	mov	r5, r5, lsl #4
   11d58:	e1855e26 	orr	r5, r5, r6, lsr #28
   11d5c:	e1a06206 	mov	r6, r6, lsl #4
   11d60:	e1a02182 	mov	r2, r2, lsl #3
   11d64:	e1822ea3 	orr	r2, r2, r3, lsr #29
   11d68:	e1a03183 	mov	r3, r3, lsl #3
   11d6c:	e1b0c22c 	movs	ip, ip, lsr #4
   11d70:	1affffdb 	bne	11ce4 <__aeabi_ddiv+0x8c>
   11d74:	e3100601 	tst	r0, #1048576	; 0x100000
   11d78:	1a000006 	bne	11d98 <__aeabi_ddiv+0x140>
   11d7c:	e1800001 	orr	r0, r0, r1
   11d80:	e3a01000 	mov	r1, #0	; 0x0
   11d84:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
   11d88:	eaffffd5 	b	11ce4 <__aeabi_ddiv+0x8c>
   11d8c:	e3100601 	tst	r0, #1048576	; 0x100000
   11d90:	01800001 	orreq	r0, r0, r1
   11d94:	03a01000 	moveq	r1, #0	; 0x0
   11d98:	e254c0fd 	subs	ip, r4, #253	; 0xfd
   11d9c:	835c0c07 	cmphi	ip, #1792	; 0x700
   11da0:	8affff43 	bhi	11ab4 <__aeabi_dmul+0xec>
   11da4:	e055c002 	subs	ip, r5, r2
   11da8:	0056c003 	subeqs	ip, r6, r3
   11dac:	01b0c0a1 	moveqs	ip, r1, lsr #1
   11db0:	e2b11000 	adcs	r1, r1, #0	; 0x0
   11db4:	e0a00a04 	adc	r0, r0, r4, lsl #20
   11db8:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   11dbc:	e12fff1e 	bx	lr
   11dc0:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
   11dc4:	e18e0620 	orr	r0, lr, r0, lsr #12
   11dc8:	e09440ac 	adds	r4, r4, ip, lsr #1
   11dcc:	c074500c 	rsbgts	r5, r4, ip
   11dd0:	c1800a04 	orrgt	r0, r0, r4, lsl #20
   11dd4:	c8bd4070 	ldmgtia	sp!, {r4, r5, r6, lr}
   11dd8:	c12fff1e 	bxgt	lr
   11ddc:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   11de0:	e3a0e000 	mov	lr, #0	; 0x0
   11de4:	e2544001 	subs	r4, r4, #1	; 0x1
   11de8:	eaffff31 	b	11ab4 <__aeabi_dmul+0xec>
   11dec:	e185e006 	orr	lr, r5, r6
   11df0:	eaffff2f 	b	11ab4 <__aeabi_dmul+0xec>
   11df4:	e00c5a22 	and	r5, ip, r2, lsr #20
   11df8:	e134000c 	teq	r4, ip
   11dfc:	0135000c 	teqeq	r5, ip
   11e00:	0affff90 	beq	11c48 <__aeabi_dmul+0x280>
   11e04:	e134000c 	teq	r4, ip
   11e08:	1a000006 	bne	11e28 <__aeabi_ddiv+0x1d0>
   11e0c:	e1914600 	orrs	r4, r1, r0, lsl #12
   11e10:	1affff8c 	bne	11c48 <__aeabi_dmul+0x280>
   11e14:	e135000c 	teq	r5, ip
   11e18:	1affff83 	bne	11c2c <__aeabi_dmul+0x264>
   11e1c:	e1a01003 	mov	r1, r3
   11e20:	e1a00002 	mov	r0, r2
   11e24:	eaffff87 	b	11c48 <__aeabi_dmul+0x280>
   11e28:	e135000c 	teq	r5, ip
   11e2c:	1a000004 	bne	11e44 <__aeabi_ddiv+0x1ec>
   11e30:	e1935602 	orrs	r5, r3, r2, lsl #12
   11e34:	0affff68 	beq	11bdc <__aeabi_dmul+0x214>
   11e38:	e1a01003 	mov	r1, r3
   11e3c:	e1a00002 	mov	r0, r2
   11e40:	eaffff80 	b	11c48 <__aeabi_dmul+0x280>
   11e44:	e1916080 	orrs	r6, r1, r0, lsl #1
   11e48:	11936082 	orrnes	r6, r3, r2, lsl #1
   11e4c:	1affff48 	bne	11b74 <__aeabi_dmul+0x1ac>
   11e50:	e1914080 	orrs	r4, r1, r0, lsl #1
   11e54:	1affff74 	bne	11c2c <__aeabi_dmul+0x264>
   11e58:	e1935082 	orrs	r5, r3, r2, lsl #1
   11e5c:	1affff5e 	bne	11bdc <__aeabi_dmul+0x214>
   11e60:	eaffff78 	b	11c48 <__aeabi_dmul+0x280>

00011e64 <__gedf2>:
   11e64:	e3e0c000 	mvn	ip, #0	; 0x0
   11e68:	ea000002 	b	11e78 <__cmpdf2+0x4>

00011e6c <__ledf2>:
   11e6c:	e3a0c001 	mov	ip, #1	; 0x1
   11e70:	ea000000 	b	11e78 <__cmpdf2+0x4>

00011e74 <__cmpdf2>:
   11e74:	e3a0c001 	mov	ip, #1	; 0x1
   11e78:	e50dc004 	str	ip, [sp, #-4]
   11e7c:	e1a0c080 	mov	ip, r0, lsl #1
   11e80:	e1f0cacc 	mvns	ip, ip, asr #21
   11e84:	e1a0c082 	mov	ip, r2, lsl #1
   11e88:	11f0cacc 	mvnnes	ip, ip, asr #21
   11e8c:	0a00000d 	beq	11ec8 <__cmpdf2+0x54>
   11e90:	e191c080 	orrs	ip, r1, r0, lsl #1
   11e94:	0193c082 	orreqs	ip, r3, r2, lsl #1
   11e98:	11300002 	teqne	r0, r2
   11e9c:	01310003 	teqeq	r1, r3
   11ea0:	03a00000 	moveq	r0, #0	; 0x0
   11ea4:	012fff1e 	bxeq	lr
   11ea8:	e3700000 	cmn	r0, #0	; 0x0
   11eac:	e1300002 	teq	r0, r2
   11eb0:	51500002 	cmppl	r0, r2
   11eb4:	01510003 	cmpeq	r1, r3
   11eb8:	21a00fc2 	movcs	r0, r2, asr #31
   11ebc:	31e00fc2 	mvncc	r0, r2, asr #31
   11ec0:	e3800001 	orr	r0, r0, #1	; 0x1
   11ec4:	e12fff1e 	bx	lr
   11ec8:	e1a0c080 	mov	ip, r0, lsl #1
   11ecc:	e1f0cacc 	mvns	ip, ip, asr #21
   11ed0:	1a000001 	bne	11edc <__cmpdf2+0x68>
   11ed4:	e191c600 	orrs	ip, r1, r0, lsl #12
   11ed8:	1a000004 	bne	11ef0 <__cmpdf2+0x7c>
   11edc:	e1a0c082 	mov	ip, r2, lsl #1
   11ee0:	e1f0cacc 	mvns	ip, ip, asr #21
   11ee4:	1affffe9 	bne	11e90 <__cmpdf2+0x1c>
   11ee8:	e193c602 	orrs	ip, r3, r2, lsl #12
   11eec:	0affffe7 	beq	11e90 <__cmpdf2+0x1c>
   11ef0:	e51d0004 	ldr	r0, [sp, #-4]
   11ef4:	e12fff1e 	bx	lr

00011ef8 <__aeabi_cdrcmple>:
   11ef8:	e1a0c000 	mov	ip, r0
   11efc:	e1a00002 	mov	r0, r2
   11f00:	e1a0200c 	mov	r2, ip
   11f04:	e1a0c001 	mov	ip, r1
   11f08:	e1a01003 	mov	r1, r3
   11f0c:	e1a0300c 	mov	r3, ip
   11f10:	eaffffff 	b	11f14 <__aeabi_cdcmpeq>

00011f14 <__aeabi_cdcmpeq>:
   11f14:	e92d4001 	stmdb	sp!, {r0, lr}
   11f18:	ebffffd5 	bl	11e74 <__cmpdf2>
   11f1c:	e3500000 	cmp	r0, #0	; 0x0
   11f20:	43700000 	cmnmi	r0, #0	; 0x0
   11f24:	e8bd4001 	ldmia	sp!, {r0, lr}
   11f28:	e12fff1e 	bx	lr

00011f2c <__aeabi_dcmpeq>:
   11f2c:	e52de008 	str	lr, [sp, #-8]!
   11f30:	ebfffff7 	bl	11f14 <__aeabi_cdcmpeq>
   11f34:	03a00001 	moveq	r0, #1	; 0x1
   11f38:	13a00000 	movne	r0, #0	; 0x0
   11f3c:	e49de008 	ldr	lr, [sp], #8
   11f40:	e12fff1e 	bx	lr

00011f44 <__aeabi_dcmplt>:
   11f44:	e52de008 	str	lr, [sp, #-8]!
   11f48:	ebfffff1 	bl	11f14 <__aeabi_cdcmpeq>
   11f4c:	33a00001 	movcc	r0, #1	; 0x1
   11f50:	23a00000 	movcs	r0, #0	; 0x0
   11f54:	e49de008 	ldr	lr, [sp], #8
   11f58:	e12fff1e 	bx	lr

00011f5c <__aeabi_dcmple>:
   11f5c:	e52de008 	str	lr, [sp, #-8]!
   11f60:	ebffffeb 	bl	11f14 <__aeabi_cdcmpeq>
   11f64:	93a00001 	movls	r0, #1	; 0x1
   11f68:	83a00000 	movhi	r0, #0	; 0x0
   11f6c:	e49de008 	ldr	lr, [sp], #8
   11f70:	e12fff1e 	bx	lr

00011f74 <__aeabi_dcmpge>:
   11f74:	e52de008 	str	lr, [sp, #-8]!
   11f78:	ebffffde 	bl	11ef8 <__aeabi_cdrcmple>
   11f7c:	93a00001 	movls	r0, #1	; 0x1
   11f80:	83a00000 	movhi	r0, #0	; 0x0
   11f84:	e49de008 	ldr	lr, [sp], #8
   11f88:	e12fff1e 	bx	lr

00011f8c <__aeabi_dcmpgt>:
   11f8c:	e52de008 	str	lr, [sp, #-8]!
   11f90:	ebffffd8 	bl	11ef8 <__aeabi_cdrcmple>
   11f94:	33a00001 	movcc	r0, #1	; 0x1
   11f98:	23a00000 	movcs	r0, #0	; 0x0
   11f9c:	e49de008 	ldr	lr, [sp], #8
   11fa0:	e12fff1e 	bx	lr

00011fa4 <__aeabi_d2iz>:
   11fa4:	e1a02080 	mov	r2, r0, lsl #1
   11fa8:	e2922602 	adds	r2, r2, #2097152	; 0x200000
   11fac:	2a00000c 	bcs	11fe4 <__aeabi_d2iz+0x40>
   11fb0:	5a000009 	bpl	11fdc <__aeabi_d2iz+0x38>
   11fb4:	e3e03e3e 	mvn	r3, #992	; 0x3e0
   11fb8:	e0532ac2 	subs	r2, r3, r2, asr #21
   11fbc:	9a00000a 	bls	11fec <__aeabi_d2iz+0x48>
   11fc0:	e1a03580 	mov	r3, r0, lsl #11
   11fc4:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
   11fc8:	e1833aa1 	orr	r3, r3, r1, lsr #21
   11fcc:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   11fd0:	e1a00233 	mov	r0, r3, lsr r2
   11fd4:	12600000 	rsbne	r0, r0, #0	; 0x0
   11fd8:	e12fff1e 	bx	lr
   11fdc:	e3a00000 	mov	r0, #0	; 0x0
   11fe0:	e12fff1e 	bx	lr
   11fe4:	e1911600 	orrs	r1, r1, r0, lsl #12
   11fe8:	1a000002 	bne	11ff8 <__aeabi_d2iz+0x54>
   11fec:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
   11ff0:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
   11ff4:	e12fff1e 	bx	lr
   11ff8:	e3a00000 	mov	r0, #0	; 0x0
   11ffc:	e12fff1e 	bx	lr
   12000:	e1a0c00d 	mov	ip, sp
   12004:	e92dd8f0 	stmdb	sp!, {r4, r5, r6, r7, fp, ip, lr, pc}
   12008:	e24cb004 	sub	fp, ip, #4	; 0x4
   1200c:	e24dd014 	sub	sp, sp, #20	; 0x14
   12010:	e50b0020 	str	r0, [fp, #-32]
   12014:	e50b1024 	str	r1, [fp, #-36]
   12018:	e50b2028 	str	r2, [fp, #-40]
   1201c:	e50b302c 	str	r3, [fp, #-44]
   12020:	e51b3020 	ldr	r3, [fp, #-32]
   12024:	e50b3030 	str	r3, [fp, #-48]
   12028:	e51b3030 	ldr	r3, [fp, #-48]
   1202c:	e3530000 	cmp	r3, #0	; 0x0
   12030:	0a000002 	beq	12040 <__aeabi_d2iz+0x9c>
   12034:	e51b3030 	ldr	r3, [fp, #-48]
   12038:	e3530001 	cmp	r3, #1	; 0x1
   1203c:	0a000220 	beq	128c4 <__aeabi_d2iz+0x920>
   12040:	e51b3024 	ldr	r3, [fp, #-36]
   12044:	e5932000 	ldr	r2, [r3]
   12048:	e59f3bd8 	ldr	r3, [pc, #3032]	; 12c28 <__aeabi_d2iz+0xc84>
   1204c:	e5832000 	str	r2, [r3]
   12050:	e59f2bc8 	ldr	r2, [pc, #3016]	; 12c20 <__aeabi_d2iz+0xc7c>
   12054:	e59f3c00 	ldr	r3, [pc, #3072]	; 12c5c <__aeabi_d2iz+0xcb8>
   12058:	e5823000 	str	r3, [r2]
   1205c:	e59f3c00 	ldr	r3, [pc, #3072]	; 12c64 <__aeabi_d2iz+0xcc0>
   12060:	e5931000 	ldr	r1, [r3]
   12064:	e59f2b08 	ldr	r2, [pc, #2824]	; 12b74 <__aeabi_d2iz+0xbd0>
   12068:	e59f3b08 	ldr	r3, [pc, #2824]	; 12b78 <__aeabi_d2iz+0xbd4>
   1206c:	e5823000 	str	r3, [r2]
   12070:	e59f3afc 	ldr	r3, [pc, #2812]	; 12b74 <__aeabi_d2iz+0xbd0>
   12074:	e5933000 	ldr	r3, [r3]
   12078:	e5813000 	str	r3, [r1]
   1207c:	e5912000 	ldr	r2, [r1]
   12080:	e59f3b9c 	ldr	r3, [pc, #2972]	; 12c24 <__aeabi_d2iz+0xc80>
   12084:	e5832000 	str	r2, [r3]
   12088:	e59f2be0 	ldr	r2, [pc, #3040]	; 12c70 <__aeabi_d2iz+0xccc>
   1208c:	e59f3bc8 	ldr	r3, [pc, #3016]	; 12c5c <__aeabi_d2iz+0xcb8>
   12090:	e5823000 	str	r3, [r2]
   12094:	e59f2ae0 	ldr	r2, [pc, #2784]	; 12b7c <__aeabi_d2iz+0xbd8>
   12098:	e59f3ae0 	ldr	r3, [pc, #2784]	; 12b80 <__aeabi_d2iz+0xbdc>
   1209c:	e5823000 	str	r3, [r2]
   120a0:	e59f2adc 	ldr	r2, [pc, #2780]	; 12b84 <__aeabi_d2iz+0xbe0>
   120a4:	e59f3adc 	ldr	r3, [pc, #2780]	; 12b88 <__aeabi_d2iz+0xbe4>
   120a8:	e5823000 	str	r3, [r2]
   120ac:	e59f2b78 	ldr	r2, [pc, #2936]	; 12c2c <__aeabi_d2iz+0xc88>
   120b0:	e59f3ad4 	ldr	r3, [pc, #2772]	; 12b8c <__aeabi_d2iz+0xbe8>
   120b4:	e5823000 	str	r3, [r2]
   120b8:	e59f3abc 	ldr	r3, [pc, #2748]	; 12b7c <__aeabi_d2iz+0xbd8>
   120bc:	e5932000 	ldr	r2, [r3]
   120c0:	e59f3ab4 	ldr	r3, [pc, #2740]	; 12b7c <__aeabi_d2iz+0xbd8>
   120c4:	e5933000 	ldr	r3, [r3]
   120c8:	e1a00002 	mov	r0, r2
   120cc:	e1a01003 	mov	r1, r3
   120d0:	eb001bb7 	bl	18fb4 <__aeabi_fmul>
   120d4:	e1a03000 	mov	r3, r0
   120d8:	e1a02003 	mov	r2, r3
   120dc:	e59f3b10 	ldr	r3, [pc, #2832]	; 12bf4 <__aeabi_d2iz+0xc50>
   120e0:	e5832000 	str	r2, [r3]
   120e4:	e59f3a98 	ldr	r3, [pc, #2712]	; 12b84 <__aeabi_d2iz+0xbe0>
   120e8:	e5932000 	ldr	r2, [r3]
   120ec:	e59f3a90 	ldr	r3, [pc, #2704]	; 12b84 <__aeabi_d2iz+0xbe0>
   120f0:	e5933000 	ldr	r3, [r3]
   120f4:	e1a00002 	mov	r0, r2
   120f8:	e1a01003 	mov	r1, r3
   120fc:	eb001bac 	bl	18fb4 <__aeabi_fmul>
   12100:	e1a03000 	mov	r3, r0
   12104:	e1a02003 	mov	r2, r3
   12108:	e59f3aec 	ldr	r3, [pc, #2796]	; 12bfc <__aeabi_d2iz+0xc58>
   1210c:	e5832000 	str	r2, [r3]
   12110:	e59f3adc 	ldr	r3, [pc, #2780]	; 12bf4 <__aeabi_d2iz+0xc50>
   12114:	e5932000 	ldr	r2, [r3]
   12118:	e59f3adc 	ldr	r3, [pc, #2780]	; 12bfc <__aeabi_d2iz+0xc58>
   1211c:	e5933000 	ldr	r3, [r3]
   12120:	e1a00002 	mov	r0, r2
   12124:	e1a01003 	mov	r1, r3
   12128:	eb001af8 	bl	18d10 <__aeabi_fsub>
   1212c:	e1a03000 	mov	r3, r0
   12130:	e1a02003 	mov	r2, r3
   12134:	e59f3acc 	ldr	r3, [pc, #2764]	; 12c08 <__aeabi_d2iz+0xc64>
   12138:	e5832000 	str	r2, [r3]
   1213c:	e59f3ab0 	ldr	r3, [pc, #2736]	; 12bf4 <__aeabi_d2iz+0xc50>
   12140:	e5932000 	ldr	r2, [r3]
   12144:	e59f3aa8 	ldr	r3, [pc, #2728]	; 12bf4 <__aeabi_d2iz+0xc50>
   12148:	e5933000 	ldr	r3, [r3]
   1214c:	e1a00002 	mov	r0, r2
   12150:	e1a01003 	mov	r1, r3
   12154:	eb001b96 	bl	18fb4 <__aeabi_fmul>
   12158:	e1a03000 	mov	r3, r0
   1215c:	e1a02003 	mov	r2, r3
   12160:	e59f3a7c 	ldr	r3, [pc, #2684]	; 12be4 <__aeabi_d2iz+0xc40>
   12164:	e5832000 	str	r2, [r3]
   12168:	e59f3a8c 	ldr	r3, [pc, #2700]	; 12bfc <__aeabi_d2iz+0xc58>
   1216c:	e5932000 	ldr	r2, [r3]
   12170:	e59f3a84 	ldr	r3, [pc, #2692]	; 12bfc <__aeabi_d2iz+0xc58>
   12174:	e5933000 	ldr	r3, [r3]
   12178:	e1a00002 	mov	r0, r2
   1217c:	e1a01003 	mov	r1, r3
   12180:	eb001b8b 	bl	18fb4 <__aeabi_fmul>
   12184:	e1a03000 	mov	r3, r0
   12188:	e1a02003 	mov	r2, r3
   1218c:	e59f39fc 	ldr	r3, [pc, #2556]	; 12b90 <__aeabi_d2iz+0xbec>
   12190:	e5832000 	str	r2, [r3]
   12194:	e59f3a48 	ldr	r3, [pc, #2632]	; 12be4 <__aeabi_d2iz+0xc40>
   12198:	e5932000 	ldr	r2, [r3]
   1219c:	e59f39ec 	ldr	r3, [pc, #2540]	; 12b90 <__aeabi_d2iz+0xbec>
   121a0:	e5933000 	ldr	r3, [r3]
   121a4:	e1a00002 	mov	r0, r2
   121a8:	e1a01003 	mov	r1, r3
   121ac:	eb001ad7 	bl	18d10 <__aeabi_fsub>
   121b0:	e1a03000 	mov	r3, r0
   121b4:	e1a02003 	mov	r2, r3
   121b8:	e59f3a28 	ldr	r3, [pc, #2600]	; 12be8 <__aeabi_d2iz+0xc44>
   121bc:	e5832000 	str	r2, [r3]
   121c0:	e59f29cc 	ldr	r2, [pc, #2508]	; 12b94 <__aeabi_d2iz+0xbf0>
   121c4:	e59f39cc 	ldr	r3, [pc, #2508]	; 12b98 <__aeabi_d2iz+0xbf4>
   121c8:	e5823000 	str	r3, [r2]
   121cc:	e59f29c8 	ldr	r2, [pc, #2504]	; 12b9c <__aeabi_d2iz+0xbf8>
   121d0:	e59f39a0 	ldr	r3, [pc, #2464]	; 12b78 <__aeabi_d2iz+0xbd4>
   121d4:	e5823000 	str	r3, [r2]
   121d8:	e59f2a9c 	ldr	r2, [pc, #2716]	; 12c7c <__aeabi_d2iz+0xcd8>
   121dc:	e3a03001 	mov	r3, #1	; 0x1
   121e0:	e5823000 	str	r3, [r2]
   121e4:	ea00019d 	b	12860 <__aeabi_d2iz+0x8bc>
   121e8:	e59f3a8c 	ldr	r3, [pc, #2700]	; 12c7c <__aeabi_d2iz+0xcd8>
   121ec:	e5933000 	ldr	r3, [r3]
   121f0:	e1a03103 	mov	r3, r3, lsl #2
   121f4:	e1a02003 	mov	r2, r3
   121f8:	e59f399c 	ldr	r3, [pc, #2460]	; 12b9c <__aeabi_d2iz+0xbf8>
   121fc:	e0825003 	add	r5, r2, r3
   12200:	e59f3a74 	ldr	r3, [pc, #2676]	; 12c7c <__aeabi_d2iz+0xcd8>
   12204:	e5933000 	ldr	r3, [r3]
   12208:	e1a03103 	mov	r3, r3, lsl #2
   1220c:	e1a02003 	mov	r2, r3
   12210:	e59f3984 	ldr	r3, [pc, #2436]	; 12b9c <__aeabi_d2iz+0xbf8>
   12214:	e2433004 	sub	r3, r3, #4	; 0x4
   12218:	e0823003 	add	r3, r2, r3
   1221c:	e5934000 	ldr	r4, [r3]
   12220:	e59f3a54 	ldr	r3, [pc, #2644]	; 12c7c <__aeabi_d2iz+0xcd8>
   12224:	e5933000 	ldr	r3, [r3]
   12228:	e1a03083 	mov	r3, r3, lsl #1
   1222c:	e2433001 	sub	r3, r3, #1	; 0x1
   12230:	e1a00003 	mov	r0, r3
   12234:	eb001b27 	bl	18ed8 <__aeabi_i2f>
   12238:	e1a03000 	mov	r3, r0
   1223c:	e1a00004 	mov	r0, r4
   12240:	e1a01003 	mov	r1, r3
   12244:	eb001b5a 	bl	18fb4 <__aeabi_fmul>
   12248:	e1a03000 	mov	r3, r0
   1224c:	e1a04003 	mov	r4, r3
   12250:	e59f3a24 	ldr	r3, [pc, #2596]	; 12c7c <__aeabi_d2iz+0xcd8>
   12254:	e5933000 	ldr	r3, [r3]
   12258:	e1a00003 	mov	r0, r3
   1225c:	eb001b1d 	bl	18ed8 <__aeabi_i2f>
   12260:	e1a03000 	mov	r3, r0
   12264:	e1a00004 	mov	r0, r4
   12268:	e1a01003 	mov	r1, r3
   1226c:	eb001bb6 	bl	1914c <__aeabi_fdiv>
   12270:	e1a03000 	mov	r3, r0
   12274:	e5853000 	str	r3, [r5]
   12278:	e59f2920 	ldr	r2, [pc, #2336]	; 12ba0 <__aeabi_d2iz+0xbfc>
   1227c:	e3a03002 	mov	r3, #2	; 0x2
   12280:	e5823000 	str	r3, [r2]
   12284:	e59f2a00 	ldr	r2, [pc, #2560]	; 12c8c <__aeabi_d2iz+0xce8>
   12288:	e3a03000 	mov	r3, #0	; 0x0
   1228c:	e5823000 	str	r3, [r2]
   12290:	e59f290c 	ldr	r2, [pc, #2316]	; 12ba4 <__aeabi_d2iz+0xc00>
   12294:	e3a03001 	mov	r3, #1	; 0x1
   12298:	e5823000 	str	r3, [r2]
   1229c:	e59f39d8 	ldr	r3, [pc, #2520]	; 12c7c <__aeabi_d2iz+0xcd8>
   122a0:	e5932000 	ldr	r2, [r3]
   122a4:	e59f39e0 	ldr	r3, [pc, #2528]	; 12c8c <__aeabi_d2iz+0xce8>
   122a8:	e5933000 	ldr	r3, [r3]
   122ac:	e0632002 	rsb	r2, r3, r2
   122b0:	e59f38ec 	ldr	r3, [pc, #2284]	; 12ba4 <__aeabi_d2iz+0xc00>
   122b4:	e5933000 	ldr	r3, [r3]
   122b8:	e0822003 	add	r2, r2, r3
   122bc:	e59f38e0 	ldr	r3, [pc, #2272]	; 12ba4 <__aeabi_d2iz+0xc00>
   122c0:	e5933000 	ldr	r3, [r3]
   122c4:	e1a00002 	mov	r0, r2
   122c8:	e1a01003 	mov	r1, r3
   122cc:	eb001c57 	bl	19430 <____divsi3_from_arm>
   122d0:	e1a03000 	mov	r3, r0
   122d4:	e1a02003 	mov	r2, r3
   122d8:	e59f38c8 	ldr	r3, [pc, #2248]	; 12ba8 <__aeabi_d2iz+0xc04>
   122dc:	e5832000 	str	r2, [r3]
   122e0:	ea000142 	b	127f0 <__aeabi_d2iz+0x84c>
   122e4:	e59f39a0 	ldr	r3, [pc, #2464]	; 12c8c <__aeabi_d2iz+0xce8>
   122e8:	e5934000 	ldr	r4, [r3]
   122ec:	e59f3988 	ldr	r3, [pc, #2440]	; 12c7c <__aeabi_d2iz+0xcd8>
   122f0:	e5935000 	ldr	r5, [r3]
   122f4:	e59f3980 	ldr	r3, [pc, #2432]	; 12c7c <__aeabi_d2iz+0xcd8>
   122f8:	e5933000 	ldr	r3, [r3]
   122fc:	e2432001 	sub	r2, r3, #1	; 0x1
   12300:	e59f3974 	ldr	r3, [pc, #2420]	; 12c7c <__aeabi_d2iz+0xcd8>
   12304:	e5933000 	ldr	r3, [r3]
   12308:	e2433001 	sub	r3, r3, #1	; 0x1
   1230c:	e0010293 	mul	r1, r3, r2
   12310:	e59f3974 	ldr	r3, [pc, #2420]	; 12c8c <__aeabi_d2iz+0xce8>
   12314:	e5932000 	ldr	r2, [r3]
   12318:	e59f396c 	ldr	r3, [pc, #2412]	; 12c8c <__aeabi_d2iz+0xce8>
   1231c:	e5933000 	ldr	r3, [r3]
   12320:	e0030392 	mul	r3, r2, r3
   12324:	e0633001 	rsb	r3, r3, r1
   12328:	e1a00003 	mov	r0, r3
   1232c:	eb001ae9 	bl	18ed8 <__aeabi_i2f>
   12330:	e1a06000 	mov	r6, r0
   12334:	e59f3940 	ldr	r3, [pc, #2368]	; 12c7c <__aeabi_d2iz+0xcd8>
   12338:	e5933000 	ldr	r3, [r3]
   1233c:	e1a03083 	mov	r3, r3, lsl #1
   12340:	e2432001 	sub	r2, r3, #1	; 0x1
   12344:	e59f3930 	ldr	r3, [pc, #2352]	; 12c7c <__aeabi_d2iz+0xcd8>
   12348:	e5933000 	ldr	r3, [r3]
   1234c:	e1a03083 	mov	r3, r3, lsl #1
   12350:	e2433003 	sub	r3, r3, #3	; 0x3
   12354:	e0030392 	mul	r3, r2, r3
   12358:	e1a00003 	mov	r0, r3
   1235c:	eb001add 	bl	18ed8 <__aeabi_i2f>
   12360:	e1a03000 	mov	r3, r0
   12364:	e1a00006 	mov	r0, r6
   12368:	e1a01003 	mov	r1, r3
   1236c:	eb001b76 	bl	1914c <__aeabi_fdiv>
   12370:	e1a03000 	mov	r3, r0
   12374:	e1a02003 	mov	r2, r3
   12378:	e59f18ec 	ldr	r1, [pc, #2284]	; 12c6c <__aeabi_d2iz+0xcc8>
   1237c:	e1a03004 	mov	r3, r4
   12380:	e1a03083 	mov	r3, r3, lsl #1
   12384:	e0833004 	add	r3, r3, r4
   12388:	e1a03103 	mov	r3, r3, lsl #2
   1238c:	e0833004 	add	r3, r3, r4
   12390:	e0833005 	add	r3, r3, r5
   12394:	e7812103 	str	r2, [r1, r3, lsl #2]
   12398:	e59f38ec 	ldr	r3, [pc, #2284]	; 12c8c <__aeabi_d2iz+0xce8>
   1239c:	e5933000 	ldr	r3, [r3]
   123a0:	e3530000 	cmp	r3, #0	; 0x0
   123a4:	da0000af 	ble	12668 <__aeabi_d2iz+0x6c4>
   123a8:	e59f38cc 	ldr	r3, [pc, #2252]	; 12c7c <__aeabi_d2iz+0xcd8>
   123ac:	e5932000 	ldr	r2, [r3]
   123b0:	e59f38d4 	ldr	r3, [pc, #2260]	; 12c8c <__aeabi_d2iz+0xce8>
   123b4:	e5933000 	ldr	r3, [r3]
   123b8:	e0633002 	rsb	r3, r3, r2
   123bc:	e2832001 	add	r2, r3, #1	; 0x1
   123c0:	e59f37d8 	ldr	r3, [pc, #2008]	; 12ba0 <__aeabi_d2iz+0xbfc>
   123c4:	e5933000 	ldr	r3, [r3]
   123c8:	e0030392 	mul	r3, r2, r3
   123cc:	e1a00003 	mov	r0, r3
   123d0:	eb001ac0 	bl	18ed8 <__aeabi_i2f>
   123d4:	e1a04000 	mov	r4, r0
   123d8:	e59f389c 	ldr	r3, [pc, #2204]	; 12c7c <__aeabi_d2iz+0xcd8>
   123dc:	e5932000 	ldr	r2, [r3]
   123e0:	e59f38a4 	ldr	r3, [pc, #2212]	; 12c8c <__aeabi_d2iz+0xce8>
   123e4:	e5933000 	ldr	r3, [r3]
   123e8:	e0823003 	add	r3, r2, r3
   123ec:	e1a00003 	mov	r0, r3
   123f0:	eb001ab8 	bl	18ed8 <__aeabi_i2f>
   123f4:	e1a03000 	mov	r3, r0
   123f8:	e1a00004 	mov	r0, r4
   123fc:	e1a01003 	mov	r1, r3
   12400:	eb001b51 	bl	1914c <__aeabi_fdiv>
   12404:	e1a03000 	mov	r3, r0
   12408:	e1a02003 	mov	r2, r3
   1240c:	e59f3798 	ldr	r3, [pc, #1944]	; 12bac <__aeabi_d2iz+0xc08>
   12410:	e5832000 	str	r2, [r3]
   12414:	e59f3870 	ldr	r3, [pc, #2160]	; 12c8c <__aeabi_d2iz+0xce8>
   12418:	e5932000 	ldr	r2, [r3]
   1241c:	e1a03002 	mov	r3, r2
   12420:	e1a03083 	mov	r3, r3, lsl #1
   12424:	e0833002 	add	r3, r3, r2
   12428:	e1a03103 	mov	r3, r3, lsl #2
   1242c:	e0832002 	add	r2, r3, r2
   12430:	e59f3844 	ldr	r3, [pc, #2116]	; 12c7c <__aeabi_d2iz+0xcd8>
   12434:	e5933000 	ldr	r3, [r3]
   12438:	e0823003 	add	r3, r2, r3
   1243c:	e1a02103 	mov	r2, r3, lsl #2
   12440:	e59f3754 	ldr	r3, [pc, #1876]	; 12b9c <__aeabi_d2iz+0xbf8>
   12444:	e0827003 	add	r7, r2, r3
   12448:	e59f383c 	ldr	r3, [pc, #2108]	; 12c8c <__aeabi_d2iz+0xce8>
   1244c:	e5932000 	ldr	r2, [r3]
   12450:	e1a03002 	mov	r3, r2
   12454:	e1a03083 	mov	r3, r3, lsl #1
   12458:	e0833002 	add	r3, r3, r2
   1245c:	e1a03103 	mov	r3, r3, lsl #2
   12460:	e0832002 	add	r2, r3, r2
   12464:	e59f3810 	ldr	r3, [pc, #2064]	; 12c7c <__aeabi_d2iz+0xcd8>
   12468:	e5933000 	ldr	r3, [r3]
   1246c:	e0823003 	add	r3, r2, r3
   12470:	e1a01103 	mov	r1, r3, lsl #2
   12474:	e3e02033 	mvn	r2, #51	; 0x33
   12478:	e59f371c 	ldr	r3, [pc, #1820]	; 12b9c <__aeabi_d2iz+0xbf8>
   1247c:	e0823003 	add	r3, r2, r3
   12480:	e0813003 	add	r3, r1, r3
   12484:	e5933000 	ldr	r3, [r3]
   12488:	e1a00003 	mov	r0, r3
   1248c:	ebfffd1d 	bl	11908 <__aeabi_f2d>
   12490:	e1a05000 	mov	r5, r0
   12494:	e1a06001 	mov	r6, r1
   12498:	e59f370c 	ldr	r3, [pc, #1804]	; 12bac <__aeabi_d2iz+0xc08>
   1249c:	e5933000 	ldr	r3, [r3]
   124a0:	e1a00003 	mov	r0, r3
   124a4:	ebfffd17 	bl	11908 <__aeabi_f2d>
   124a8:	e1a03000 	mov	r3, r0
   124ac:	e1a04001 	mov	r4, r1
   124b0:	e1a00003 	mov	r0, r3
   124b4:	e1a01004 	mov	r1, r4
   124b8:	eb001bf4 	bl	19490 <__sqrt_from_arm>
   124bc:	e1a03000 	mov	r3, r0
   124c0:	e1a04001 	mov	r4, r1
   124c4:	e1a00005 	mov	r0, r5
   124c8:	e1a01006 	mov	r1, r6
   124cc:	e1a02003 	mov	r2, r3
   124d0:	e1a03004 	mov	r3, r4
   124d4:	ebfffd3b 	bl	119c8 <__aeabi_dmul>
   124d8:	e1a03000 	mov	r3, r0
   124dc:	e1a04001 	mov	r4, r1
   124e0:	e1a00003 	mov	r0, r3
   124e4:	e1a01004 	mov	r1, r4
   124e8:	eb0019de 	bl	18c68 <__aeabi_d2f>
   124ec:	e1a03000 	mov	r3, r0
   124f0:	e5873000 	str	r3, [r7]
   124f4:	e59f26a4 	ldr	r2, [pc, #1700]	; 12ba0 <__aeabi_d2iz+0xbfc>
   124f8:	e3a03001 	mov	r3, #1	; 0x1
   124fc:	e5823000 	str	r3, [r2]
   12500:	e59f3774 	ldr	r3, [pc, #1908]	; 12c7c <__aeabi_d2iz+0xcd8>
   12504:	e5932000 	ldr	r2, [r3]
   12508:	e1a03002 	mov	r3, r2
   1250c:	e1a03083 	mov	r3, r3, lsl #1
   12510:	e0833002 	add	r3, r3, r2
   12514:	e1a03103 	mov	r3, r3, lsl #2
   12518:	e0832002 	add	r2, r3, r2
   1251c:	e59f3768 	ldr	r3, [pc, #1896]	; 12c8c <__aeabi_d2iz+0xce8>
   12520:	e5933000 	ldr	r3, [r3]
   12524:	e0823003 	add	r3, r2, r3
   12528:	e2434001 	sub	r4, r3, #1	; 0x1
   1252c:	e59f3758 	ldr	r3, [pc, #1880]	; 12c8c <__aeabi_d2iz+0xce8>
   12530:	e5932000 	ldr	r2, [r3]
   12534:	e1a03002 	mov	r3, r2
   12538:	e1a03083 	mov	r3, r3, lsl #1
   1253c:	e0833002 	add	r3, r3, r2
   12540:	e1a03103 	mov	r3, r3, lsl #2
   12544:	e0832002 	add	r2, r3, r2
   12548:	e59f372c 	ldr	r3, [pc, #1836]	; 12c7c <__aeabi_d2iz+0xcd8>
   1254c:	e5933000 	ldr	r3, [r3]
   12550:	e0823003 	add	r3, r2, r3
   12554:	e1a02103 	mov	r2, r3, lsl #2
   12558:	e59f363c 	ldr	r3, [pc, #1596]	; 12b9c <__aeabi_d2iz+0xbf8>
   1255c:	e0823003 	add	r3, r2, r3
   12560:	e5931000 	ldr	r1, [r3]
   12564:	e59f3710 	ldr	r3, [pc, #1808]	; 12c7c <__aeabi_d2iz+0xcd8>
   12568:	e5932000 	ldr	r2, [r3]
   1256c:	e1a03002 	mov	r3, r2
   12570:	e1a03083 	mov	r3, r3, lsl #1
   12574:	e0833002 	add	r3, r3, r2
   12578:	e1a03103 	mov	r3, r3, lsl #2
   1257c:	e0832002 	add	r2, r3, r2
   12580:	e59f3704 	ldr	r3, [pc, #1796]	; 12c8c <__aeabi_d2iz+0xce8>
   12584:	e5933000 	ldr	r3, [r3]
   12588:	e0823003 	add	r3, r2, r3
   1258c:	e2432001 	sub	r2, r3, #1	; 0x1
   12590:	e59f36e0 	ldr	r3, [pc, #1760]	; 12c78 <__aeabi_d2iz+0xcd4>
   12594:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   12598:	e1a00001 	mov	r0, r1
   1259c:	e1a01003 	mov	r1, r3
   125a0:	eb001a83 	bl	18fb4 <__aeabi_fmul>
   125a4:	e1a03000 	mov	r3, r0
   125a8:	e1a02003 	mov	r2, r3
   125ac:	e59f36c4 	ldr	r3, [pc, #1732]	; 12c78 <__aeabi_d2iz+0xcd4>
   125b0:	e7832104 	str	r2, [r3, r4, lsl #2]
   125b4:	e59f36c0 	ldr	r3, [pc, #1728]	; 12c7c <__aeabi_d2iz+0xcd8>
   125b8:	e5932000 	ldr	r2, [r3]
   125bc:	e1a03002 	mov	r3, r2
   125c0:	e1a03083 	mov	r3, r3, lsl #1
   125c4:	e0833002 	add	r3, r3, r2
   125c8:	e1a03103 	mov	r3, r3, lsl #2
   125cc:	e0832002 	add	r2, r3, r2
   125d0:	e59f36b4 	ldr	r3, [pc, #1716]	; 12c8c <__aeabi_d2iz+0xce8>
   125d4:	e5933000 	ldr	r3, [r3]
   125d8:	e0823003 	add	r3, r2, r3
   125dc:	e2434001 	sub	r4, r3, #1	; 0x1
   125e0:	e59f36a4 	ldr	r3, [pc, #1700]	; 12c8c <__aeabi_d2iz+0xce8>
   125e4:	e5932000 	ldr	r2, [r3]
   125e8:	e1a03002 	mov	r3, r2
   125ec:	e1a03083 	mov	r3, r3, lsl #1
   125f0:	e0833002 	add	r3, r3, r2
   125f4:	e1a03103 	mov	r3, r3, lsl #2
   125f8:	e0832002 	add	r2, r3, r2
   125fc:	e59f3678 	ldr	r3, [pc, #1656]	; 12c7c <__aeabi_d2iz+0xcd8>
   12600:	e5933000 	ldr	r3, [r3]
   12604:	e0823003 	add	r3, r2, r3
   12608:	e1a02103 	mov	r2, r3, lsl #2
   1260c:	e59f3588 	ldr	r3, [pc, #1416]	; 12b9c <__aeabi_d2iz+0xbf8>
   12610:	e0823003 	add	r3, r2, r3
   12614:	e5931000 	ldr	r1, [r3]
   12618:	e59f365c 	ldr	r3, [pc, #1628]	; 12c7c <__aeabi_d2iz+0xcd8>
   1261c:	e5932000 	ldr	r2, [r3]
   12620:	e1a03002 	mov	r3, r2
   12624:	e1a03083 	mov	r3, r3, lsl #1
   12628:	e0833002 	add	r3, r3, r2
   1262c:	e1a03103 	mov	r3, r3, lsl #2
   12630:	e0832002 	add	r2, r3, r2
   12634:	e59f3650 	ldr	r3, [pc, #1616]	; 12c8c <__aeabi_d2iz+0xce8>
   12638:	e5933000 	ldr	r3, [r3]
   1263c:	e0823003 	add	r3, r2, r3
   12640:	e2432001 	sub	r2, r3, #1	; 0x1
   12644:	e59f3634 	ldr	r3, [pc, #1588]	; 12c80 <__aeabi_d2iz+0xcdc>
   12648:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   1264c:	e1a00001 	mov	r0, r1
   12650:	e1a01003 	mov	r1, r3
   12654:	eb001a56 	bl	18fb4 <__aeabi_fmul>
   12658:	e1a03000 	mov	r3, r0
   1265c:	e1a02003 	mov	r2, r3
   12660:	e59f3618 	ldr	r3, [pc, #1560]	; 12c80 <__aeabi_d2iz+0xcdc>
   12664:	e7832104 	str	r2, [r3, r4, lsl #2]
   12668:	e59f361c 	ldr	r3, [pc, #1564]	; 12c8c <__aeabi_d2iz+0xce8>
   1266c:	e5932000 	ldr	r2, [r3]
   12670:	e1a03002 	mov	r3, r2
   12674:	e1a03083 	mov	r3, r3, lsl #1
   12678:	e0833002 	add	r3, r3, r2
   1267c:	e1a03103 	mov	r3, r3, lsl #2
   12680:	e0832002 	add	r2, r3, r2
   12684:	e59f35f0 	ldr	r3, [pc, #1520]	; 12c7c <__aeabi_d2iz+0xcd8>
   12688:	e5933000 	ldr	r3, [r3]
   1268c:	e0824003 	add	r4, r2, r3
   12690:	e59f35f4 	ldr	r3, [pc, #1524]	; 12c8c <__aeabi_d2iz+0xce8>
   12694:	e5932000 	ldr	r2, [r3]
   12698:	e1a03002 	mov	r3, r2
   1269c:	e1a03083 	mov	r3, r3, lsl #1
   126a0:	e0833002 	add	r3, r3, r2
   126a4:	e1a03103 	mov	r3, r3, lsl #2
   126a8:	e0832002 	add	r2, r3, r2
   126ac:	e59f35c8 	ldr	r3, [pc, #1480]	; 12c7c <__aeabi_d2iz+0xcd8>
   126b0:	e5933000 	ldr	r3, [r3]
   126b4:	e0823003 	add	r3, r2, r3
   126b8:	e1a02103 	mov	r2, r3, lsl #2
   126bc:	e59f34d8 	ldr	r3, [pc, #1240]	; 12b9c <__aeabi_d2iz+0xbf8>
   126c0:	e0823003 	add	r3, r2, r3
   126c4:	e5931000 	ldr	r1, [r3]
   126c8:	e59f35bc 	ldr	r3, [pc, #1468]	; 12c8c <__aeabi_d2iz+0xce8>
   126cc:	e5932000 	ldr	r2, [r3]
   126d0:	e1a03002 	mov	r3, r2
   126d4:	e1a03083 	mov	r3, r3, lsl #1
   126d8:	e0833002 	add	r3, r3, r2
   126dc:	e1a03103 	mov	r3, r3, lsl #2
   126e0:	e0832002 	add	r2, r3, r2
   126e4:	e59f3590 	ldr	r3, [pc, #1424]	; 12c7c <__aeabi_d2iz+0xcd8>
   126e8:	e5933000 	ldr	r3, [r3]
   126ec:	e0822003 	add	r2, r2, r3
   126f0:	e59f3580 	ldr	r3, [pc, #1408]	; 12c78 <__aeabi_d2iz+0xcd4>
   126f4:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   126f8:	e1a00001 	mov	r0, r1
   126fc:	e1a01003 	mov	r1, r3
   12700:	eb001a2b 	bl	18fb4 <__aeabi_fmul>
   12704:	e1a03000 	mov	r3, r0
   12708:	e1a02003 	mov	r2, r3
   1270c:	e59f3564 	ldr	r3, [pc, #1380]	; 12c78 <__aeabi_d2iz+0xcd4>
   12710:	e7832104 	str	r2, [r3, r4, lsl #2]
   12714:	e59f3570 	ldr	r3, [pc, #1392]	; 12c8c <__aeabi_d2iz+0xce8>
   12718:	e5932000 	ldr	r2, [r3]
   1271c:	e1a03002 	mov	r3, r2
   12720:	e1a03083 	mov	r3, r3, lsl #1
   12724:	e0833002 	add	r3, r3, r2
   12728:	e1a03103 	mov	r3, r3, lsl #2
   1272c:	e0832002 	add	r2, r3, r2
   12730:	e59f3544 	ldr	r3, [pc, #1348]	; 12c7c <__aeabi_d2iz+0xcd8>
   12734:	e5933000 	ldr	r3, [r3]
   12738:	e0824003 	add	r4, r2, r3
   1273c:	e59f3548 	ldr	r3, [pc, #1352]	; 12c8c <__aeabi_d2iz+0xce8>
   12740:	e5932000 	ldr	r2, [r3]
   12744:	e1a03002 	mov	r3, r2
   12748:	e1a03083 	mov	r3, r3, lsl #1
   1274c:	e0833002 	add	r3, r3, r2
   12750:	e1a03103 	mov	r3, r3, lsl #2
   12754:	e0832002 	add	r2, r3, r2
   12758:	e59f351c 	ldr	r3, [pc, #1308]	; 12c7c <__aeabi_d2iz+0xcd8>
   1275c:	e5933000 	ldr	r3, [r3]
   12760:	e0823003 	add	r3, r2, r3
   12764:	e1a02103 	mov	r2, r3, lsl #2
   12768:	e59f342c 	ldr	r3, [pc, #1068]	; 12b9c <__aeabi_d2iz+0xbf8>
   1276c:	e0823003 	add	r3, r2, r3
   12770:	e5931000 	ldr	r1, [r3]
   12774:	e59f3510 	ldr	r3, [pc, #1296]	; 12c8c <__aeabi_d2iz+0xce8>
   12778:	e5932000 	ldr	r2, [r3]
   1277c:	e1a03002 	mov	r3, r2
   12780:	e1a03083 	mov	r3, r3, lsl #1
   12784:	e0833002 	add	r3, r3, r2
   12788:	e1a03103 	mov	r3, r3, lsl #2
   1278c:	e0832002 	add	r2, r3, r2
   12790:	e59f34e4 	ldr	r3, [pc, #1252]	; 12c7c <__aeabi_d2iz+0xcd8>
   12794:	e5933000 	ldr	r3, [r3]
   12798:	e0822003 	add	r2, r2, r3
   1279c:	e59f34dc 	ldr	r3, [pc, #1244]	; 12c80 <__aeabi_d2iz+0xcdc>
   127a0:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   127a4:	e1a00001 	mov	r0, r1
   127a8:	e1a01003 	mov	r1, r3
   127ac:	eb001a00 	bl	18fb4 <__aeabi_fmul>
   127b0:	e1a03000 	mov	r3, r0
   127b4:	e1a02003 	mov	r2, r3
   127b8:	e59f34c0 	ldr	r3, [pc, #1216]	; 12c80 <__aeabi_d2iz+0xcdc>
   127bc:	e7832104 	str	r2, [r3, r4, lsl #2]
   127c0:	e59f33e0 	ldr	r3, [pc, #992]	; 12ba8 <__aeabi_d2iz+0xc04>
   127c4:	e5933000 	ldr	r3, [r3]
   127c8:	e2432001 	sub	r2, r3, #1	; 0x1
   127cc:	e59f33d4 	ldr	r3, [pc, #980]	; 12ba8 <__aeabi_d2iz+0xc04>
   127d0:	e5832000 	str	r2, [r3]
   127d4:	e59f34b0 	ldr	r3, [pc, #1200]	; 12c8c <__aeabi_d2iz+0xce8>
   127d8:	e5932000 	ldr	r2, [r3]
   127dc:	e59f33c0 	ldr	r3, [pc, #960]	; 12ba4 <__aeabi_d2iz+0xc00>
   127e0:	e5933000 	ldr	r3, [r3]
   127e4:	e0822003 	add	r2, r2, r3
   127e8:	e59f349c 	ldr	r3, [pc, #1180]	; 12c8c <__aeabi_d2iz+0xce8>
   127ec:	e5832000 	str	r2, [r3]
   127f0:	e59f33b0 	ldr	r3, [pc, #944]	; 12ba8 <__aeabi_d2iz+0xc04>
   127f4:	e5933000 	ldr	r3, [r3]
   127f8:	e3530000 	cmp	r3, #0	; 0x0
   127fc:	cafffeb8 	bgt	122e4 <__aeabi_d2iz+0x340>
   12800:	e59f3474 	ldr	r3, [pc, #1140]	; 12c7c <__aeabi_d2iz+0xcd8>
   12804:	e5934000 	ldr	r4, [r3]
   12808:	e59f346c 	ldr	r3, [pc, #1132]	; 12c7c <__aeabi_d2iz+0xcd8>
   1280c:	e5933000 	ldr	r3, [r3]
   12810:	e2833001 	add	r3, r3, #1	; 0x1
   12814:	e1a00003 	mov	r0, r3
   12818:	eb0019ae 	bl	18ed8 <__aeabi_i2f>
   1281c:	e1a02000 	mov	r2, r0
   12820:	e59f3388 	ldr	r3, [pc, #904]	; 12bb0 <__aeabi_d2iz+0xc0c>
   12824:	e7832104 	str	r2, [r3, r4, lsl #2]
   12828:	e59f344c 	ldr	r3, [pc, #1100]	; 12c7c <__aeabi_d2iz+0xcd8>
   1282c:	e5934000 	ldr	r4, [r3]
   12830:	e59f3444 	ldr	r3, [pc, #1092]	; 12c7c <__aeabi_d2iz+0xcd8>
   12834:	e5933000 	ldr	r3, [r3]
   12838:	e1a00003 	mov	r0, r3
   1283c:	eb0019a5 	bl	18ed8 <__aeabi_i2f>
   12840:	e1a02000 	mov	r2, r0
   12844:	e59f3368 	ldr	r3, [pc, #872]	; 12bb4 <__aeabi_d2iz+0xc10>
   12848:	e7832104 	str	r2, [r3, r4, lsl #2]
   1284c:	e59f3428 	ldr	r3, [pc, #1064]	; 12c7c <__aeabi_d2iz+0xcd8>
   12850:	e5933000 	ldr	r3, [r3]
   12854:	e2832001 	add	r2, r3, #1	; 0x1
   12858:	e59f341c 	ldr	r3, [pc, #1052]	; 12c7c <__aeabi_d2iz+0xcd8>
   1285c:	e5832000 	str	r2, [r3]
   12860:	e59f3414 	ldr	r3, [pc, #1044]	; 12c7c <__aeabi_d2iz+0xcd8>
   12864:	e5932000 	ldr	r2, [r3]
   12868:	e59f33b8 	ldr	r3, [pc, #952]	; 12c28 <__aeabi_d2iz+0xc84>
   1286c:	e5933000 	ldr	r3, [r3]
   12870:	e1520003 	cmp	r2, r3
   12874:	dafffe5b 	ble	121e8 <__aeabi_d2iz+0x244>
   12878:	e59f23ec 	ldr	r2, [pc, #1004]	; 12c6c <__aeabi_d2iz+0xcc8>
   1287c:	e59f33d8 	ldr	r3, [pc, #984]	; 12c5c <__aeabi_d2iz+0xcb8>
   12880:	e5823038 	str	r3, [r2, #56]
   12884:	e59f2390 	ldr	r2, [pc, #912]	; 12c1c <__aeabi_d2iz+0xc78>
   12888:	e59f3328 	ldr	r3, [pc, #808]	; 12bb8 <__aeabi_d2iz+0xc14>
   1288c:	e5823000 	str	r3, [r2]
   12890:	e59f3384 	ldr	r3, [pc, #900]	; 12c1c <__aeabi_d2iz+0xc78>
   12894:	e5932000 	ldr	r2, [r3]
   12898:	e59f33b8 	ldr	r3, [pc, #952]	; 12c58 <__aeabi_d2iz+0xcb4>
   1289c:	e5832000 	str	r2, [r3]
   128a0:	e59f33b0 	ldr	r3, [pc, #944]	; 12c58 <__aeabi_d2iz+0xcb4>
   128a4:	e5932000 	ldr	r2, [r3]
   128a8:	e59f33a4 	ldr	r3, [pc, #932]	; 12c54 <__aeabi_d2iz+0xcb0>
   128ac:	e5832000 	str	r2, [r3]
   128b0:	e59f339c 	ldr	r3, [pc, #924]	; 12c54 <__aeabi_d2iz+0xcb0>
   128b4:	e5932000 	ldr	r2, [r3]
   128b8:	e59f33b4 	ldr	r3, [pc, #948]	; 12c74 <__aeabi_d2iz+0xcd0>
   128bc:	e5832000 	str	r2, [r3]
   128c0:	ea00082f 	b	14984 <__aeabi_d2iz+0x29e0>
   128c4:	e59f32c8 	ldr	r3, [pc, #712]	; 12b94 <__aeabi_d2iz+0xbf0>
   128c8:	e5933000 	ldr	r3, [r3]
   128cc:	e59b0008 	ldr	r0, [fp, #8]
   128d0:	e1a01003 	mov	r1, r3
   128d4:	eb00190d 	bl	18d10 <__aeabi_fsub>
   128d8:	e1a03000 	mov	r3, r0
   128dc:	e1a02003 	mov	r2, r3
   128e0:	e59f339c 	ldr	r3, [pc, #924]	; 12c84 <__aeabi_d2iz+0xce0>
   128e4:	e5832000 	str	r2, [r3]
   128e8:	e59f3384 	ldr	r3, [pc, #900]	; 12c74 <__aeabi_d2iz+0xcd0>
   128ec:	e5933000 	ldr	r3, [r3]
   128f0:	e1a00003 	mov	r0, r3
   128f4:	e59f1360 	ldr	r1, [pc, #864]	; 12c5c <__aeabi_d2iz+0xcb8>
   128f8:	eb001a6d 	bl	192b4 <__lesf2>
   128fc:	e1a03000 	mov	r3, r0
   12900:	e3530000 	cmp	r3, #0	; 0x0
   12904:	ba000000 	blt	1290c <__aeabi_d2iz+0x968>
   12908:	ea000008 	b	12930 <__aeabi_d2iz+0x98c>
   1290c:	e59f3370 	ldr	r3, [pc, #880]	; 12c84 <__aeabi_d2iz+0xce0>
   12910:	e5933000 	ldr	r3, [r3]
   12914:	e1a00003 	mov	r0, r3
   12918:	e59f133c 	ldr	r1, [pc, #828]	; 12c5c <__aeabi_d2iz+0xcb8>
   1291c:	eb001a64 	bl	192b4 <__lesf2>
   12920:	e1a03000 	mov	r3, r0
   12924:	e3530000 	cmp	r3, #0	; 0x0
   12928:	ba000000 	blt	12930 <__aeabi_d2iz+0x98c>
   1292c:	eaffffff 	b	12930 <__aeabi_d2iz+0x98c>
   12930:	e59f2284 	ldr	r2, [pc, #644]	; 12bbc <__aeabi_d2iz+0xc18>
   12934:	e59f3284 	ldr	r3, [pc, #644]	; 12bc0 <__aeabi_d2iz+0xc1c>
   12938:	e5823000 	str	r3, [r2]
   1293c:	e59f3278 	ldr	r3, [pc, #632]	; 12bbc <__aeabi_d2iz+0xc18>
   12940:	e5933000 	ldr	r3, [r3]
   12944:	e1a00003 	mov	r0, r3
   12948:	e59f1274 	ldr	r1, [pc, #628]	; 12bc4 <__aeabi_d2iz+0xc20>
   1294c:	eb0019fe 	bl	1914c <__aeabi_fdiv>
   12950:	e1a03000 	mov	r3, r0
   12954:	e1a02003 	mov	r2, r3
   12958:	e59f3268 	ldr	r3, [pc, #616]	; 12bc8 <__aeabi_d2iz+0xc24>
   1295c:	e5832000 	str	r2, [r3]
   12960:	e59f3260 	ldr	r3, [pc, #608]	; 12bc8 <__aeabi_d2iz+0xc24>
   12964:	e5933000 	ldr	r3, [r3]
   12968:	e1a00003 	mov	r0, r3
   1296c:	e59b1004 	ldr	r1, [fp, #4]
   12970:	eb00198f 	bl	18fb4 <__aeabi_fmul>
   12974:	e1a03000 	mov	r3, r0
   12978:	e1a02003 	mov	r2, r3
   1297c:	e59f3248 	ldr	r3, [pc, #584]	; 12bcc <__aeabi_d2iz+0xc28>
   12980:	e5832000 	str	r2, [r3]
   12984:	e59f323c 	ldr	r3, [pc, #572]	; 12bc8 <__aeabi_d2iz+0xc24>
   12988:	e5933000 	ldr	r3, [r3]
   1298c:	e1a00003 	mov	r0, r3
   12990:	e51b102c 	ldr	r1, [fp, #-44]
   12994:	eb001986 	bl	18fb4 <__aeabi_fmul>
   12998:	e1a03000 	mov	r3, r0
   1299c:	e1a02003 	mov	r2, r3
   129a0:	e59f3228 	ldr	r3, [pc, #552]	; 12bd0 <__aeabi_d2iz+0xc2c>
   129a4:	e5832000 	str	r2, [r3]
   129a8:	e59f321c 	ldr	r3, [pc, #540]	; 12bcc <__aeabi_d2iz+0xc28>
   129ac:	e5933000 	ldr	r3, [r3]
   129b0:	e1a00003 	mov	r0, r3
   129b4:	ebfffbd3 	bl	11908 <__aeabi_f2d>
   129b8:	e1a03000 	mov	r3, r0
   129bc:	e1a04001 	mov	r4, r1
   129c0:	e1a00003 	mov	r0, r3
   129c4:	e1a01004 	mov	r1, r4
   129c8:	eb001ab3 	bl	1949c <__sin_from_arm>
   129cc:	e1a03000 	mov	r3, r0
   129d0:	e1a04001 	mov	r4, r1
   129d4:	e1a00003 	mov	r0, r3
   129d8:	e1a01004 	mov	r1, r4
   129dc:	eb0018a1 	bl	18c68 <__aeabi_d2f>
   129e0:	e1a02000 	mov	r2, r0
   129e4:	e59f31e8 	ldr	r3, [pc, #488]	; 12bd4 <__aeabi_d2iz+0xc30>
   129e8:	e5832000 	str	r2, [r3]
   129ec:	e59f31dc 	ldr	r3, [pc, #476]	; 12bd0 <__aeabi_d2iz+0xc2c>
   129f0:	e5933000 	ldr	r3, [r3]
   129f4:	e1a00003 	mov	r0, r3
   129f8:	ebfffbc2 	bl	11908 <__aeabi_f2d>
   129fc:	e1a03000 	mov	r3, r0
   12a00:	e1a04001 	mov	r4, r1
   12a04:	e1a00003 	mov	r0, r3
   12a08:	e1a01004 	mov	r1, r4
   12a0c:	eb001aa2 	bl	1949c <__sin_from_arm>
   12a10:	e1a03000 	mov	r3, r0
   12a14:	e1a04001 	mov	r4, r1
   12a18:	e1a00003 	mov	r0, r3
   12a1c:	e1a01004 	mov	r1, r4
   12a20:	eb001890 	bl	18c68 <__aeabi_d2f>
   12a24:	e1a02000 	mov	r2, r0
   12a28:	e59f31e0 	ldr	r3, [pc, #480]	; 12c10 <__aeabi_d2iz+0xc6c>
   12a2c:	e5832000 	str	r2, [r3]
   12a30:	e59f3194 	ldr	r3, [pc, #404]	; 12bcc <__aeabi_d2iz+0xc28>
   12a34:	e5933000 	ldr	r3, [r3]
   12a38:	e1a00003 	mov	r0, r3
   12a3c:	ebfffbb1 	bl	11908 <__aeabi_f2d>
   12a40:	e1a03000 	mov	r3, r0
   12a44:	e1a04001 	mov	r4, r1
   12a48:	e1a00003 	mov	r0, r3
   12a4c:	e1a01004 	mov	r1, r4
   12a50:	eb001a79 	bl	1943c <__cos_from_arm>
   12a54:	e1a03000 	mov	r3, r0
   12a58:	e1a04001 	mov	r4, r1
   12a5c:	e1a00003 	mov	r0, r3
   12a60:	e1a01004 	mov	r1, r4
   12a64:	eb00187f 	bl	18c68 <__aeabi_d2f>
   12a68:	e1a02000 	mov	r2, r0
   12a6c:	e59f3164 	ldr	r3, [pc, #356]	; 12bd8 <__aeabi_d2iz+0xc34>
   12a70:	e5832000 	str	r2, [r3]
   12a74:	e59f3154 	ldr	r3, [pc, #340]	; 12bd0 <__aeabi_d2iz+0xc2c>
   12a78:	e5933000 	ldr	r3, [r3]
   12a7c:	e1a00003 	mov	r0, r3
   12a80:	ebfffba0 	bl	11908 <__aeabi_f2d>
   12a84:	e1a03000 	mov	r3, r0
   12a88:	e1a04001 	mov	r4, r1
   12a8c:	e1a00003 	mov	r0, r3
   12a90:	e1a01004 	mov	r1, r4
   12a94:	eb001a68 	bl	1943c <__cos_from_arm>
   12a98:	e1a03000 	mov	r3, r0
   12a9c:	e1a04001 	mov	r4, r1
   12aa0:	e1a00003 	mov	r0, r3
   12aa4:	e1a01004 	mov	r1, r4
   12aa8:	eb00186e 	bl	18c68 <__aeabi_d2f>
   12aac:	e1a02000 	mov	r2, r0
   12ab0:	e59f3154 	ldr	r3, [pc, #340]	; 12c0c <__aeabi_d2iz+0xc68>
   12ab4:	e5832000 	str	r2, [r3]
   12ab8:	e59f3150 	ldr	r3, [pc, #336]	; 12c10 <__aeabi_d2iz+0xc6c>
   12abc:	e5932000 	ldr	r2, [r3]
   12ac0:	e59f3148 	ldr	r3, [pc, #328]	; 12c10 <__aeabi_d2iz+0xc6c>
   12ac4:	e5933000 	ldr	r3, [r3]
   12ac8:	e1a00002 	mov	r0, r2
   12acc:	e1a01003 	mov	r1, r3
   12ad0:	eb001937 	bl	18fb4 <__aeabi_fmul>
   12ad4:	e1a03000 	mov	r3, r0
   12ad8:	e1a02003 	mov	r2, r3
   12adc:	e59f311c 	ldr	r3, [pc, #284]	; 12c00 <__aeabi_d2iz+0xc5c>
   12ae0:	e5832000 	str	r2, [r3]
   12ae4:	e59f3120 	ldr	r3, [pc, #288]	; 12c0c <__aeabi_d2iz+0xc68>
   12ae8:	e5932000 	ldr	r2, [r3]
   12aec:	e59f3118 	ldr	r3, [pc, #280]	; 12c0c <__aeabi_d2iz+0xc68>
   12af0:	e5933000 	ldr	r3, [r3]
   12af4:	e1a00002 	mov	r0, r2
   12af8:	e1a01003 	mov	r1, r3
   12afc:	eb00192c 	bl	18fb4 <__aeabi_fmul>
   12b00:	e1a03000 	mov	r3, r0
   12b04:	e1a02003 	mov	r2, r3
   12b08:	e59f30e8 	ldr	r3, [pc, #232]	; 12bf8 <__aeabi_d2iz+0xc54>
   12b0c:	e5832000 	str	r2, [r3]
   12b10:	e59f30bc 	ldr	r3, [pc, #188]	; 12bd4 <__aeabi_d2iz+0xc30>
   12b14:	e5932000 	ldr	r2, [r3]
   12b18:	e59f3100 	ldr	r3, [pc, #256]	; 12c20 <__aeabi_d2iz+0xc7c>
   12b1c:	e5832004 	str	r2, [r3, #4]
   12b20:	e59f30b0 	ldr	r3, [pc, #176]	; 12bd8 <__aeabi_d2iz+0xc34>
   12b24:	e5932000 	ldr	r2, [r3]
   12b28:	e59f30f4 	ldr	r3, [pc, #244]	; 12c24 <__aeabi_d2iz+0xc80>
   12b2c:	e5832004 	str	r2, [r3, #4]
   12b30:	e59f311c 	ldr	r3, [pc, #284]	; 12c54 <__aeabi_d2iz+0xcb0>
   12b34:	e5933000 	ldr	r3, [r3]
   12b38:	e51b0028 	ldr	r0, [fp, #-40]
   12b3c:	e1a01003 	mov	r1, r3
   12b40:	eb0019dd 	bl	192bc <__cmpsf2>
   12b44:	e1a03000 	mov	r3, r0
   12b48:	e3530000 	cmp	r3, #0	; 0x0
   12b4c:	1a00004f 	bne	12c90 <__aeabi_d2iz+0xcec>
   12b50:	e59f3100 	ldr	r3, [pc, #256]	; 12c58 <__aeabi_d2iz+0xcb4>
   12b54:	e5933000 	ldr	r3, [r3]
   12b58:	e51b002c 	ldr	r0, [fp, #-44]
   12b5c:	e1a01003 	mov	r1, r3
   12b60:	eb0019d5 	bl	192bc <__cmpsf2>
   12b64:	e1a03000 	mov	r3, r0
   12b68:	e3530000 	cmp	r3, #0	; 0x0
   12b6c:	1a000047 	bne	12c90 <__aeabi_d2iz+0xcec>
   12b70:	ea000196 	b	131d0 <__aeabi_d2iz+0x122c>
   12b74:	400015f0 	strmid	r1, [r0], -r0
   12b78:	3f800000 	svccc	0x00800000
   12b7c:	40001340 	andmi	r1, r0, r0, asr #6
   12b80:	45c75119 	strmib	r5, [r7, #281]
   12b84:	4000133c 	andmi	r1, r0, ip, lsr r3
   12b88:	45c6a605 	strmib	sl, [r6, #1541]
   12b8c:	45c7199a 	strmib	r1, [r7, #2458]
   12b90:	40001324 	andmi	r1, r0, r4, lsr #6
   12b94:	4000131c 	andmi	r1, r0, ip, lsl r3
   12b98:	44faa000 	ldrmibt	sl, [sl]
   12b9c:	400016f4 	strmid	r1, [r0], -r4
   12ba0:	40001ef0 	strmid	r1, [r0], -r0
   12ba4:	40001eec 	andmi	r1, r0, ip, ror #29
   12ba8:	40001ee8 	andmi	r1, r0, r8, ror #29
   12bac:	40001318 	andmi	r1, r0, r8, lsl r3
   12bb0:	40001658 	andmi	r1, r0, r8, asr r6
   12bb4:	40001624 	andmi	r1, r0, r4, lsr #12
   12bb8:	c47a0000 	ldrgtbt	r0, [sl]
   12bbc:	40001348 	andmi	r1, r0, r8, asr #6
   12bc0:	40490fdb 	ldrmid	r0, [r9], #-251
   12bc4:	43340000 	teqmi	r4, #0	; 0x0
   12bc8:	40001344 	andmi	r1, r0, r4, asr #6
   12bcc:	40001300 	andmi	r1, r0, r0, lsl #6
   12bd0:	400012fc 	strmid	r1, [r0], -ip
   12bd4:	400012f8 	strmid	r1, [r0], -r8
   12bd8:	400012f0 	strmid	r1, [r0], -r0
   12bdc:	400012d8 	ldrmid	r1, [r0], -r8
   12be0:	400012dc 	ldrmid	r1, [r0], -ip
   12be4:	40001328 	andmi	r1, r0, r8, lsr #6
   12be8:	40001320 	andmi	r1, r0, r0, lsr #6
   12bec:	400012e0 	andmi	r1, r0, r0, ror #5
   12bf0:	400012cc 	andmi	r1, r0, ip, asr #5
   12bf4:	40001334 	andmi	r1, r0, r4, lsr r3
   12bf8:	400012e4 	andmi	r1, r0, r4, ror #5
   12bfc:	40001330 	andmi	r1, r0, r0, lsr r3
   12c00:	400012e8 	andmi	r1, r0, r8, ror #5
   12c04:	400012c0 	andmi	r1, r0, r0, asr #5
   12c08:	4000132c 	andmi	r1, r0, ip, lsr #6
   12c0c:	400012ec 	andmi	r1, r0, ip, ror #5
   12c10:	400012f4 	strmid	r1, [r0], -r4
   12c14:	400012c4 	andmi	r1, r0, r4, asr #5
   12c18:	400012bc 	strmih	r1, [r0], -ip
   12c1c:	40001308 	andmi	r1, r0, r8, lsl #6
   12c20:	400016c0 	andmi	r1, r0, r0, asr #13
   12c24:	4000168c 	andmi	r1, r0, ip, lsl #13
   12c28:	40001efc 	strmid	r1, [r0], -ip
   12c2c:	40001338 	andmi	r1, r0, r8, lsr r3
   12c30:	400012c8 	andmi	r1, r0, r8, asr #5
   12c34:	400012a4 	andmi	r1, r0, r4, lsr #5
   12c38:	400012a8 	andmi	r1, r0, r8, lsr #5
   12c3c:	400012ac 	andmi	r1, r0, ip, lsr #5
   12c40:	400012b0 	strmih	r1, [r0], -r0
   12c44:	400012b8 	strmih	r1, [r0], -r8
   12c48:	400012b4 	strmih	r1, [r0], -r4
   12c4c:	40001ee4 	andmi	r1, r0, r4, ror #29
   12c50:	40001ee0 	andmi	r1, r0, r0, ror #29
   12c54:	40001310 	andmi	r1, r0, r0, lsl r3
   12c58:	4000130c 	andmi	r1, r0, ip, lsl #6
   12c5c:	00000000 	andeq	r0, r0, r0
   12c60:	400012d4 	ldrmid	r1, [r0], -r4
   12c64:	40000854 	andmi	r0, r0, r4, asr r8
   12c68:	400012d0 	ldrmid	r1, [r0], -r0
   12c6c:	4000134c 	andmi	r1, r0, ip, asr #6
   12c70:	40001998 	mulmi	r0, r8, r9
   12c74:	40001314 	andmi	r1, r0, r4, lsl r3
   12c78:	40000858 	andmi	r0, r0, r8, asr r8
   12c7c:	40001ef8 	strmid	r1, [r0], -r8
   12c80:	40000afc 	strmid	r0, [r0], -ip
   12c84:	40001304 	andmi	r1, r0, r4, lsl #6
   12c88:	40001c3c 	andmi	r1, r0, ip, lsr ip
   12c8c:	40001ef4 	strmid	r1, [r0], -r4
   12c90:	e51f30a4 	ldr	r3, [pc, #-164]	; 12bf4 <__aeabi_d2iz+0xc50>
   12c94:	e5934000 	ldr	r4, [r3]
   12c98:	e51f3098 	ldr	r3, [pc, #-152]	; 12c08 <__aeabi_d2iz+0xc64>
   12c9c:	e5932000 	ldr	r2, [r3]
   12ca0:	e51f30a8 	ldr	r3, [pc, #-168]	; 12c00 <__aeabi_d2iz+0xc5c>
   12ca4:	e5933000 	ldr	r3, [r3]
   12ca8:	e1a00002 	mov	r0, r2
   12cac:	e1a01003 	mov	r1, r3
   12cb0:	eb0018bf 	bl	18fb4 <__aeabi_fmul>
   12cb4:	e1a03000 	mov	r3, r0
   12cb8:	e1a00004 	mov	r0, r4
   12cbc:	e1a01003 	mov	r1, r3
   12cc0:	eb001812 	bl	18d10 <__aeabi_fsub>
   12cc4:	e1a03000 	mov	r3, r0
   12cc8:	e1a00003 	mov	r0, r3
   12ccc:	ebfffb0d 	bl	11908 <__aeabi_f2d>
   12cd0:	e1a03000 	mov	r3, r0
   12cd4:	e1a04001 	mov	r4, r1
   12cd8:	e1a00003 	mov	r0, r3
   12cdc:	e1a01004 	mov	r1, r4
   12ce0:	eb0019ea 	bl	19490 <__sqrt_from_arm>
   12ce4:	e1a03000 	mov	r3, r0
   12ce8:	e1a04001 	mov	r4, r1
   12cec:	e1a00003 	mov	r0, r3
   12cf0:	e1a01004 	mov	r1, r4
   12cf4:	eb0017db 	bl	18c68 <__aeabi_d2f>
   12cf8:	e1a02000 	mov	r2, r0
   12cfc:	e51f3118 	ldr	r3, [pc, #-280]	; 12bec <__aeabi_d2iz+0xc48>
   12d00:	e5832000 	str	r2, [r3]
   12d04:	e51f3120 	ldr	r3, [pc, #-288]	; 12bec <__aeabi_d2iz+0xc48>
   12d08:	e5933000 	ldr	r3, [r3]
   12d0c:	e1a00003 	mov	r0, r3
   12d10:	e51b1028 	ldr	r1, [fp, #-40]
   12d14:	eb0018a6 	bl	18fb4 <__aeabi_fmul>
   12d18:	e1a03000 	mov	r3, r0
   12d1c:	e1a02003 	mov	r2, r3
   12d20:	e51f3148 	ldr	r3, [pc, #-328]	; 12be0 <__aeabi_d2iz+0xc3c>
   12d24:	e5832000 	str	r2, [r3]
   12d28:	e51f3150 	ldr	r3, [pc, #-336]	; 12be0 <__aeabi_d2iz+0xc3c>
   12d2c:	e5932000 	ldr	r2, [r3]
   12d30:	e51f3144 	ldr	r3, [pc, #-324]	; 12bf4 <__aeabi_d2iz+0xc50>
   12d34:	e5933000 	ldr	r3, [r3]
   12d38:	e1a00002 	mov	r0, r2
   12d3c:	e1a01003 	mov	r1, r3
   12d40:	eb0017f3 	bl	18d14 <__addsf3>
   12d44:	e1a03000 	mov	r3, r0
   12d48:	e1a04003 	mov	r4, r3
   12d4c:	e51f3174 	ldr	r3, [pc, #-372]	; 12be0 <__aeabi_d2iz+0xc3c>
   12d50:	e5932000 	ldr	r2, [r3]
   12d54:	e51f3160 	ldr	r3, [pc, #-352]	; 12bfc <__aeabi_d2iz+0xc58>
   12d58:	e5933000 	ldr	r3, [r3]
   12d5c:	e1a00002 	mov	r0, r2
   12d60:	e1a01003 	mov	r1, r3
   12d64:	eb0017ea 	bl	18d14 <__addsf3>
   12d68:	e1a03000 	mov	r3, r0
   12d6c:	e1a00004 	mov	r0, r4
   12d70:	e1a01003 	mov	r1, r3
   12d74:	eb0018f4 	bl	1914c <__aeabi_fdiv>
   12d78:	e1a03000 	mov	r3, r0
   12d7c:	e1a05003 	mov	r5, r3
   12d80:	e51f31a8 	ldr	r3, [pc, #-424]	; 12be0 <__aeabi_d2iz+0xc3c>
   12d84:	e5932000 	ldr	r2, [r3]
   12d88:	e51f319c 	ldr	r3, [pc, #-412]	; 12bf4 <__aeabi_d2iz+0xc50>
   12d8c:	e5933000 	ldr	r3, [r3]
   12d90:	e1a00002 	mov	r0, r2
   12d94:	e1a01003 	mov	r1, r3
   12d98:	eb0017dd 	bl	18d14 <__addsf3>
   12d9c:	e1a03000 	mov	r3, r0
   12da0:	e1a04003 	mov	r4, r3
   12da4:	e51f31cc 	ldr	r3, [pc, #-460]	; 12be0 <__aeabi_d2iz+0xc3c>
   12da8:	e5932000 	ldr	r2, [r3]
   12dac:	e51f31b8 	ldr	r3, [pc, #-440]	; 12bfc <__aeabi_d2iz+0xc58>
   12db0:	e5933000 	ldr	r3, [r3]
   12db4:	e1a00002 	mov	r0, r2
   12db8:	e1a01003 	mov	r1, r3
   12dbc:	eb0017d4 	bl	18d14 <__addsf3>
   12dc0:	e1a03000 	mov	r3, r0
   12dc4:	e1a00004 	mov	r0, r4
   12dc8:	e1a01003 	mov	r1, r3
   12dcc:	eb0018de 	bl	1914c <__aeabi_fdiv>
   12dd0:	e1a03000 	mov	r3, r0
   12dd4:	e1a00005 	mov	r0, r5
   12dd8:	e1a01003 	mov	r1, r3
   12ddc:	eb001874 	bl	18fb4 <__aeabi_fmul>
   12de0:	e1a03000 	mov	r3, r0
   12de4:	e1a02003 	mov	r2, r3
   12de8:	e51f3214 	ldr	r3, [pc, #-532]	; 12bdc <__aeabi_d2iz+0xc38>
   12dec:	e5832000 	str	r2, [r3]
   12df0:	e51f31e8 	ldr	r3, [pc, #-488]	; 12c10 <__aeabi_d2iz+0xc6c>
   12df4:	e5933000 	ldr	r3, [r3]
   12df8:	e1a00003 	mov	r0, r3
   12dfc:	ebfffac1 	bl	11908 <__aeabi_f2d>
   12e00:	e1a05000 	mov	r5, r0
   12e04:	e1a06001 	mov	r6, r1
   12e08:	e51f3234 	ldr	r3, [pc, #-564]	; 12bdc <__aeabi_d2iz+0xc38>
   12e0c:	e5932000 	ldr	r2, [r3]
   12e10:	e51f3220 	ldr	r3, [pc, #-544]	; 12bf8 <__aeabi_d2iz+0xc54>
   12e14:	e5933000 	ldr	r3, [r3]
   12e18:	e1a00002 	mov	r0, r2
   12e1c:	e1a01003 	mov	r1, r3
   12e20:	eb001863 	bl	18fb4 <__aeabi_fmul>
   12e24:	e1a03000 	mov	r3, r0
   12e28:	e1a02003 	mov	r2, r3
   12e2c:	e51f3234 	ldr	r3, [pc, #-564]	; 12c00 <__aeabi_d2iz+0xc5c>
   12e30:	e5933000 	ldr	r3, [r3]
   12e34:	e1a00002 	mov	r0, r2
   12e38:	e1a01003 	mov	r1, r3
   12e3c:	eb0017b4 	bl	18d14 <__addsf3>
   12e40:	e1a03000 	mov	r3, r0
   12e44:	e1a00003 	mov	r0, r3
   12e48:	ebfffaae 	bl	11908 <__aeabi_f2d>
   12e4c:	e1a03000 	mov	r3, r0
   12e50:	e1a04001 	mov	r4, r1
   12e54:	e1a00003 	mov	r0, r3
   12e58:	e1a01004 	mov	r1, r4
   12e5c:	eb00198b 	bl	19490 <__sqrt_from_arm>
   12e60:	e1a03000 	mov	r3, r0
   12e64:	e1a04001 	mov	r4, r1
   12e68:	e1a00005 	mov	r0, r5
   12e6c:	e1a01006 	mov	r1, r6
   12e70:	e1a02003 	mov	r2, r3
   12e74:	e1a03004 	mov	r3, r4
   12e78:	ebfffb76 	bl	11c58 <__aeabi_ddiv>
   12e7c:	e1a03000 	mov	r3, r0
   12e80:	e1a04001 	mov	r4, r1
   12e84:	e1a00003 	mov	r0, r3
   12e88:	e1a01004 	mov	r1, r4
   12e8c:	eb001775 	bl	18c68 <__aeabi_d2f>
   12e90:	e1a02000 	mov	r2, r0
   12e94:	e51f323c 	ldr	r3, [pc, #-572]	; 12c60 <__aeabi_d2iz+0xcbc>
   12e98:	e5832000 	str	r2, [r3]
   12e9c:	e51f3244 	ldr	r3, [pc, #-580]	; 12c60 <__aeabi_d2iz+0xcbc>
   12ea0:	e5932000 	ldr	r2, [r3]
   12ea4:	e51f324c 	ldr	r3, [pc, #-588]	; 12c60 <__aeabi_d2iz+0xcbc>
   12ea8:	e5933000 	ldr	r3, [r3]
   12eac:	e1a00002 	mov	r0, r2
   12eb0:	e1a01003 	mov	r1, r3
   12eb4:	eb00183e 	bl	18fb4 <__aeabi_fmul>
   12eb8:	e1a03000 	mov	r3, r0
   12ebc:	e1a00003 	mov	r0, r3
   12ec0:	ebfffa90 	bl	11908 <__aeabi_f2d>
   12ec4:	e1a03000 	mov	r3, r0
   12ec8:	e1a04001 	mov	r4, r1
   12ecc:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
   12ed0:	e2800603 	add	r0, r0, #3145728	; 0x300000
   12ed4:	e3a01000 	mov	r1, #0	; 0x0
   12ed8:	e1a02003 	mov	r2, r3
   12edc:	e1a03004 	mov	r3, r4
   12ee0:	ebfff9ae 	bl	115a0 <__aeabi_dsub>
   12ee4:	e1a03000 	mov	r3, r0
   12ee8:	e1a04001 	mov	r4, r1
   12eec:	e1a00003 	mov	r0, r3
   12ef0:	e1a01004 	mov	r1, r4
   12ef4:	eb001965 	bl	19490 <__sqrt_from_arm>
   12ef8:	e1a03000 	mov	r3, r0
   12efc:	e1a04001 	mov	r4, r1
   12f00:	e1a00003 	mov	r0, r3
   12f04:	e1a01004 	mov	r1, r4
   12f08:	eb001756 	bl	18c68 <__aeabi_d2f>
   12f0c:	e1a02000 	mov	r2, r0
   12f10:	e51f32b0 	ldr	r3, [pc, #-688]	; 12c68 <__aeabi_d2iz+0xcc4>
   12f14:	e5832000 	str	r2, [r3]
   12f18:	e51b0028 	ldr	r0, [fp, #-40]
   12f1c:	e51b1028 	ldr	r1, [fp, #-40]
   12f20:	eb001823 	bl	18fb4 <__aeabi_fmul>
   12f24:	e1a03000 	mov	r3, r0
   12f28:	e1a00003 	mov	r0, r3
   12f2c:	ebfffa75 	bl	11908 <__aeabi_f2d>
   12f30:	e1a05000 	mov	r5, r0
   12f34:	e1a06001 	mov	r6, r1
   12f38:	e51f3360 	ldr	r3, [pc, #-864]	; 12be0 <__aeabi_d2iz+0xc3c>
   12f3c:	e5933000 	ldr	r3, [r3]
   12f40:	e1a00003 	mov	r0, r3
   12f44:	ebfffa6f 	bl	11908 <__aeabi_f2d>
   12f48:	e1a03000 	mov	r3, r0
   12f4c:	e1a04001 	mov	r4, r1
   12f50:	e1a00003 	mov	r0, r3
   12f54:	e1a01004 	mov	r1, r4
   12f58:	e1a02003 	mov	r2, r3
   12f5c:	e1a03004 	mov	r3, r4
   12f60:	ebfff98f 	bl	115a4 <__adddf3>
   12f64:	e1a03000 	mov	r3, r0
   12f68:	e1a04001 	mov	r4, r1
   12f6c:	e1a00005 	mov	r0, r5
   12f70:	e1a01006 	mov	r1, r6
   12f74:	e1a02003 	mov	r2, r3
   12f78:	e1a03004 	mov	r3, r4
   12f7c:	ebfff988 	bl	115a4 <__adddf3>
   12f80:	e1a03000 	mov	r3, r0
   12f84:	e1a04001 	mov	r4, r1
   12f88:	e1a05003 	mov	r5, r3
   12f8c:	e1a06004 	mov	r6, r4
   12f90:	e51f33b4 	ldr	r3, [pc, #-948]	; 12be4 <__aeabi_d2iz+0xc40>
   12f94:	e5934000 	ldr	r4, [r3]
   12f98:	e51f33b8 	ldr	r3, [pc, #-952]	; 12be8 <__aeabi_d2iz+0xc44>
   12f9c:	e5932000 	ldr	r2, [r3]
   12fa0:	e51f33a8 	ldr	r3, [pc, #-936]	; 12c00 <__aeabi_d2iz+0xc5c>
   12fa4:	e5933000 	ldr	r3, [r3]
   12fa8:	e1a00002 	mov	r0, r2
   12fac:	e1a01003 	mov	r1, r3
   12fb0:	eb0017ff 	bl	18fb4 <__aeabi_fmul>
   12fb4:	e1a03000 	mov	r3, r0
   12fb8:	e1a00004 	mov	r0, r4
   12fbc:	e1a01003 	mov	r1, r3
   12fc0:	eb001752 	bl	18d10 <__aeabi_fsub>
   12fc4:	e1a03000 	mov	r3, r0
   12fc8:	e1a04003 	mov	r4, r3
   12fcc:	e51f33e8 	ldr	r3, [pc, #-1000]	; 12bec <__aeabi_d2iz+0xc48>
   12fd0:	e5932000 	ldr	r2, [r3]
   12fd4:	e51f33f0 	ldr	r3, [pc, #-1008]	; 12bec <__aeabi_d2iz+0xc48>
   12fd8:	e5933000 	ldr	r3, [r3]
   12fdc:	e1a00002 	mov	r0, r2
   12fe0:	e1a01003 	mov	r1, r3
   12fe4:	eb0017f2 	bl	18fb4 <__aeabi_fmul>
   12fe8:	e1a03000 	mov	r3, r0
   12fec:	e1a00004 	mov	r0, r4
   12ff0:	e1a01003 	mov	r1, r3
   12ff4:	eb001854 	bl	1914c <__aeabi_fdiv>
   12ff8:	e1a03000 	mov	r3, r0
   12ffc:	e1a00003 	mov	r0, r3
   13000:	ebfffa40 	bl	11908 <__aeabi_f2d>
   13004:	e1a03000 	mov	r3, r0
   13008:	e1a04001 	mov	r4, r1
   1300c:	e1a00005 	mov	r0, r5
   13010:	e1a01006 	mov	r1, r6
   13014:	e1a02003 	mov	r2, r3
   13018:	e1a03004 	mov	r3, r4
   1301c:	ebfff960 	bl	115a4 <__adddf3>
   13020:	e1a03000 	mov	r3, r0
   13024:	e1a04001 	mov	r4, r1
   13028:	e1a00003 	mov	r0, r3
   1302c:	e1a01004 	mov	r1, r4
   13030:	eb00170c 	bl	18c68 <__aeabi_d2f>
   13034:	e1a02000 	mov	r2, r0
   13038:	e51f3450 	ldr	r3, [pc, #-1104]	; 12bf0 <__aeabi_d2iz+0xc4c>
   1303c:	e5832000 	str	r2, [r3]
   13040:	e51f3458 	ldr	r3, [pc, #-1112]	; 12bf0 <__aeabi_d2iz+0xc4c>
   13044:	e5933000 	ldr	r3, [r3]
   13048:	e1a00003 	mov	r0, r3
   1304c:	ebfffa2d 	bl	11908 <__aeabi_f2d>
   13050:	e1a03000 	mov	r3, r0
   13054:	e1a04001 	mov	r4, r1
   13058:	e1a00003 	mov	r0, r3
   1305c:	e1a01004 	mov	r1, r4
   13060:	eb00190a 	bl	19490 <__sqrt_from_arm>
   13064:	e1a03000 	mov	r3, r0
   13068:	e1a04001 	mov	r4, r1
   1306c:	e1a00003 	mov	r0, r3
   13070:	e1a01004 	mov	r1, r4
   13074:	eb0016fb 	bl	18c68 <__aeabi_d2f>
   13078:	e1a02000 	mov	r2, r0
   1307c:	e51f3454 	ldr	r3, [pc, #-1108]	; 12c30 <__aeabi_d2iz+0xc8c>
   13080:	e5832000 	str	r2, [r3]
   13084:	e51f3498 	ldr	r3, [pc, #-1176]	; 12bf4 <__aeabi_d2iz+0xc50>
   13088:	e5932000 	ldr	r2, [r3]
   1308c:	e51f349c 	ldr	r3, [pc, #-1180]	; 12bf8 <__aeabi_d2iz+0xc54>
   13090:	e5933000 	ldr	r3, [r3]
   13094:	e1a00002 	mov	r0, r2
   13098:	e1a01003 	mov	r1, r3
   1309c:	eb0017c4 	bl	18fb4 <__aeabi_fmul>
   130a0:	e1a03000 	mov	r3, r0
   130a4:	e1a04003 	mov	r4, r3
   130a8:	e51f34b4 	ldr	r3, [pc, #-1204]	; 12bfc <__aeabi_d2iz+0xc58>
   130ac:	e5932000 	ldr	r2, [r3]
   130b0:	e51f34b8 	ldr	r3, [pc, #-1208]	; 12c00 <__aeabi_d2iz+0xc5c>
   130b4:	e5933000 	ldr	r3, [r3]
   130b8:	e1a00002 	mov	r0, r2
   130bc:	e1a01003 	mov	r1, r3
   130c0:	eb0017bb 	bl	18fb4 <__aeabi_fmul>
   130c4:	e1a03000 	mov	r3, r0
   130c8:	e1a00004 	mov	r0, r4
   130cc:	e1a01003 	mov	r1, r3
   130d0:	eb00170f 	bl	18d14 <__addsf3>
   130d4:	e1a03000 	mov	r3, r0
   130d8:	e1a00003 	mov	r0, r3
   130dc:	ebfffa09 	bl	11908 <__aeabi_f2d>
   130e0:	e1a03000 	mov	r3, r0
   130e4:	e1a04001 	mov	r4, r1
   130e8:	e1a00003 	mov	r0, r3
   130ec:	e1a01004 	mov	r1, r4
   130f0:	eb0018e6 	bl	19490 <__sqrt_from_arm>
   130f4:	e1a03000 	mov	r3, r0
   130f8:	e1a04001 	mov	r4, r1
   130fc:	e1a00003 	mov	r0, r3
   13100:	e1a01004 	mov	r1, r4
   13104:	eb0016d7 	bl	18c68 <__aeabi_d2f>
   13108:	e1a02000 	mov	r2, r0
   1310c:	e51f3500 	ldr	r3, [pc, #-1280]	; 12c14 <__aeabi_d2iz+0xc70>
   13110:	e5832000 	str	r2, [r3]
   13114:	e51f3508 	ldr	r3, [pc, #-1288]	; 12c14 <__aeabi_d2iz+0xc70>
   13118:	e5933000 	ldr	r3, [r3]
   1311c:	e1a00003 	mov	r0, r3
   13120:	e51b1028 	ldr	r1, [fp, #-40]
   13124:	eb0016fa 	bl	18d14 <__addsf3>
   13128:	e1a03000 	mov	r3, r0
   1312c:	e1a02003 	mov	r2, r3
   13130:	e51f3508 	ldr	r3, [pc, #-1288]	; 12c30 <__aeabi_d2iz+0xc8c>
   13134:	e5933000 	ldr	r3, [r3]
   13138:	e1a00002 	mov	r0, r2
   1313c:	e1a01003 	mov	r1, r3
   13140:	eb001801 	bl	1914c <__aeabi_fdiv>
   13144:	e1a03000 	mov	r3, r0
   13148:	e1a02003 	mov	r2, r3
   1314c:	e51f3550 	ldr	r3, [pc, #-1360]	; 12c04 <__aeabi_d2iz+0xc60>
   13150:	e5832000 	str	r2, [r3]
   13154:	e51f3554 	ldr	r3, [pc, #-1364]	; 12c08 <__aeabi_d2iz+0xc64>
   13158:	e5932000 	ldr	r2, [r3]
   1315c:	e51f3558 	ldr	r3, [pc, #-1368]	; 12c0c <__aeabi_d2iz+0xc68>
   13160:	e5933000 	ldr	r3, [r3]
   13164:	e1a00002 	mov	r0, r2
   13168:	e1a01003 	mov	r1, r3
   1316c:	eb001790 	bl	18fb4 <__aeabi_fmul>
   13170:	e1a03000 	mov	r3, r0
   13174:	e1a02003 	mov	r2, r3
   13178:	e51f3570 	ldr	r3, [pc, #-1392]	; 12c10 <__aeabi_d2iz+0xc6c>
   1317c:	e5933000 	ldr	r3, [r3]
   13180:	e1a00002 	mov	r0, r2
   13184:	e1a01003 	mov	r1, r3
   13188:	eb001789 	bl	18fb4 <__aeabi_fmul>
   1318c:	e1a03000 	mov	r3, r0
   13190:	e1a04003 	mov	r4, r3
   13194:	e51f356c 	ldr	r3, [pc, #-1388]	; 12c30 <__aeabi_d2iz+0xc8c>
   13198:	e5932000 	ldr	r2, [r3]
   1319c:	e51f3590 	ldr	r3, [pc, #-1424]	; 12c14 <__aeabi_d2iz+0xc70>
   131a0:	e5933000 	ldr	r3, [r3]
   131a4:	e1a00002 	mov	r0, r2
   131a8:	e1a01003 	mov	r1, r3
   131ac:	eb001780 	bl	18fb4 <__aeabi_fmul>
   131b0:	e1a03000 	mov	r3, r0
   131b4:	e1a00004 	mov	r0, r4
   131b8:	e1a01003 	mov	r1, r3
   131bc:	eb0017e2 	bl	1914c <__aeabi_fdiv>
   131c0:	e1a03000 	mov	r3, r0
   131c4:	e1a02003 	mov	r2, r3
   131c8:	e51f35b8 	ldr	r3, [pc, #-1464]	; 12c18 <__aeabi_d2iz+0xc74>
   131cc:	e5832000 	str	r2, [r3]
   131d0:	e51f35bc 	ldr	r3, [pc, #-1468]	; 12c1c <__aeabi_d2iz+0xc78>
   131d4:	e5933000 	ldr	r3, [r3]
   131d8:	e59b0004 	ldr	r0, [fp, #4]
   131dc:	e1a01003 	mov	r1, r3
   131e0:	eb001835 	bl	192bc <__cmpsf2>
   131e4:	e1a03000 	mov	r3, r0
   131e8:	e3530000 	cmp	r3, #0	; 0x0
   131ec:	1a000000 	bne	131f4 <__aeabi_d2iz+0x1250>
   131f0:	ea00004e 	b	13330 <__aeabi_d2iz+0x138c>
   131f4:	e51f2570 	ldr	r2, [pc, #-1392]	; 12c8c <__aeabi_d2iz+0xce8>
   131f8:	e3a03002 	mov	r3, #2	; 0x2
   131fc:	e5823000 	str	r3, [r2]
   13200:	ea000044 	b	13318 <__aeabi_d2iz+0x1374>
   13204:	e51f3580 	ldr	r3, [pc, #-1408]	; 12c8c <__aeabi_d2iz+0xce8>
   13208:	e5934000 	ldr	r4, [r3]
   1320c:	e51f35f4 	ldr	r3, [pc, #-1524]	; 12c20 <__aeabi_d2iz+0xc7c>
   13210:	e5931004 	ldr	r1, [r3, #4]
   13214:	e51f3590 	ldr	r3, [pc, #-1424]	; 12c8c <__aeabi_d2iz+0xce8>
   13218:	e5933000 	ldr	r3, [r3]
   1321c:	e2432001 	sub	r2, r3, #1	; 0x1
   13220:	e51f3604 	ldr	r3, [pc, #-1540]	; 12c24 <__aeabi_d2iz+0xc80>
   13224:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13228:	e1a00001 	mov	r0, r1
   1322c:	e1a01003 	mov	r1, r3
   13230:	eb00175f 	bl	18fb4 <__aeabi_fmul>
   13234:	e1a03000 	mov	r3, r0
   13238:	e1a05003 	mov	r5, r3
   1323c:	e51f3620 	ldr	r3, [pc, #-1568]	; 12c24 <__aeabi_d2iz+0xc80>
   13240:	e5931004 	ldr	r1, [r3, #4]
   13244:	e51f35c0 	ldr	r3, [pc, #-1472]	; 12c8c <__aeabi_d2iz+0xce8>
   13248:	e5933000 	ldr	r3, [r3]
   1324c:	e2432001 	sub	r2, r3, #1	; 0x1
   13250:	e51f3638 	ldr	r3, [pc, #-1592]	; 12c20 <__aeabi_d2iz+0xc7c>
   13254:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13258:	e1a00001 	mov	r0, r1
   1325c:	e1a01003 	mov	r1, r3
   13260:	eb001753 	bl	18fb4 <__aeabi_fmul>
   13264:	e1a03000 	mov	r3, r0
   13268:	e1a00005 	mov	r0, r5
   1326c:	e1a01003 	mov	r1, r3
   13270:	eb0016a7 	bl	18d14 <__addsf3>
   13274:	e1a03000 	mov	r3, r0
   13278:	e1a02003 	mov	r2, r3
   1327c:	e51f3664 	ldr	r3, [pc, #-1636]	; 12c20 <__aeabi_d2iz+0xc7c>
   13280:	e7832104 	str	r2, [r3, r4, lsl #2]
   13284:	e51f3600 	ldr	r3, [pc, #-1536]	; 12c8c <__aeabi_d2iz+0xce8>
   13288:	e5934000 	ldr	r4, [r3]
   1328c:	e51f3670 	ldr	r3, [pc, #-1648]	; 12c24 <__aeabi_d2iz+0xc80>
   13290:	e5931004 	ldr	r1, [r3, #4]
   13294:	e51f3610 	ldr	r3, [pc, #-1552]	; 12c8c <__aeabi_d2iz+0xce8>
   13298:	e5933000 	ldr	r3, [r3]
   1329c:	e2432001 	sub	r2, r3, #1	; 0x1
   132a0:	e51f3684 	ldr	r3, [pc, #-1668]	; 12c24 <__aeabi_d2iz+0xc80>
   132a4:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   132a8:	e1a00001 	mov	r0, r1
   132ac:	e1a01003 	mov	r1, r3
   132b0:	eb00173f 	bl	18fb4 <__aeabi_fmul>
   132b4:	e1a03000 	mov	r3, r0
   132b8:	e1a05003 	mov	r5, r3
   132bc:	e51f36a4 	ldr	r3, [pc, #-1700]	; 12c20 <__aeabi_d2iz+0xc7c>
   132c0:	e5931004 	ldr	r1, [r3, #4]
   132c4:	e51f3640 	ldr	r3, [pc, #-1600]	; 12c8c <__aeabi_d2iz+0xce8>
   132c8:	e5933000 	ldr	r3, [r3]
   132cc:	e2432001 	sub	r2, r3, #1	; 0x1
   132d0:	e51f36b8 	ldr	r3, [pc, #-1720]	; 12c20 <__aeabi_d2iz+0xc7c>
   132d4:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   132d8:	e1a00001 	mov	r0, r1
   132dc:	e1a01003 	mov	r1, r3
   132e0:	eb001733 	bl	18fb4 <__aeabi_fmul>
   132e4:	e1a03000 	mov	r3, r0
   132e8:	e1a00005 	mov	r0, r5
   132ec:	e1a01003 	mov	r1, r3
   132f0:	eb001686 	bl	18d10 <__aeabi_fsub>
   132f4:	e1a03000 	mov	r3, r0
   132f8:	e1a02003 	mov	r2, r3
   132fc:	e51f36e0 	ldr	r3, [pc, #-1760]	; 12c24 <__aeabi_d2iz+0xc80>
   13300:	e7832104 	str	r2, [r3, r4, lsl #2]
   13304:	e51f3680 	ldr	r3, [pc, #-1664]	; 12c8c <__aeabi_d2iz+0xce8>
   13308:	e5933000 	ldr	r3, [r3]
   1330c:	e2832001 	add	r2, r3, #1	; 0x1
   13310:	e51f368c 	ldr	r3, [pc, #-1676]	; 12c8c <__aeabi_d2iz+0xce8>
   13314:	e5832000 	str	r2, [r3]
   13318:	e51f3694 	ldr	r3, [pc, #-1684]	; 12c8c <__aeabi_d2iz+0xce8>
   1331c:	e5932000 	ldr	r2, [r3]
   13320:	e51f3700 	ldr	r3, [pc, #-1792]	; 12c28 <__aeabi_d2iz+0xc84>
   13324:	e5933000 	ldr	r3, [r3]
   13328:	e1520003 	cmp	r2, r3
   1332c:	daffffb4 	ble	13204 <__aeabi_d2iz+0x1260>
   13330:	e51f370c 	ldr	r3, [pc, #-1804]	; 12c2c <__aeabi_d2iz+0xc88>
   13334:	e5932000 	ldr	r2, [r3]
   13338:	e51f3710 	ldr	r3, [pc, #-1808]	; 12c30 <__aeabi_d2iz+0xc8c>
   1333c:	e5933000 	ldr	r3, [r3]
   13340:	e1a00002 	mov	r0, r2
   13344:	e1a01003 	mov	r1, r3
   13348:	eb00177f 	bl	1914c <__aeabi_fdiv>
   1334c:	e1a03000 	mov	r3, r0
   13350:	e1a02003 	mov	r2, r3
   13354:	e51f3718 	ldr	r3, [pc, #-1816]	; 12c44 <__aeabi_d2iz+0xca0>
   13358:	e5832000 	str	r2, [r3]
   1335c:	e51f3720 	ldr	r3, [pc, #-1824]	; 12c44 <__aeabi_d2iz+0xca0>
   13360:	e5932000 	ldr	r2, [r3]
   13364:	e51f3728 	ldr	r3, [pc, #-1832]	; 12c44 <__aeabi_d2iz+0xca0>
   13368:	e5933000 	ldr	r3, [r3]
   1336c:	e1a00002 	mov	r0, r2
   13370:	e1a01003 	mov	r1, r3
   13374:	eb00170e 	bl	18fb4 <__aeabi_fmul>
   13378:	e1a03000 	mov	r3, r0
   1337c:	e1a02003 	mov	r2, r3
   13380:	e51f3740 	ldr	r3, [pc, #-1856]	; 12c48 <__aeabi_d2iz+0xca4>
   13384:	e5832000 	str	r2, [r3]
   13388:	e51f275c 	ldr	r2, [pc, #-1884]	; 12c34 <__aeabi_d2iz+0xc90>
   1338c:	e51f3738 	ldr	r3, [pc, #-1848]	; 12c5c <__aeabi_d2iz+0xcb8>
   13390:	e5823000 	str	r3, [r2]
   13394:	e51f3768 	ldr	r3, [pc, #-1896]	; 12c34 <__aeabi_d2iz+0xc90>
   13398:	e5932000 	ldr	r2, [r3]
   1339c:	e51f376c 	ldr	r3, [pc, #-1900]	; 12c38 <__aeabi_d2iz+0xc94>
   133a0:	e5832000 	str	r2, [r3]
   133a4:	e51f3774 	ldr	r3, [pc, #-1908]	; 12c38 <__aeabi_d2iz+0xc94>
   133a8:	e5932000 	ldr	r2, [r3]
   133ac:	e51f3778 	ldr	r3, [pc, #-1912]	; 12c3c <__aeabi_d2iz+0xc98>
   133b0:	e5832000 	str	r2, [r3]
   133b4:	e51f3780 	ldr	r3, [pc, #-1920]	; 12c3c <__aeabi_d2iz+0xc98>
   133b8:	e5932000 	ldr	r2, [r3]
   133bc:	e51f3784 	ldr	r3, [pc, #-1924]	; 12c40 <__aeabi_d2iz+0xc9c>
   133c0:	e5832000 	str	r2, [r3]
   133c4:	e51f2750 	ldr	r2, [pc, #-1872]	; 12c7c <__aeabi_d2iz+0xcd8>
   133c8:	e3a03001 	mov	r3, #1	; 0x1
   133cc:	e5823000 	str	r3, [r2]
   133d0:	ea0003e7 	b	14374 <__aeabi_d2iz+0x23d0>
   133d4:	e51f3794 	ldr	r3, [pc, #-1940]	; 12c48 <__aeabi_d2iz+0xca4>
   133d8:	e5932000 	ldr	r2, [r3]
   133dc:	e51f37a0 	ldr	r3, [pc, #-1952]	; 12c44 <__aeabi_d2iz+0xca0>
   133e0:	e5933000 	ldr	r3, [r3]
   133e4:	e1a00002 	mov	r0, r2
   133e8:	e1a01003 	mov	r1, r3
   133ec:	eb0016f0 	bl	18fb4 <__aeabi_fmul>
   133f0:	e1a03000 	mov	r3, r0
   133f4:	e1a02003 	mov	r2, r3
   133f8:	e51f37b8 	ldr	r3, [pc, #-1976]	; 12c48 <__aeabi_d2iz+0xca4>
   133fc:	e5832000 	str	r2, [r3]
   13400:	e51f277c 	ldr	r2, [pc, #-1916]	; 12c8c <__aeabi_d2iz+0xce8>
   13404:	e3a03000 	mov	r3, #0	; 0x0
   13408:	e5823000 	str	r3, [r2]
   1340c:	e51f27c8 	ldr	r2, [pc, #-1992]	; 12c4c <__aeabi_d2iz+0xca8>
   13410:	e3a03001 	mov	r3, #1	; 0x1
   13414:	e5823000 	str	r3, [r2]
   13418:	e51f37a4 	ldr	r3, [pc, #-1956]	; 12c7c <__aeabi_d2iz+0xcd8>
   1341c:	e5932000 	ldr	r2, [r3]
   13420:	e51f379c 	ldr	r3, [pc, #-1948]	; 12c8c <__aeabi_d2iz+0xce8>
   13424:	e5933000 	ldr	r3, [r3]
   13428:	e0822003 	add	r2, r2, r3
   1342c:	e51f37e8 	ldr	r3, [pc, #-2024]	; 12c4c <__aeabi_d2iz+0xca8>
   13430:	e5933000 	ldr	r3, [r3]
   13434:	e0822003 	add	r2, r2, r3
   13438:	e51f37f4 	ldr	r3, [pc, #-2036]	; 12c4c <__aeabi_d2iz+0xca8>
   1343c:	e5933000 	ldr	r3, [r3]
   13440:	e1a00002 	mov	r0, r2
   13444:	e1a01003 	mov	r1, r3
   13448:	eb0017f8 	bl	19430 <____divsi3_from_arm>
   1344c:	e1a03000 	mov	r3, r0
   13450:	e1a02003 	mov	r2, r3
   13454:	e51f380c 	ldr	r3, [pc, #-2060]	; 12c50 <__aeabi_d2iz+0xcac>
   13458:	e5832000 	str	r2, [r3]
   1345c:	ea0003bb 	b	14350 <__aeabi_d2iz+0x23ac>
   13460:	e51f3814 	ldr	r3, [pc, #-2068]	; 12c54 <__aeabi_d2iz+0xcb0>
   13464:	e5933000 	ldr	r3, [r3]
   13468:	e51b0028 	ldr	r0, [fp, #-40]
   1346c:	e1a01003 	mov	r1, r3
   13470:	eb001791 	bl	192bc <__cmpsf2>
   13474:	e1a03000 	mov	r3, r0
   13478:	e3530000 	cmp	r3, #0	; 0x0
   1347c:	1a000008 	bne	134a4 <__aeabi_d2iz+0x1500>
   13480:	e51f3830 	ldr	r3, [pc, #-2096]	; 12c58 <__aeabi_d2iz+0xcb4>
   13484:	e5933000 	ldr	r3, [r3]
   13488:	e51b002c 	ldr	r0, [fp, #-44]
   1348c:	e1a01003 	mov	r1, r3
   13490:	eb001789 	bl	192bc <__cmpsf2>
   13494:	e1a03000 	mov	r3, r0
   13498:	e3530000 	cmp	r3, #0	; 0x0
   1349c:	1a000000 	bne	134a4 <__aeabi_d2iz+0x1500>
   134a0:	ea0001be 	b	13ba0 <__aeabi_d2iz+0x1bfc>
   134a4:	e51f3830 	ldr	r3, [pc, #-2096]	; 12c7c <__aeabi_d2iz+0xcd8>
   134a8:	e5932000 	ldr	r2, [r3]
   134ac:	e51f3828 	ldr	r3, [pc, #-2088]	; 12c8c <__aeabi_d2iz+0xce8>
   134b0:	e5933000 	ldr	r3, [r3]
   134b4:	e1520003 	cmp	r2, r3
   134b8:	1a000065 	bne	13654 <__aeabi_d2iz+0x16b0>
   134bc:	e51f3838 	ldr	r3, [pc, #-2104]	; 12c8c <__aeabi_d2iz+0xce8>
   134c0:	e5932000 	ldr	r2, [r3]
   134c4:	e1a03002 	mov	r3, r2
   134c8:	e1a03083 	mov	r3, r3, lsl #1
   134cc:	e0833002 	add	r3, r3, r2
   134d0:	e1a03103 	mov	r3, r3, lsl #2
   134d4:	e0832002 	add	r2, r3, r2
   134d8:	e51f3864 	ldr	r3, [pc, #-2148]	; 12c7c <__aeabi_d2iz+0xcd8>
   134dc:	e5933000 	ldr	r3, [r3]
   134e0:	e0823003 	add	r3, r2, r3
   134e4:	e1a02103 	mov	r2, r3, lsl #2
   134e8:	e51f388c 	ldr	r3, [pc, #-2188]	; 12c64 <__aeabi_d2iz+0xcc0>
   134ec:	e5933000 	ldr	r3, [r3]
   134f0:	e0824003 	add	r4, r2, r3
   134f4:	e51f3880 	ldr	r3, [pc, #-2176]	; 12c7c <__aeabi_d2iz+0xcd8>
   134f8:	e5933000 	ldr	r3, [r3]
   134fc:	e1a03103 	mov	r3, r3, lsl #2
   13500:	e1a02003 	mov	r2, r3
   13504:	e51f38a8 	ldr	r3, [pc, #-2216]	; 12c64 <__aeabi_d2iz+0xcc0>
   13508:	e5933000 	ldr	r3, [r3]
   1350c:	e0821003 	add	r1, r2, r3
   13510:	e51f388c 	ldr	r3, [pc, #-2188]	; 12c8c <__aeabi_d2iz+0xce8>
   13514:	e5932000 	ldr	r2, [r3]
   13518:	e1a03002 	mov	r3, r2
   1351c:	e1a03083 	mov	r3, r3, lsl #1
   13520:	e0833002 	add	r3, r3, r2
   13524:	e1a03103 	mov	r3, r3, lsl #2
   13528:	e0833002 	add	r3, r3, r2
   1352c:	e1a03103 	mov	r3, r3, lsl #2
   13530:	e0813003 	add	r3, r1, r3
   13534:	e2433038 	sub	r3, r3, #56	; 0x38
   13538:	e5932000 	ldr	r2, [r3]
   1353c:	e51f38dc 	ldr	r3, [pc, #-2268]	; 12c68 <__aeabi_d2iz+0xcc4>
   13540:	e5933000 	ldr	r3, [r3]
   13544:	e1a00002 	mov	r0, r2
   13548:	e1a01003 	mov	r1, r3
   1354c:	eb001698 	bl	18fb4 <__aeabi_fmul>
   13550:	e1a03000 	mov	r3, r0
   13554:	e5843000 	str	r3, [r4]
   13558:	e51f38d4 	ldr	r3, [pc, #-2260]	; 12c8c <__aeabi_d2iz+0xce8>
   1355c:	e5934000 	ldr	r4, [r3]
   13560:	e51f38ec 	ldr	r3, [pc, #-2284]	; 12c7c <__aeabi_d2iz+0xcd8>
   13564:	e5935000 	ldr	r5, [r3]
   13568:	e51f38e4 	ldr	r3, [pc, #-2276]	; 12c8c <__aeabi_d2iz+0xce8>
   1356c:	e5933000 	ldr	r3, [r3]
   13570:	e2432001 	sub	r2, r3, #1	; 0x1
   13574:	e51f3900 	ldr	r3, [pc, #-2304]	; 12c7c <__aeabi_d2iz+0xcd8>
   13578:	e5933000 	ldr	r3, [r3]
   1357c:	e2431001 	sub	r1, r3, #1	; 0x1
   13580:	e51f0918 	ldr	r0, [pc, #-2328]	; 12c70 <__aeabi_d2iz+0xccc>
   13584:	e1a03002 	mov	r3, r2
   13588:	e1a03083 	mov	r3, r3, lsl #1
   1358c:	e0833002 	add	r3, r3, r2
   13590:	e1a03103 	mov	r3, r3, lsl #2
   13594:	e0833002 	add	r3, r3, r2
   13598:	e0833001 	add	r3, r3, r1
   1359c:	e7902103 	ldr	r2, [r0, r3, lsl #2]
   135a0:	e51f3940 	ldr	r3, [pc, #-2368]	; 12c68 <__aeabi_d2iz+0xcc4>
   135a4:	e5933000 	ldr	r3, [r3]
   135a8:	e1a00002 	mov	r0, r2
   135ac:	e1a01003 	mov	r1, r3
   135b0:	eb00167f 	bl	18fb4 <__aeabi_fmul>
   135b4:	e1a03000 	mov	r3, r0
   135b8:	e1a06003 	mov	r6, r3
   135bc:	e51f3948 	ldr	r3, [pc, #-2376]	; 12c7c <__aeabi_d2iz+0xcd8>
   135c0:	e5933000 	ldr	r3, [r3]
   135c4:	e1a03103 	mov	r3, r3, lsl #2
   135c8:	e1a02003 	mov	r2, r3
   135cc:	e51f3970 	ldr	r3, [pc, #-2416]	; 12c64 <__aeabi_d2iz+0xcc0>
   135d0:	e5933000 	ldr	r3, [r3]
   135d4:	e0821003 	add	r1, r2, r3
   135d8:	e51f3954 	ldr	r3, [pc, #-2388]	; 12c8c <__aeabi_d2iz+0xce8>
   135dc:	e5932000 	ldr	r2, [r3]
   135e0:	e1a03002 	mov	r3, r2
   135e4:	e1a03083 	mov	r3, r3, lsl #1
   135e8:	e0833002 	add	r3, r3, r2
   135ec:	e1a03103 	mov	r3, r3, lsl #2
   135f0:	e0833002 	add	r3, r3, r2
   135f4:	e1a03103 	mov	r3, r3, lsl #2
   135f8:	e0813003 	add	r3, r1, r3
   135fc:	e2433038 	sub	r3, r3, #56	; 0x38
   13600:	e5932000 	ldr	r2, [r3]
   13604:	e51f39ac 	ldr	r3, [pc, #-2476]	; 12c60 <__aeabi_d2iz+0xcbc>
   13608:	e5933000 	ldr	r3, [r3]
   1360c:	e1a00002 	mov	r0, r2
   13610:	e1a01003 	mov	r1, r3
   13614:	eb001666 	bl	18fb4 <__aeabi_fmul>
   13618:	e1a03000 	mov	r3, r0
   1361c:	e1a00006 	mov	r0, r6
   13620:	e1a01003 	mov	r1, r3
   13624:	eb0015ba 	bl	18d14 <__addsf3>
   13628:	e1a03000 	mov	r3, r0
   1362c:	e1a02003 	mov	r2, r3
   13630:	e51f19c8 	ldr	r1, [pc, #-2504]	; 12c70 <__aeabi_d2iz+0xccc>
   13634:	e1a03004 	mov	r3, r4
   13638:	e1a03083 	mov	r3, r3, lsl #1
   1363c:	e0833004 	add	r3, r3, r4
   13640:	e1a03103 	mov	r3, r3, lsl #2
   13644:	e0833004 	add	r3, r3, r4
   13648:	e0833005 	add	r3, r3, r5
   1364c:	e7812103 	str	r2, [r1, r3, lsl #2]
   13650:	ea000152 	b	13ba0 <__aeabi_d2iz+0x1bfc>
   13654:	e51f39e0 	ldr	r3, [pc, #-2528]	; 12c7c <__aeabi_d2iz+0xcd8>
   13658:	e5933000 	ldr	r3, [r3]
   1365c:	e3530001 	cmp	r3, #1	; 0x1
   13660:	1a000068 	bne	13808 <__aeabi_d2iz+0x1864>
   13664:	e51f39e0 	ldr	r3, [pc, #-2528]	; 12c8c <__aeabi_d2iz+0xce8>
   13668:	e5933000 	ldr	r3, [r3]
   1366c:	e3530000 	cmp	r3, #0	; 0x0
   13670:	1a000064 	bne	13808 <__aeabi_d2iz+0x1864>
   13674:	e51f39f0 	ldr	r3, [pc, #-2544]	; 12c8c <__aeabi_d2iz+0xce8>
   13678:	e5932000 	ldr	r2, [r3]
   1367c:	e1a03002 	mov	r3, r2
   13680:	e1a03083 	mov	r3, r3, lsl #1
   13684:	e0833002 	add	r3, r3, r2
   13688:	e1a03103 	mov	r3, r3, lsl #2
   1368c:	e0832002 	add	r2, r3, r2
   13690:	e51f3a1c 	ldr	r3, [pc, #-2588]	; 12c7c <__aeabi_d2iz+0xcd8>
   13694:	e5933000 	ldr	r3, [r3]
   13698:	e0823003 	add	r3, r2, r3
   1369c:	e1a02103 	mov	r2, r3, lsl #2
   136a0:	e51f3a44 	ldr	r3, [pc, #-2628]	; 12c64 <__aeabi_d2iz+0xcc0>
   136a4:	e5933000 	ldr	r3, [r3]
   136a8:	e0824003 	add	r4, r2, r3
   136ac:	e51f3a38 	ldr	r3, [pc, #-2616]	; 12c7c <__aeabi_d2iz+0xcd8>
   136b0:	e5933000 	ldr	r3, [r3]
   136b4:	e1a03103 	mov	r3, r3, lsl #2
   136b8:	e1a02003 	mov	r2, r3
   136bc:	e51f3a60 	ldr	r3, [pc, #-2656]	; 12c64 <__aeabi_d2iz+0xcc0>
   136c0:	e5933000 	ldr	r3, [r3]
   136c4:	e0821003 	add	r1, r2, r3
   136c8:	e51f3a44 	ldr	r3, [pc, #-2628]	; 12c8c <__aeabi_d2iz+0xce8>
   136cc:	e5932000 	ldr	r2, [r3]
   136d0:	e1a03002 	mov	r3, r2
   136d4:	e1a03083 	mov	r3, r3, lsl #1
   136d8:	e0833002 	add	r3, r3, r2
   136dc:	e1a03103 	mov	r3, r3, lsl #2
   136e0:	e0833002 	add	r3, r3, r2
   136e4:	e1a03103 	mov	r3, r3, lsl #2
   136e8:	e0813003 	add	r3, r1, r3
   136ec:	e2433004 	sub	r3, r3, #4	; 0x4
   136f0:	e5932000 	ldr	r2, [r3]
   136f4:	e51f3a9c 	ldr	r3, [pc, #-2716]	; 12c60 <__aeabi_d2iz+0xcbc>
   136f8:	e5933000 	ldr	r3, [r3]
   136fc:	e1a00002 	mov	r0, r2
   13700:	e1a01003 	mov	r1, r3
   13704:	eb00162a 	bl	18fb4 <__aeabi_fmul>
   13708:	e1a03000 	mov	r3, r0
   1370c:	e5843000 	str	r3, [r4]
   13710:	e51f3a8c 	ldr	r3, [pc, #-2700]	; 12c8c <__aeabi_d2iz+0xce8>
   13714:	e5934000 	ldr	r4, [r3]
   13718:	e51f3aa4 	ldr	r3, [pc, #-2724]	; 12c7c <__aeabi_d2iz+0xcd8>
   1371c:	e5935000 	ldr	r5, [r3]
   13720:	e51f3a9c 	ldr	r3, [pc, #-2716]	; 12c8c <__aeabi_d2iz+0xce8>
   13724:	e5932000 	ldr	r2, [r3]
   13728:	e51f3ab4 	ldr	r3, [pc, #-2740]	; 12c7c <__aeabi_d2iz+0xcd8>
   1372c:	e5933000 	ldr	r3, [r3]
   13730:	e2431001 	sub	r1, r3, #1	; 0x1
   13734:	e51f0acc 	ldr	r0, [pc, #-2764]	; 12c70 <__aeabi_d2iz+0xccc>
   13738:	e1a03002 	mov	r3, r2
   1373c:	e1a03083 	mov	r3, r3, lsl #1
   13740:	e0833002 	add	r3, r3, r2
   13744:	e1a03103 	mov	r3, r3, lsl #2
   13748:	e0833002 	add	r3, r3, r2
   1374c:	e0833001 	add	r3, r3, r1
   13750:	e7902103 	ldr	r2, [r0, r3, lsl #2]
   13754:	e51f3afc 	ldr	r3, [pc, #-2812]	; 12c60 <__aeabi_d2iz+0xcbc>
   13758:	e5933000 	ldr	r3, [r3]
   1375c:	e1a00002 	mov	r0, r2
   13760:	e1a01003 	mov	r1, r3
   13764:	eb001612 	bl	18fb4 <__aeabi_fmul>
   13768:	e1a03000 	mov	r3, r0
   1376c:	e1a06003 	mov	r6, r3
   13770:	e51f3afc 	ldr	r3, [pc, #-2812]	; 12c7c <__aeabi_d2iz+0xcd8>
   13774:	e5933000 	ldr	r3, [r3]
   13778:	e1a03103 	mov	r3, r3, lsl #2
   1377c:	e1a02003 	mov	r2, r3
   13780:	e51f3b24 	ldr	r3, [pc, #-2852]	; 12c64 <__aeabi_d2iz+0xcc0>
   13784:	e5933000 	ldr	r3, [r3]
   13788:	e0821003 	add	r1, r2, r3
   1378c:	e51f3b08 	ldr	r3, [pc, #-2824]	; 12c8c <__aeabi_d2iz+0xce8>
   13790:	e5932000 	ldr	r2, [r3]
   13794:	e1a03002 	mov	r3, r2
   13798:	e1a03083 	mov	r3, r3, lsl #1
   1379c:	e0833002 	add	r3, r3, r2
   137a0:	e1a03103 	mov	r3, r3, lsl #2
   137a4:	e0833002 	add	r3, r3, r2
   137a8:	e1a03103 	mov	r3, r3, lsl #2
   137ac:	e0813003 	add	r3, r1, r3
   137b0:	e2433004 	sub	r3, r3, #4	; 0x4
   137b4:	e5932000 	ldr	r2, [r3]
   137b8:	e51f3b58 	ldr	r3, [pc, #-2904]	; 12c68 <__aeabi_d2iz+0xcc4>
   137bc:	e5933000 	ldr	r3, [r3]
   137c0:	e1a00002 	mov	r0, r2
   137c4:	e1a01003 	mov	r1, r3
   137c8:	eb0015f9 	bl	18fb4 <__aeabi_fmul>
   137cc:	e1a03000 	mov	r3, r0
   137d0:	e1a00006 	mov	r0, r6
   137d4:	e1a01003 	mov	r1, r3
   137d8:	eb00154c 	bl	18d10 <__aeabi_fsub>
   137dc:	e1a03000 	mov	r3, r0
   137e0:	e1a02003 	mov	r2, r3
   137e4:	e51f1b7c 	ldr	r1, [pc, #-2940]	; 12c70 <__aeabi_d2iz+0xccc>
   137e8:	e1a03004 	mov	r3, r4
   137ec:	e1a03083 	mov	r3, r3, lsl #1
   137f0:	e0833004 	add	r3, r3, r4
   137f4:	e1a03103 	mov	r3, r3, lsl #2
   137f8:	e0833004 	add	r3, r3, r4
   137fc:	e0833005 	add	r3, r3, r5
   13800:	e7812103 	str	r2, [r1, r3, lsl #2]
   13804:	ea0000e5 	b	13ba0 <__aeabi_d2iz+0x1bfc>
   13808:	e51f3b94 	ldr	r3, [pc, #-2964]	; 12c7c <__aeabi_d2iz+0xcd8>
   1380c:	e5933000 	ldr	r3, [r3]
   13810:	e3530001 	cmp	r3, #1	; 0x1
   13814:	da0000e1 	ble	13ba0 <__aeabi_d2iz+0x1bfc>
   13818:	e51f3ba4 	ldr	r3, [pc, #-2980]	; 12c7c <__aeabi_d2iz+0xcd8>
   1381c:	e5932000 	ldr	r2, [r3]
   13820:	e51f3b9c 	ldr	r3, [pc, #-2972]	; 12c8c <__aeabi_d2iz+0xce8>
   13824:	e5933000 	ldr	r3, [r3]
   13828:	e1520003 	cmp	r2, r3
   1382c:	0a0000db 	beq	13ba0 <__aeabi_d2iz+0x1bfc>
   13830:	e51f3bbc 	ldr	r3, [pc, #-3004]	; 12c7c <__aeabi_d2iz+0xcd8>
   13834:	e5933000 	ldr	r3, [r3]
   13838:	e2432002 	sub	r2, r3, #2	; 0x2
   1383c:	e51f3bb8 	ldr	r3, [pc, #-3000]	; 12c8c <__aeabi_d2iz+0xce8>
   13840:	e5933000 	ldr	r3, [r3]
   13844:	e1520003 	cmp	r2, r3
   13848:	aa000012 	bge	13898 <__aeabi_d2iz+0x18f4>
   1384c:	e51f3bd8 	ldr	r3, [pc, #-3032]	; 12c7c <__aeabi_d2iz+0xcd8>
   13850:	e5933000 	ldr	r3, [r3]
   13854:	e1a03103 	mov	r3, r3, lsl #2
   13858:	e1a02003 	mov	r2, r3
   1385c:	e51f3c00 	ldr	r3, [pc, #-3072]	; 12c64 <__aeabi_d2iz+0xcc0>
   13860:	e5933000 	ldr	r3, [r3]
   13864:	e0821003 	add	r1, r2, r3
   13868:	e51f3be4 	ldr	r3, [pc, #-3044]	; 12c8c <__aeabi_d2iz+0xce8>
   1386c:	e5932000 	ldr	r2, [r3]
   13870:	e1a03002 	mov	r3, r2
   13874:	e1a03083 	mov	r3, r3, lsl #1
   13878:	e0833002 	add	r3, r3, r2
   1387c:	e1a03103 	mov	r3, r3, lsl #2
   13880:	e0833002 	add	r3, r3, r2
   13884:	e1a03103 	mov	r3, r3, lsl #2
   13888:	e0813003 	add	r3, r1, r3
   1388c:	e2432008 	sub	r2, r3, #8	; 0x8
   13890:	e51f3c3c 	ldr	r3, [pc, #-3132]	; 12c5c <__aeabi_d2iz+0xcb8>
   13894:	e5823000 	str	r3, [r2]
   13898:	e51f3c24 	ldr	r3, [pc, #-3108]	; 12c7c <__aeabi_d2iz+0xcd8>
   1389c:	e5933000 	ldr	r3, [r3]
   138a0:	e2432002 	sub	r2, r3, #2	; 0x2
   138a4:	e51f3c20 	ldr	r3, [pc, #-3104]	; 12c8c <__aeabi_d2iz+0xce8>
   138a8:	e5933000 	ldr	r3, [r3]
   138ac:	e1520003 	cmp	r2, r3
   138b0:	aa00000d 	bge	138ec <__aeabi_d2iz+0x1948>
   138b4:	e51f3c30 	ldr	r3, [pc, #-3120]	; 12c8c <__aeabi_d2iz+0xce8>
   138b8:	e5932000 	ldr	r2, [r3]
   138bc:	e51f3c48 	ldr	r3, [pc, #-3144]	; 12c7c <__aeabi_d2iz+0xcd8>
   138c0:	e5933000 	ldr	r3, [r3]
   138c4:	e2431002 	sub	r1, r3, #2	; 0x2
   138c8:	e51f0c60 	ldr	r0, [pc, #-3168]	; 12c70 <__aeabi_d2iz+0xccc>
   138cc:	e1a03002 	mov	r3, r2
   138d0:	e1a03083 	mov	r3, r3, lsl #1
   138d4:	e0833002 	add	r3, r3, r2
   138d8:	e1a03103 	mov	r3, r3, lsl #2
   138dc:	e0833002 	add	r3, r3, r2
   138e0:	e0832001 	add	r2, r3, r1
   138e4:	e51f3c90 	ldr	r3, [pc, #-3216]	; 12c5c <__aeabi_d2iz+0xcb8>
   138e8:	e7803102 	str	r3, [r0, r2, lsl #2]
   138ec:	e51f3c68 	ldr	r3, [pc, #-3176]	; 12c8c <__aeabi_d2iz+0xce8>
   138f0:	e5932000 	ldr	r2, [r3]
   138f4:	e1a03002 	mov	r3, r2
   138f8:	e1a03083 	mov	r3, r3, lsl #1
   138fc:	e0833002 	add	r3, r3, r2
   13900:	e1a03103 	mov	r3, r3, lsl #2
   13904:	e0832002 	add	r2, r3, r2
   13908:	e51f3c94 	ldr	r3, [pc, #-3220]	; 12c7c <__aeabi_d2iz+0xcd8>
   1390c:	e5933000 	ldr	r3, [r3]
   13910:	e0823003 	add	r3, r2, r3
   13914:	e1a02103 	mov	r2, r3, lsl #2
   13918:	e51f3cbc 	ldr	r3, [pc, #-3260]	; 12c64 <__aeabi_d2iz+0xcc0>
   1391c:	e5933000 	ldr	r3, [r3]
   13920:	e0824003 	add	r4, r2, r3
   13924:	e51f3cb0 	ldr	r3, [pc, #-3248]	; 12c7c <__aeabi_d2iz+0xcd8>
   13928:	e5933000 	ldr	r3, [r3]
   1392c:	e1a03103 	mov	r3, r3, lsl #2
   13930:	e1a02003 	mov	r2, r3
   13934:	e51f3cd8 	ldr	r3, [pc, #-3288]	; 12c64 <__aeabi_d2iz+0xcc0>
   13938:	e5933000 	ldr	r3, [r3]
   1393c:	e0821003 	add	r1, r2, r3
   13940:	e51f3cbc 	ldr	r3, [pc, #-3260]	; 12c8c <__aeabi_d2iz+0xce8>
   13944:	e5932000 	ldr	r2, [r3]
   13948:	e1a03002 	mov	r3, r2
   1394c:	e1a03083 	mov	r3, r3, lsl #1
   13950:	e0833002 	add	r3, r3, r2
   13954:	e1a03103 	mov	r3, r3, lsl #2
   13958:	e0833002 	add	r3, r3, r2
   1395c:	e1a03103 	mov	r3, r3, lsl #2
   13960:	e0813003 	add	r3, r1, r3
   13964:	e2433004 	sub	r3, r3, #4	; 0x4
   13968:	e5932000 	ldr	r2, [r3]
   1396c:	e51f3d14 	ldr	r3, [pc, #-3348]	; 12c60 <__aeabi_d2iz+0xcbc>
   13970:	e5933000 	ldr	r3, [r3]
   13974:	e1a00002 	mov	r0, r2
   13978:	e1a01003 	mov	r1, r3
   1397c:	eb00158c 	bl	18fb4 <__aeabi_fmul>
   13980:	e1a03000 	mov	r3, r0
   13984:	e1a05003 	mov	r5, r3
   13988:	e51f3d04 	ldr	r3, [pc, #-3332]	; 12c8c <__aeabi_d2iz+0xce8>
   1398c:	e5932000 	ldr	r2, [r3]
   13990:	e51f3d1c 	ldr	r3, [pc, #-3356]	; 12c7c <__aeabi_d2iz+0xcd8>
   13994:	e5931000 	ldr	r1, [r3]
   13998:	e51f0d34 	ldr	r0, [pc, #-3380]	; 12c6c <__aeabi_d2iz+0xcc8>
   1399c:	e1a03002 	mov	r3, r2
   139a0:	e1a03083 	mov	r3, r3, lsl #1
   139a4:	e0833002 	add	r3, r3, r2
   139a8:	e1a03103 	mov	r3, r3, lsl #2
   139ac:	e0833002 	add	r3, r3, r2
   139b0:	e0833001 	add	r3, r3, r1
   139b4:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   139b8:	e51f3d44 	ldr	r3, [pc, #-3396]	; 12c7c <__aeabi_d2iz+0xcd8>
   139bc:	e5933000 	ldr	r3, [r3]
   139c0:	e1a03103 	mov	r3, r3, lsl #2
   139c4:	e1a02003 	mov	r2, r3
   139c8:	e51f3d6c 	ldr	r3, [pc, #-3436]	; 12c64 <__aeabi_d2iz+0xcc0>
   139cc:	e5933000 	ldr	r3, [r3]
   139d0:	e0820003 	add	r0, r2, r3
   139d4:	e51f3d50 	ldr	r3, [pc, #-3408]	; 12c8c <__aeabi_d2iz+0xce8>
   139d8:	e5932000 	ldr	r2, [r3]
   139dc:	e1a03002 	mov	r3, r2
   139e0:	e1a03083 	mov	r3, r3, lsl #1
   139e4:	e0833002 	add	r3, r3, r2
   139e8:	e1a03103 	mov	r3, r3, lsl #2
   139ec:	e0833002 	add	r3, r3, r2
   139f0:	e1a03103 	mov	r3, r3, lsl #2
   139f4:	e0803003 	add	r3, r0, r3
   139f8:	e2433008 	sub	r3, r3, #8	; 0x8
   139fc:	e5933000 	ldr	r3, [r3]
   13a00:	e1a00001 	mov	r0, r1
   13a04:	e1a01003 	mov	r1, r3
   13a08:	eb001569 	bl	18fb4 <__aeabi_fmul>
   13a0c:	e1a03000 	mov	r3, r0
   13a10:	e1a00005 	mov	r0, r5
   13a14:	e1a01003 	mov	r1, r3
   13a18:	eb0014bc 	bl	18d10 <__aeabi_fsub>
   13a1c:	e1a03000 	mov	r3, r0
   13a20:	e5843000 	str	r3, [r4]
   13a24:	e51f3da0 	ldr	r3, [pc, #-3488]	; 12c8c <__aeabi_d2iz+0xce8>
   13a28:	e5934000 	ldr	r4, [r3]
   13a2c:	e51f3db8 	ldr	r3, [pc, #-3512]	; 12c7c <__aeabi_d2iz+0xcd8>
   13a30:	e5935000 	ldr	r5, [r3]
   13a34:	e51f3db0 	ldr	r3, [pc, #-3504]	; 12c8c <__aeabi_d2iz+0xce8>
   13a38:	e5932000 	ldr	r2, [r3]
   13a3c:	e51f3dc8 	ldr	r3, [pc, #-3528]	; 12c7c <__aeabi_d2iz+0xcd8>
   13a40:	e5933000 	ldr	r3, [r3]
   13a44:	e2431001 	sub	r1, r3, #1	; 0x1
   13a48:	e51f0de0 	ldr	r0, [pc, #-3552]	; 12c70 <__aeabi_d2iz+0xccc>
   13a4c:	e1a03002 	mov	r3, r2
   13a50:	e1a03083 	mov	r3, r3, lsl #1
   13a54:	e0833002 	add	r3, r3, r2
   13a58:	e1a03103 	mov	r3, r3, lsl #2
   13a5c:	e0833002 	add	r3, r3, r2
   13a60:	e0833001 	add	r3, r3, r1
   13a64:	e7902103 	ldr	r2, [r0, r3, lsl #2]
   13a68:	e51f3e10 	ldr	r3, [pc, #-3600]	; 12c60 <__aeabi_d2iz+0xcbc>
   13a6c:	e5933000 	ldr	r3, [r3]
   13a70:	e1a00002 	mov	r0, r2
   13a74:	e1a01003 	mov	r1, r3
   13a78:	eb00154d 	bl	18fb4 <__aeabi_fmul>
   13a7c:	e1a03000 	mov	r3, r0
   13a80:	e1a06003 	mov	r6, r3
   13a84:	e51f3e10 	ldr	r3, [pc, #-3600]	; 12c7c <__aeabi_d2iz+0xcd8>
   13a88:	e5933000 	ldr	r3, [r3]
   13a8c:	e1a03103 	mov	r3, r3, lsl #2
   13a90:	e1a02003 	mov	r2, r3
   13a94:	e51f3e38 	ldr	r3, [pc, #-3640]	; 12c64 <__aeabi_d2iz+0xcc0>
   13a98:	e5933000 	ldr	r3, [r3]
   13a9c:	e0821003 	add	r1, r2, r3
   13aa0:	e51f3e1c 	ldr	r3, [pc, #-3612]	; 12c8c <__aeabi_d2iz+0xce8>
   13aa4:	e5932000 	ldr	r2, [r3]
   13aa8:	e1a03002 	mov	r3, r2
   13aac:	e1a03083 	mov	r3, r3, lsl #1
   13ab0:	e0833002 	add	r3, r3, r2
   13ab4:	e1a03103 	mov	r3, r3, lsl #2
   13ab8:	e0833002 	add	r3, r3, r2
   13abc:	e1a03103 	mov	r3, r3, lsl #2
   13ac0:	e0813003 	add	r3, r1, r3
   13ac4:	e2433004 	sub	r3, r3, #4	; 0x4
   13ac8:	e5932000 	ldr	r2, [r3]
   13acc:	e51f3e6c 	ldr	r3, [pc, #-3692]	; 12c68 <__aeabi_d2iz+0xcc4>
   13ad0:	e5933000 	ldr	r3, [r3]
   13ad4:	e1a00002 	mov	r0, r2
   13ad8:	e1a01003 	mov	r1, r3
   13adc:	eb001534 	bl	18fb4 <__aeabi_fmul>
   13ae0:	e1a03000 	mov	r3, r0
   13ae4:	e1a00006 	mov	r0, r6
   13ae8:	e1a01003 	mov	r1, r3
   13aec:	eb001487 	bl	18d10 <__aeabi_fsub>
   13af0:	e1a03000 	mov	r3, r0
   13af4:	e1a06003 	mov	r6, r3
   13af8:	e51f3e74 	ldr	r3, [pc, #-3700]	; 12c8c <__aeabi_d2iz+0xce8>
   13afc:	e5932000 	ldr	r2, [r3]
   13b00:	e51f3e8c 	ldr	r3, [pc, #-3724]	; 12c7c <__aeabi_d2iz+0xcd8>
   13b04:	e5931000 	ldr	r1, [r3]
   13b08:	e51f0ea4 	ldr	r0, [pc, #-3748]	; 12c6c <__aeabi_d2iz+0xcc8>
   13b0c:	e1a03002 	mov	r3, r2
   13b10:	e1a03083 	mov	r3, r3, lsl #1
   13b14:	e0833002 	add	r3, r3, r2
   13b18:	e1a03103 	mov	r3, r3, lsl #2
   13b1c:	e0833002 	add	r3, r3, r2
   13b20:	e0833001 	add	r3, r3, r1
   13b24:	e790c103 	ldr	ip, [r0, r3, lsl #2]
   13b28:	e51f3ea4 	ldr	r3, [pc, #-3748]	; 12c8c <__aeabi_d2iz+0xce8>
   13b2c:	e5932000 	ldr	r2, [r3]
   13b30:	e51f3ebc 	ldr	r3, [pc, #-3772]	; 12c7c <__aeabi_d2iz+0xcd8>
   13b34:	e5933000 	ldr	r3, [r3]
   13b38:	e2431002 	sub	r1, r3, #2	; 0x2
   13b3c:	e51f0ed4 	ldr	r0, [pc, #-3796]	; 12c70 <__aeabi_d2iz+0xccc>
   13b40:	e1a03002 	mov	r3, r2
   13b44:	e1a03083 	mov	r3, r3, lsl #1
   13b48:	e0833002 	add	r3, r3, r2
   13b4c:	e1a03103 	mov	r3, r3, lsl #2
   13b50:	e0833002 	add	r3, r3, r2
   13b54:	e0833001 	add	r3, r3, r1
   13b58:	e7903103 	ldr	r3, [r0, r3, lsl #2]
   13b5c:	e1a0000c 	mov	r0, ip
   13b60:	e1a01003 	mov	r1, r3
   13b64:	eb001512 	bl	18fb4 <__aeabi_fmul>
   13b68:	e1a03000 	mov	r3, r0
   13b6c:	e1a00006 	mov	r0, r6
   13b70:	e1a01003 	mov	r1, r3
   13b74:	eb001465 	bl	18d10 <__aeabi_fsub>
   13b78:	e1a03000 	mov	r3, r0
   13b7c:	e1a02003 	mov	r2, r3
   13b80:	e51f1f18 	ldr	r1, [pc, #-3864]	; 12c70 <__aeabi_d2iz+0xccc>
   13b84:	e1a03004 	mov	r3, r4
   13b88:	e1a03083 	mov	r3, r3, lsl #1
   13b8c:	e0833004 	add	r3, r3, r4
   13b90:	e1a03103 	mov	r3, r3, lsl #2
   13b94:	e0833004 	add	r3, r3, r4
   13b98:	e0833005 	add	r3, r3, r5
   13b9c:	e7812103 	str	r2, [r1, r3, lsl #2]
   13ba0:	e51f3f34 	ldr	r3, [pc, #-3892]	; 12c74 <__aeabi_d2iz+0xcd0>
   13ba4:	e5933000 	ldr	r3, [r3]
   13ba8:	e59b0008 	ldr	r0, [fp, #8]
   13bac:	e1a01003 	mov	r1, r3
   13bb0:	eb0015c1 	bl	192bc <__cmpsf2>
   13bb4:	e1a03000 	mov	r3, r0
   13bb8:	e3530000 	cmp	r3, #0	; 0x0
   13bbc:	1a000000 	bne	13bc4 <__aeabi_d2iz+0x1c20>
   13bc0:	ea000064 	b	13d58 <__aeabi_d2iz+0x1db4>
   13bc4:	e51f3f40 	ldr	r3, [pc, #-3904]	; 12c8c <__aeabi_d2iz+0xce8>
   13bc8:	e5934000 	ldr	r4, [r3]
   13bcc:	e51f3f58 	ldr	r3, [pc, #-3928]	; 12c7c <__aeabi_d2iz+0xcd8>
   13bd0:	e5935000 	ldr	r5, [r3]
   13bd4:	e51f3f50 	ldr	r3, [pc, #-3920]	; 12c8c <__aeabi_d2iz+0xce8>
   13bd8:	e5932000 	ldr	r2, [r3]
   13bdc:	e1a03002 	mov	r3, r2
   13be0:	e1a03083 	mov	r3, r3, lsl #1
   13be4:	e0833002 	add	r3, r3, r2
   13be8:	e1a03103 	mov	r3, r3, lsl #2
   13bec:	e0832002 	add	r2, r3, r2
   13bf0:	e51f3f7c 	ldr	r3, [pc, #-3964]	; 12c7c <__aeabi_d2iz+0xcd8>
   13bf4:	e5933000 	ldr	r3, [r3]
   13bf8:	e0822003 	add	r2, r2, r3
   13bfc:	e51f3f8c 	ldr	r3, [pc, #-3980]	; 12c78 <__aeabi_d2iz+0xcd4>
   13c00:	e7936102 	ldr	r6, [r3, r2, lsl #2]
   13c04:	e51f3f80 	ldr	r3, [pc, #-3968]	; 12c8c <__aeabi_d2iz+0xce8>
   13c08:	e5932000 	ldr	r2, [r3]
   13c0c:	e1a03002 	mov	r3, r2
   13c10:	e1a03083 	mov	r3, r3, lsl #1
   13c14:	e0833002 	add	r3, r3, r2
   13c18:	e1a03103 	mov	r3, r3, lsl #2
   13c1c:	e0832002 	add	r2, r3, r2
   13c20:	e51f3fac 	ldr	r3, [pc, #-4012]	; 12c7c <__aeabi_d2iz+0xcd8>
   13c24:	e5933000 	ldr	r3, [r3]
   13c28:	e0822003 	add	r2, r2, r3
   13c2c:	e51f3fb4 	ldr	r3, [pc, #-4020]	; 12c80 <__aeabi_d2iz+0xcdc>
   13c30:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   13c34:	e51f3fb8 	ldr	r3, [pc, #-4024]	; 12c84 <__aeabi_d2iz+0xce0>
   13c38:	e5933000 	ldr	r3, [r3]
   13c3c:	e1a00002 	mov	r0, r2
   13c40:	e1a01003 	mov	r1, r3
   13c44:	eb0014da 	bl	18fb4 <__aeabi_fmul>
   13c48:	e1a03000 	mov	r3, r0
   13c4c:	e1a00006 	mov	r0, r6
   13c50:	e1a01003 	mov	r1, r3
   13c54:	eb00142e 	bl	18d14 <__addsf3>
   13c58:	e1a03000 	mov	r3, r0
   13c5c:	e1a02003 	mov	r2, r3
   13c60:	e51f1fe0 	ldr	r1, [pc, #-4064]	; 12c88 <__aeabi_d2iz+0xce4>
   13c64:	e1a03004 	mov	r3, r4
   13c68:	e1a03083 	mov	r3, r3, lsl #1
   13c6c:	e0833004 	add	r3, r3, r4
   13c70:	e1a03103 	mov	r3, r3, lsl #2
   13c74:	e0833004 	add	r3, r3, r4
   13c78:	e0833005 	add	r3, r3, r5
   13c7c:	e7812103 	str	r2, [r1, r3, lsl #2]
   13c80:	e51f3ffc 	ldr	r3, [pc, #-4092]	; 12c8c <__aeabi_d2iz+0xce8>
   13c84:	e5933000 	ldr	r3, [r3]
   13c88:	e3530000 	cmp	r3, #0	; 0x0
   13c8c:	0a000031 	beq	13d58 <__aeabi_d2iz+0x1db4>
   13c90:	e59f3cf8 	ldr	r3, [pc, #3320]	; 14990 <__aeabi_d2iz+0x29ec>
   13c94:	e5934000 	ldr	r4, [r3]
   13c98:	e59f3cf4 	ldr	r3, [pc, #3316]	; 14994 <__aeabi_d2iz+0x29f0>
   13c9c:	e5933000 	ldr	r3, [r3]
   13ca0:	e2435001 	sub	r5, r3, #1	; 0x1
   13ca4:	e59f3ce4 	ldr	r3, [pc, #3300]	; 14990 <__aeabi_d2iz+0x29ec>
   13ca8:	e5932000 	ldr	r2, [r3]
   13cac:	e1a03002 	mov	r3, r2
   13cb0:	e1a03083 	mov	r3, r3, lsl #1
   13cb4:	e0833002 	add	r3, r3, r2
   13cb8:	e1a03103 	mov	r3, r3, lsl #2
   13cbc:	e0832002 	add	r2, r3, r2
   13cc0:	e59f3ccc 	ldr	r3, [pc, #3276]	; 14994 <__aeabi_d2iz+0x29f0>
   13cc4:	e5933000 	ldr	r3, [r3]
   13cc8:	e0823003 	add	r3, r2, r3
   13ccc:	e2432001 	sub	r2, r3, #1	; 0x1
   13cd0:	e59f3cc0 	ldr	r3, [pc, #3264]	; 14998 <__aeabi_d2iz+0x29f4>
   13cd4:	e7936102 	ldr	r6, [r3, r2, lsl #2]
   13cd8:	e59f3cb0 	ldr	r3, [pc, #3248]	; 14990 <__aeabi_d2iz+0x29ec>
   13cdc:	e5932000 	ldr	r2, [r3]
   13ce0:	e1a03002 	mov	r3, r2
   13ce4:	e1a03083 	mov	r3, r3, lsl #1
   13ce8:	e0833002 	add	r3, r3, r2
   13cec:	e1a03103 	mov	r3, r3, lsl #2
   13cf0:	e0832002 	add	r2, r3, r2
   13cf4:	e59f3c98 	ldr	r3, [pc, #3224]	; 14994 <__aeabi_d2iz+0x29f0>
   13cf8:	e5933000 	ldr	r3, [r3]
   13cfc:	e0823003 	add	r3, r2, r3
   13d00:	e2432001 	sub	r2, r3, #1	; 0x1
   13d04:	e59f3c90 	ldr	r3, [pc, #3216]	; 1499c <__aeabi_d2iz+0x29f8>
   13d08:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   13d0c:	e59f3c8c 	ldr	r3, [pc, #3212]	; 149a0 <__aeabi_d2iz+0x29fc>
   13d10:	e5933000 	ldr	r3, [r3]
   13d14:	e1a00002 	mov	r0, r2
   13d18:	e1a01003 	mov	r1, r3
   13d1c:	eb0014a4 	bl	18fb4 <__aeabi_fmul>
   13d20:	e1a03000 	mov	r3, r0
   13d24:	e1a00006 	mov	r0, r6
   13d28:	e1a01003 	mov	r1, r3
   13d2c:	eb0013f8 	bl	18d14 <__addsf3>
   13d30:	e1a03000 	mov	r3, r0
   13d34:	e1a02003 	mov	r2, r3
   13d38:	e59f1c64 	ldr	r1, [pc, #3172]	; 149a4 <__aeabi_d2iz+0x2a00>
   13d3c:	e1a03004 	mov	r3, r4
   13d40:	e1a03083 	mov	r3, r3, lsl #1
   13d44:	e0833004 	add	r3, r3, r4
   13d48:	e1a03103 	mov	r3, r3, lsl #2
   13d4c:	e0833004 	add	r3, r3, r4
   13d50:	e0833005 	add	r3, r3, r5
   13d54:	e7812103 	str	r2, [r1, r3, lsl #2]
   13d58:	e59f3c34 	ldr	r3, [pc, #3124]	; 14994 <__aeabi_d2iz+0x29f0>
   13d5c:	e5932000 	ldr	r2, [r3]
   13d60:	e1a03002 	mov	r3, r2
   13d64:	e1a03083 	mov	r3, r3, lsl #1
   13d68:	e0833002 	add	r3, r3, r2
   13d6c:	e1a03103 	mov	r3, r3, lsl #2
   13d70:	e0832002 	add	r2, r3, r2
   13d74:	e59f3c14 	ldr	r3, [pc, #3092]	; 14990 <__aeabi_d2iz+0x29ec>
   13d78:	e5933000 	ldr	r3, [r3]
   13d7c:	e0823003 	add	r3, r2, r3
   13d80:	e1a02103 	mov	r2, r3, lsl #2
   13d84:	e59f3c1c 	ldr	r3, [pc, #3100]	; 149a8 <__aeabi_d2iz+0x2a04>
   13d88:	e5933000 	ldr	r3, [r3]
   13d8c:	e0823003 	add	r3, r2, r3
   13d90:	e5932000 	ldr	r2, [r3]
   13d94:	e59f3c10 	ldr	r3, [pc, #3088]	; 149ac <__aeabi_d2iz+0x2a08>
   13d98:	e5933000 	ldr	r3, [r3]
   13d9c:	e1a00002 	mov	r0, r2
   13da0:	e1a01003 	mov	r1, r3
   13da4:	eb001482 	bl	18fb4 <__aeabi_fmul>
   13da8:	e1a03000 	mov	r3, r0
   13dac:	e1a02003 	mov	r2, r3
   13db0:	e59f3bf8 	ldr	r3, [pc, #3064]	; 149b0 <__aeabi_d2iz+0x2a0c>
   13db4:	e5832000 	str	r2, [r3]
   13db8:	e59f3bd4 	ldr	r3, [pc, #3028]	; 14994 <__aeabi_d2iz+0x29f0>
   13dbc:	e5933000 	ldr	r3, [r3]
   13dc0:	e3530000 	cmp	r3, #0	; 0x0
   13dc4:	1a00002e 	bne	13e84 <__aeabi_d2iz+0x1ee0>
   13dc8:	e59f3bc4 	ldr	r3, [pc, #3012]	; 14994 <__aeabi_d2iz+0x29f0>
   13dcc:	e5932000 	ldr	r2, [r3]
   13dd0:	e59f3bb8 	ldr	r3, [pc, #3000]	; 14990 <__aeabi_d2iz+0x29ec>
   13dd4:	e5931000 	ldr	r1, [r3]
   13dd8:	e59f0bc4 	ldr	r0, [pc, #3012]	; 149a4 <__aeabi_d2iz+0x2a00>
   13ddc:	e1a03002 	mov	r3, r2
   13de0:	e1a03083 	mov	r3, r3, lsl #1
   13de4:	e0833002 	add	r3, r3, r2
   13de8:	e1a03103 	mov	r3, r3, lsl #2
   13dec:	e0833002 	add	r3, r3, r2
   13df0:	e0833001 	add	r3, r3, r1
   13df4:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13df8:	e59f3b94 	ldr	r3, [pc, #2964]	; 14994 <__aeabi_d2iz+0x29f0>
   13dfc:	e5932000 	ldr	r2, [r3]
   13e00:	e59f3bac 	ldr	r3, [pc, #2988]	; 149b4 <__aeabi_d2iz+0x2a10>
   13e04:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13e08:	e1a00001 	mov	r0, r1
   13e0c:	e1a01003 	mov	r1, r3
   13e10:	eb001467 	bl	18fb4 <__aeabi_fmul>
   13e14:	e1a03000 	mov	r3, r0
   13e18:	e1a02003 	mov	r2, r3
   13e1c:	e59f3b94 	ldr	r3, [pc, #2964]	; 149b8 <__aeabi_d2iz+0x2a14>
   13e20:	e5832000 	str	r2, [r3]
   13e24:	e59f3b68 	ldr	r3, [pc, #2920]	; 14994 <__aeabi_d2iz+0x29f0>
   13e28:	e5932000 	ldr	r2, [r3]
   13e2c:	e59f3b5c 	ldr	r3, [pc, #2908]	; 14990 <__aeabi_d2iz+0x29ec>
   13e30:	e5931000 	ldr	r1, [r3]
   13e34:	e59f0b68 	ldr	r0, [pc, #2920]	; 149a4 <__aeabi_d2iz+0x2a00>
   13e38:	e1a03002 	mov	r3, r2
   13e3c:	e1a03083 	mov	r3, r3, lsl #1
   13e40:	e0833002 	add	r3, r3, r2
   13e44:	e1a03103 	mov	r3, r3, lsl #2
   13e48:	e0833002 	add	r3, r3, r2
   13e4c:	e0833001 	add	r3, r3, r1
   13e50:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13e54:	e59f3b38 	ldr	r3, [pc, #2872]	; 14994 <__aeabi_d2iz+0x29f0>
   13e58:	e5932000 	ldr	r2, [r3]
   13e5c:	e59f3b58 	ldr	r3, [pc, #2904]	; 149bc <__aeabi_d2iz+0x2a18>
   13e60:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13e64:	e1a00001 	mov	r0, r1
   13e68:	e1a01003 	mov	r1, r3
   13e6c:	eb001450 	bl	18fb4 <__aeabi_fmul>
   13e70:	e1a03000 	mov	r3, r0
   13e74:	e1a02003 	mov	r2, r3
   13e78:	e59f3b40 	ldr	r3, [pc, #2880]	; 149c0 <__aeabi_d2iz+0x2a1c>
   13e7c:	e5832000 	str	r2, [r3]
   13e80:	ea000061 	b	1400c <__aeabi_d2iz+0x2068>
   13e84:	e59f3b08 	ldr	r3, [pc, #2824]	; 14994 <__aeabi_d2iz+0x29f0>
   13e88:	e5932000 	ldr	r2, [r3]
   13e8c:	e59f3afc 	ldr	r3, [pc, #2812]	; 14990 <__aeabi_d2iz+0x29ec>
   13e90:	e5931000 	ldr	r1, [r3]
   13e94:	e59f0b08 	ldr	r0, [pc, #2824]	; 149a4 <__aeabi_d2iz+0x2a00>
   13e98:	e1a03002 	mov	r3, r2
   13e9c:	e1a03083 	mov	r3, r3, lsl #1
   13ea0:	e0833002 	add	r3, r3, r2
   13ea4:	e1a03103 	mov	r3, r3, lsl #2
   13ea8:	e0833002 	add	r3, r3, r2
   13eac:	e0833001 	add	r3, r3, r1
   13eb0:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13eb4:	e59f3ad8 	ldr	r3, [pc, #2776]	; 14994 <__aeabi_d2iz+0x29f0>
   13eb8:	e5932000 	ldr	r2, [r3]
   13ebc:	e59f3af0 	ldr	r3, [pc, #2800]	; 149b4 <__aeabi_d2iz+0x2a10>
   13ec0:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13ec4:	e1a00001 	mov	r0, r1
   13ec8:	e1a01003 	mov	r1, r3
   13ecc:	eb001438 	bl	18fb4 <__aeabi_fmul>
   13ed0:	e1a03000 	mov	r3, r0
   13ed4:	e1a04003 	mov	r4, r3
   13ed8:	e59f3ab0 	ldr	r3, [pc, #2736]	; 14990 <__aeabi_d2iz+0x29ec>
   13edc:	e5932000 	ldr	r2, [r3]
   13ee0:	e59f3aac 	ldr	r3, [pc, #2732]	; 14994 <__aeabi_d2iz+0x29f0>
   13ee4:	e5933000 	ldr	r3, [r3]
   13ee8:	e2431001 	sub	r1, r3, #1	; 0x1
   13eec:	e59f0ab0 	ldr	r0, [pc, #2736]	; 149a4 <__aeabi_d2iz+0x2a00>
   13ef0:	e1a03002 	mov	r3, r2
   13ef4:	e1a03083 	mov	r3, r3, lsl #1
   13ef8:	e0833002 	add	r3, r3, r2
   13efc:	e1a03103 	mov	r3, r3, lsl #2
   13f00:	e0833002 	add	r3, r3, r2
   13f04:	e0833001 	add	r3, r3, r1
   13f08:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13f0c:	e59f3a80 	ldr	r3, [pc, #2688]	; 14994 <__aeabi_d2iz+0x29f0>
   13f10:	e5932000 	ldr	r2, [r3]
   13f14:	e59f3aa0 	ldr	r3, [pc, #2720]	; 149bc <__aeabi_d2iz+0x2a18>
   13f18:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13f1c:	e1a00001 	mov	r0, r1
   13f20:	e1a01003 	mov	r1, r3
   13f24:	eb001422 	bl	18fb4 <__aeabi_fmul>
   13f28:	e1a03000 	mov	r3, r0
   13f2c:	e1a00004 	mov	r0, r4
   13f30:	e1a01003 	mov	r1, r3
   13f34:	eb001376 	bl	18d14 <__addsf3>
   13f38:	e1a03000 	mov	r3, r0
   13f3c:	e1a02003 	mov	r2, r3
   13f40:	e59f3a70 	ldr	r3, [pc, #2672]	; 149b8 <__aeabi_d2iz+0x2a14>
   13f44:	e5832000 	str	r2, [r3]
   13f48:	e59f3a44 	ldr	r3, [pc, #2628]	; 14994 <__aeabi_d2iz+0x29f0>
   13f4c:	e5932000 	ldr	r2, [r3]
   13f50:	e59f3a38 	ldr	r3, [pc, #2616]	; 14990 <__aeabi_d2iz+0x29ec>
   13f54:	e5931000 	ldr	r1, [r3]
   13f58:	e59f0a44 	ldr	r0, [pc, #2628]	; 149a4 <__aeabi_d2iz+0x2a00>
   13f5c:	e1a03002 	mov	r3, r2
   13f60:	e1a03083 	mov	r3, r3, lsl #1
   13f64:	e0833002 	add	r3, r3, r2
   13f68:	e1a03103 	mov	r3, r3, lsl #2
   13f6c:	e0833002 	add	r3, r3, r2
   13f70:	e0833001 	add	r3, r3, r1
   13f74:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13f78:	e59f3a14 	ldr	r3, [pc, #2580]	; 14994 <__aeabi_d2iz+0x29f0>
   13f7c:	e5932000 	ldr	r2, [r3]
   13f80:	e59f3a34 	ldr	r3, [pc, #2612]	; 149bc <__aeabi_d2iz+0x2a18>
   13f84:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13f88:	e1a00001 	mov	r0, r1
   13f8c:	e1a01003 	mov	r1, r3
   13f90:	eb001407 	bl	18fb4 <__aeabi_fmul>
   13f94:	e1a03000 	mov	r3, r0
   13f98:	e1a04003 	mov	r4, r3
   13f9c:	e59f39ec 	ldr	r3, [pc, #2540]	; 14990 <__aeabi_d2iz+0x29ec>
   13fa0:	e5932000 	ldr	r2, [r3]
   13fa4:	e59f39e8 	ldr	r3, [pc, #2536]	; 14994 <__aeabi_d2iz+0x29f0>
   13fa8:	e5933000 	ldr	r3, [r3]
   13fac:	e2431001 	sub	r1, r3, #1	; 0x1
   13fb0:	e59f09ec 	ldr	r0, [pc, #2540]	; 149a4 <__aeabi_d2iz+0x2a00>
   13fb4:	e1a03002 	mov	r3, r2
   13fb8:	e1a03083 	mov	r3, r3, lsl #1
   13fbc:	e0833002 	add	r3, r3, r2
   13fc0:	e1a03103 	mov	r3, r3, lsl #2
   13fc4:	e0833002 	add	r3, r3, r2
   13fc8:	e0833001 	add	r3, r3, r1
   13fcc:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13fd0:	e59f39bc 	ldr	r3, [pc, #2492]	; 14994 <__aeabi_d2iz+0x29f0>
   13fd4:	e5932000 	ldr	r2, [r3]
   13fd8:	e59f39d4 	ldr	r3, [pc, #2516]	; 149b4 <__aeabi_d2iz+0x2a10>
   13fdc:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13fe0:	e1a00001 	mov	r0, r1
   13fe4:	e1a01003 	mov	r1, r3
   13fe8:	eb0013f1 	bl	18fb4 <__aeabi_fmul>
   13fec:	e1a03000 	mov	r3, r0
   13ff0:	e1a00004 	mov	r0, r4
   13ff4:	e1a01003 	mov	r1, r3
   13ff8:	eb001344 	bl	18d10 <__aeabi_fsub>
   13ffc:	e1a03000 	mov	r3, r0
   14000:	e1a02003 	mov	r2, r3
   14004:	e59f39b4 	ldr	r3, [pc, #2484]	; 149c0 <__aeabi_d2iz+0x2a1c>
   14008:	e5832000 	str	r2, [r3]
   1400c:	e59f39b0 	ldr	r3, [pc, #2480]	; 149c4 <__aeabi_d2iz+0x2a20>
   14010:	e5934000 	ldr	r4, [r3]
   14014:	e59f3990 	ldr	r3, [pc, #2448]	; 149ac <__aeabi_d2iz+0x2a08>
   14018:	e5932000 	ldr	r2, [r3]
   1401c:	e59f3994 	ldr	r3, [pc, #2452]	; 149b8 <__aeabi_d2iz+0x2a14>
   14020:	e5933000 	ldr	r3, [r3]
   14024:	e1a00002 	mov	r0, r2
   14028:	e1a01003 	mov	r1, r3
   1402c:	eb0013e0 	bl	18fb4 <__aeabi_fmul>
   14030:	e1a03000 	mov	r3, r0
   14034:	e1a0c003 	mov	ip, r3
   14038:	e59f3954 	ldr	r3, [pc, #2388]	; 14994 <__aeabi_d2iz+0x29f0>
   1403c:	e5932000 	ldr	r2, [r3]
   14040:	e59f3948 	ldr	r3, [pc, #2376]	; 14990 <__aeabi_d2iz+0x29ec>
   14044:	e5931000 	ldr	r1, [r3]
   14048:	e59f0978 	ldr	r0, [pc, #2424]	; 149c8 <__aeabi_d2iz+0x2a24>
   1404c:	e1a03002 	mov	r3, r2
   14050:	e1a03083 	mov	r3, r3, lsl #1
   14054:	e0833002 	add	r3, r3, r2
   14058:	e1a03103 	mov	r3, r3, lsl #2
   1405c:	e0833002 	add	r3, r3, r2
   14060:	e0833001 	add	r3, r3, r1
   14064:	e7903103 	ldr	r3, [r0, r3, lsl #2]
   14068:	e1a0000c 	mov	r0, ip
   1406c:	e1a01003 	mov	r1, r3
   14070:	eb0013cf 	bl	18fb4 <__aeabi_fmul>
   14074:	e1a03000 	mov	r3, r0
   14078:	e1a00004 	mov	r0, r4
   1407c:	e1a01003 	mov	r1, r3
   14080:	eb001322 	bl	18d10 <__aeabi_fsub>
   14084:	e1a03000 	mov	r3, r0
   14088:	e1a02003 	mov	r2, r3
   1408c:	e59f3930 	ldr	r3, [pc, #2352]	; 149c4 <__aeabi_d2iz+0x2a20>
   14090:	e5832000 	str	r2, [r3]
   14094:	e59f38f8 	ldr	r3, [pc, #2296]	; 14994 <__aeabi_d2iz+0x29f0>
   14098:	e5932000 	ldr	r2, [r3]
   1409c:	e59f3928 	ldr	r3, [pc, #2344]	; 149cc <__aeabi_d2iz+0x2a28>
   140a0:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   140a4:	e59f3914 	ldr	r3, [pc, #2324]	; 149c0 <__aeabi_d2iz+0x2a1c>
   140a8:	e5933000 	ldr	r3, [r3]
   140ac:	e1a00002 	mov	r0, r2
   140b0:	e1a01003 	mov	r1, r3
   140b4:	eb0013be 	bl	18fb4 <__aeabi_fmul>
   140b8:	e1a03000 	mov	r3, r0
   140bc:	e1a02003 	mov	r2, r3
   140c0:	e59f38e8 	ldr	r3, [pc, #2280]	; 149b0 <__aeabi_d2iz+0x2a0c>
   140c4:	e5933000 	ldr	r3, [r3]
   140c8:	e1a00002 	mov	r0, r2
   140cc:	e1a01003 	mov	r1, r3
   140d0:	eb0013b7 	bl	18fb4 <__aeabi_fmul>
   140d4:	e1a03000 	mov	r3, r0
   140d8:	e1a02003 	mov	r2, r3
   140dc:	e59f38ec 	ldr	r3, [pc, #2284]	; 149d0 <__aeabi_d2iz+0x2a2c>
   140e0:	e5933000 	ldr	r3, [r3]
   140e4:	e1a00002 	mov	r0, r2
   140e8:	e1a01003 	mov	r1, r3
   140ec:	eb001308 	bl	18d14 <__addsf3>
   140f0:	e1a03000 	mov	r3, r0
   140f4:	e1a02003 	mov	r2, r3
   140f8:	e59f38d0 	ldr	r3, [pc, #2256]	; 149d0 <__aeabi_d2iz+0x2a2c>
   140fc:	e5832000 	str	r2, [r3]
   14100:	e59f3888 	ldr	r3, [pc, #2184]	; 14990 <__aeabi_d2iz+0x29ec>
   14104:	e5932000 	ldr	r2, [r3]
   14108:	e59f38c4 	ldr	r3, [pc, #2244]	; 149d4 <__aeabi_d2iz+0x2a30>
   1410c:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   14110:	e59f38a0 	ldr	r3, [pc, #2208]	; 149b8 <__aeabi_d2iz+0x2a14>
   14114:	e5933000 	ldr	r3, [r3]
   14118:	e1a00002 	mov	r0, r2
   1411c:	e1a01003 	mov	r1, r3
   14120:	eb0013a3 	bl	18fb4 <__aeabi_fmul>
   14124:	e1a03000 	mov	r3, r0
   14128:	e1a02003 	mov	r2, r3
   1412c:	e59f387c 	ldr	r3, [pc, #2172]	; 149b0 <__aeabi_d2iz+0x2a0c>
   14130:	e5933000 	ldr	r3, [r3]
   14134:	e1a00002 	mov	r0, r2
   14138:	e1a01003 	mov	r1, r3
   1413c:	eb00139c 	bl	18fb4 <__aeabi_fmul>
   14140:	e1a03000 	mov	r3, r0
   14144:	e1a02003 	mov	r2, r3
   14148:	e59f3888 	ldr	r3, [pc, #2184]	; 149d8 <__aeabi_d2iz+0x2a34>
   1414c:	e5933000 	ldr	r3, [r3]
   14150:	e1a00002 	mov	r0, r2
   14154:	e1a01003 	mov	r1, r3
   14158:	eb0012ed 	bl	18d14 <__addsf3>
   1415c:	e1a03000 	mov	r3, r0
   14160:	e1a02003 	mov	r2, r3
   14164:	e59f386c 	ldr	r3, [pc, #2156]	; 149d8 <__aeabi_d2iz+0x2a34>
   14168:	e5832000 	str	r2, [r3]
   1416c:	e59f3868 	ldr	r3, [pc, #2152]	; 149dc <__aeabi_d2iz+0x2a38>
   14170:	e5933000 	ldr	r3, [r3]
   14174:	e1a00003 	mov	r0, r3
   14178:	e59f1860 	ldr	r1, [pc, #2144]	; 149e0 <__aeabi_d2iz+0x2a3c>
   1417c:	eb00144e 	bl	192bc <__cmpsf2>
   14180:	e1a03000 	mov	r3, r0
   14184:	e3530000 	cmp	r3, #0	; 0x0
   14188:	0a000000 	beq	14190 <__aeabi_d2iz+0x21ec>
   1418c:	ea000063 	b	14320 <__aeabi_d2iz+0x237c>
   14190:	e59f37fc 	ldr	r3, [pc, #2044]	; 14994 <__aeabi_d2iz+0x29f0>
   14194:	e5933000 	ldr	r3, [r3]
   14198:	e3530001 	cmp	r3, #1	; 0x1
   1419c:	1a00005f 	bne	14320 <__aeabi_d2iz+0x237c>
   141a0:	e59f37e8 	ldr	r3, [pc, #2024]	; 14990 <__aeabi_d2iz+0x29ec>
   141a4:	e5933000 	ldr	r3, [r3]
   141a8:	e3530001 	cmp	r3, #1	; 0x1
   141ac:	1a000009 	bne	141d8 <__aeabi_d2iz+0x2234>
   141b0:	e59f37d8 	ldr	r3, [pc, #2008]	; 14990 <__aeabi_d2iz+0x29ec>
   141b4:	e5931000 	ldr	r1, [r3]
   141b8:	e59f37d0 	ldr	r3, [pc, #2000]	; 14990 <__aeabi_d2iz+0x29ec>
   141bc:	e5933000 	ldr	r3, [r3]
   141c0:	e2432001 	sub	r2, r3, #1	; 0x1
   141c4:	e59f3818 	ldr	r3, [pc, #2072]	; 149e4 <__aeabi_d2iz+0x2a40>
   141c8:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   141cc:	e59f3810 	ldr	r3, [pc, #2064]	; 149e4 <__aeabi_d2iz+0x2a40>
   141d0:	e7832101 	str	r2, [r3, r1, lsl #2]
   141d4:	ea000029 	b	14280 <__aeabi_d2iz+0x22dc>
   141d8:	e59f37b0 	ldr	r3, [pc, #1968]	; 14990 <__aeabi_d2iz+0x29ec>
   141dc:	e5934000 	ldr	r4, [r3]
   141e0:	e59f37a8 	ldr	r3, [pc, #1960]	; 14990 <__aeabi_d2iz+0x29ec>
   141e4:	e5933000 	ldr	r3, [r3]
   141e8:	e2432001 	sub	r2, r3, #1	; 0x1
   141ec:	e59f37f0 	ldr	r3, [pc, #2032]	; 149e4 <__aeabi_d2iz+0x2a40>
   141f0:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   141f4:	e59f37ec 	ldr	r3, [pc, #2028]	; 149e8 <__aeabi_d2iz+0x2a44>
   141f8:	e5933000 	ldr	r3, [r3]
   141fc:	e1a00002 	mov	r0, r2
   14200:	e1a01003 	mov	r1, r3
   14204:	eb00136a 	bl	18fb4 <__aeabi_fmul>
   14208:	e1a03000 	mov	r3, r0
   1420c:	e1a05003 	mov	r5, r3
   14210:	e59f377c 	ldr	r3, [pc, #1916]	; 14994 <__aeabi_d2iz+0x29f0>
   14214:	e5932000 	ldr	r2, [r3]
   14218:	e59f3770 	ldr	r3, [pc, #1904]	; 14990 <__aeabi_d2iz+0x29ec>
   1421c:	e5931000 	ldr	r1, [r3]
   14220:	e59f07c4 	ldr	r0, [pc, #1988]	; 149ec <__aeabi_d2iz+0x2a48>
   14224:	e1a03002 	mov	r3, r2
   14228:	e1a03083 	mov	r3, r3, lsl #1
   1422c:	e0833002 	add	r3, r3, r2
   14230:	e1a03103 	mov	r3, r3, lsl #2
   14234:	e0833002 	add	r3, r3, r2
   14238:	e0833001 	add	r3, r3, r1
   1423c:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   14240:	e59f3748 	ldr	r3, [pc, #1864]	; 14990 <__aeabi_d2iz+0x29ec>
   14244:	e5933000 	ldr	r3, [r3]
   14248:	e2432002 	sub	r2, r3, #2	; 0x2
   1424c:	e59f3790 	ldr	r3, [pc, #1936]	; 149e4 <__aeabi_d2iz+0x2a40>
   14250:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   14254:	e1a00001 	mov	r0, r1
   14258:	e1a01003 	mov	r1, r3
   1425c:	eb001354 	bl	18fb4 <__aeabi_fmul>
   14260:	e1a03000 	mov	r3, r0
   14264:	e1a00005 	mov	r0, r5
   14268:	e1a01003 	mov	r1, r3
   1426c:	eb0012a7 	bl	18d10 <__aeabi_fsub>
   14270:	e1a03000 	mov	r3, r0
   14274:	e1a02003 	mov	r2, r3
   14278:	e59f3764 	ldr	r3, [pc, #1892]	; 149e4 <__aeabi_d2iz+0x2a40>
   1427c:	e7832104 	str	r2, [r3, r4, lsl #2]
   14280:	e59f3708 	ldr	r3, [pc, #1800]	; 14990 <__aeabi_d2iz+0x29ec>
   14284:	e5932000 	ldr	r2, [r3]
   14288:	e59f3754 	ldr	r3, [pc, #1876]	; 149e4 <__aeabi_d2iz+0x2a40>
   1428c:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   14290:	e59f3714 	ldr	r3, [pc, #1812]	; 149ac <__aeabi_d2iz+0x2a08>
   14294:	e5933000 	ldr	r3, [r3]
   14298:	e1a00002 	mov	r0, r2
   1429c:	e1a01003 	mov	r1, r3
   142a0:	eb001343 	bl	18fb4 <__aeabi_fmul>
   142a4:	e1a03000 	mov	r3, r0
   142a8:	e1a02003 	mov	r2, r3
   142ac:	e59f373c 	ldr	r3, [pc, #1852]	; 149f0 <__aeabi_d2iz+0x2a4c>
   142b0:	e5832000 	str	r2, [r3]
   142b4:	e59f36d8 	ldr	r3, [pc, #1752]	; 14994 <__aeabi_d2iz+0x29f0>
   142b8:	e5932000 	ldr	r2, [r3]
   142bc:	e59f3708 	ldr	r3, [pc, #1800]	; 149cc <__aeabi_d2iz+0x2a28>
   142c0:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   142c4:	e59f36f4 	ldr	r3, [pc, #1780]	; 149c0 <__aeabi_d2iz+0x2a1c>
   142c8:	e5933000 	ldr	r3, [r3]
   142cc:	e1a00002 	mov	r0, r2
   142d0:	e1a01003 	mov	r1, r3
   142d4:	eb001336 	bl	18fb4 <__aeabi_fmul>
   142d8:	e1a03000 	mov	r3, r0
   142dc:	e1a02003 	mov	r2, r3
   142e0:	e59f3708 	ldr	r3, [pc, #1800]	; 149f0 <__aeabi_d2iz+0x2a4c>
   142e4:	e5933000 	ldr	r3, [r3]
   142e8:	e1a00002 	mov	r0, r2
   142ec:	e1a01003 	mov	r1, r3
   142f0:	eb00132f 	bl	18fb4 <__aeabi_fmul>
   142f4:	e1a03000 	mov	r3, r0
   142f8:	e1a02003 	mov	r2, r3
   142fc:	e59f36f0 	ldr	r3, [pc, #1776]	; 149f4 <__aeabi_d2iz+0x2a50>
   14300:	e5933000 	ldr	r3, [r3]
   14304:	e1a00002 	mov	r0, r2
   14308:	e1a01003 	mov	r1, r3
   1430c:	eb001280 	bl	18d14 <__addsf3>
   14310:	e1a03000 	mov	r3, r0
   14314:	e1a02003 	mov	r2, r3
   14318:	e59f36d4 	ldr	r3, [pc, #1748]	; 149f4 <__aeabi_d2iz+0x2a50>
   1431c:	e5832000 	str	r2, [r3]
   14320:	e59f36d0 	ldr	r3, [pc, #1744]	; 149f8 <__aeabi_d2iz+0x2a54>
   14324:	e5933000 	ldr	r3, [r3]
   14328:	e2432001 	sub	r2, r3, #1	; 0x1
   1432c:	e59f36c4 	ldr	r3, [pc, #1732]	; 149f8 <__aeabi_d2iz+0x2a54>
   14330:	e5832000 	str	r2, [r3]
   14334:	e59f3658 	ldr	r3, [pc, #1624]	; 14994 <__aeabi_d2iz+0x29f0>
   14338:	e5932000 	ldr	r2, [r3]
   1433c:	e59f36b8 	ldr	r3, [pc, #1720]	; 149fc <__aeabi_d2iz+0x2a58>
   14340:	e5933000 	ldr	r3, [r3]
   14344:	e0822003 	add	r2, r2, r3
   14348:	e59f3644 	ldr	r3, [pc, #1604]	; 14994 <__aeabi_d2iz+0x29f0>
   1434c:	e5832000 	str	r2, [r3]
   14350:	e59f36a0 	ldr	r3, [pc, #1696]	; 149f8 <__aeabi_d2iz+0x2a54>
   14354:	e5933000 	ldr	r3, [r3]
   14358:	e3530000 	cmp	r3, #0	; 0x0
   1435c:	cafffc3f 	bgt	13460 <__aeabi_d2iz+0x14bc>
   14360:	e59f3628 	ldr	r3, [pc, #1576]	; 14990 <__aeabi_d2iz+0x29ec>
   14364:	e5933000 	ldr	r3, [r3]
   14368:	e2832001 	add	r2, r3, #1	; 0x1
   1436c:	e59f361c 	ldr	r3, [pc, #1564]	; 14990 <__aeabi_d2iz+0x29ec>
   14370:	e5832000 	str	r2, [r3]
   14374:	e59f3614 	ldr	r3, [pc, #1556]	; 14990 <__aeabi_d2iz+0x29ec>
   14378:	e5932000 	ldr	r2, [r3]
   1437c:	e59f367c 	ldr	r3, [pc, #1660]	; 14a00 <__aeabi_d2iz+0x2a5c>
   14380:	e5933000 	ldr	r3, [r3]
   14384:	e1520003 	cmp	r2, r3
   14388:	dafffc11 	ble	133d4 <__aeabi_d2iz+0x1430>
   1438c:	e59f3648 	ldr	r3, [pc, #1608]	; 149dc <__aeabi_d2iz+0x2a38>
   14390:	e5933000 	ldr	r3, [r3]
   14394:	e1a00003 	mov	r0, r3
   14398:	e59f1640 	ldr	r1, [pc, #1600]	; 149e0 <__aeabi_d2iz+0x2a3c>
   1439c:	eb0013c6 	bl	192bc <__cmpsf2>
   143a0:	e1a03000 	mov	r3, r0
   143a4:	e3530000 	cmp	r3, #0	; 0x0
   143a8:	0a000000 	beq	143b0 <__aeabi_d2iz+0x240c>
   143ac:	ea000004 	b	143c4 <__aeabi_d2iz+0x2420>
   143b0:	e59f363c 	ldr	r3, [pc, #1596]	; 149f4 <__aeabi_d2iz+0x2a50>
   143b4:	e5932000 	ldr	r2, [r3]
   143b8:	e59f3610 	ldr	r3, [pc, #1552]	; 149d0 <__aeabi_d2iz+0x2a2c>
   143bc:	e5832000 	str	r2, [r3]
   143c0:	ea00000a 	b	143f0 <__aeabi_d2iz+0x244c>
   143c4:	e59f3604 	ldr	r3, [pc, #1540]	; 149d0 <__aeabi_d2iz+0x2a2c>
   143c8:	e5932000 	ldr	r2, [r3]
   143cc:	e59f3608 	ldr	r3, [pc, #1544]	; 149dc <__aeabi_d2iz+0x2a38>
   143d0:	e5933000 	ldr	r3, [r3]
   143d4:	e1a00002 	mov	r0, r2
   143d8:	e1a01003 	mov	r1, r3
   143dc:	eb00135a 	bl	1914c <__aeabi_fdiv>
   143e0:	e1a03000 	mov	r3, r0
   143e4:	e1a02003 	mov	r2, r3
   143e8:	e59f35e0 	ldr	r3, [pc, #1504]	; 149d0 <__aeabi_d2iz+0x2a2c>
   143ec:	e5832000 	str	r2, [r3]
   143f0:	e59f35cc 	ldr	r3, [pc, #1484]	; 149c4 <__aeabi_d2iz+0x2a20>
   143f4:	e5933000 	ldr	r3, [r3]
   143f8:	e2232102 	eor	r2, r3, #-2147483648	; 0x80000000
   143fc:	e59f3600 	ldr	r3, [pc, #1536]	; 14a04 <__aeabi_d2iz+0x2a60>
   14400:	e5933000 	ldr	r3, [r3]
   14404:	e1a00002 	mov	r0, r2
   14408:	e1a01003 	mov	r1, r3
   1440c:	eb0012e8 	bl	18fb4 <__aeabi_fmul>
   14410:	e1a03000 	mov	r3, r0
   14414:	e1a04003 	mov	r4, r3
   14418:	e59f35b8 	ldr	r3, [pc, #1464]	; 149d8 <__aeabi_d2iz+0x2a34>
   1441c:	e5932000 	ldr	r2, [r3]
   14420:	e59f35e0 	ldr	r3, [pc, #1504]	; 14a08 <__aeabi_d2iz+0x2a64>
   14424:	e5933000 	ldr	r3, [r3]
   14428:	e1a00002 	mov	r0, r2
   1442c:	e1a01003 	mov	r1, r3
   14430:	eb0012df 	bl	18fb4 <__aeabi_fmul>
   14434:	e1a03000 	mov	r3, r0
   14438:	e1a00004 	mov	r0, r4
   1443c:	e1a01003 	mov	r1, r3
   14440:	eb001232 	bl	18d10 <__aeabi_fsub>
   14444:	e1a03000 	mov	r3, r0
   14448:	e1a02003 	mov	r2, r3
   1444c:	e59f35b8 	ldr	r3, [pc, #1464]	; 14a0c <__aeabi_d2iz+0x2a68>
   14450:	e5832000 	str	r2, [r3]
   14454:	e59f3574 	ldr	r3, [pc, #1396]	; 149d0 <__aeabi_d2iz+0x2a2c>
   14458:	e5932000 	ldr	r2, [r3]
   1445c:	e59f35ac 	ldr	r3, [pc, #1452]	; 14a10 <__aeabi_d2iz+0x2a6c>
   14460:	e5832000 	str	r2, [r3]
   14464:	e59f3558 	ldr	r3, [pc, #1368]	; 149c4 <__aeabi_d2iz+0x2a20>
   14468:	e5932000 	ldr	r2, [r3]
   1446c:	e59f3594 	ldr	r3, [pc, #1428]	; 14a08 <__aeabi_d2iz+0x2a64>
   14470:	e5933000 	ldr	r3, [r3]
   14474:	e1a00002 	mov	r0, r2
   14478:	e1a01003 	mov	r1, r3
   1447c:	eb0012cc 	bl	18fb4 <__aeabi_fmul>
   14480:	e1a03000 	mov	r3, r0
   14484:	e1a04003 	mov	r4, r3
   14488:	e59f3548 	ldr	r3, [pc, #1352]	; 149d8 <__aeabi_d2iz+0x2a34>
   1448c:	e5932000 	ldr	r2, [r3]
   14490:	e59f356c 	ldr	r3, [pc, #1388]	; 14a04 <__aeabi_d2iz+0x2a60>
   14494:	e5933000 	ldr	r3, [r3]
   14498:	e1a00002 	mov	r0, r2
   1449c:	e1a01003 	mov	r1, r3
   144a0:	eb0012c3 	bl	18fb4 <__aeabi_fmul>
   144a4:	e1a03000 	mov	r3, r0
   144a8:	e1a00004 	mov	r0, r4
   144ac:	e1a01003 	mov	r1, r3
   144b0:	eb001216 	bl	18d10 <__aeabi_fsub>
   144b4:	e1a03000 	mov	r3, r0
   144b8:	e1a02003 	mov	r2, r3
   144bc:	e59f3550 	ldr	r3, [pc, #1360]	; 14a14 <__aeabi_d2iz+0x2a70>
   144c0:	e5832000 	str	r2, [r3]
   144c4:	e59f3540 	ldr	r3, [pc, #1344]	; 14a0c <__aeabi_d2iz+0x2a68>
   144c8:	e5932000 	ldr	r2, [r3]
   144cc:	e59f3538 	ldr	r3, [pc, #1336]	; 14a0c <__aeabi_d2iz+0x2a68>
   144d0:	e5933000 	ldr	r3, [r3]
   144d4:	e1a00002 	mov	r0, r2
   144d8:	e1a01003 	mov	r1, r3
   144dc:	eb0012b4 	bl	18fb4 <__aeabi_fmul>
   144e0:	e1a03000 	mov	r3, r0
   144e4:	e1a04003 	mov	r4, r3
   144e8:	e59f3520 	ldr	r3, [pc, #1312]	; 14a10 <__aeabi_d2iz+0x2a6c>
   144ec:	e5932000 	ldr	r2, [r3]
   144f0:	e59f3518 	ldr	r3, [pc, #1304]	; 14a10 <__aeabi_d2iz+0x2a6c>
   144f4:	e5933000 	ldr	r3, [r3]
   144f8:	e1a00002 	mov	r0, r2
   144fc:	e1a01003 	mov	r1, r3
   14500:	eb0012ab 	bl	18fb4 <__aeabi_fmul>
   14504:	e1a03000 	mov	r3, r0
   14508:	e1a00004 	mov	r0, r4
   1450c:	e1a01003 	mov	r1, r3
   14510:	eb0011ff 	bl	18d14 <__addsf3>
   14514:	e1a03000 	mov	r3, r0
   14518:	e1a00003 	mov	r0, r3
   1451c:	ebfff4f9 	bl	11908 <__aeabi_f2d>
   14520:	e1a03000 	mov	r3, r0
   14524:	e1a04001 	mov	r4, r1
   14528:	e1a00003 	mov	r0, r3
   1452c:	e1a01004 	mov	r1, r4
   14530:	eb0013d6 	bl	19490 <__sqrt_from_arm>
   14534:	e1a03000 	mov	r3, r0
   14538:	e1a04001 	mov	r4, r1
   1453c:	e1a00003 	mov	r0, r3
   14540:	e1a01004 	mov	r1, r4
   14544:	eb0011c7 	bl	18c68 <__aeabi_d2f>
   14548:	e1a02000 	mov	r2, r0
   1454c:	e59f34c4 	ldr	r3, [pc, #1220]	; 14a18 <__aeabi_d2iz+0x2a74>
   14550:	e5832000 	str	r2, [r3]
   14554:	e59f34bc 	ldr	r3, [pc, #1212]	; 14a18 <__aeabi_d2iz+0x2a74>
   14558:	e5932000 	ldr	r2, [r3]
   1455c:	e59f34b4 	ldr	r3, [pc, #1204]	; 14a18 <__aeabi_d2iz+0x2a74>
   14560:	e5933000 	ldr	r3, [r3]
   14564:	e1a00002 	mov	r0, r2
   14568:	e1a01003 	mov	r1, r3
   1456c:	eb001290 	bl	18fb4 <__aeabi_fmul>
   14570:	e1a03000 	mov	r3, r0
   14574:	e1a04003 	mov	r4, r3
   14578:	e59f3494 	ldr	r3, [pc, #1172]	; 14a14 <__aeabi_d2iz+0x2a70>
   1457c:	e5932000 	ldr	r2, [r3]
   14580:	e59f348c 	ldr	r3, [pc, #1164]	; 14a14 <__aeabi_d2iz+0x2a70>
   14584:	e5933000 	ldr	r3, [r3]
   14588:	e1a00002 	mov	r0, r2
   1458c:	e1a01003 	mov	r1, r3
   14590:	eb001287 	bl	18fb4 <__aeabi_fmul>
   14594:	e1a03000 	mov	r3, r0
   14598:	e1a00004 	mov	r0, r4
   1459c:	e1a01003 	mov	r1, r3
   145a0:	eb0011db 	bl	18d14 <__addsf3>
   145a4:	e1a03000 	mov	r3, r0
   145a8:	e1a00003 	mov	r0, r3
   145ac:	ebfff4d5 	bl	11908 <__aeabi_f2d>
   145b0:	e1a03000 	mov	r3, r0
   145b4:	e1a04001 	mov	r4, r1
   145b8:	e1a00003 	mov	r0, r3
   145bc:	e1a01004 	mov	r1, r4
   145c0:	eb0013b2 	bl	19490 <__sqrt_from_arm>
   145c4:	e1a03000 	mov	r3, r0
   145c8:	e1a04001 	mov	r4, r1
   145cc:	e1a00003 	mov	r0, r3
   145d0:	e1a01004 	mov	r1, r4
   145d4:	eb0011a3 	bl	18c68 <__aeabi_d2f>
   145d8:	e1a02000 	mov	r2, r0
   145dc:	e59b3014 	ldr	r3, [fp, #20]
   145e0:	e5832000 	str	r2, [r3]
   145e4:	e59f3424 	ldr	r3, [pc, #1060]	; 14a10 <__aeabi_d2iz+0x2a6c>
   145e8:	e5933000 	ldr	r3, [r3]
   145ec:	e1a00003 	mov	r0, r3
   145f0:	ebfff4c4 	bl	11908 <__aeabi_f2d>
   145f4:	e1a05000 	mov	r5, r0
   145f8:	e1a06001 	mov	r6, r1
   145fc:	e59f3408 	ldr	r3, [pc, #1032]	; 14a0c <__aeabi_d2iz+0x2a68>
   14600:	e5933000 	ldr	r3, [r3]
   14604:	e1a00003 	mov	r0, r3
   14608:	ebfff4be 	bl	11908 <__aeabi_f2d>
   1460c:	e1a03000 	mov	r3, r0
   14610:	e1a04001 	mov	r4, r1
   14614:	e1a00005 	mov	r0, r5
   14618:	e1a01006 	mov	r1, r6
   1461c:	e1a02003 	mov	r2, r3
   14620:	e1a03004 	mov	r3, r4
   14624:	eb00139f 	bl	194a8 <__atan2_from_arm>
   14628:	e1a05000 	mov	r5, r0
   1462c:	e1a06001 	mov	r6, r1
   14630:	e59f33e4 	ldr	r3, [pc, #996]	; 14a1c <__aeabi_d2iz+0x2a78>
   14634:	e5933000 	ldr	r3, [r3]
   14638:	e1a00003 	mov	r0, r3
   1463c:	ebfff4b1 	bl	11908 <__aeabi_f2d>
   14640:	e1a03000 	mov	r3, r0
   14644:	e1a04001 	mov	r4, r1
   14648:	e1a00005 	mov	r0, r5
   1464c:	e1a01006 	mov	r1, r6
   14650:	e1a02003 	mov	r2, r3
   14654:	e1a03004 	mov	r3, r4
   14658:	ebfff57e 	bl	11c58 <__aeabi_ddiv>
   1465c:	e1a03000 	mov	r3, r0
   14660:	e1a04001 	mov	r4, r1
   14664:	e1a00003 	mov	r0, r3
   14668:	e1a01004 	mov	r1, r4
   1466c:	eb00117d 	bl	18c68 <__aeabi_d2f>
   14670:	e1a02000 	mov	r2, r0
   14674:	e59b300c 	ldr	r3, [fp, #12]
   14678:	e5832000 	str	r2, [r3]
   1467c:	e59f3390 	ldr	r3, [pc, #912]	; 14a14 <__aeabi_d2iz+0x2a70>
   14680:	e5933000 	ldr	r3, [r3]
   14684:	e1a00003 	mov	r0, r3
   14688:	ebfff49e 	bl	11908 <__aeabi_f2d>
   1468c:	e1a05000 	mov	r5, r0
   14690:	e1a06001 	mov	r6, r1
   14694:	e59f337c 	ldr	r3, [pc, #892]	; 14a18 <__aeabi_d2iz+0x2a74>
   14698:	e5933000 	ldr	r3, [r3]
   1469c:	e1a00003 	mov	r0, r3
   146a0:	ebfff498 	bl	11908 <__aeabi_f2d>
   146a4:	e1a03000 	mov	r3, r0
   146a8:	e1a04001 	mov	r4, r1
   146ac:	e1a00005 	mov	r0, r5
   146b0:	e1a01006 	mov	r1, r6
   146b4:	e1a02003 	mov	r2, r3
   146b8:	e1a03004 	mov	r3, r4
   146bc:	eb001379 	bl	194a8 <__atan2_from_arm>
   146c0:	e1a05000 	mov	r5, r0
   146c4:	e1a06001 	mov	r6, r1
   146c8:	e59f334c 	ldr	r3, [pc, #844]	; 14a1c <__aeabi_d2iz+0x2a78>
   146cc:	e5933000 	ldr	r3, [r3]
   146d0:	e1a00003 	mov	r0, r3
   146d4:	ebfff48b 	bl	11908 <__aeabi_f2d>
   146d8:	e1a03000 	mov	r3, r0
   146dc:	e1a04001 	mov	r4, r1
   146e0:	e1a00005 	mov	r0, r5
   146e4:	e1a01006 	mov	r1, r6
   146e8:	e1a02003 	mov	r2, r3
   146ec:	e1a03004 	mov	r3, r4
   146f0:	ebfff558 	bl	11c58 <__aeabi_ddiv>
   146f4:	e1a03000 	mov	r3, r0
   146f8:	e1a04001 	mov	r4, r1
   146fc:	e1a00003 	mov	r0, r3
   14700:	e1a01004 	mov	r1, r4
   14704:	eb001157 	bl	18c68 <__aeabi_d2f>
   14708:	e1a02000 	mov	r2, r0
   1470c:	e59b3010 	ldr	r3, [fp, #16]
   14710:	e5832000 	str	r2, [r3]
   14714:	e59b2018 	ldr	r2, [fp, #24]
   14718:	e59f3300 	ldr	r3, [pc, #768]	; 14a20 <__aeabi_d2iz+0x2a7c>
   1471c:	e5823000 	str	r3, [r2]
   14720:	e51b302c 	ldr	r3, [fp, #-44]
   14724:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   14728:	e1a00003 	mov	r0, r3
   1472c:	e59f12f0 	ldr	r1, [pc, #752]	; 14a24 <__aeabi_d2iz+0x2a80>
   14730:	eb0012dd 	bl	192ac <__gesf2>
   14734:	e1a03000 	mov	r3, r0
   14738:	e3530000 	cmp	r3, #0	; 0x0
   1473c:	aa000000 	bge	14744 <__aeabi_d2iz+0x27a0>
   14740:	ea000083 	b	14954 <__aeabi_d2iz+0x29b0>
   14744:	e51b002c 	ldr	r0, [fp, #-44]
   14748:	e59f1290 	ldr	r1, [pc, #656]	; 149e0 <__aeabi_d2iz+0x2a3c>
   1474c:	eb0012d6 	bl	192ac <__gesf2>
   14750:	e1a03000 	mov	r3, r0
   14754:	e3530000 	cmp	r3, #0	; 0x0
   14758:	ca000000 	bgt	14760 <__aeabi_d2iz+0x27bc>
   1475c:	ea00000f 	b	147a0 <__aeabi_d2iz+0x27fc>
   14760:	e59b0004 	ldr	r0, [fp, #4]
   14764:	e59f1274 	ldr	r1, [pc, #628]	; 149e0 <__aeabi_d2iz+0x2a3c>
   14768:	eb0012cf 	bl	192ac <__gesf2>
   1476c:	e1a03000 	mov	r3, r0
   14770:	e3530000 	cmp	r3, #0	; 0x0
   14774:	aa000000 	bge	1477c <__aeabi_d2iz+0x27d8>
   14778:	ea000008 	b	147a0 <__aeabi_d2iz+0x27fc>
   1477c:	e59b300c 	ldr	r3, [fp, #12]
   14780:	e5933000 	ldr	r3, [r3]
   14784:	e1a00003 	mov	r0, r3
   14788:	e59b1004 	ldr	r1, [fp, #4]
   1478c:	eb00115f 	bl	18d10 <__aeabi_fsub>
   14790:	e1a03000 	mov	r3, r0
   14794:	e1a02003 	mov	r2, r3
   14798:	e59b3018 	ldr	r3, [fp, #24]
   1479c:	e5832000 	str	r2, [r3]
   147a0:	e51b002c 	ldr	r0, [fp, #-44]
   147a4:	e59f1234 	ldr	r1, [pc, #564]	; 149e0 <__aeabi_d2iz+0x2a3c>
   147a8:	eb0012bf 	bl	192ac <__gesf2>
   147ac:	e1a03000 	mov	r3, r0
   147b0:	e3530000 	cmp	r3, #0	; 0x0
   147b4:	ca000000 	bgt	147bc <__aeabi_d2iz+0x2818>
   147b8:	ea000011 	b	14804 <__aeabi_d2iz+0x2860>
   147bc:	e59b0004 	ldr	r0, [fp, #4]
   147c0:	e59f1218 	ldr	r1, [pc, #536]	; 149e0 <__aeabi_d2iz+0x2a3c>
   147c4:	eb0012ba 	bl	192b4 <__lesf2>
   147c8:	e1a03000 	mov	r3, r0
   147cc:	e3530000 	cmp	r3, #0	; 0x0
   147d0:	ba000000 	blt	147d8 <__aeabi_d2iz+0x2834>
   147d4:	ea00000a 	b	14804 <__aeabi_d2iz+0x2860>
   147d8:	e59b300c 	ldr	r3, [fp, #12]
   147dc:	e5932000 	ldr	r2, [r3]
   147e0:	e59b3004 	ldr	r3, [fp, #4]
   147e4:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   147e8:	e1a00002 	mov	r0, r2
   147ec:	e1a01003 	mov	r1, r3
   147f0:	eb001147 	bl	18d14 <__addsf3>
   147f4:	e1a03000 	mov	r3, r0
   147f8:	e1a02003 	mov	r2, r3
   147fc:	e59b3018 	ldr	r3, [fp, #24]
   14800:	e5832000 	str	r2, [r3]
   14804:	e51b002c 	ldr	r0, [fp, #-44]
   14808:	e59f11d0 	ldr	r1, [pc, #464]	; 149e0 <__aeabi_d2iz+0x2a3c>
   1480c:	eb0012a8 	bl	192b4 <__lesf2>
   14810:	e1a03000 	mov	r3, r0
   14814:	e3530000 	cmp	r3, #0	; 0x0
   14818:	ba000000 	blt	14820 <__aeabi_d2iz+0x287c>
   1481c:	ea00000f 	b	14860 <__aeabi_d2iz+0x28bc>
   14820:	e59b0004 	ldr	r0, [fp, #4]
   14824:	e59f11b4 	ldr	r1, [pc, #436]	; 149e0 <__aeabi_d2iz+0x2a3c>
   14828:	eb00129f 	bl	192ac <__gesf2>
   1482c:	e1a03000 	mov	r3, r0
   14830:	e3530000 	cmp	r3, #0	; 0x0
   14834:	aa000000 	bge	1483c <__aeabi_d2iz+0x2898>
   14838:	ea000008 	b	14860 <__aeabi_d2iz+0x28bc>
   1483c:	e59b300c 	ldr	r3, [fp, #12]
   14840:	e5933000 	ldr	r3, [r3]
   14844:	e1a00003 	mov	r0, r3
   14848:	e59b1004 	ldr	r1, [fp, #4]
   1484c:	eb001130 	bl	18d14 <__addsf3>
   14850:	e1a03000 	mov	r3, r0
   14854:	e1a02003 	mov	r2, r3
   14858:	e59b3018 	ldr	r3, [fp, #24]
   1485c:	e5832000 	str	r2, [r3]
   14860:	e51b002c 	ldr	r0, [fp, #-44]
   14864:	e59f1174 	ldr	r1, [pc, #372]	; 149e0 <__aeabi_d2iz+0x2a3c>
   14868:	eb001291 	bl	192b4 <__lesf2>
   1486c:	e1a03000 	mov	r3, r0
   14870:	e3530000 	cmp	r3, #0	; 0x0
   14874:	ba000000 	blt	1487c <__aeabi_d2iz+0x28d8>
   14878:	ea000011 	b	148c4 <__aeabi_d2iz+0x2920>
   1487c:	e59b0004 	ldr	r0, [fp, #4]
   14880:	e59f1158 	ldr	r1, [pc, #344]	; 149e0 <__aeabi_d2iz+0x2a3c>
   14884:	eb00128a 	bl	192b4 <__lesf2>
   14888:	e1a03000 	mov	r3, r0
   1488c:	e3530000 	cmp	r3, #0	; 0x0
   14890:	ba000000 	blt	14898 <__aeabi_d2iz+0x28f4>
   14894:	ea00000a 	b	148c4 <__aeabi_d2iz+0x2920>
   14898:	e59b300c 	ldr	r3, [fp, #12]
   1489c:	e5932000 	ldr	r2, [r3]
   148a0:	e59b3004 	ldr	r3, [fp, #4]
   148a4:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   148a8:	e1a00002 	mov	r0, r2
   148ac:	e1a01003 	mov	r1, r3
   148b0:	eb001116 	bl	18d10 <__aeabi_fsub>
   148b4:	e1a03000 	mov	r3, r0
   148b8:	e1a02003 	mov	r2, r3
   148bc:	e59b3018 	ldr	r3, [fp, #24]
   148c0:	e5832000 	str	r2, [r3]
   148c4:	e59b3018 	ldr	r3, [fp, #24]
   148c8:	e5933000 	ldr	r3, [r3]
   148cc:	e1a00003 	mov	r0, r3
   148d0:	e59f1150 	ldr	r1, [pc, #336]	; 14a28 <__aeabi_d2iz+0x2a84>
   148d4:	eb001274 	bl	192ac <__gesf2>
   148d8:	e1a03000 	mov	r3, r0
   148dc:	e3530000 	cmp	r3, #0	; 0x0
   148e0:	ca000000 	bgt	148e8 <__aeabi_d2iz+0x2944>
   148e4:	ea000008 	b	1490c <__aeabi_d2iz+0x2968>
   148e8:	e59b3018 	ldr	r3, [fp, #24]
   148ec:	e5933000 	ldr	r3, [r3]
   148f0:	e1a00003 	mov	r0, r3
   148f4:	e59f1130 	ldr	r1, [pc, #304]	; 14a2c <__aeabi_d2iz+0x2a88>
   148f8:	eb001104 	bl	18d10 <__aeabi_fsub>
   148fc:	e1a03000 	mov	r3, r0
   14900:	e1a02003 	mov	r2, r3
   14904:	e59b3018 	ldr	r3, [fp, #24]
   14908:	e5832000 	str	r2, [r3]
   1490c:	e59b3018 	ldr	r3, [fp, #24]
   14910:	e5933000 	ldr	r3, [r3]
   14914:	e1a00003 	mov	r0, r3
   14918:	e59f1110 	ldr	r1, [pc, #272]	; 14a30 <__aeabi_d2iz+0x2a8c>
   1491c:	eb001264 	bl	192b4 <__lesf2>
   14920:	e1a03000 	mov	r3, r0
   14924:	e3530000 	cmp	r3, #0	; 0x0
   14928:	ba000000 	blt	14930 <__aeabi_d2iz+0x298c>
   1492c:	ea000008 	b	14954 <__aeabi_d2iz+0x29b0>
   14930:	e59b3018 	ldr	r3, [fp, #24]
   14934:	e5933000 	ldr	r3, [r3]
   14938:	e1a00003 	mov	r0, r3
   1493c:	e59f10e8 	ldr	r1, [pc, #232]	; 14a2c <__aeabi_d2iz+0x2a88>
   14940:	eb0010f3 	bl	18d14 <__addsf3>
   14944:	e1a03000 	mov	r3, r0
   14948:	e1a02003 	mov	r2, r3
   1494c:	e59b3018 	ldr	r3, [fp, #24]
   14950:	e5832000 	str	r2, [r3]
   14954:	e59f20d8 	ldr	r2, [pc, #216]	; 14a34 <__aeabi_d2iz+0x2a90>
   14958:	e59b3008 	ldr	r3, [fp, #8]
   1495c:	e5823000 	str	r3, [r2]
   14960:	e59f20d0 	ldr	r2, [pc, #208]	; 14a38 <__aeabi_d2iz+0x2a94>
   14964:	e51b3028 	ldr	r3, [fp, #-40]
   14968:	e5823000 	str	r3, [r2]
   1496c:	e59f20c8 	ldr	r2, [pc, #200]	; 14a3c <__aeabi_d2iz+0x2a98>
   14970:	e51b302c 	ldr	r3, [fp, #-44]
   14974:	e5823000 	str	r3, [r2]
   14978:	e59f20c0 	ldr	r2, [pc, #192]	; 14a40 <__aeabi_d2iz+0x2a9c>
   1497c:	e59b3004 	ldr	r3, [fp, #4]
   14980:	e5823000 	str	r3, [r2]
   14984:	e24bd01c 	sub	sp, fp, #28	; 0x1c
   14988:	e89d68f0 	ldmia	sp, {r4, r5, r6, r7, fp, sp, lr}
   1498c:	e12fff1e 	bx	lr
   14990:	40001ef8 	strmid	r1, [r0], -r8
   14994:	40001ef4 	strmid	r1, [r0], -r4
   14998:	40000858 	andmi	r0, r0, r8, asr r8
   1499c:	40000afc 	strmid	r0, [r0], -ip
   149a0:	40001304 	andmi	r1, r0, r4, lsl #6
   149a4:	40001c3c 	andmi	r1, r0, ip, lsr ip
   149a8:	40000854 	andmi	r0, r0, r4, asr r8
   149ac:	400012b4 	strmih	r1, [r0], -r4
   149b0:	400012a0 	andmi	r1, r0, r0, lsr #5
   149b4:	4000168c 	andmi	r1, r0, ip, lsl #13
   149b8:	4000129c 	mulmi	r0, ip, r2
   149bc:	400016c0 	andmi	r1, r0, r0, asr #13
   149c0:	40001298 	mulmi	r0, r8, r2
   149c4:	400012ac 	andmi	r1, r0, ip, lsr #5
   149c8:	40001998 	mulmi	r0, r8, r9
   149cc:	40001624 	andmi	r1, r0, r4, lsr #12
   149d0:	400012a8 	andmi	r1, r0, r8, lsr #5
   149d4:	40001658 	andmi	r1, r0, r8, asr r6
   149d8:	400012b0 	strmih	r1, [r0], -r0
   149dc:	400012d0 	ldrmid	r1, [r0], -r0
   149e0:	00000000 	andeq	r0, r0, r0
   149e4:	400015f0 	strmid	r1, [r0], -r0
   149e8:	400012d4 	ldrmid	r1, [r0], -r4
   149ec:	4000134c 	andmi	r1, r0, ip, asr #6
   149f0:	40001294 	mulmi	r0, r4, r2
   149f4:	400012a4 	andmi	r1, r0, r4, lsr #5
   149f8:	40001ee0 	andmi	r1, r0, r0, ror #29
   149fc:	40001ee4 	andmi	r1, r0, r4, ror #29
   14a00:	40001efc 	strmid	r1, [r0], -ip
   14a04:	400012c0 	andmi	r1, r0, r0, asr #5
   14a08:	400012bc 	strmih	r1, [r0], -ip
   14a0c:	40001290 	mulmi	r0, r0, r2
   14a10:	4000128c 	andmi	r1, r0, ip, lsl #5
   14a14:	40001288 	andmi	r1, r0, r8, lsl #5
   14a18:	40001284 	andmi	r1, r0, r4, lsl #5
   14a1c:	40001344 	andmi	r1, r0, r4, asr #6
   14a20:	c479c000 	ldrgtbt	ip, [r9]
   14a24:	425c0000 	submis	r0, ip, #0	; 0x0
   14a28:	43340000 	teqmi	r4, #0	; 0x0
   14a2c:	43b40000 	movmis	r0, #0	; 0x0
   14a30:	c3340000 	teqgt	r4, #0	; 0x0
   14a34:	40001314 	andmi	r1, r0, r4, lsl r3
   14a38:	40001310 	andmi	r1, r0, r0, lsl r3
   14a3c:	4000130c 	andmi	r1, r0, ip, lsl #6
   14a40:	40001308 	andmi	r1, r0, r8, lsl #6

00014a44 <geomag>:
   14a44:	e1a0c00d 	mov	ip, sp
   14a48:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   14a4c:	e24cb004 	sub	fp, ip, #4	; 0x4
   14a50:	e24dd01c 	sub	sp, sp, #28	; 0x1c
   14a54:	e50b0010 	str	r0, [fp, #-16]
   14a58:	e59f3048 	ldr	r3, [pc, #72]	; 14aa8 <geomag+0x64>
   14a5c:	e58d3000 	str	r3, [sp]
   14a60:	e59f3040 	ldr	r3, [pc, #64]	; 14aa8 <geomag+0x64>
   14a64:	e58d3004 	str	r3, [sp, #4]
   14a68:	e3a03000 	mov	r3, #0	; 0x0
   14a6c:	e58d3008 	str	r3, [sp, #8]
   14a70:	e3a03000 	mov	r3, #0	; 0x0
   14a74:	e58d300c 	str	r3, [sp, #12]
   14a78:	e3a03000 	mov	r3, #0	; 0x0
   14a7c:	e58d3010 	str	r3, [sp, #16]
   14a80:	e3a03000 	mov	r3, #0	; 0x0
   14a84:	e58d3014 	str	r3, [sp, #20]
   14a88:	e3a00000 	mov	r0, #0	; 0x0
   14a8c:	e51b1010 	ldr	r1, [fp, #-16]
   14a90:	e59f2010 	ldr	r2, [pc, #16]	; 14aa8 <geomag+0x64>
   14a94:	e59f300c 	ldr	r3, [pc, #12]	; 14aa8 <geomag+0x64>
   14a98:	ebfff558 	bl	12000 <__aeabi_d2iz+0x5c>
   14a9c:	e24bd00c 	sub	sp, fp, #12	; 0xc
   14aa0:	e89d6800 	ldmia	sp, {fp, sp, lr}
   14aa4:	e12fff1e 	bx	lr
   14aa8:	00000000 	andeq	r0, r0, r0

00014aac <geomg1>:
   14aac:	e1a0c00d 	mov	ip, sp
   14ab0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   14ab4:	e24cb004 	sub	fp, ip, #4	; 0x4
   14ab8:	e24dd028 	sub	sp, sp, #40	; 0x28
   14abc:	e50b0010 	str	r0, [fp, #-16]
   14ac0:	e50b1014 	str	r1, [fp, #-20]
   14ac4:	e50b2018 	str	r2, [fp, #-24]
   14ac8:	e50b301c 	str	r3, [fp, #-28]
   14acc:	e51b3018 	ldr	r3, [fp, #-24]
   14ad0:	e58d3000 	str	r3, [sp]
   14ad4:	e51b301c 	ldr	r3, [fp, #-28]
   14ad8:	e58d3004 	str	r3, [sp, #4]
   14adc:	e59b3004 	ldr	r3, [fp, #4]
   14ae0:	e58d3008 	str	r3, [sp, #8]
   14ae4:	e59b3008 	ldr	r3, [fp, #8]
   14ae8:	e58d300c 	str	r3, [sp, #12]
   14aec:	e59b300c 	ldr	r3, [fp, #12]
   14af0:	e58d3010 	str	r3, [sp, #16]
   14af4:	e59b3010 	ldr	r3, [fp, #16]
   14af8:	e58d3014 	str	r3, [sp, #20]
   14afc:	e3a00001 	mov	r0, #1	; 0x1
   14b00:	e3a01000 	mov	r1, #0	; 0x0
   14b04:	e51b2010 	ldr	r2, [fp, #-16]
   14b08:	e51b3014 	ldr	r3, [fp, #-20]
   14b0c:	ebfff53b 	bl	12000 <__aeabi_d2iz+0x5c>
   14b10:	e24bd00c 	sub	sp, fp, #12	; 0xc
   14b14:	e89d6800 	ldmia	sp, {fp, sp, lr}
   14b18:	e12fff1e 	bx	lr

00014b1c <getDeclination>:
   14b1c:	e1a0c00d 	mov	ip, sp
   14b20:	e92dd9f0 	stmdb	sp!, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
   14b24:	e24cb004 	sub	fp, ip, #4	; 0x4
   14b28:	e24dd060 	sub	sp, sp, #96	; 0x60
   14b2c:	e50b0060 	str	r0, [fp, #-96]
   14b30:	e50b1064 	str	r1, [fp, #-100]
   14b34:	e50b2068 	str	r2, [fp, #-104]
   14b38:	e50b306c 	str	r3, [fp, #-108]
   14b3c:	e59f36ac 	ldr	r3, [pc, #1708]	; 151f0 <getDeclination+0x6d4>
   14b40:	e50b3038 	str	r3, [fp, #-56]
   14b44:	e59f36a8 	ldr	r3, [pc, #1704]	; 151f4 <getDeclination+0x6d8>
   14b48:	e50b3034 	str	r3, [fp, #-52]
   14b4c:	e59f36a4 	ldr	r3, [pc, #1700]	; 151f8 <getDeclination+0x6dc>
   14b50:	e50b302c 	str	r3, [fp, #-44]
   14b54:	e59f26a0 	ldr	r2, [pc, #1696]	; 151fc <getDeclination+0x6e0>
   14b58:	e3a0300c 	mov	r3, #12	; 0xc
   14b5c:	e5823000 	str	r3, [r2]
   14b60:	e3a03000 	mov	r3, #0	; 0x0
   14b64:	e50b305c 	str	r3, [fp, #-92]
   14b68:	e59f3690 	ldr	r3, [pc, #1680]	; 15200 <getDeclination+0x6e4>
   14b6c:	e50b3028 	str	r3, [fp, #-40]
   14b70:	e3a03000 	mov	r3, #0	; 0x0
   14b74:	e50b3058 	str	r3, [fp, #-88]
   14b78:	e59f3680 	ldr	r3, [pc, #1664]	; 15200 <getDeclination+0x6e4>
   14b7c:	e50b3024 	str	r3, [fp, #-36]
   14b80:	e3a03000 	mov	r3, #0	; 0x0
   14b84:	e50b3054 	str	r3, [fp, #-84]
   14b88:	e59f066c 	ldr	r0, [pc, #1644]	; 151fc <getDeclination+0x6e0>
   14b8c:	ebffffac 	bl	14a44 <geomag>
   14b90:	e51b0060 	ldr	r0, [fp, #-96]
   14b94:	eb0010cf 	bl	18ed8 <__aeabi_i2f>
   14b98:	e1a03000 	mov	r3, r0
   14b9c:	e1a00003 	mov	r0, r3
   14ba0:	e59f165c 	ldr	r1, [pc, #1628]	; 15204 <getDeclination+0x6e8>
   14ba4:	eb001168 	bl	1914c <__aeabi_fdiv>
   14ba8:	e1a03000 	mov	r3, r0
   14bac:	e1a02003 	mov	r2, r3
   14bb0:	e59f3650 	ldr	r3, [pc, #1616]	; 15208 <getDeclination+0x6ec>
   14bb4:	e5832000 	str	r2, [r3]
   14bb8:	e51b0064 	ldr	r0, [fp, #-100]
   14bbc:	eb0010c5 	bl	18ed8 <__aeabi_i2f>
   14bc0:	e1a03000 	mov	r3, r0
   14bc4:	e1a00003 	mov	r0, r3
   14bc8:	e59f1634 	ldr	r1, [pc, #1588]	; 15204 <getDeclination+0x6e8>
   14bcc:	eb00115e 	bl	1914c <__aeabi_fdiv>
   14bd0:	e1a03000 	mov	r3, r0
   14bd4:	e1a02003 	mov	r2, r3
   14bd8:	e59f362c 	ldr	r3, [pc, #1580]	; 1520c <getDeclination+0x6f0>
   14bdc:	e5832000 	str	r2, [r3]
   14be0:	e51b0068 	ldr	r0, [fp, #-104]
   14be4:	eb0010bb 	bl	18ed8 <__aeabi_i2f>
   14be8:	e1a02000 	mov	r2, r0
   14bec:	e59f361c 	ldr	r3, [pc, #1564]	; 15210 <getDeclination+0x6f4>
   14bf0:	e5832000 	str	r2, [r3]
   14bf4:	e59f3614 	ldr	r3, [pc, #1556]	; 15210 <getDeclination+0x6f4>
   14bf8:	e5933000 	ldr	r3, [r3]
   14bfc:	e1a00003 	mov	r0, r3
   14c00:	e59f160c 	ldr	r1, [pc, #1548]	; 15214 <getDeclination+0x6f8>
   14c04:	eb001150 	bl	1914c <__aeabi_fdiv>
   14c08:	e1a03000 	mov	r3, r0
   14c0c:	e1a02003 	mov	r2, r3
   14c10:	e59f3600 	ldr	r3, [pc, #1536]	; 15218 <getDeclination+0x6fc>
   14c14:	e5832000 	str	r2, [r3]
   14c18:	e51b0034 	ldr	r0, [fp, #-52]
   14c1c:	e51b102c 	ldr	r1, [fp, #-44]
   14c20:	eb00103b 	bl	18d14 <__addsf3>
   14c24:	e1a03000 	mov	r3, r0
   14c28:	e50b3030 	str	r3, [fp, #-48]
   14c2c:	e51b006c 	ldr	r0, [fp, #-108]
   14c30:	eb0010a8 	bl	18ed8 <__aeabi_i2f>
   14c34:	e1a02000 	mov	r2, r0
   14c38:	e59f35dc 	ldr	r3, [pc, #1500]	; 1521c <getDeclination+0x700>
   14c3c:	e5832000 	str	r2, [r3]
   14c40:	e59f35d0 	ldr	r3, [pc, #1488]	; 15218 <getDeclination+0x6fc>
   14c44:	e5932000 	ldr	r2, [r3]
   14c48:	e59f35b8 	ldr	r3, [pc, #1464]	; 15208 <getDeclination+0x6ec>
   14c4c:	e5931000 	ldr	r1, [r3]
   14c50:	e59f35b4 	ldr	r3, [pc, #1460]	; 1520c <getDeclination+0x6f0>
   14c54:	e593c000 	ldr	ip, [r3]
   14c58:	e59f35bc 	ldr	r3, [pc, #1468]	; 1521c <getDeclination+0x700>
   14c5c:	e593e000 	ldr	lr, [r3]
   14c60:	e59f35b8 	ldr	r3, [pc, #1464]	; 15220 <getDeclination+0x704>
   14c64:	e58d3000 	str	r3, [sp]
   14c68:	e59f35b4 	ldr	r3, [pc, #1460]	; 15224 <getDeclination+0x708>
   14c6c:	e58d3004 	str	r3, [sp, #4]
   14c70:	e59f35b0 	ldr	r3, [pc, #1456]	; 15228 <getDeclination+0x70c>
   14c74:	e58d3008 	str	r3, [sp, #8]
   14c78:	e59f35ac 	ldr	r3, [pc, #1452]	; 1522c <getDeclination+0x710>
   14c7c:	e58d300c 	str	r3, [sp, #12]
   14c80:	e1a00002 	mov	r0, r2
   14c84:	e1a0200c 	mov	r2, ip
   14c88:	e1a0300e 	mov	r3, lr
   14c8c:	ebffff86 	bl	14aac <geomg1>
   14c90:	e59f3584 	ldr	r3, [pc, #1412]	; 1521c <getDeclination+0x700>
   14c94:	e5932000 	ldr	r2, [r3]
   14c98:	e59f3590 	ldr	r3, [pc, #1424]	; 15230 <getDeclination+0x714>
   14c9c:	e5832000 	str	r2, [r3]
   14ca0:	e59f3578 	ldr	r3, [pc, #1400]	; 15220 <getDeclination+0x704>
   14ca4:	e5932000 	ldr	r2, [r3]
   14ca8:	e59f3584 	ldr	r3, [pc, #1412]	; 15234 <getDeclination+0x718>
   14cac:	e5832000 	str	r2, [r3]
   14cb0:	e59f356c 	ldr	r3, [pc, #1388]	; 15224 <getDeclination+0x708>
   14cb4:	e5932000 	ldr	r2, [r3]
   14cb8:	e59f3578 	ldr	r3, [pc, #1400]	; 15238 <getDeclination+0x71c>
   14cbc:	e5832000 	str	r2, [r3]
   14cc0:	e59f3560 	ldr	r3, [pc, #1376]	; 15228 <getDeclination+0x70c>
   14cc4:	e5932000 	ldr	r2, [r3]
   14cc8:	e59f356c 	ldr	r3, [pc, #1388]	; 1523c <getDeclination+0x720>
   14ccc:	e5832000 	str	r2, [r3]
   14cd0:	e59f3564 	ldr	r3, [pc, #1380]	; 1523c <getDeclination+0x720>
   14cd4:	e5933000 	ldr	r3, [r3]
   14cd8:	e1a00003 	mov	r0, r3
   14cdc:	ebfff309 	bl	11908 <__aeabi_f2d>
   14ce0:	e1a07000 	mov	r7, r0
   14ce4:	e1a08001 	mov	r8, r1
   14ce8:	e59f3544 	ldr	r3, [pc, #1348]	; 15234 <getDeclination+0x718>
   14cec:	e5933000 	ldr	r3, [r3]
   14cf0:	e1a00003 	mov	r0, r3
   14cf4:	e51b1038 	ldr	r1, [fp, #-56]
   14cf8:	eb0010ad 	bl	18fb4 <__aeabi_fmul>
   14cfc:	e1a03000 	mov	r3, r0
   14d00:	e1a00003 	mov	r0, r3
   14d04:	ebfff2ff 	bl	11908 <__aeabi_f2d>
   14d08:	e1a03000 	mov	r3, r0
   14d0c:	e1a04001 	mov	r4, r1
   14d10:	e1a00003 	mov	r0, r3
   14d14:	e1a01004 	mov	r1, r4
   14d18:	eb0011c7 	bl	1943c <__cos_from_arm>
   14d1c:	e1a05000 	mov	r5, r0
   14d20:	e1a06001 	mov	r6, r1
   14d24:	e59f350c 	ldr	r3, [pc, #1292]	; 15238 <getDeclination+0x71c>
   14d28:	e5933000 	ldr	r3, [r3]
   14d2c:	e1a00003 	mov	r0, r3
   14d30:	e51b1038 	ldr	r1, [fp, #-56]
   14d34:	eb00109e 	bl	18fb4 <__aeabi_fmul>
   14d38:	e1a03000 	mov	r3, r0
   14d3c:	e1a00003 	mov	r0, r3
   14d40:	ebfff2f0 	bl	11908 <__aeabi_f2d>
   14d44:	e1a03000 	mov	r3, r0
   14d48:	e1a04001 	mov	r4, r1
   14d4c:	e1a00003 	mov	r0, r3
   14d50:	e1a01004 	mov	r1, r4
   14d54:	eb0011b8 	bl	1943c <__cos_from_arm>
   14d58:	e1a03000 	mov	r3, r0
   14d5c:	e1a04001 	mov	r4, r1
   14d60:	e1a00005 	mov	r0, r5
   14d64:	e1a01006 	mov	r1, r6
   14d68:	e1a02003 	mov	r2, r3
   14d6c:	e1a03004 	mov	r3, r4
   14d70:	ebfff314 	bl	119c8 <__aeabi_dmul>
   14d74:	e1a03000 	mov	r3, r0
   14d78:	e1a04001 	mov	r4, r1
   14d7c:	e1a00007 	mov	r0, r7
   14d80:	e1a01008 	mov	r1, r8
   14d84:	e1a02003 	mov	r2, r3
   14d88:	e1a03004 	mov	r3, r4
   14d8c:	ebfff30d 	bl	119c8 <__aeabi_dmul>
   14d90:	e1a03000 	mov	r3, r0
   14d94:	e1a04001 	mov	r4, r1
   14d98:	e1a00003 	mov	r0, r3
   14d9c:	e1a01004 	mov	r1, r4
   14da0:	eb000fb0 	bl	18c68 <__aeabi_d2f>
   14da4:	e1a03000 	mov	r3, r0
   14da8:	e50b3050 	str	r3, [fp, #-80]
   14dac:	e59f3488 	ldr	r3, [pc, #1160]	; 1523c <getDeclination+0x720>
   14db0:	e5933000 	ldr	r3, [r3]
   14db4:	e1a00003 	mov	r0, r3
   14db8:	ebfff2d2 	bl	11908 <__aeabi_f2d>
   14dbc:	e1a07000 	mov	r7, r0
   14dc0:	e1a08001 	mov	r8, r1
   14dc4:	e59f346c 	ldr	r3, [pc, #1132]	; 15238 <getDeclination+0x71c>
   14dc8:	e5933000 	ldr	r3, [r3]
   14dcc:	e1a00003 	mov	r0, r3
   14dd0:	e51b1038 	ldr	r1, [fp, #-56]
   14dd4:	eb001076 	bl	18fb4 <__aeabi_fmul>
   14dd8:	e1a03000 	mov	r3, r0
   14ddc:	e1a00003 	mov	r0, r3
   14de0:	ebfff2c8 	bl	11908 <__aeabi_f2d>
   14de4:	e1a03000 	mov	r3, r0
   14de8:	e1a04001 	mov	r4, r1
   14dec:	e1a00003 	mov	r0, r3
   14df0:	e1a01004 	mov	r1, r4
   14df4:	eb001190 	bl	1943c <__cos_from_arm>
   14df8:	e1a05000 	mov	r5, r0
   14dfc:	e1a06001 	mov	r6, r1
   14e00:	e59f342c 	ldr	r3, [pc, #1068]	; 15234 <getDeclination+0x718>
   14e04:	e5933000 	ldr	r3, [r3]
   14e08:	e1a00003 	mov	r0, r3
   14e0c:	e51b1038 	ldr	r1, [fp, #-56]
   14e10:	eb001067 	bl	18fb4 <__aeabi_fmul>
   14e14:	e1a03000 	mov	r3, r0
   14e18:	e1a00003 	mov	r0, r3
   14e1c:	ebfff2b9 	bl	11908 <__aeabi_f2d>
   14e20:	e1a03000 	mov	r3, r0
   14e24:	e1a04001 	mov	r4, r1
   14e28:	e1a00003 	mov	r0, r3
   14e2c:	e1a01004 	mov	r1, r4
   14e30:	eb001199 	bl	1949c <__sin_from_arm>
   14e34:	e1a03000 	mov	r3, r0
   14e38:	e1a04001 	mov	r4, r1
   14e3c:	e1a00005 	mov	r0, r5
   14e40:	e1a01006 	mov	r1, r6
   14e44:	e1a02003 	mov	r2, r3
   14e48:	e1a03004 	mov	r3, r4
   14e4c:	ebfff2dd 	bl	119c8 <__aeabi_dmul>
   14e50:	e1a03000 	mov	r3, r0
   14e54:	e1a04001 	mov	r4, r1
   14e58:	e1a00007 	mov	r0, r7
   14e5c:	e1a01008 	mov	r1, r8
   14e60:	e1a02003 	mov	r2, r3
   14e64:	e1a03004 	mov	r3, r4
   14e68:	ebfff2d6 	bl	119c8 <__aeabi_dmul>
   14e6c:	e1a03000 	mov	r3, r0
   14e70:	e1a04001 	mov	r4, r1
   14e74:	e1a00003 	mov	r0, r3
   14e78:	e1a01004 	mov	r1, r4
   14e7c:	eb000f79 	bl	18c68 <__aeabi_d2f>
   14e80:	e1a03000 	mov	r3, r0
   14e84:	e50b304c 	str	r3, [fp, #-76]
   14e88:	e59f33ac 	ldr	r3, [pc, #940]	; 1523c <getDeclination+0x720>
   14e8c:	e5933000 	ldr	r3, [r3]
   14e90:	e1a00003 	mov	r0, r3
   14e94:	ebfff29b 	bl	11908 <__aeabi_f2d>
   14e98:	e1a05000 	mov	r5, r0
   14e9c:	e1a06001 	mov	r6, r1
   14ea0:	e59f3390 	ldr	r3, [pc, #912]	; 15238 <getDeclination+0x71c>
   14ea4:	e5933000 	ldr	r3, [r3]
   14ea8:	e1a00003 	mov	r0, r3
   14eac:	e51b1038 	ldr	r1, [fp, #-56]
   14eb0:	eb00103f 	bl	18fb4 <__aeabi_fmul>
   14eb4:	e1a03000 	mov	r3, r0
   14eb8:	e1a00003 	mov	r0, r3
   14ebc:	ebfff291 	bl	11908 <__aeabi_f2d>
   14ec0:	e1a03000 	mov	r3, r0
   14ec4:	e1a04001 	mov	r4, r1
   14ec8:	e1a00003 	mov	r0, r3
   14ecc:	e1a01004 	mov	r1, r4
   14ed0:	eb001171 	bl	1949c <__sin_from_arm>
   14ed4:	e1a03000 	mov	r3, r0
   14ed8:	e1a04001 	mov	r4, r1
   14edc:	e1a00005 	mov	r0, r5
   14ee0:	e1a01006 	mov	r1, r6
   14ee4:	e1a02003 	mov	r2, r3
   14ee8:	e1a03004 	mov	r3, r4
   14eec:	ebfff2b5 	bl	119c8 <__aeabi_dmul>
   14ef0:	e1a03000 	mov	r3, r0
   14ef4:	e1a04001 	mov	r4, r1
   14ef8:	e1a00003 	mov	r0, r3
   14efc:	e1a01004 	mov	r1, r4
   14f00:	eb000f58 	bl	18c68 <__aeabi_d2f>
   14f04:	e1a03000 	mov	r3, r0
   14f08:	e50b3048 	str	r3, [fp, #-72]
   14f0c:	e59f3328 	ldr	r3, [pc, #808]	; 1523c <getDeclination+0x720>
   14f10:	e5933000 	ldr	r3, [r3]
   14f14:	e1a00003 	mov	r0, r3
   14f18:	ebfff27a 	bl	11908 <__aeabi_f2d>
   14f1c:	e1a05000 	mov	r5, r0
   14f20:	e1a06001 	mov	r6, r1
   14f24:	e59f330c 	ldr	r3, [pc, #780]	; 15238 <getDeclination+0x71c>
   14f28:	e5933000 	ldr	r3, [r3]
   14f2c:	e1a00003 	mov	r0, r3
   14f30:	e51b1038 	ldr	r1, [fp, #-56]
   14f34:	eb00101e 	bl	18fb4 <__aeabi_fmul>
   14f38:	e1a03000 	mov	r3, r0
   14f3c:	e1a00003 	mov	r0, r3
   14f40:	ebfff270 	bl	11908 <__aeabi_f2d>
   14f44:	e1a03000 	mov	r3, r0
   14f48:	e1a04001 	mov	r4, r1
   14f4c:	e1a00003 	mov	r0, r3
   14f50:	e1a01004 	mov	r1, r4
   14f54:	eb001138 	bl	1943c <__cos_from_arm>
   14f58:	e1a03000 	mov	r3, r0
   14f5c:	e1a04001 	mov	r4, r1
   14f60:	e1a00005 	mov	r0, r5
   14f64:	e1a01006 	mov	r1, r6
   14f68:	e1a02003 	mov	r2, r3
   14f6c:	e1a03004 	mov	r3, r4
   14f70:	ebfff294 	bl	119c8 <__aeabi_dmul>
   14f74:	e1a03000 	mov	r3, r0
   14f78:	e1a04001 	mov	r4, r1
   14f7c:	e1a00003 	mov	r0, r3
   14f80:	e1a01004 	mov	r1, r4
   14f84:	eb000f37 	bl	18c68 <__aeabi_d2f>
   14f88:	e1a03000 	mov	r3, r0
   14f8c:	e50b3044 	str	r3, [fp, #-68]
   14f90:	e51b0044 	ldr	r0, [fp, #-68]
   14f94:	e59f12a4 	ldr	r1, [pc, #676]	; 15240 <getDeclination+0x724>
   14f98:	eb0010c5 	bl	192b4 <__lesf2>
   14f9c:	e1a03000 	mov	r3, r0
   14fa0:	e3530000 	cmp	r3, #0	; 0x0
   14fa4:	ba000000 	blt	14fac <getDeclination+0x490>
   14fa8:	ea000005 	b	14fc4 <getDeclination+0x4a8>
   14fac:	e59f2280 	ldr	r2, [pc, #640]	; 15234 <getDeclination+0x718>
   14fb0:	e59f323c 	ldr	r3, [pc, #572]	; 151f4 <getDeclination+0x6d8>
   14fb4:	e5823000 	str	r3, [r2]
   14fb8:	e59f2284 	ldr	r2, [pc, #644]	; 15244 <getDeclination+0x728>
   14fbc:	e59f3230 	ldr	r3, [pc, #560]	; 151f4 <getDeclination+0x6d8>
   14fc0:	e5823000 	str	r3, [r2]
   14fc4:	e51b0044 	ldr	r0, [fp, #-68]
   14fc8:	e59f1244 	ldr	r1, [pc, #580]	; 15214 <getDeclination+0x6f8>
   14fcc:	eb0010b8 	bl	192b4 <__lesf2>
   14fd0:	e1a03000 	mov	r3, r0
   14fd4:	e3530000 	cmp	r3, #0	; 0x0
   14fd8:	ba000000 	blt	14fe0 <getDeclination+0x4c4>
   14fdc:	ea000006 	b	14ffc <getDeclination+0x4e0>
   14fe0:	e3a03000 	mov	r3, #0	; 0x0
   14fe4:	e50b305c 	str	r3, [fp, #-92]
   14fe8:	e3a03001 	mov	r3, #1	; 0x1
   14fec:	e50b3058 	str	r3, [fp, #-88]
   14ff0:	e51b3044 	ldr	r3, [fp, #-68]
   14ff4:	e50b3024 	str	r3, [fp, #-36]
   14ff8:	ea00000d 	b	15034 <getDeclination+0x518>
   14ffc:	e51b0044 	ldr	r0, [fp, #-68]
   15000:	e59f1240 	ldr	r1, [pc, #576]	; 15248 <getDeclination+0x72c>
   15004:	eb0010aa 	bl	192b4 <__lesf2>
   15008:	e1a03000 	mov	r3, r0
   1500c:	e3530000 	cmp	r3, #0	; 0x0
   15010:	ba000000 	blt	15018 <getDeclination+0x4fc>
   15014:	ea000006 	b	15034 <getDeclination+0x518>
   15018:	e51b3058 	ldr	r3, [fp, #-88]
   1501c:	e3530000 	cmp	r3, #0	; 0x0
   15020:	1a000003 	bne	15034 <getDeclination+0x518>
   15024:	e3a03001 	mov	r3, #1	; 0x1
   15028:	e50b305c 	str	r3, [fp, #-92]
   1502c:	e51b3044 	ldr	r3, [fp, #-68]
   15030:	e50b3028 	str	r3, [fp, #-40]
   15034:	e59f31cc 	ldr	r3, [pc, #460]	; 15208 <getDeclination+0x6ec>
   15038:	e5933000 	ldr	r3, [r3]
   1503c:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   15040:	e1a00003 	mov	r0, r3
   15044:	ebfff22f 	bl	11908 <__aeabi_f2d>
   15048:	e1a03000 	mov	r3, r0
   1504c:	e1a04001 	mov	r4, r1
   15050:	e3a00101 	mov	r0, #1073741824	; 0x40000000
   15054:	e2800856 	add	r0, r0, #5636096	; 0x560000
   15058:	e2800902 	add	r0, r0, #32768	; 0x8000
   1505c:	e3a01000 	mov	r1, #0	; 0x0
   15060:	e1a02003 	mov	r2, r3
   15064:	e1a03004 	mov	r3, r4
   15068:	ebfff14c 	bl	115a0 <__aeabi_dsub>
   1506c:	e1a03000 	mov	r3, r0
   15070:	e1a04001 	mov	r4, r1
   15074:	e1a00003 	mov	r0, r3
   15078:	e1a01004 	mov	r1, r4
   1507c:	e28f2f59 	add	r2, pc, #356	; 0x164
   15080:	e892000c 	ldmia	r2, {r2, r3}
   15084:	ebfff378 	bl	11e6c <__ledf2>
   15088:	e1a03000 	mov	r3, r0
   1508c:	e3530000 	cmp	r3, #0	; 0x0
   15090:	da000000 	ble	15098 <getDeclination+0x57c>
   15094:	ea000013 	b	150e8 <getDeclination+0x5cc>
   15098:	e59f3154 	ldr	r3, [pc, #340]	; 151f4 <getDeclination+0x6d8>
   1509c:	e50b3050 	str	r3, [fp, #-80]
   150a0:	e59f314c 	ldr	r3, [pc, #332]	; 151f4 <getDeclination+0x6d8>
   150a4:	e50b304c 	str	r3, [fp, #-76]
   150a8:	e59f2184 	ldr	r2, [pc, #388]	; 15234 <getDeclination+0x718>
   150ac:	e59f3140 	ldr	r3, [pc, #320]	; 151f4 <getDeclination+0x6d8>
   150b0:	e5823000 	str	r3, [r2]
   150b4:	e59f3138 	ldr	r3, [pc, #312]	; 151f4 <getDeclination+0x6d8>
   150b8:	e50b3040 	str	r3, [fp, #-64]
   150bc:	e59f3130 	ldr	r3, [pc, #304]	; 151f4 <getDeclination+0x6d8>
   150c0:	e50b303c 	str	r3, [fp, #-60]
   150c4:	e59f2178 	ldr	r2, [pc, #376]	; 15244 <getDeclination+0x728>
   150c8:	e59f3124 	ldr	r3, [pc, #292]	; 151f4 <getDeclination+0x6d8>
   150cc:	e5823000 	str	r3, [r2]
   150d0:	e3a03001 	mov	r3, #1	; 0x1
   150d4:	e50b3054 	str	r3, [fp, #-84]
   150d8:	e3a03000 	mov	r3, #0	; 0x0
   150dc:	e50b305c 	str	r3, [fp, #-92]
   150e0:	e3a03000 	mov	r3, #0	; 0x0
   150e4:	e50b3058 	str	r3, [fp, #-88]
   150e8:	e59b3004 	ldr	r3, [fp, #4]
   150ec:	e3a02000 	mov	r2, #0	; 0x0
   150f0:	e5832000 	str	r2, [r3]
   150f4:	e51b305c 	ldr	r3, [fp, #-92]
   150f8:	e3530000 	cmp	r3, #0	; 0x0
   150fc:	0a000004 	beq	15114 <getDeclination+0x5f8>
   15100:	e59b3004 	ldr	r3, [fp, #4]
   15104:	e5933000 	ldr	r3, [r3]
   15108:	e3832001 	orr	r2, r3, #1	; 0x1
   1510c:	e59b3004 	ldr	r3, [fp, #4]
   15110:	e5832000 	str	r2, [r3]
   15114:	e51b3058 	ldr	r3, [fp, #-88]
   15118:	e3530000 	cmp	r3, #0	; 0x0
   1511c:	0a000004 	beq	15134 <getDeclination+0x618>
   15120:	e59b3004 	ldr	r3, [fp, #4]
   15124:	e5933000 	ldr	r3, [r3]
   15128:	e3832002 	orr	r2, r3, #2	; 0x2
   1512c:	e59b3004 	ldr	r3, [fp, #4]
   15130:	e5832000 	str	r2, [r3]
   15134:	e51b3054 	ldr	r3, [fp, #-84]
   15138:	e3530000 	cmp	r3, #0	; 0x0
   1513c:	0a000007 	beq	15160 <getDeclination+0x644>
   15140:	e59b3004 	ldr	r3, [fp, #4]
   15144:	e5933000 	ldr	r3, [r3]
   15148:	e3832004 	orr	r2, r3, #4	; 0x4
   1514c:	e59b3004 	ldr	r3, [fp, #4]
   15150:	e5832000 	str	r2, [r3]
   15154:	e3a03000 	mov	r3, #0	; 0x0
   15158:	e50b3070 	str	r3, [fp, #-112]
   1515c:	ea00001c 	b	151d4 <getDeclination+0x6b8>
   15160:	e59f30d0 	ldr	r3, [pc, #208]	; 15238 <getDeclination+0x71c>
   15164:	e5933000 	ldr	r3, [r3]
   15168:	e1a00003 	mov	r0, r3
   1516c:	ebfff1e5 	bl	11908 <__aeabi_f2d>
   15170:	e1a03000 	mov	r3, r0
   15174:	e1a04001 	mov	r4, r1
   15178:	e1a00003 	mov	r0, r3
   1517c:	e1a01004 	mov	r1, r4
   15180:	e3a02101 	mov	r2, #1073741824	; 0x40000000
   15184:	e2822709 	add	r2, r2, #2359296	; 0x240000
   15188:	e3a03000 	mov	r3, #0	; 0x0
   1518c:	ebfff20d 	bl	119c8 <__aeabi_dmul>
   15190:	e1a03000 	mov	r3, r0
   15194:	e1a04001 	mov	r4, r1
   15198:	e1a00003 	mov	r0, r3
   1519c:	e1a01004 	mov	r1, r4
   151a0:	ebfff37f 	bl	11fa4 <__aeabi_d2iz>
   151a4:	e1a02000 	mov	r2, r0
   151a8:	e59f309c 	ldr	r3, [pc, #156]	; 1524c <getDeclination+0x730>
   151ac:	e5832000 	str	r2, [r3]
   151b0:	e59f307c 	ldr	r3, [pc, #124]	; 15234 <getDeclination+0x718>
   151b4:	e5933000 	ldr	r3, [r3]
   151b8:	e1a00003 	mov	r0, r3
   151bc:	e59f1050 	ldr	r1, [pc, #80]	; 15214 <getDeclination+0x6f8>
   151c0:	eb000f7b 	bl	18fb4 <__aeabi_fmul>
   151c4:	e1a03000 	mov	r3, r0
   151c8:	e1a00003 	mov	r0, r3
   151cc:	eb00107a 	bl	193bc <__aeabi_f2iz>
   151d0:	e50b0070 	str	r0, [fp, #-112]
   151d4:	e51b3070 	ldr	r3, [fp, #-112]
   151d8:	e1a00003 	mov	r0, r3
   151dc:	e24bd020 	sub	sp, fp, #32	; 0x20
   151e0:	e89d69f0 	ldmia	sp, {r4, r5, r6, r7, r8, fp, sp, lr}
   151e4:	e12fff1e 	bx	lr
   151e8:	3f50624d 	svccc	0x0050624d
   151ec:	d2f1a9fc 	rscles	sl, r1, #4128768	; 0x3f0000
   151f0:	3c8efa35 	fstmiascc	lr, {s30-s82}
   151f4:	00000000 	andeq	r0, r0, r0
   151f8:	40a00000 	adcmi	r0, r0, r0
   151fc:	40001f38 	andmi	r1, r0, r8, lsr pc
   15200:	47c34f80 	strmib	r4, [r3, r0, lsl #31]
   15204:	4b189680 	blmi	63ac0c <__ctors_end__+0x620730>
   15208:	40001f30 	andmi	r1, r0, r0, lsr pc
   1520c:	40001f2c 	andmi	r1, r0, ip, lsr #30
   15210:	40001f34 	andmi	r1, r0, r4, lsr pc
   15214:	447a0000 	ldrmibt	r0, [sl]
   15218:	40001f24 	andmi	r1, r0, r4, lsr #30
   1521c:	40001f20 	andmi	r1, r0, r0, lsr #30
   15220:	40001f1c 	andmi	r1, r0, ip, lsl pc
   15224:	40001f18 	andmi	r1, r0, r8, lsl pc
   15228:	40001f14 	andmi	r1, r0, r4, lsl pc
   1522c:	40001f10 	andmi	r1, r0, r0, lsl pc
   15230:	40001f0c 	andmi	r1, r0, ip, lsl #30
   15234:	40001f08 	andmi	r1, r0, r8, lsl #30
   15238:	40001f04 	andmi	r1, r0, r4, lsl #30
   1523c:	40001f00 	andmi	r1, r0, r0, lsl #30
   15240:	42c80000 	sbcmi	r0, r8, #0	; 0x0
   15244:	40001f28 	andmi	r1, r0, r8, lsr #30
   15248:	459c4000 	ldrmi	r4, [ip]
   1524c:	4000127c 	andmi	r1, r0, ip, ror r2

00015250 <uBloxSendMessage>:
   15250:	e1a0c00d 	mov	ip, sp
   15254:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   15258:	e24cb004 	sub	fp, ip, #4	; 0x4
   1525c:	e24dd01c 	sub	sp, sp, #28	; 0x1c
   15260:	e50b2024 	str	r2, [fp, #-36]
   15264:	e1a02003 	mov	r2, r3
   15268:	e1a03000 	mov	r3, r0
   1526c:	e54b301c 	strb	r3, [fp, #-28]
   15270:	e1a03001 	mov	r3, r1
   15274:	e54b3020 	strb	r3, [fp, #-32]
   15278:	e1a03002 	mov	r3, r2
   1527c:	e54b3028 	strb	r3, [fp, #-40]
   15280:	e3e0304a 	mvn	r3, #74	; 0x4a
   15284:	e54b3014 	strb	r3, [fp, #-20]
   15288:	e3a03062 	mov	r3, #98	; 0x62
   1528c:	e54b3013 	strb	r3, [fp, #-19]
   15290:	e3a03000 	mov	r3, #0	; 0x0
   15294:	e54b3011 	strb	r3, [fp, #-17]
   15298:	e3a03000 	mov	r3, #0	; 0x0
   1529c:	e54b3012 	strb	r3, [fp, #-18]
   152a0:	e55b2011 	ldrb	r2, [fp, #-17]
   152a4:	e55b301c 	ldrb	r3, [fp, #-28]
   152a8:	e0823003 	add	r3, r2, r3
   152ac:	e20330ff 	and	r3, r3, #255	; 0xff
   152b0:	e54b3011 	strb	r3, [fp, #-17]
   152b4:	e55b2012 	ldrb	r2, [fp, #-18]
   152b8:	e55b3011 	ldrb	r3, [fp, #-17]
   152bc:	e0823003 	add	r3, r2, r3
   152c0:	e20330ff 	and	r3, r3, #255	; 0xff
   152c4:	e54b3012 	strb	r3, [fp, #-18]
   152c8:	e55b2011 	ldrb	r2, [fp, #-17]
   152cc:	e55b3020 	ldrb	r3, [fp, #-32]
   152d0:	e0823003 	add	r3, r2, r3
   152d4:	e20330ff 	and	r3, r3, #255	; 0xff
   152d8:	e54b3011 	strb	r3, [fp, #-17]
   152dc:	e55b2012 	ldrb	r2, [fp, #-18]
   152e0:	e55b3011 	ldrb	r3, [fp, #-17]
   152e4:	e0823003 	add	r3, r2, r3
   152e8:	e20330ff 	and	r3, r3, #255	; 0xff
   152ec:	e54b3012 	strb	r3, [fp, #-18]
   152f0:	e55b2011 	ldrb	r2, [fp, #-17]
   152f4:	e55b3028 	ldrb	r3, [fp, #-40]
   152f8:	e0823003 	add	r3, r2, r3
   152fc:	e20330ff 	and	r3, r3, #255	; 0xff
   15300:	e54b3011 	strb	r3, [fp, #-17]
   15304:	e55b2012 	ldrb	r2, [fp, #-18]
   15308:	e55b3011 	ldrb	r3, [fp, #-17]
   1530c:	e0823003 	add	r3, r2, r3
   15310:	e20330ff 	and	r3, r3, #255	; 0xff
   15314:	e54b3012 	strb	r3, [fp, #-18]
   15318:	e55b3028 	ldrb	r3, [fp, #-40]
   1531c:	e1a03443 	mov	r3, r3, asr #8
   15320:	e20320ff 	and	r2, r3, #255	; 0xff
   15324:	e55b3011 	ldrb	r3, [fp, #-17]
   15328:	e0823003 	add	r3, r2, r3
   1532c:	e20330ff 	and	r3, r3, #255	; 0xff
   15330:	e54b3011 	strb	r3, [fp, #-17]
   15334:	e55b2012 	ldrb	r2, [fp, #-18]
   15338:	e55b3011 	ldrb	r3, [fp, #-17]
   1533c:	e0823003 	add	r3, r2, r3
   15340:	e20330ff 	and	r3, r3, #255	; 0xff
   15344:	e54b3012 	strb	r3, [fp, #-18]
   15348:	e3a03000 	mov	r3, #0	; 0x0
   1534c:	e50b3010 	str	r3, [fp, #-16]
   15350:	ea000010 	b	15398 <uBloxSendMessage+0x148>
   15354:	e51b3010 	ldr	r3, [fp, #-16]
   15358:	e1a02003 	mov	r2, r3
   1535c:	e51b3024 	ldr	r3, [fp, #-36]
   15360:	e0823003 	add	r3, r2, r3
   15364:	e5d32000 	ldrb	r2, [r3]
   15368:	e55b3011 	ldrb	r3, [fp, #-17]
   1536c:	e0823003 	add	r3, r2, r3
   15370:	e20330ff 	and	r3, r3, #255	; 0xff
   15374:	e54b3011 	strb	r3, [fp, #-17]
   15378:	e55b2012 	ldrb	r2, [fp, #-18]
   1537c:	e55b3011 	ldrb	r3, [fp, #-17]
   15380:	e0823003 	add	r3, r2, r3
   15384:	e20330ff 	and	r3, r3, #255	; 0xff
   15388:	e54b3012 	strb	r3, [fp, #-18]
   1538c:	e51b3010 	ldr	r3, [fp, #-16]
   15390:	e2833001 	add	r3, r3, #1	; 0x1
   15394:	e50b3010 	str	r3, [fp, #-16]
   15398:	e55b2028 	ldrb	r2, [fp, #-40]
   1539c:	e51b3010 	ldr	r3, [fp, #-16]
   153a0:	e1520003 	cmp	r2, r3
   153a4:	caffffea 	bgt	15354 <uBloxSendMessage+0x104>
   153a8:	e24b3014 	sub	r3, fp, #20	; 0x14
   153ac:	e1a00003 	mov	r0, r3
   153b0:	e3a01002 	mov	r1, #2	; 0x2
   153b4:	ebffc9c0 	bl	7abc <UART1_send>
   153b8:	e24b301c 	sub	r3, fp, #28	; 0x1c
   153bc:	e1a00003 	mov	r0, r3
   153c0:	e3a01001 	mov	r1, #1	; 0x1
   153c4:	ebffc9bc 	bl	7abc <UART1_send>
   153c8:	e24b3020 	sub	r3, fp, #32	; 0x20
   153cc:	e1a00003 	mov	r0, r3
   153d0:	e3a01001 	mov	r1, #1	; 0x1
   153d4:	ebffc9b8 	bl	7abc <UART1_send>
   153d8:	e55b3028 	ldrb	r3, [fp, #-40]
   153dc:	e54b3015 	strb	r3, [fp, #-21]
   153e0:	e24b3015 	sub	r3, fp, #21	; 0x15
   153e4:	e1a00003 	mov	r0, r3
   153e8:	e3a01001 	mov	r1, #1	; 0x1
   153ec:	ebffc9b2 	bl	7abc <UART1_send>
   153f0:	e55b3028 	ldrb	r3, [fp, #-40]
   153f4:	e1a03443 	mov	r3, r3, asr #8
   153f8:	e20330ff 	and	r3, r3, #255	; 0xff
   153fc:	e54b3015 	strb	r3, [fp, #-21]
   15400:	e24b3015 	sub	r3, fp, #21	; 0x15
   15404:	e1a00003 	mov	r0, r3
   15408:	e3a01001 	mov	r1, #1	; 0x1
   1540c:	ebffc9aa 	bl	7abc <UART1_send>
   15410:	e55b3028 	ldrb	r3, [fp, #-40]
   15414:	e51b0024 	ldr	r0, [fp, #-36]
   15418:	e1a01003 	mov	r1, r3
   1541c:	ebffc9a6 	bl	7abc <UART1_send>
   15420:	e24b3011 	sub	r3, fp, #17	; 0x11
   15424:	e1a00003 	mov	r0, r3
   15428:	e3a01001 	mov	r1, #1	; 0x1
   1542c:	ebffc9a2 	bl	7abc <UART1_send>
   15430:	e24b3012 	sub	r3, fp, #18	; 0x12
   15434:	e1a00003 	mov	r0, r3
   15438:	e3a01001 	mov	r1, #1	; 0x1
   1543c:	ebffc99e 	bl	7abc <UART1_send>
   15440:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   15444:	e2833801 	add	r3, r3, #65536	; 0x10000
   15448:	e2833014 	add	r3, r3, #20	; 0x14
   1544c:	e5933000 	ldr	r3, [r3]
   15450:	e2033040 	and	r3, r3, #64	; 0x40
   15454:	e3530000 	cmp	r3, #0	; 0x0
   15458:	0afffff8 	beq	15440 <uBloxSendMessage+0x1f0>
   1545c:	e24bd00c 	sub	sp, fp, #12	; 0xc
   15460:	e89d6800 	ldmia	sp, {fp, sp, lr}
   15464:	e12fff1e 	bx	lr

00015468 <pollMessageRate>:
   15468:	e1a0c00d 	mov	ip, sp
   1546c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   15470:	e24cb004 	sub	fp, ip, #4	; 0x4
   15474:	e24dd00c 	sub	sp, sp, #12	; 0xc
   15478:	e1a03000 	mov	r3, r0
   1547c:	e1a02001 	mov	r2, r1
   15480:	e54b3014 	strb	r3, [fp, #-20]
   15484:	e1a03002 	mov	r3, r2
   15488:	e54b3018 	strb	r3, [fp, #-24]
   1548c:	e55b3014 	ldrb	r3, [fp, #-20]
   15490:	e54b300e 	strb	r3, [fp, #-14]
   15494:	e55b3018 	ldrb	r3, [fp, #-24]
   15498:	e54b300d 	strb	r3, [fp, #-13]
   1549c:	e24b300e 	sub	r3, fp, #14	; 0xe
   154a0:	e3a00006 	mov	r0, #6	; 0x6
   154a4:	e3a01001 	mov	r1, #1	; 0x1
   154a8:	e1a02003 	mov	r2, r3
   154ac:	e3a03002 	mov	r3, #2	; 0x2
   154b0:	ebffff66 	bl	15250 <uBloxSendMessage>
   154b4:	e24bd00c 	sub	sp, fp, #12	; 0xc
   154b8:	e89d6800 	ldmia	sp, {fp, sp, lr}
   154bc:	e12fff1e 	bx	lr

000154c0 <setMessageRate>:
   154c0:	e1a0c00d 	mov	ip, sp
   154c4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   154c8:	e24cb004 	sub	fp, ip, #4	; 0x4
   154cc:	e24dd010 	sub	sp, sp, #16	; 0x10
   154d0:	e1a03000 	mov	r3, r0
   154d4:	e54b3014 	strb	r3, [fp, #-20]
   154d8:	e1a03001 	mov	r3, r1
   154dc:	e54b3018 	strb	r3, [fp, #-24]
   154e0:	e1a03002 	mov	r3, r2
   154e4:	e54b301c 	strb	r3, [fp, #-28]
   154e8:	e55b3014 	ldrb	r3, [fp, #-20]
   154ec:	e54b300f 	strb	r3, [fp, #-15]
   154f0:	e55b3018 	ldrb	r3, [fp, #-24]
   154f4:	e54b300e 	strb	r3, [fp, #-14]
   154f8:	e55b301c 	ldrb	r3, [fp, #-28]
   154fc:	e54b300d 	strb	r3, [fp, #-13]
   15500:	e24b300f 	sub	r3, fp, #15	; 0xf
   15504:	e3a00006 	mov	r0, #6	; 0x6
   15508:	e3a01001 	mov	r1, #1	; 0x1
   1550c:	e1a02003 	mov	r2, r3
   15510:	e3a03003 	mov	r3, #3	; 0x3
   15514:	ebffff4d 	bl	15250 <uBloxSendMessage>
   15518:	e24bd00c 	sub	sp, fp, #12	; 0xc
   1551c:	e89d6800 	ldmia	sp, {fp, sp, lr}
   15520:	e12fff1e 	bx	lr

00015524 <uBloxResetConfiguration>:
   15524:	e1a0c00d 	mov	ip, sp
   15528:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   1552c:	e24cb004 	sub	fp, ip, #4	; 0x4
   15530:	e24dd010 	sub	sp, sp, #16	; 0x10
   15534:	e3e03000 	mvn	r3, #0	; 0x0
   15538:	e54b3019 	strb	r3, [fp, #-25]
   1553c:	e3e03000 	mvn	r3, #0	; 0x0
   15540:	e54b3018 	strb	r3, [fp, #-24]
   15544:	e3a03000 	mov	r3, #0	; 0x0
   15548:	e54b3017 	strb	r3, [fp, #-23]
   1554c:	e3a03000 	mov	r3, #0	; 0x0
   15550:	e54b3016 	strb	r3, [fp, #-22]
   15554:	e3e03000 	mvn	r3, #0	; 0x0
   15558:	e54b3011 	strb	r3, [fp, #-17]
   1555c:	e3e03000 	mvn	r3, #0	; 0x0
   15560:	e54b3010 	strb	r3, [fp, #-16]
   15564:	e3a03000 	mov	r3, #0	; 0x0
   15568:	e54b300f 	strb	r3, [fp, #-15]
   1556c:	e3a03000 	mov	r3, #0	; 0x0
   15570:	e54b300e 	strb	r3, [fp, #-14]
   15574:	e3a03000 	mov	r3, #0	; 0x0
   15578:	e54b3015 	strb	r3, [fp, #-21]
   1557c:	e3a03000 	mov	r3, #0	; 0x0
   15580:	e54b3014 	strb	r3, [fp, #-20]
   15584:	e3a03000 	mov	r3, #0	; 0x0
   15588:	e54b3013 	strb	r3, [fp, #-19]
   1558c:	e3a03000 	mov	r3, #0	; 0x0
   15590:	e54b3012 	strb	r3, [fp, #-18]
   15594:	e3a03007 	mov	r3, #7	; 0x7
   15598:	e54b300d 	strb	r3, [fp, #-13]
   1559c:	e24b3019 	sub	r3, fp, #25	; 0x19
   155a0:	e3a00006 	mov	r0, #6	; 0x6
   155a4:	e3a01009 	mov	r1, #9	; 0x9
   155a8:	e1a02003 	mov	r2, r3
   155ac:	e3a0300d 	mov	r3, #13	; 0xd
   155b0:	ebffff26 	bl	15250 <uBloxSendMessage>
   155b4:	e24bd00c 	sub	sp, fp, #12	; 0xc
   155b8:	e89d6800 	ldmia	sp, {fp, sp, lr}
   155bc:	e12fff1e 	bx	lr

000155c0 <uBloxHandleMessage>:
   155c0:	e1a0c00d 	mov	ip, sp
   155c4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   155c8:	e24cb004 	sub	fp, ip, #4	; 0x4
   155cc:	e24dd034 	sub	sp, sp, #52	; 0x34
   155d0:	e50b2034 	str	r2, [fp, #-52]
   155d4:	e1a02003 	mov	r2, r3
   155d8:	e1a03000 	mov	r3, r0
   155dc:	e54b302c 	strb	r3, [fp, #-44]
   155e0:	e1a03001 	mov	r3, r1
   155e4:	e54b3030 	strb	r3, [fp, #-48]
   155e8:	e14b23b8 	strh	r2, [fp, #-56]
   155ec:	e59f3738 	ldr	r3, [pc, #1848]	; 15d2c <uBloxHandleMessage+0x76c>
   155f0:	e1d330b0 	ldrh	r3, [r3]
   155f4:	e2833001 	add	r3, r3, #1	; 0x1
   155f8:	e1a03803 	mov	r3, r3, lsl #16
   155fc:	e1a02823 	mov	r2, r3, lsr #16
   15600:	e59f3724 	ldr	r3, [pc, #1828]	; 15d2c <uBloxHandleMessage+0x76c>
   15604:	e1c320b0 	strh	r2, [r3]
   15608:	e55b102c 	ldrb	r1, [fp, #-44]
   1560c:	e50b1040 	str	r1, [fp, #-64]
   15610:	e51b2040 	ldr	r2, [fp, #-64]
   15614:	e3520005 	cmp	r2, #5	; 0x5
   15618:	0a00014a 	beq	15b48 <uBloxHandleMessage+0x588>
   1561c:	e51b3040 	ldr	r3, [fp, #-64]
   15620:	e353000a 	cmp	r3, #10	; 0xa
   15624:	0a00017b 	beq	15c18 <uBloxHandleMessage+0x658>
   15628:	e51b1040 	ldr	r1, [fp, #-64]
   1562c:	e3510001 	cmp	r1, #1	; 0x1
   15630:	0a000000 	beq	15638 <uBloxHandleMessage+0x78>
   15634:	ea0001b9 	b	15d20 <uBloxHandleMessage+0x760>
   15638:	e55b3030 	ldrb	r3, [fp, #-48]
   1563c:	e2433002 	sub	r3, r3, #2	; 0x2
   15640:	e353002e 	cmp	r3, #46	; 0x2e
   15644:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
   15648:	ea0001b4 	b	15d20 <uBloxHandleMessage+0x760>
   1564c:	00015708 	andeq	r5, r1, r8, lsl #14
   15650:	0001582c 	andeq	r5, r1, ip, lsr #16
   15654:	00015d20 	andeq	r5, r1, r0, lsr #26
   15658:	00015d20 	andeq	r5, r1, r0, lsr #26
   1565c:	00015868 	andeq	r5, r1, r8, ror #16
   15660:	00015d20 	andeq	r5, r1, r0, lsr #26
   15664:	00015d20 	andeq	r5, r1, r0, lsr #26
   15668:	00015d20 	andeq	r5, r1, r0, lsr #26
   1566c:	00015d20 	andeq	r5, r1, r0, lsr #26
   15670:	00015d20 	andeq	r5, r1, r0, lsr #26
   15674:	00015d20 	andeq	r5, r1, r0, lsr #26
   15678:	00015d20 	andeq	r5, r1, r0, lsr #26
   1567c:	00015d20 	andeq	r5, r1, r0, lsr #26
   15680:	00015d20 	andeq	r5, r1, r0, lsr #26
   15684:	00015d20 	andeq	r5, r1, r0, lsr #26
   15688:	00015d20 	andeq	r5, r1, r0, lsr #26
   1568c:	000158f4 	streqd	r5, [r1], -r4
   15690:	00015d20 	andeq	r5, r1, r0, lsr #26
   15694:	00015d20 	andeq	r5, r1, r0, lsr #26
   15698:	00015d20 	andeq	r5, r1, r0, lsr #26
   1569c:	00015d20 	andeq	r5, r1, r0, lsr #26
   156a0:	00015d20 	andeq	r5, r1, r0, lsr #26
   156a4:	00015d20 	andeq	r5, r1, r0, lsr #26
   156a8:	00015d20 	andeq	r5, r1, r0, lsr #26
   156ac:	00015d20 	andeq	r5, r1, r0, lsr #26
   156b0:	00015d20 	andeq	r5, r1, r0, lsr #26
   156b4:	00015d20 	andeq	r5, r1, r0, lsr #26
   156b8:	00015d20 	andeq	r5, r1, r0, lsr #26
   156bc:	00015d20 	andeq	r5, r1, r0, lsr #26
   156c0:	00015d20 	andeq	r5, r1, r0, lsr #26
   156c4:	00015d20 	andeq	r5, r1, r0, lsr #26
   156c8:	00015d20 	andeq	r5, r1, r0, lsr #26
   156cc:	00015d20 	andeq	r5, r1, r0, lsr #26
   156d0:	00015d20 	andeq	r5, r1, r0, lsr #26
   156d4:	00015d20 	andeq	r5, r1, r0, lsr #26
   156d8:	00015d20 	andeq	r5, r1, r0, lsr #26
   156dc:	00015d20 	andeq	r5, r1, r0, lsr #26
   156e0:	00015d20 	andeq	r5, r1, r0, lsr #26
   156e4:	00015d20 	andeq	r5, r1, r0, lsr #26
   156e8:	00015d20 	andeq	r5, r1, r0, lsr #26
   156ec:	00015d20 	andeq	r5, r1, r0, lsr #26
   156f0:	00015d20 	andeq	r5, r1, r0, lsr #26
   156f4:	00015d20 	andeq	r5, r1, r0, lsr #26
   156f8:	00015d20 	andeq	r5, r1, r0, lsr #26
   156fc:	00015d20 	andeq	r5, r1, r0, lsr #26
   15700:	00015d20 	andeq	r5, r1, r0, lsr #26
   15704:	00015ae8 	andeq	r5, r1, r8, ror #21
   15708:	e51b3034 	ldr	r3, [fp, #-52]
   1570c:	e50b3028 	str	r3, [fp, #-40]
   15710:	e51b2028 	ldr	r2, [fp, #-40]
   15714:	e5d21008 	ldrb	r1, [r2, #8]
   15718:	e5d23009 	ldrb	r3, [r2, #9]
   1571c:	e1a03403 	mov	r3, r3, lsl #8
   15720:	e1831001 	orr	r1, r3, r1
   15724:	e5d2300a 	ldrb	r3, [r2, #10]
   15728:	e1a03803 	mov	r3, r3, lsl #16
   1572c:	e1831001 	orr	r1, r3, r1
   15730:	e5d2300b 	ldrb	r3, [r2, #11]
   15734:	e1a03c03 	mov	r3, r3, lsl #24
   15738:	e1833001 	orr	r3, r3, r1
   1573c:	e1a02003 	mov	r2, r3
   15740:	e59f35e8 	ldr	r3, [pc, #1512]	; 15d30 <uBloxHandleMessage+0x770>
   15744:	e5832000 	str	r2, [r3]
   15748:	e51b2028 	ldr	r2, [fp, #-40]
   1574c:	e5d21004 	ldrb	r1, [r2, #4]
   15750:	e5d23005 	ldrb	r3, [r2, #5]
   15754:	e1a03403 	mov	r3, r3, lsl #8
   15758:	e1831001 	orr	r1, r3, r1
   1575c:	e5d23006 	ldrb	r3, [r2, #6]
   15760:	e1a03803 	mov	r3, r3, lsl #16
   15764:	e1831001 	orr	r1, r3, r1
   15768:	e5d23007 	ldrb	r3, [r2, #7]
   1576c:	e1a03c03 	mov	r3, r3, lsl #24
   15770:	e1833001 	orr	r3, r3, r1
   15774:	e1a02003 	mov	r2, r3
   15778:	e59f35b0 	ldr	r3, [pc, #1456]	; 15d30 <uBloxHandleMessage+0x770>
   1577c:	e5832004 	str	r2, [r3, #4]
   15780:	e51b2028 	ldr	r2, [fp, #-40]
   15784:	e5d2100c 	ldrb	r1, [r2, #12]
   15788:	e5d2300d 	ldrb	r3, [r2, #13]
   1578c:	e1a03403 	mov	r3, r3, lsl #8
   15790:	e1831001 	orr	r1, r3, r1
   15794:	e5d2300e 	ldrb	r3, [r2, #14]
   15798:	e1a03803 	mov	r3, r3, lsl #16
   1579c:	e1831001 	orr	r1, r3, r1
   157a0:	e5d2300f 	ldrb	r3, [r2, #15]
   157a4:	e1a03c03 	mov	r3, r3, lsl #24
   157a8:	e1833001 	orr	r3, r3, r1
   157ac:	e1a02003 	mov	r2, r3
   157b0:	e59f3578 	ldr	r3, [pc, #1400]	; 15d30 <uBloxHandleMessage+0x770>
   157b4:	e5832008 	str	r2, [r3, #8]
   157b8:	e51b2028 	ldr	r2, [fp, #-40]
   157bc:	e5d21014 	ldrb	r1, [r2, #20]
   157c0:	e5d23015 	ldrb	r3, [r2, #21]
   157c4:	e1a03403 	mov	r3, r3, lsl #8
   157c8:	e1831001 	orr	r1, r3, r1
   157cc:	e5d23016 	ldrb	r3, [r2, #22]
   157d0:	e1a03803 	mov	r3, r3, lsl #16
   157d4:	e1831001 	orr	r1, r3, r1
   157d8:	e5d23017 	ldrb	r3, [r2, #23]
   157dc:	e1a03c03 	mov	r3, r3, lsl #24
   157e0:	e1833001 	orr	r3, r3, r1
   157e4:	e1a02003 	mov	r2, r3
   157e8:	e59f3540 	ldr	r3, [pc, #1344]	; 15d30 <uBloxHandleMessage+0x770>
   157ec:	e5832018 	str	r2, [r3, #24]
   157f0:	e51b2028 	ldr	r2, [fp, #-40]
   157f4:	e5d21018 	ldrb	r1, [r2, #24]
   157f8:	e5d23019 	ldrb	r3, [r2, #25]
   157fc:	e1a03403 	mov	r3, r3, lsl #8
   15800:	e1831001 	orr	r1, r3, r1
   15804:	e5d2301a 	ldrb	r3, [r2, #26]
   15808:	e1a03803 	mov	r3, r3, lsl #16
   1580c:	e1831001 	orr	r1, r3, r1
   15810:	e5d2301b 	ldrb	r3, [r2, #27]
   15814:	e1a03c03 	mov	r3, r3, lsl #24
   15818:	e1833001 	orr	r3, r3, r1
   1581c:	e1a02003 	mov	r2, r3
   15820:	e59f3508 	ldr	r3, [pc, #1288]	; 15d30 <uBloxHandleMessage+0x770>
   15824:	e583201c 	str	r2, [r3, #28]
   15828:	ea00013c 	b	15d20 <uBloxHandleMessage+0x760>
   1582c:	e51b3034 	ldr	r3, [fp, #-52]
   15830:	e50b3024 	str	r3, [fp, #-36]
   15834:	e51b3024 	ldr	r3, [fp, #-36]
   15838:	e5d33005 	ldrb	r3, [r3, #5]
   1583c:	e1a02403 	mov	r2, r3, lsl #8
   15840:	e51b3024 	ldr	r3, [fp, #-36]
   15844:	e5d33006 	ldrb	r3, [r3, #6]
   15848:	e1a03803 	mov	r3, r3, lsl #16
   1584c:	e1822003 	orr	r2, r2, r3
   15850:	e51b3024 	ldr	r3, [fp, #-36]
   15854:	e5d33004 	ldrb	r3, [r3, #4]
   15858:	e1822003 	orr	r2, r2, r3
   1585c:	e59f34cc 	ldr	r3, [pc, #1228]	; 15d30 <uBloxHandleMessage+0x770>
   15860:	e5832028 	str	r2, [r3, #40]
   15864:	ea00012d 	b	15d20 <uBloxHandleMessage+0x760>
   15868:	e51b3034 	ldr	r3, [fp, #-52]
   1586c:	e50b3020 	str	r3, [fp, #-32]
   15870:	e51b3020 	ldr	r3, [fp, #-32]
   15874:	e5d32008 	ldrb	r2, [r3, #8]
   15878:	e5d33009 	ldrb	r3, [r3, #9]
   1587c:	e1a03403 	mov	r3, r3, lsl #8
   15880:	e1833002 	orr	r3, r3, r2
   15884:	e1a03803 	mov	r3, r3, lsl #16
   15888:	e1a03843 	mov	r3, r3, asr #16
   1588c:	e1a03803 	mov	r3, r3, lsl #16
   15890:	e1a03823 	mov	r3, r3, lsr #16
   15894:	e1a03803 	mov	r3, r3, lsl #16
   15898:	e1a02823 	mov	r2, r3, lsr #16
   1589c:	e59f3490 	ldr	r3, [pc, #1168]	; 15d34 <uBloxHandleMessage+0x774>
   158a0:	e1c320b4 	strh	r2, [r3, #4]
   158a4:	e51b2020 	ldr	r2, [fp, #-32]
   158a8:	e5d21000 	ldrb	r1, [r2]
   158ac:	e5d23001 	ldrb	r3, [r2, #1]
   158b0:	e1a03403 	mov	r3, r3, lsl #8
   158b4:	e1831001 	orr	r1, r3, r1
   158b8:	e5d23002 	ldrb	r3, [r2, #2]
   158bc:	e1a03803 	mov	r3, r3, lsl #16
   158c0:	e1831001 	orr	r1, r3, r1
   158c4:	e5d23003 	ldrb	r3, [r2, #3]
   158c8:	e1a03c03 	mov	r3, r3, lsl #24
   158cc:	e1833001 	orr	r3, r3, r1
   158d0:	e1a02003 	mov	r2, r3
   158d4:	e59f3458 	ldr	r3, [pc, #1112]	; 15d34 <uBloxHandleMessage+0x774>
   158d8:	e5832000 	str	r2, [r3]
   158dc:	e51b3020 	ldr	r3, [fp, #-32]
   158e0:	e5d3302f 	ldrb	r3, [r3, #47]
   158e4:	e1a02003 	mov	r2, r3
   158e8:	e59f3440 	ldr	r3, [pc, #1088]	; 15d30 <uBloxHandleMessage+0x770>
   158ec:	e5832024 	str	r2, [r3, #36]
   158f0:	ea00010a 	b	15d20 <uBloxHandleMessage+0x760>
   158f4:	e51b3034 	ldr	r3, [fp, #-52]
   158f8:	e50b301c 	str	r3, [fp, #-28]
   158fc:	e51b201c 	ldr	r2, [fp, #-28]
   15900:	e5d21008 	ldrb	r1, [r2, #8]
   15904:	e5d23009 	ldrb	r3, [r2, #9]
   15908:	e1a03403 	mov	r3, r3, lsl #8
   1590c:	e1831001 	orr	r1, r3, r1
   15910:	e5d2300a 	ldrb	r3, [r2, #10]
   15914:	e1a03803 	mov	r3, r3, lsl #16
   15918:	e1831001 	orr	r1, r3, r1
   1591c:	e5d2300b 	ldrb	r3, [r2, #11]
   15920:	e1a03c03 	mov	r3, r3, lsl #24
   15924:	e1833001 	orr	r3, r3, r1
   15928:	e1a02003 	mov	r2, r3
   1592c:	e1a03002 	mov	r3, r2
   15930:	e1a03103 	mov	r3, r3, lsl #2
   15934:	e0833002 	add	r3, r3, r2
   15938:	e1a03083 	mov	r3, r3, lsl #1
   1593c:	e1a02003 	mov	r2, r3
   15940:	e59f33e8 	ldr	r3, [pc, #1000]	; 15d30 <uBloxHandleMessage+0x770>
   15944:	e583200c 	str	r2, [r3, #12]
   15948:	e51b201c 	ldr	r2, [fp, #-28]
   1594c:	e5d21004 	ldrb	r1, [r2, #4]
   15950:	e5d23005 	ldrb	r3, [r2, #5]
   15954:	e1a03403 	mov	r3, r3, lsl #8
   15958:	e1831001 	orr	r1, r3, r1
   1595c:	e5d23006 	ldrb	r3, [r2, #6]
   15960:	e1a03803 	mov	r3, r3, lsl #16
   15964:	e1831001 	orr	r1, r3, r1
   15968:	e5d23007 	ldrb	r3, [r2, #7]
   1596c:	e1a03c03 	mov	r3, r3, lsl #24
   15970:	e1833001 	orr	r3, r3, r1
   15974:	e1a02003 	mov	r2, r3
   15978:	e1a03002 	mov	r3, r2
   1597c:	e1a03103 	mov	r3, r3, lsl #2
   15980:	e0833002 	add	r3, r3, r2
   15984:	e1a03083 	mov	r3, r3, lsl #1
   15988:	e1a02003 	mov	r2, r3
   1598c:	e59f339c 	ldr	r3, [pc, #924]	; 15d30 <uBloxHandleMessage+0x770>
   15990:	e5832010 	str	r2, [r3, #16]
   15994:	e51b201c 	ldr	r2, [fp, #-28]
   15998:	e5d2101c 	ldrb	r1, [r2, #28]
   1599c:	e5d2301d 	ldrb	r3, [r2, #29]
   159a0:	e1a03403 	mov	r3, r3, lsl #8
   159a4:	e1831001 	orr	r1, r3, r1
   159a8:	e5d2301e 	ldrb	r3, [r2, #30]
   159ac:	e1a03803 	mov	r3, r3, lsl #16
   159b0:	e1831001 	orr	r1, r3, r1
   159b4:	e5d2301f 	ldrb	r3, [r2, #31]
   159b8:	e1a03c03 	mov	r3, r3, lsl #24
   159bc:	e1833001 	orr	r3, r3, r1
   159c0:	e1a02003 	mov	r2, r3
   159c4:	e1a03002 	mov	r3, r2
   159c8:	e1a03103 	mov	r3, r3, lsl #2
   159cc:	e0833002 	add	r3, r3, r2
   159d0:	e1a03083 	mov	r3, r3, lsl #1
   159d4:	e1a02003 	mov	r2, r3
   159d8:	e59f3350 	ldr	r3, [pc, #848]	; 15d30 <uBloxHandleMessage+0x770>
   159dc:	e5832020 	str	r2, [r3, #32]
   159e0:	e51b201c 	ldr	r2, [fp, #-28]
   159e4:	e5d21018 	ldrb	r1, [r2, #24]
   159e8:	e5d23019 	ldrb	r3, [r2, #25]
   159ec:	e1a03403 	mov	r3, r3, lsl #8
   159f0:	e1831001 	orr	r1, r3, r1
   159f4:	e5d2301a 	ldrb	r3, [r2, #26]
   159f8:	e1a03803 	mov	r3, r3, lsl #16
   159fc:	e1831001 	orr	r1, r3, r1
   15a00:	e5d2301b 	ldrb	r3, [r2, #27]
   15a04:	e1a03c03 	mov	r3, r3, lsl #24
   15a08:	e1833001 	orr	r3, r3, r1
   15a0c:	e1a01003 	mov	r1, r3
   15a10:	e59f3320 	ldr	r3, [pc, #800]	; 15d38 <uBloxHandleMessage+0x778>
   15a14:	e0c32391 	smull	r2, r3, r1, r3
   15a18:	e1a022c3 	mov	r2, r3, asr #5
   15a1c:	e1a03fc1 	mov	r3, r1, asr #31
   15a20:	e0632002 	rsb	r2, r3, r2
   15a24:	e59f3304 	ldr	r3, [pc, #772]	; 15d30 <uBloxHandleMessage+0x770>
   15a28:	e5832014 	str	r2, [r3, #20]
   15a2c:	e59f3308 	ldr	r3, [pc, #776]	; 15d3c <uBloxHandleMessage+0x77c>
   15a30:	e5933000 	ldr	r3, [r3]
   15a34:	e1a03083 	mov	r3, r3, lsl #1
   15a38:	e1a00003 	mov	r0, r3
   15a3c:	e51b201c 	ldr	r2, [fp, #-28]
   15a40:	e5d2101c 	ldrb	r1, [r2, #28]
   15a44:	e5d2301d 	ldrb	r3, [r2, #29]
   15a48:	e1a03403 	mov	r3, r3, lsl #8
   15a4c:	e1831001 	orr	r1, r3, r1
   15a50:	e5d2301e 	ldrb	r3, [r2, #30]
   15a54:	e1a03803 	mov	r3, r3, lsl #16
   15a58:	e1831001 	orr	r1, r3, r1
   15a5c:	e5d2301f 	ldrb	r3, [r2, #31]
   15a60:	e1a03c03 	mov	r3, r3, lsl #24
   15a64:	e1833001 	orr	r3, r3, r1
   15a68:	e0802003 	add	r2, r0, r3
   15a6c:	e59f32cc 	ldr	r3, [pc, #716]	; 15d40 <uBloxHandleMessage+0x780>
   15a70:	e0831392 	umull	r1, r3, r2, r3
   15a74:	e1a030a3 	mov	r3, r3, lsr #1
   15a78:	e1a02003 	mov	r2, r3
   15a7c:	e59f32b8 	ldr	r3, [pc, #696]	; 15d3c <uBloxHandleMessage+0x77c>
   15a80:	e5832000 	str	r2, [r3]
   15a84:	e59f32a4 	ldr	r3, [pc, #676]	; 15d30 <uBloxHandleMessage+0x770>
   15a88:	e5932018 	ldr	r2, [r3, #24]
   15a8c:	e3a03dea 	mov	r3, #14976	; 0x3a80
   15a90:	e2833018 	add	r3, r3, #24	; 0x18
   15a94:	e1520003 	cmp	r2, r3
   15a98:	8a000003 	bhi	15aac <uBloxHandleMessage+0x4ec>
   15a9c:	e59f3298 	ldr	r3, [pc, #664]	; 15d3c <uBloxHandleMessage+0x77c>
   15aa0:	e5933000 	ldr	r3, [r3]
   15aa4:	e35300e6 	cmp	r3, #230	; 0xe6
   15aa8:	da000004 	ble	15ac0 <uBloxHandleMessage+0x500>
   15aac:	e59f327c 	ldr	r3, [pc, #636]	; 15d30 <uBloxHandleMessage+0x770>
   15ab0:	e5933028 	ldr	r3, [r3, #40]
   15ab4:	e3c32003 	bic	r2, r3, #3	; 0x3
   15ab8:	e59f3270 	ldr	r3, [pc, #624]	; 15d30 <uBloxHandleMessage+0x770>
   15abc:	e5832028 	str	r2, [r3, #40]
   15ac0:	e59f227c 	ldr	r2, [pc, #636]	; 15d44 <uBloxHandleMessage+0x784>
   15ac4:	e3a03001 	mov	r3, #1	; 0x1
   15ac8:	e5823000 	str	r3, [r2]
   15acc:	e59f2274 	ldr	r2, [pc, #628]	; 15d48 <uBloxHandleMessage+0x788>
   15ad0:	e3a03001 	mov	r3, #1	; 0x1
   15ad4:	e5c23000 	strb	r3, [r2]
   15ad8:	e59f226c 	ldr	r2, [pc, #620]	; 15d4c <uBloxHandleMessage+0x78c>
   15adc:	e3a03000 	mov	r3, #0	; 0x0
   15ae0:	e5823000 	str	r3, [r2]
   15ae4:	ea00008d 	b	15d20 <uBloxHandleMessage+0x760>
   15ae8:	e51b3034 	ldr	r3, [fp, #-52]
   15aec:	e50b3018 	str	r3, [fp, #-24]
   15af0:	e51b3018 	ldr	r3, [fp, #-24]
   15af4:	e5d33004 	ldrb	r3, [r3, #4]
   15af8:	e3530010 	cmp	r3, #16	; 0x10
   15afc:	8a000087 	bhi	15d20 <uBloxHandleMessage+0x760>
   15b00:	e51b3034 	ldr	r3, [fp, #-52]
   15b04:	e2830008 	add	r0, r3, #8	; 0x8
   15b08:	e51b3018 	ldr	r3, [fp, #-24]
   15b0c:	e5d33004 	ldrb	r3, [r3, #4]
   15b10:	e1a02003 	mov	r2, r3
   15b14:	e1a03002 	mov	r3, r2
   15b18:	e1a03083 	mov	r3, r3, lsl #1
   15b1c:	e0833002 	add	r3, r3, r2
   15b20:	e1a03103 	mov	r3, r3, lsl #2
   15b24:	e1a01003 	mov	r1, r3
   15b28:	e59f3220 	ldr	r3, [pc, #544]	; 15d50 <uBloxHandleMessage+0x790>
   15b2c:	e1a02000 	mov	r2, r0
   15b30:	e1a0c001 	mov	ip, r1
   15b34:	e1a00003 	mov	r0, r3
   15b38:	e1a01002 	mov	r1, r2
   15b3c:	e1a0200c 	mov	r2, ip
   15b40:	eb000e37 	bl	19424 <__memcpy_from_arm>
   15b44:	ea000075 	b	15d20 <uBloxHandleMessage+0x760>
   15b48:	e51b3034 	ldr	r3, [fp, #-52]
   15b4c:	e5d33000 	ldrb	r3, [r3]
   15b50:	e59f21fc 	ldr	r2, [pc, #508]	; 15d54 <uBloxHandleMessage+0x794>
   15b54:	e5c23000 	strb	r3, [r2]
   15b58:	e51b3034 	ldr	r3, [fp, #-52]
   15b5c:	e2833001 	add	r3, r3, #1	; 0x1
   15b60:	e5d33000 	ldrb	r3, [r3]
   15b64:	e59f21ec 	ldr	r2, [pc, #492]	; 15d58 <uBloxHandleMessage+0x798>
   15b68:	e5c23000 	strb	r3, [r2]
   15b6c:	e59f31e8 	ldr	r3, [pc, #488]	; 15d5c <uBloxHandleMessage+0x79c>
   15b70:	e5d33000 	ldrb	r3, [r3]
   15b74:	e20330ff 	and	r3, r3, #255	; 0xff
   15b78:	e3530000 	cmp	r3, #0	; 0x0
   15b7c:	0a00001d 	beq	15bf8 <uBloxHandleMessage+0x638>
   15b80:	e59f31cc 	ldr	r3, [pc, #460]	; 15d54 <uBloxHandleMessage+0x794>
   15b84:	e5d33000 	ldrb	r3, [r3]
   15b88:	e20330ff 	and	r3, r3, #255	; 0xff
   15b8c:	e3530006 	cmp	r3, #6	; 0x6
   15b90:	1a000018 	bne	15bf8 <uBloxHandleMessage+0x638>
   15b94:	e59f31bc 	ldr	r3, [pc, #444]	; 15d58 <uBloxHandleMessage+0x798>
   15b98:	e5d33000 	ldrb	r3, [r3]
   15b9c:	e20330ff 	and	r3, r3, #255	; 0xff
   15ba0:	e3530024 	cmp	r3, #36	; 0x24
   15ba4:	1a000013 	bne	15bf8 <uBloxHandleMessage+0x638>
   15ba8:	e59f21ac 	ldr	r2, [pc, #428]	; 15d5c <uBloxHandleMessage+0x79c>
   15bac:	e3a03000 	mov	r3, #0	; 0x0
   15bb0:	e5c23000 	strb	r3, [r2]
   15bb4:	e55b3030 	ldrb	r3, [fp, #-48]
   15bb8:	e3530001 	cmp	r3, #1	; 0x1
   15bbc:	1a000006 	bne	15bdc <uBloxHandleMessage+0x61c>
   15bc0:	e59f2198 	ldr	r2, [pc, #408]	; 15d60 <uBloxHandleMessage+0x7a0>
   15bc4:	e3a03002 	mov	r3, #2	; 0x2
   15bc8:	e5c23000 	strb	r3, [r2]
   15bcc:	e59f2190 	ldr	r2, [pc, #400]	; 15d64 <uBloxHandleMessage+0x7a4>
   15bd0:	e59f3190 	ldr	r3, [pc, #400]	; 15d68 <uBloxHandleMessage+0x7a8>
   15bd4:	e5823000 	str	r3, [r2]
   15bd8:	ea000050 	b	15d20 <uBloxHandleMessage+0x760>
   15bdc:	e59f217c 	ldr	r2, [pc, #380]	; 15d60 <uBloxHandleMessage+0x7a0>
   15be0:	e3a03001 	mov	r3, #1	; 0x1
   15be4:	e5c23000 	strb	r3, [r2]
   15be8:	e59f2174 	ldr	r2, [pc, #372]	; 15d64 <uBloxHandleMessage+0x7a4>
   15bec:	e59f3178 	ldr	r3, [pc, #376]	; 15d6c <uBloxHandleMessage+0x7ac>
   15bf0:	e5823000 	str	r3, [r2]
   15bf4:	ea000049 	b	15d20 <uBloxHandleMessage+0x760>
   15bf8:	e55b3030 	ldrb	r3, [fp, #-48]
   15bfc:	e3530001 	cmp	r3, #1	; 0x1
   15c00:	0a000000 	beq	15c08 <uBloxHandleMessage+0x648>
   15c04:	ea000045 	b	15d20 <uBloxHandleMessage+0x760>
   15c08:	e59f3160 	ldr	r3, [pc, #352]	; 15d70 <uBloxHandleMessage+0x7b0>
   15c0c:	e3a02001 	mov	r2, #1	; 0x1
   15c10:	e5c32000 	strb	r2, [r3]
   15c14:	ea000041 	b	15d20 <uBloxHandleMessage+0x760>
   15c18:	e55b2030 	ldrb	r2, [fp, #-48]
   15c1c:	e50b203c 	str	r2, [fp, #-60]
   15c20:	e51b303c 	ldr	r3, [fp, #-60]
   15c24:	e3530001 	cmp	r3, #1	; 0x1
   15c28:	0a000003 	beq	15c3c <uBloxHandleMessage+0x67c>
   15c2c:	e51b103c 	ldr	r1, [fp, #-60]
   15c30:	e3510009 	cmp	r1, #9	; 0x9
   15c34:	0a000003 	beq	15c48 <uBloxHandleMessage+0x688>
   15c38:	ea000038 	b	15d20 <uBloxHandleMessage+0x760>
   15c3c:	e51b3034 	ldr	r3, [fp, #-52]
   15c40:	e50b3010 	str	r3, [fp, #-16]
   15c44:	ea000035 	b	15d20 <uBloxHandleMessage+0x760>
   15c48:	e51b3034 	ldr	r3, [fp, #-52]
   15c4c:	e50b3014 	str	r3, [fp, #-20]
   15c50:	e51b3014 	ldr	r3, [fp, #-20]
   15c54:	e5d33014 	ldrb	r3, [r3, #20]
   15c58:	e59f2114 	ldr	r2, [pc, #276]	; 15d74 <uBloxHandleMessage+0x7b4>
   15c5c:	e5c23000 	strb	r3, [r2]
   15c60:	e51b3014 	ldr	r3, [fp, #-20]
   15c64:	e5d33015 	ldrb	r3, [r3, #21]
   15c68:	e59f2104 	ldr	r2, [pc, #260]	; 15d74 <uBloxHandleMessage+0x7b4>
   15c6c:	e5c23001 	strb	r3, [r2, #1]
   15c70:	e51b3014 	ldr	r3, [fp, #-20]
   15c74:	e5d32012 	ldrb	r2, [r3, #18]
   15c78:	e5d33013 	ldrb	r3, [r3, #19]
   15c7c:	e1a03403 	mov	r3, r3, lsl #8
   15c80:	e1833002 	orr	r3, r3, r2
   15c84:	e1a03803 	mov	r3, r3, lsl #16
   15c88:	e1a00823 	mov	r0, r3, lsr #16
   15c8c:	e59fc0e0 	ldr	ip, [pc, #224]	; 15d74 <uBloxHandleMessage+0x7b4>
   15c90:	e20010ff 	and	r1, r0, #255	; 0xff
   15c94:	e3a03000 	mov	r3, #0	; 0x0
   15c98:	e1a02003 	mov	r2, r3
   15c9c:	e1a03001 	mov	r3, r1
   15ca0:	e1823003 	orr	r3, r2, r3
   15ca4:	e5cc3002 	strb	r3, [ip, #2]
   15ca8:	e1a03420 	mov	r3, r0, lsr #8
   15cac:	e1a03803 	mov	r3, r3, lsl #16
   15cb0:	e1a01823 	mov	r1, r3, lsr #16
   15cb4:	e3a03000 	mov	r3, #0	; 0x0
   15cb8:	e1a02003 	mov	r2, r3
   15cbc:	e1a03001 	mov	r3, r1
   15cc0:	e1823003 	orr	r3, r2, r3
   15cc4:	e5cc3003 	strb	r3, [ip, #3]
   15cc8:	e51b3014 	ldr	r3, [fp, #-20]
   15ccc:	e5d32010 	ldrb	r2, [r3, #16]
   15cd0:	e5d33011 	ldrb	r3, [r3, #17]
   15cd4:	e1a03403 	mov	r3, r3, lsl #8
   15cd8:	e1833002 	orr	r3, r3, r2
   15cdc:	e1a03803 	mov	r3, r3, lsl #16
   15ce0:	e1a00823 	mov	r0, r3, lsr #16
   15ce4:	e59fc088 	ldr	ip, [pc, #136]	; 15d74 <uBloxHandleMessage+0x7b4>
   15ce8:	e20010ff 	and	r1, r0, #255	; 0xff
   15cec:	e3a03000 	mov	r3, #0	; 0x0
   15cf0:	e1a02003 	mov	r2, r3
   15cf4:	e1a03001 	mov	r3, r1
   15cf8:	e1823003 	orr	r3, r2, r3
   15cfc:	e5cc3004 	strb	r3, [ip, #4]
   15d00:	e1a03420 	mov	r3, r0, lsr #8
   15d04:	e1a03803 	mov	r3, r3, lsl #16
   15d08:	e1a01823 	mov	r1, r3, lsr #16
   15d0c:	e3a03000 	mov	r3, #0	; 0x0
   15d10:	e1a02003 	mov	r2, r3
   15d14:	e1a03001 	mov	r3, r1
   15d18:	e1823003 	orr	r3, r2, r3
   15d1c:	e5cc3005 	strb	r3, [ip, #5]
   15d20:	e24bd00c 	sub	sp, fp, #12	; 0xc
   15d24:	e89d6800 	ldmia	sp, {fp, sp, lr}
   15d28:	e12fff1e 	bx	lr
   15d2c:	40001f4a 	andmi	r1, r0, sl, asr #30
   15d30:	40002014 	andmi	r2, r0, r4, lsl r0
   15d34:	40004dd8 	ldrmid	r4, [r0], -r8
   15d38:	51eb851f 	mvnpl	r8, pc, lsl r5
   15d3c:	40001f50 	andmi	r1, r0, r0, asr pc
   15d40:	aaaaaaab 	bge	feac07f4 <VPBDIV+0x1e8c46f4>
   15d44:	40000dcc 	andmi	r0, r0, ip, asr #27
   15d48:	40000da0 	andmi	r0, r0, r0, lsr #27
   15d4c:	40000e90 	mulmi	r0, r0, lr
   15d50:	400054dc 	ldrmid	r5, [r0], -ip
   15d54:	40001f45 	andmi	r1, r0, r5, asr #30
   15d58:	40001f46 	andmi	r1, r0, r6, asr #30
   15d5c:	40001f48 	andmi	r1, r0, r8, asr #30
   15d60:	40001f4c 	andmi	r1, r0, ip, asr #30
   15d64:	400055a0 	andmi	r5, r0, r0, lsr #11
   15d68:	00019f18 	andeq	r9, r1, r8, lsl pc
   15d6c:	00019f1e 	andeq	r9, r1, lr, lsl pc
   15d70:	40001f44 	andmi	r1, r0, r4, asr #30
   15d74:	400055a4 	andmi	r5, r0, r4, lsr #11

00015d78 <uBloxReceiveHandler>:
   15d78:	e1a0c00d 	mov	ip, sp
   15d7c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   15d80:	e24cb004 	sub	fp, ip, #4	; 0x4
   15d84:	e24dd004 	sub	sp, sp, #4	; 0x4
   15d88:	e1a03000 	mov	r3, r0
   15d8c:	e54b3010 	strb	r3, [fp, #-16]
   15d90:	e59f3670 	ldr	r3, [pc, #1648]	; 16408 <uBloxReceiveHandler+0x690>
   15d94:	e5d3200a 	ldrb	r2, [r3, #10]
   15d98:	e5d3300b 	ldrb	r3, [r3, #11]
   15d9c:	e1a03403 	mov	r3, r3, lsl #8
   15da0:	e1833002 	orr	r3, r3, r2
   15da4:	e1a03803 	mov	r3, r3, lsl #16
   15da8:	e1a03823 	mov	r3, r3, lsr #16
   15dac:	e2833001 	add	r3, r3, #1	; 0x1
   15db0:	e1a03803 	mov	r3, r3, lsl #16
   15db4:	e1a00823 	mov	r0, r3, lsr #16
   15db8:	e59fc648 	ldr	ip, [pc, #1608]	; 16408 <uBloxReceiveHandler+0x690>
   15dbc:	e20010ff 	and	r1, r0, #255	; 0xff
   15dc0:	e3a03000 	mov	r3, #0	; 0x0
   15dc4:	e1a02003 	mov	r2, r3
   15dc8:	e1a03001 	mov	r3, r1
   15dcc:	e1823003 	orr	r3, r2, r3
   15dd0:	e5cc300a 	strb	r3, [ip, #10]
   15dd4:	e1a03420 	mov	r3, r0, lsr #8
   15dd8:	e1a03803 	mov	r3, r3, lsl #16
   15ddc:	e1a01823 	mov	r1, r3, lsr #16
   15de0:	e3a03000 	mov	r3, #0	; 0x0
   15de4:	e1a02003 	mov	r2, r3
   15de8:	e1a03001 	mov	r3, r1
   15dec:	e1823003 	orr	r3, r2, r3
   15df0:	e5cc300b 	strb	r3, [ip, #11]
   15df4:	e59f3610 	ldr	r3, [pc, #1552]	; 1640c <uBloxReceiveHandler+0x694>
   15df8:	e5d33000 	ldrb	r3, [r3]
   15dfc:	e3530009 	cmp	r3, #9	; 0x9
   15e00:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
   15e04:	ea000179 	b	163f0 <uBloxReceiveHandler+0x678>
   15e08:	00015e30 	andeq	r5, r1, r0, lsr lr
   15e0c:	00015e4c 	andeq	r5, r1, ip, asr #28
   15e10:	00015ef4 	streqd	r5, [r1], -r4
   15e14:	00015f4c 	andeq	r5, r1, ip, asr #30
   15e18:	00015fa4 	andeq	r5, r1, r4, lsr #31
   15e1c:	00015ffc 	streqd	r5, [r1], -ip
   15e20:	00016128 	andeq	r6, r1, r8, lsr #2
   15e24:	000161d8 	ldreqd	r6, [r1], -r8
   15e28:	000161f4 	streqd	r6, [r1], -r4
   15e2c:	000162d4 	ldreqd	r6, [r1], -r4
   15e30:	e55b3010 	ldrb	r3, [fp, #-16]
   15e34:	e35300b5 	cmp	r3, #181	; 0xb5
   15e38:	1a00016f 	bne	163fc <uBloxReceiveHandler+0x684>
   15e3c:	e59f35c8 	ldr	r3, [pc, #1480]	; 1640c <uBloxReceiveHandler+0x694>
   15e40:	e3a02001 	mov	r2, #1	; 0x1
   15e44:	e5c32000 	strb	r2, [r3]
   15e48:	ea00016b 	b	163fc <uBloxReceiveHandler+0x684>
   15e4c:	e55b3010 	ldrb	r3, [fp, #-16]
   15e50:	e3530062 	cmp	r3, #98	; 0x62
   15e54:	1a000022 	bne	15ee4 <uBloxReceiveHandler+0x16c>
   15e58:	e59f25ac 	ldr	r2, [pc, #1452]	; 1640c <uBloxReceiveHandler+0x694>
   15e5c:	e3a03002 	mov	r3, #2	; 0x2
   15e60:	e5c23000 	strb	r3, [r2]
   15e64:	e59f25a4 	ldr	r2, [pc, #1444]	; 16410 <uBloxReceiveHandler+0x698>
   15e68:	e3a03000 	mov	r3, #0	; 0x0
   15e6c:	e5c23000 	strb	r3, [r2]
   15e70:	e59f259c 	ldr	r2, [pc, #1436]	; 16414 <uBloxReceiveHandler+0x69c>
   15e74:	e3a03000 	mov	r3, #0	; 0x0
   15e78:	e5c23000 	strb	r3, [r2]
   15e7c:	e59f3584 	ldr	r3, [pc, #1412]	; 16408 <uBloxReceiveHandler+0x690>
   15e80:	e5d32008 	ldrb	r2, [r3, #8]
   15e84:	e5d33009 	ldrb	r3, [r3, #9]
   15e88:	e1a03403 	mov	r3, r3, lsl #8
   15e8c:	e1833002 	orr	r3, r3, r2
   15e90:	e1a03803 	mov	r3, r3, lsl #16
   15e94:	e1a03823 	mov	r3, r3, lsr #16
   15e98:	e2833001 	add	r3, r3, #1	; 0x1
   15e9c:	e1a03803 	mov	r3, r3, lsl #16
   15ea0:	e1a00823 	mov	r0, r3, lsr #16
   15ea4:	e59fc55c 	ldr	ip, [pc, #1372]	; 16408 <uBloxReceiveHandler+0x690>
   15ea8:	e20010ff 	and	r1, r0, #255	; 0xff
   15eac:	e3a03000 	mov	r3, #0	; 0x0
   15eb0:	e1a02003 	mov	r2, r3
   15eb4:	e1a03001 	mov	r3, r1
   15eb8:	e1823003 	orr	r3, r2, r3
   15ebc:	e5cc3008 	strb	r3, [ip, #8]
   15ec0:	e1a03420 	mov	r3, r0, lsr #8
   15ec4:	e1a03803 	mov	r3, r3, lsl #16
   15ec8:	e1a01823 	mov	r1, r3, lsr #16
   15ecc:	e3a03000 	mov	r3, #0	; 0x0
   15ed0:	e1a02003 	mov	r2, r3
   15ed4:	e1a03001 	mov	r3, r1
   15ed8:	e1823003 	orr	r3, r2, r3
   15edc:	e5cc3009 	strb	r3, [ip, #9]
   15ee0:	ea000145 	b	163fc <uBloxReceiveHandler+0x684>
   15ee4:	e59f3520 	ldr	r3, [pc, #1312]	; 1640c <uBloxReceiveHandler+0x694>
   15ee8:	e3a02000 	mov	r2, #0	; 0x0
   15eec:	e5c32000 	strb	r2, [r3]
   15ef0:	ea000141 	b	163fc <uBloxReceiveHandler+0x684>
   15ef4:	e59f251c 	ldr	r2, [pc, #1308]	; 16418 <uBloxReceiveHandler+0x6a0>
   15ef8:	e55b3010 	ldrb	r3, [fp, #-16]
   15efc:	e5c23000 	strb	r3, [r2]
   15f00:	e59f2504 	ldr	r2, [pc, #1284]	; 1640c <uBloxReceiveHandler+0x694>
   15f04:	e3a03003 	mov	r3, #3	; 0x3
   15f08:	e5c23000 	strb	r3, [r2]
   15f0c:	e59f34fc 	ldr	r3, [pc, #1276]	; 16410 <uBloxReceiveHandler+0x698>
   15f10:	e5d32000 	ldrb	r2, [r3]
   15f14:	e55b3010 	ldrb	r3, [fp, #-16]
   15f18:	e0823003 	add	r3, r2, r3
   15f1c:	e20330ff 	and	r3, r3, #255	; 0xff
   15f20:	e59f24e8 	ldr	r2, [pc, #1256]	; 16410 <uBloxReceiveHandler+0x698>
   15f24:	e5c23000 	strb	r3, [r2]
   15f28:	e59f34e4 	ldr	r3, [pc, #1252]	; 16414 <uBloxReceiveHandler+0x69c>
   15f2c:	e5d32000 	ldrb	r2, [r3]
   15f30:	e59f34d8 	ldr	r3, [pc, #1240]	; 16410 <uBloxReceiveHandler+0x698>
   15f34:	e5d33000 	ldrb	r3, [r3]
   15f38:	e0823003 	add	r3, r2, r3
   15f3c:	e20330ff 	and	r3, r3, #255	; 0xff
   15f40:	e59f24cc 	ldr	r2, [pc, #1228]	; 16414 <uBloxReceiveHandler+0x69c>
   15f44:	e5c23000 	strb	r3, [r2]
   15f48:	ea00012b 	b	163fc <uBloxReceiveHandler+0x684>
   15f4c:	e59f24c8 	ldr	r2, [pc, #1224]	; 1641c <uBloxReceiveHandler+0x6a4>
   15f50:	e55b3010 	ldrb	r3, [fp, #-16]
   15f54:	e5c23000 	strb	r3, [r2]
   15f58:	e59f24ac 	ldr	r2, [pc, #1196]	; 1640c <uBloxReceiveHandler+0x694>
   15f5c:	e3a03004 	mov	r3, #4	; 0x4
   15f60:	e5c23000 	strb	r3, [r2]
   15f64:	e59f34a4 	ldr	r3, [pc, #1188]	; 16410 <uBloxReceiveHandler+0x698>
   15f68:	e5d32000 	ldrb	r2, [r3]
   15f6c:	e55b3010 	ldrb	r3, [fp, #-16]
   15f70:	e0823003 	add	r3, r2, r3
   15f74:	e20330ff 	and	r3, r3, #255	; 0xff
   15f78:	e59f2490 	ldr	r2, [pc, #1168]	; 16410 <uBloxReceiveHandler+0x698>
   15f7c:	e5c23000 	strb	r3, [r2]
   15f80:	e59f348c 	ldr	r3, [pc, #1164]	; 16414 <uBloxReceiveHandler+0x69c>
   15f84:	e5d32000 	ldrb	r2, [r3]
   15f88:	e59f3480 	ldr	r3, [pc, #1152]	; 16410 <uBloxReceiveHandler+0x698>
   15f8c:	e5d33000 	ldrb	r3, [r3]
   15f90:	e0823003 	add	r3, r2, r3
   15f94:	e20330ff 	and	r3, r3, #255	; 0xff
   15f98:	e59f2474 	ldr	r2, [pc, #1140]	; 16414 <uBloxReceiveHandler+0x69c>
   15f9c:	e5c23000 	strb	r3, [r2]
   15fa0:	ea000115 	b	163fc <uBloxReceiveHandler+0x684>
   15fa4:	e55b2010 	ldrb	r2, [fp, #-16]
   15fa8:	e59f3470 	ldr	r3, [pc, #1136]	; 16420 <uBloxReceiveHandler+0x6a8>
   15fac:	e1c320b0 	strh	r2, [r3]
   15fb0:	e59f2454 	ldr	r2, [pc, #1108]	; 1640c <uBloxReceiveHandler+0x694>
   15fb4:	e3a03005 	mov	r3, #5	; 0x5
   15fb8:	e5c23000 	strb	r3, [r2]
   15fbc:	e59f344c 	ldr	r3, [pc, #1100]	; 16410 <uBloxReceiveHandler+0x698>
   15fc0:	e5d32000 	ldrb	r2, [r3]
   15fc4:	e55b3010 	ldrb	r3, [fp, #-16]
   15fc8:	e0823003 	add	r3, r2, r3
   15fcc:	e20330ff 	and	r3, r3, #255	; 0xff
   15fd0:	e59f2438 	ldr	r2, [pc, #1080]	; 16410 <uBloxReceiveHandler+0x698>
   15fd4:	e5c23000 	strb	r3, [r2]
   15fd8:	e59f3434 	ldr	r3, [pc, #1076]	; 16414 <uBloxReceiveHandler+0x69c>
   15fdc:	e5d32000 	ldrb	r2, [r3]
   15fe0:	e59f3428 	ldr	r3, [pc, #1064]	; 16410 <uBloxReceiveHandler+0x698>
   15fe4:	e5d33000 	ldrb	r3, [r3]
   15fe8:	e0823003 	add	r3, r2, r3
   15fec:	e20330ff 	and	r3, r3, #255	; 0xff
   15ff0:	e59f241c 	ldr	r2, [pc, #1052]	; 16414 <uBloxReceiveHandler+0x69c>
   15ff4:	e5c23000 	strb	r3, [r2]
   15ff8:	ea0000ff 	b	163fc <uBloxReceiveHandler+0x684>
   15ffc:	e55b3010 	ldrb	r3, [fp, #-16]
   16000:	e1a03403 	mov	r3, r3, lsl #8
   16004:	e1a03803 	mov	r3, r3, lsl #16
   16008:	e1a02823 	mov	r2, r3, lsr #16
   1600c:	e59f340c 	ldr	r3, [pc, #1036]	; 16420 <uBloxReceiveHandler+0x6a8>
   16010:	e1d330b0 	ldrh	r3, [r3]
   16014:	e1823003 	orr	r3, r2, r3
   16018:	e1a03803 	mov	r3, r3, lsl #16
   1601c:	e1a03823 	mov	r3, r3, lsr #16
   16020:	e1a03803 	mov	r3, r3, lsl #16
   16024:	e1a02823 	mov	r2, r3, lsr #16
   16028:	e59f33f0 	ldr	r3, [pc, #1008]	; 16420 <uBloxReceiveHandler+0x6a8>
   1602c:	e1c320b0 	strh	r2, [r3]
   16030:	e59f23ec 	ldr	r2, [pc, #1004]	; 16424 <uBloxReceiveHandler+0x6ac>
   16034:	e3a03000 	mov	r3, #0	; 0x0
   16038:	e1c230b0 	strh	r3, [r2]
   1603c:	e59f33cc 	ldr	r3, [pc, #972]	; 16410 <uBloxReceiveHandler+0x698>
   16040:	e5d32000 	ldrb	r2, [r3]
   16044:	e55b3010 	ldrb	r3, [fp, #-16]
   16048:	e0823003 	add	r3, r2, r3
   1604c:	e20330ff 	and	r3, r3, #255	; 0xff
   16050:	e59f23b8 	ldr	r2, [pc, #952]	; 16410 <uBloxReceiveHandler+0x698>
   16054:	e5c23000 	strb	r3, [r2]
   16058:	e59f33b4 	ldr	r3, [pc, #948]	; 16414 <uBloxReceiveHandler+0x69c>
   1605c:	e5d32000 	ldrb	r2, [r3]
   16060:	e59f33a8 	ldr	r3, [pc, #936]	; 16410 <uBloxReceiveHandler+0x698>
   16064:	e5d33000 	ldrb	r3, [r3]
   16068:	e0823003 	add	r3, r2, r3
   1606c:	e20330ff 	and	r3, r3, #255	; 0xff
   16070:	e59f239c 	ldr	r2, [pc, #924]	; 16414 <uBloxReceiveHandler+0x69c>
   16074:	e5c23000 	strb	r3, [r2]
   16078:	e59f3398 	ldr	r3, [pc, #920]	; 16418 <uBloxReceiveHandler+0x6a0>
   1607c:	e5d33000 	ldrb	r3, [r3]
   16080:	e3530002 	cmp	r3, #2	; 0x2
   16084:	1a000015 	bne	160e0 <uBloxReceiveHandler+0x368>
   16088:	e59f338c 	ldr	r3, [pc, #908]	; 1641c <uBloxReceiveHandler+0x6a4>
   1608c:	e5d33000 	ldrb	r3, [r3]
   16090:	e3530010 	cmp	r3, #16	; 0x10
   16094:	1a000011 	bne	160e0 <uBloxReceiveHandler+0x368>
   16098:	e59f3380 	ldr	r3, [pc, #896]	; 16420 <uBloxReceiveHandler+0x6a8>
   1609c:	e1d330b0 	ldrh	r3, [r3]
   160a0:	e3530f5e 	cmp	r3, #376	; 0x178
   160a4:	da000009 	ble	160d0 <uBloxReceiveHandler+0x358>
   160a8:	e59f235c 	ldr	r2, [pc, #860]	; 1640c <uBloxReceiveHandler+0x694>
   160ac:	e3a03000 	mov	r3, #0	; 0x0
   160b0:	e5c23000 	strb	r3, [r2]
   160b4:	e59f334c 	ldr	r3, [pc, #844]	; 16408 <uBloxReceiveHandler+0x690>
   160b8:	e5d3300c 	ldrb	r3, [r3, #12]
   160bc:	e2833001 	add	r3, r3, #1	; 0x1
   160c0:	e20330ff 	and	r3, r3, #255	; 0xff
   160c4:	e59f233c 	ldr	r2, [pc, #828]	; 16408 <uBloxReceiveHandler+0x690>
   160c8:	e5c2300c 	strb	r3, [r2, #12]
   160cc:	ea0000ca 	b	163fc <uBloxReceiveHandler+0x684>
   160d0:	e59f3334 	ldr	r3, [pc, #820]	; 1640c <uBloxReceiveHandler+0x694>
   160d4:	e3a02009 	mov	r2, #9	; 0x9
   160d8:	e5c32000 	strb	r2, [r3]
   160dc:	ea0000c6 	b	163fc <uBloxReceiveHandler+0x684>
   160e0:	e59f3338 	ldr	r3, [pc, #824]	; 16420 <uBloxReceiveHandler+0x6a8>
   160e4:	e1d330b0 	ldrh	r3, [r3]
   160e8:	e3530c01 	cmp	r3, #256	; 0x100
   160ec:	9a000009 	bls	16118 <uBloxReceiveHandler+0x3a0>
   160f0:	e59f2314 	ldr	r2, [pc, #788]	; 1640c <uBloxReceiveHandler+0x694>
   160f4:	e3a03000 	mov	r3, #0	; 0x0
   160f8:	e5c23000 	strb	r3, [r2]
   160fc:	e59f3304 	ldr	r3, [pc, #772]	; 16408 <uBloxReceiveHandler+0x690>
   16100:	e5d3300c 	ldrb	r3, [r3, #12]
   16104:	e2833001 	add	r3, r3, #1	; 0x1
   16108:	e20330ff 	and	r3, r3, #255	; 0xff
   1610c:	e59f22f4 	ldr	r2, [pc, #756]	; 16408 <uBloxReceiveHandler+0x690>
   16110:	e5c2300c 	strb	r3, [r2, #12]
   16114:	ea0000b8 	b	163fc <uBloxReceiveHandler+0x684>
   16118:	e59f32ec 	ldr	r3, [pc, #748]	; 1640c <uBloxReceiveHandler+0x694>
   1611c:	e3a02006 	mov	r2, #6	; 0x6
   16120:	e5c32000 	strb	r2, [r3]
   16124:	ea0000b4 	b	163fc <uBloxReceiveHandler+0x684>
   16128:	e59f32e0 	ldr	r3, [pc, #736]	; 16410 <uBloxReceiveHandler+0x698>
   1612c:	e5d32000 	ldrb	r2, [r3]
   16130:	e55b3010 	ldrb	r3, [fp, #-16]
   16134:	e0823003 	add	r3, r2, r3
   16138:	e20330ff 	and	r3, r3, #255	; 0xff
   1613c:	e59f22cc 	ldr	r2, [pc, #716]	; 16410 <uBloxReceiveHandler+0x698>
   16140:	e5c23000 	strb	r3, [r2]
   16144:	e59f32c8 	ldr	r3, [pc, #712]	; 16414 <uBloxReceiveHandler+0x69c>
   16148:	e5d32000 	ldrb	r2, [r3]
   1614c:	e59f32bc 	ldr	r3, [pc, #700]	; 16410 <uBloxReceiveHandler+0x698>
   16150:	e5d33000 	ldrb	r3, [r3]
   16154:	e0823003 	add	r3, r2, r3
   16158:	e20330ff 	and	r3, r3, #255	; 0xff
   1615c:	e59f22b0 	ldr	r2, [pc, #688]	; 16414 <uBloxReceiveHandler+0x69c>
   16160:	e5c23000 	strb	r3, [r2]
   16164:	e59f32b8 	ldr	r3, [pc, #696]	; 16424 <uBloxReceiveHandler+0x6ac>
   16168:	e1d330b0 	ldrh	r3, [r3]
   1616c:	e35300ff 	cmp	r3, #255	; 0xff
   16170:	9a000003 	bls	16184 <uBloxReceiveHandler+0x40c>
   16174:	e59f3290 	ldr	r3, [pc, #656]	; 1640c <uBloxReceiveHandler+0x694>
   16178:	e3a02000 	mov	r2, #0	; 0x0
   1617c:	e5c32000 	strb	r2, [r3]
   16180:	ea00009d 	b	163fc <uBloxReceiveHandler+0x684>
   16184:	e59f3298 	ldr	r3, [pc, #664]	; 16424 <uBloxReceiveHandler+0x6ac>
   16188:	e1d310b0 	ldrh	r1, [r3]
   1618c:	e1a00001 	mov	r0, r1
   16190:	e59f2290 	ldr	r2, [pc, #656]	; 16428 <uBloxReceiveHandler+0x6b0>
   16194:	e55b3010 	ldrb	r3, [fp, #-16]
   16198:	e7c23000 	strb	r3, [r2, r0]
   1619c:	e2813001 	add	r3, r1, #1	; 0x1
   161a0:	e1a03803 	mov	r3, r3, lsl #16
   161a4:	e1a02823 	mov	r2, r3, lsr #16
   161a8:	e59f3274 	ldr	r3, [pc, #628]	; 16424 <uBloxReceiveHandler+0x6ac>
   161ac:	e1c320b0 	strh	r2, [r3]
   161b0:	e59f326c 	ldr	r3, [pc, #620]	; 16424 <uBloxReceiveHandler+0x6ac>
   161b4:	e1d320b0 	ldrh	r2, [r3]
   161b8:	e59f3260 	ldr	r3, [pc, #608]	; 16420 <uBloxReceiveHandler+0x6a8>
   161bc:	e1d330b0 	ldrh	r3, [r3]
   161c0:	e1520003 	cmp	r2, r3
   161c4:	1a00008c 	bne	163fc <uBloxReceiveHandler+0x684>
   161c8:	e59f323c 	ldr	r3, [pc, #572]	; 1640c <uBloxReceiveHandler+0x694>
   161cc:	e3a02007 	mov	r2, #7	; 0x7
   161d0:	e5c32000 	strb	r2, [r3]
   161d4:	ea000088 	b	163fc <uBloxReceiveHandler+0x684>
   161d8:	e59f224c 	ldr	r2, [pc, #588]	; 1642c <uBloxReceiveHandler+0x6b4>
   161dc:	e55b3010 	ldrb	r3, [fp, #-16]
   161e0:	e5c23000 	strb	r3, [r2]
   161e4:	e59f2220 	ldr	r2, [pc, #544]	; 1640c <uBloxReceiveHandler+0x694>
   161e8:	e3a03008 	mov	r3, #8	; 0x8
   161ec:	e5c23000 	strb	r3, [r2]
   161f0:	ea000081 	b	163fc <uBloxReceiveHandler+0x684>
   161f4:	e59f2234 	ldr	r2, [pc, #564]	; 16430 <uBloxReceiveHandler+0x6b8>
   161f8:	e55b3010 	ldrb	r3, [fp, #-16]
   161fc:	e5c23000 	strb	r3, [r2]
   16200:	e59f3208 	ldr	r3, [pc, #520]	; 16410 <uBloxReceiveHandler+0x698>
   16204:	e5d32000 	ldrb	r2, [r3]
   16208:	e59f321c 	ldr	r3, [pc, #540]	; 1642c <uBloxReceiveHandler+0x6b4>
   1620c:	e5d33000 	ldrb	r3, [r3]
   16210:	e1520003 	cmp	r2, r3
   16214:	1a00002a 	bne	162c4 <uBloxReceiveHandler+0x54c>
   16218:	e59f31f4 	ldr	r3, [pc, #500]	; 16414 <uBloxReceiveHandler+0x69c>
   1621c:	e5d32000 	ldrb	r2, [r3]
   16220:	e59f3208 	ldr	r3, [pc, #520]	; 16430 <uBloxReceiveHandler+0x6b8>
   16224:	e5d33000 	ldrb	r3, [r3]
   16228:	e1520003 	cmp	r2, r3
   1622c:	1a000024 	bne	162c4 <uBloxReceiveHandler+0x54c>
   16230:	e59f31d0 	ldr	r3, [pc, #464]	; 16408 <uBloxReceiveHandler+0x690>
   16234:	e5d32006 	ldrb	r2, [r3, #6]
   16238:	e5d33007 	ldrb	r3, [r3, #7]
   1623c:	e1a03403 	mov	r3, r3, lsl #8
   16240:	e1833002 	orr	r3, r3, r2
   16244:	e1a03803 	mov	r3, r3, lsl #16
   16248:	e1a03823 	mov	r3, r3, lsr #16
   1624c:	e2833001 	add	r3, r3, #1	; 0x1
   16250:	e1a03803 	mov	r3, r3, lsl #16
   16254:	e1a00823 	mov	r0, r3, lsr #16
   16258:	e59fc1a8 	ldr	ip, [pc, #424]	; 16408 <uBloxReceiveHandler+0x690>
   1625c:	e20010ff 	and	r1, r0, #255	; 0xff
   16260:	e3a03000 	mov	r3, #0	; 0x0
   16264:	e1a02003 	mov	r2, r3
   16268:	e1a03001 	mov	r3, r1
   1626c:	e1823003 	orr	r3, r2, r3
   16270:	e5cc3006 	strb	r3, [ip, #6]
   16274:	e1a03420 	mov	r3, r0, lsr #8
   16278:	e1a03803 	mov	r3, r3, lsl #16
   1627c:	e1a01823 	mov	r1, r3, lsr #16
   16280:	e3a03000 	mov	r3, #0	; 0x0
   16284:	e1a02003 	mov	r2, r3
   16288:	e1a03001 	mov	r3, r1
   1628c:	e1823003 	orr	r3, r2, r3
   16290:	e5cc3007 	strb	r3, [ip, #7]
   16294:	e59f317c 	ldr	r3, [pc, #380]	; 16418 <uBloxReceiveHandler+0x6a0>
   16298:	e5d33000 	ldrb	r3, [r3]
   1629c:	e1a01003 	mov	r1, r3
   162a0:	e59f3174 	ldr	r3, [pc, #372]	; 1641c <uBloxReceiveHandler+0x6a4>
   162a4:	e5d33000 	ldrb	r3, [r3]
   162a8:	e1a02003 	mov	r2, r3
   162ac:	e59f316c 	ldr	r3, [pc, #364]	; 16420 <uBloxReceiveHandler+0x6a8>
   162b0:	e1d330b0 	ldrh	r3, [r3]
   162b4:	e1a00001 	mov	r0, r1
   162b8:	e1a01002 	mov	r1, r2
   162bc:	e59f2164 	ldr	r2, [pc, #356]	; 16428 <uBloxReceiveHandler+0x6b0>
   162c0:	ebfffcbe 	bl	155c0 <uBloxHandleMessage>
   162c4:	e59f3140 	ldr	r3, [pc, #320]	; 1640c <uBloxReceiveHandler+0x694>
   162c8:	e3a02000 	mov	r2, #0	; 0x0
   162cc:	e5c32000 	strb	r2, [r3]
   162d0:	ea000049 	b	163fc <uBloxReceiveHandler+0x684>
   162d4:	e59f3148 	ldr	r3, [pc, #328]	; 16424 <uBloxReceiveHandler+0x6ac>
   162d8:	e1d330b0 	ldrh	r3, [r3]
   162dc:	e1a02003 	mov	r2, r3
   162e0:	e3a03f5e 	mov	r3, #376	; 0x178
   162e4:	e2833001 	add	r3, r3, #1	; 0x1
   162e8:	e1520003 	cmp	r2, r3
   162ec:	da000006 	ble	1630c <uBloxReceiveHandler+0x594>
   162f0:	e59f212c 	ldr	r2, [pc, #300]	; 16424 <uBloxReceiveHandler+0x6ac>
   162f4:	e3a03000 	mov	r3, #0	; 0x0
   162f8:	e1c230b0 	strh	r3, [r2]
   162fc:	e59f2108 	ldr	r2, [pc, #264]	; 1640c <uBloxReceiveHandler+0x694>
   16300:	e3a03000 	mov	r3, #0	; 0x0
   16304:	e5c23000 	strb	r3, [r2]
   16308:	ea00003b 	b	163fc <uBloxReceiveHandler+0x684>
   1630c:	e59f3110 	ldr	r3, [pc, #272]	; 16424 <uBloxReceiveHandler+0x6ac>
   16310:	e1d330b0 	ldrh	r3, [r3]
   16314:	e2831006 	add	r1, r3, #6	; 0x6
   16318:	e59f2114 	ldr	r2, [pc, #276]	; 16434 <uBloxReceiveHandler+0x6bc>
   1631c:	e55b3010 	ldrb	r3, [fp, #-16]
   16320:	e7c23001 	strb	r3, [r2, r1]
   16324:	e59f30f8 	ldr	r3, [pc, #248]	; 16424 <uBloxReceiveHandler+0x6ac>
   16328:	e1d330b0 	ldrh	r3, [r3]
   1632c:	e2833001 	add	r3, r3, #1	; 0x1
   16330:	e1a03803 	mov	r3, r3, lsl #16
   16334:	e1a02823 	mov	r2, r3, lsr #16
   16338:	e59f30e4 	ldr	r3, [pc, #228]	; 16424 <uBloxReceiveHandler+0x6ac>
   1633c:	e1c320b0 	strh	r2, [r3]
   16340:	e59f30dc 	ldr	r3, [pc, #220]	; 16424 <uBloxReceiveHandler+0x6ac>
   16344:	e1d330b0 	ldrh	r3, [r3]
   16348:	e1a02003 	mov	r2, r3
   1634c:	e59f30cc 	ldr	r3, [pc, #204]	; 16420 <uBloxReceiveHandler+0x6a8>
   16350:	e1d330b0 	ldrh	r3, [r3]
   16354:	e2833002 	add	r3, r3, #2	; 0x2
   16358:	e1520003 	cmp	r2, r3
   1635c:	1a000026 	bne	163fc <uBloxReceiveHandler+0x684>
   16360:	e59f20cc 	ldr	r2, [pc, #204]	; 16434 <uBloxReceiveHandler+0x6bc>
   16364:	e3e0304a 	mvn	r3, #74	; 0x4a
   16368:	e5c23000 	strb	r3, [r2]
   1636c:	e59f20c0 	ldr	r2, [pc, #192]	; 16434 <uBloxReceiveHandler+0x6bc>
   16370:	e3a03062 	mov	r3, #98	; 0x62
   16374:	e5c23001 	strb	r3, [r2, #1]
   16378:	e59f20b4 	ldr	r2, [pc, #180]	; 16434 <uBloxReceiveHandler+0x6bc>
   1637c:	e3a03002 	mov	r3, #2	; 0x2
   16380:	e5c23002 	strb	r3, [r2, #2]
   16384:	e59f20a8 	ldr	r2, [pc, #168]	; 16434 <uBloxReceiveHandler+0x6bc>
   16388:	e3a03010 	mov	r3, #16	; 0x10
   1638c:	e5c23003 	strb	r3, [r2, #3]
   16390:	e59f3088 	ldr	r3, [pc, #136]	; 16420 <uBloxReceiveHandler+0x6a8>
   16394:	e1d330b0 	ldrh	r3, [r3]
   16398:	e20330ff 	and	r3, r3, #255	; 0xff
   1639c:	e20330ff 	and	r3, r3, #255	; 0xff
   163a0:	e59f208c 	ldr	r2, [pc, #140]	; 16434 <uBloxReceiveHandler+0x6bc>
   163a4:	e5c23004 	strb	r3, [r2, #4]
   163a8:	e59f3070 	ldr	r3, [pc, #112]	; 16420 <uBloxReceiveHandler+0x6a8>
   163ac:	e1d330b0 	ldrh	r3, [r3]
   163b0:	e1a03423 	mov	r3, r3, lsr #8
   163b4:	e1a03803 	mov	r3, r3, lsl #16
   163b8:	e1a03823 	mov	r3, r3, lsr #16
   163bc:	e20330ff 	and	r3, r3, #255	; 0xff
   163c0:	e59f206c 	ldr	r2, [pc, #108]	; 16434 <uBloxReceiveHandler+0x6bc>
   163c4:	e5c23005 	strb	r3, [r2, #5]
   163c8:	e59f3050 	ldr	r3, [pc, #80]	; 16420 <uBloxReceiveHandler+0x6a8>
   163cc:	e1d330b0 	ldrh	r3, [r3]
   163d0:	e2833008 	add	r3, r3, #8	; 0x8
   163d4:	e1a02003 	mov	r2, r3
   163d8:	e59f3058 	ldr	r3, [pc, #88]	; 16438 <uBloxReceiveHandler+0x6c0>
   163dc:	e5832000 	str	r2, [r3]
   163e0:	e59f2024 	ldr	r2, [pc, #36]	; 1640c <uBloxReceiveHandler+0x694>
   163e4:	e3a03000 	mov	r3, #0	; 0x0
   163e8:	e5c23000 	strb	r3, [r2]
   163ec:	ea000002 	b	163fc <uBloxReceiveHandler+0x684>
   163f0:	e59f3014 	ldr	r3, [pc, #20]	; 1640c <uBloxReceiveHandler+0x694>
   163f4:	e3a02000 	mov	r2, #0	; 0x0
   163f8:	e5c32000 	strb	r2, [r3]
   163fc:	e24bd00c 	sub	sp, fp, #12	; 0xc
   16400:	e89d6800 	ldmia	sp, {fp, sp, lr}
   16404:	e12fff1e 	bx	lr
   16408:	400055a4 	andmi	r5, r0, r4, lsr #11
   1640c:	40001f5e 	andmi	r1, r0, lr, asr pc
   16410:	40001f55 	andmi	r1, r0, r5, asr pc
   16414:	40001f54 	andmi	r1, r0, r4, asr pc
   16418:	40001f5d 	andmi	r1, r0, sp, asr pc
   1641c:	40001f5c 	andmi	r1, r0, ip, asr pc
   16420:	40001f5a 	andmi	r1, r0, sl, asr pc
   16424:	40001f58 	andmi	r1, r0, r8, asr pc
   16428:	400053dc 	ldrmid	r5, [r0], -ip
   1642c:	40001f57 	andmi	r1, r0, r7, asr pc
   16430:	40001f56 	andmi	r1, r0, r6, asr pc
   16434:	4000525c 	andmi	r5, r0, ip, asr r2
   16438:	40001f40 	andmi	r1, r0, r0, asr #30

0001643c <uBloxReceiveEngine>:
   1643c:	e1a0c00d 	mov	ip, sp
   16440:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   16444:	e24cb004 	sub	fp, ip, #4	; 0x4
   16448:	e24dd014 	sub	sp, sp, #20	; 0x14
   1644c:	e59f3c10 	ldr	r3, [pc, #3088]	; 17064 <uBloxReceiveEngine+0xc28>
   16450:	e24b2014 	sub	r2, fp, #20	; 0x14
   16454:	e3a0c004 	mov	ip, #4	; 0x4
   16458:	e1a00002 	mov	r0, r2
   1645c:	e1a01003 	mov	r1, r3
   16460:	e1a0200c 	mov	r2, ip
   16464:	eb000bee 	bl	19424 <__memcpy_from_arm>
   16468:	e59f3bf8 	ldr	r3, [pc, #3064]	; 17068 <uBloxReceiveEngine+0xc2c>
   1646c:	e24b201c 	sub	r2, fp, #28	; 0x1c
   16470:	e3a0c008 	mov	ip, #8	; 0x8
   16474:	e1a00002 	mov	r0, r2
   16478:	e1a01003 	mov	r1, r3
   1647c:	e1a0200c 	mov	r2, ip
   16480:	eb000be7 	bl	19424 <__memcpy_from_arm>
   16484:	e59f3be0 	ldr	r3, [pc, #3040]	; 1706c <uBloxReceiveEngine+0xc30>
   16488:	e5933000 	ldr	r3, [r3]
   1648c:	e2832001 	add	r2, r3, #1	; 0x1
   16490:	e59f3bd4 	ldr	r3, [pc, #3028]	; 1706c <uBloxReceiveEngine+0xc30>
   16494:	e5832000 	str	r2, [r3]
   16498:	e59f3bcc 	ldr	r3, [pc, #3020]	; 1706c <uBloxReceiveEngine+0xc30>
   1649c:	e5932000 	ldr	r2, [r3]
   164a0:	e59f3bc8 	ldr	r3, [pc, #3016]	; 17070 <uBloxReceiveEngine+0xc34>
   164a4:	e0831392 	umull	r1, r3, r2, r3
   164a8:	e1a031a3 	mov	r3, r3, lsr #3
   164ac:	e50b3020 	str	r3, [fp, #-32]
   164b0:	e51b3020 	ldr	r3, [fp, #-32]
   164b4:	e1a03103 	mov	r3, r3, lsl #2
   164b8:	e51b1020 	ldr	r1, [fp, #-32]
   164bc:	e0833001 	add	r3, r3, r1
   164c0:	e1a03083 	mov	r3, r3, lsl #1
   164c4:	e0632002 	rsb	r2, r3, r2
   164c8:	e50b2020 	str	r2, [fp, #-32]
   164cc:	e51b3020 	ldr	r3, [fp, #-32]
   164d0:	e3530000 	cmp	r3, #0	; 0x0
   164d4:	1a0002df 	bne	17058 <uBloxReceiveEngine+0xc1c>
   164d8:	e59f3b94 	ldr	r3, [pc, #2964]	; 17074 <uBloxReceiveEngine+0xc38>
   164dc:	e5d33000 	ldrb	r3, [r3]
   164e0:	e3530000 	cmp	r3, #0	; 0x0
   164e4:	0a0002db 	beq	17058 <uBloxReceiveEngine+0xc1c>
   164e8:	e59f3b88 	ldr	r3, [pc, #2952]	; 17078 <uBloxReceiveEngine+0xc3c>
   164ec:	e5d33000 	ldrb	r3, [r3]
   164f0:	e3530005 	cmp	r3, #5	; 0x5
   164f4:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
   164f8:	ea0002d6 	b	17058 <uBloxReceiveEngine+0xc1c>
   164fc:	00016514 	andeq	r6, r1, r4, lsl r5
   16500:	000165ec 	andeq	r6, r1, ip, ror #11
   16504:	00016704 	andeq	r6, r1, r4, lsl #14
   16508:	00017058 	andeq	r7, r1, r8, asr r0
   1650c:	00016900 	andeq	r6, r1, r0, lsl #18
   16510:	00016de0 	andeq	r6, r1, r0, ror #27
   16514:	e59f2b60 	ldr	r2, [pc, #2912]	; 1707c <uBloxReceiveEngine+0xc40>
   16518:	e3a03000 	mov	r3, #0	; 0x0
   1651c:	e5c23006 	strb	r3, [r2, #6]
   16520:	e3a03000 	mov	r3, #0	; 0x0
   16524:	e5c23007 	strb	r3, [r2, #7]
   16528:	e59f2b4c 	ldr	r2, [pc, #2892]	; 1707c <uBloxReceiveEngine+0xc40>
   1652c:	e3a03000 	mov	r3, #0	; 0x0
   16530:	e5c23008 	strb	r3, [r2, #8]
   16534:	e3a03000 	mov	r3, #0	; 0x0
   16538:	e5c23009 	strb	r3, [r2, #9]
   1653c:	e59f2b38 	ldr	r2, [pc, #2872]	; 1707c <uBloxReceiveEngine+0xc40>
   16540:	e3a03000 	mov	r3, #0	; 0x0
   16544:	e5c2300a 	strb	r3, [r2, #10]
   16548:	e3a03000 	mov	r3, #0	; 0x0
   1654c:	e5c2300b 	strb	r3, [r2, #11]
   16550:	e59f2b24 	ldr	r2, [pc, #2852]	; 1707c <uBloxReceiveEngine+0xc40>
   16554:	e3a03000 	mov	r3, #0	; 0x0
   16558:	e5c2300c 	strb	r3, [r2, #12]
   1655c:	e59f2b18 	ldr	r2, [pc, #2840]	; 1707c <uBloxReceiveEngine+0xc40>
   16560:	e3a03000 	mov	r3, #0	; 0x0
   16564:	e5c2300d 	strb	r3, [r2, #13]
   16568:	e59f2b10 	ldr	r2, [pc, #2832]	; 17080 <uBloxReceiveEngine+0xc44>
   1656c:	e3a03000 	mov	r3, #0	; 0x0
   16570:	e5c23000 	strb	r3, [r2]
   16574:	e59f3b04 	ldr	r3, [pc, #2820]	; 17080 <uBloxReceiveEngine+0xc44>
   16578:	e5d33000 	ldrb	r3, [r3]
   1657c:	e59f2b00 	ldr	r2, [pc, #2816]	; 17084 <uBloxReceiveEngine+0xc48>
   16580:	e1a03083 	mov	r3, r3, lsl #1
   16584:	e0833002 	add	r3, r3, r2
   16588:	e1d320b0 	ldrh	r2, [r3]
   1658c:	e59f3af4 	ldr	r3, [pc, #2804]	; 17088 <uBloxReceiveEngine+0xc4c>
   16590:	e1c320b0 	strh	r2, [r3]
   16594:	e59f2af0 	ldr	r2, [pc, #2800]	; 1708c <uBloxReceiveEngine+0xc50>
   16598:	e3a03000 	mov	r3, #0	; 0x0
   1659c:	e1c230b0 	strh	r3, [r2]
   165a0:	e59f2ae8 	ldr	r2, [pc, #2792]	; 17090 <uBloxReceiveEngine+0xc54>
   165a4:	e59f3ae8 	ldr	r3, [pc, #2792]	; 17094 <uBloxReceiveEngine+0xc58>
   165a8:	e5823000 	str	r3, [r2]
   165ac:	e59f3ae4 	ldr	r3, [pc, #2788]	; 17098 <uBloxReceiveEngine+0xc5c>
   165b0:	e1d330b0 	ldrh	r3, [r3]
   165b4:	e3530000 	cmp	r3, #0	; 0x0
   165b8:	0a000007 	beq	165dc <uBloxReceiveEngine+0x1a0>
   165bc:	e59f3ad4 	ldr	r3, [pc, #2772]	; 17098 <uBloxReceiveEngine+0xc5c>
   165c0:	e1d330b0 	ldrh	r3, [r3]
   165c4:	e2433001 	sub	r3, r3, #1	; 0x1
   165c8:	e1a03803 	mov	r3, r3, lsl #16
   165cc:	e1a02823 	mov	r2, r3, lsr #16
   165d0:	e59f3ac0 	ldr	r3, [pc, #2752]	; 17098 <uBloxReceiveEngine+0xc5c>
   165d4:	e1c320b0 	strh	r2, [r3]
   165d8:	ea00029e 	b	17058 <uBloxReceiveEngine+0xc1c>
   165dc:	e59f3a94 	ldr	r3, [pc, #2708]	; 17078 <uBloxReceiveEngine+0xc3c>
   165e0:	e3a02001 	mov	r2, #1	; 0x1
   165e4:	e5c32000 	strb	r2, [r3]
   165e8:	ea00029a 	b	17058 <uBloxReceiveEngine+0xc1c>
   165ec:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   165f0:	e2833801 	add	r3, r3, #65536	; 0x10000
   165f4:	e2833014 	add	r3, r3, #20	; 0x14
   165f8:	e5933000 	ldr	r3, [r3]
   165fc:	e2033040 	and	r3, r3, #64	; 0x40
   16600:	e3530000 	cmp	r3, #0	; 0x0
   16604:	0afffff8 	beq	165ec <uBloxReceiveEngine+0x1b0>
   16608:	e59f3a78 	ldr	r3, [pc, #2680]	; 17088 <uBloxReceiveEngine+0xc4c>
   1660c:	e1d330b0 	ldrh	r3, [r3]
   16610:	e1a00003 	mov	r0, r3
   16614:	ebffc471 	bl	77e0 <UART1Initialize>
   16618:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
   1661c:	e2833801 	add	r3, r3, #65536	; 0x10000
   16620:	e3a02003 	mov	r2, #3	; 0x3
   16624:	e5832000 	str	r2, [r3]
   16628:	ebfffbbd 	bl	15524 <uBloxResetConfiguration>
   1662c:	ebfffbbc 	bl	15524 <uBloxResetConfiguration>
   16630:	ebfffbbb 	bl	15524 <uBloxResetConfiguration>
   16634:	e59f3a44 	ldr	r3, [pc, #2628]	; 17080 <uBloxReceiveEngine+0xc44>
   16638:	e5d33000 	ldrb	r3, [r3]
   1663c:	e2833001 	add	r3, r3, #1	; 0x1
   16640:	e20330ff 	and	r3, r3, #255	; 0xff
   16644:	e59f2a34 	ldr	r2, [pc, #2612]	; 17080 <uBloxReceiveEngine+0xc44>
   16648:	e5c23000 	strb	r3, [r2]
   1664c:	e59f3a2c 	ldr	r3, [pc, #2604]	; 17080 <uBloxReceiveEngine+0xc44>
   16650:	e5d33000 	ldrb	r3, [r3]
   16654:	e3530001 	cmp	r3, #1	; 0x1
   16658:	8a000008 	bhi	16680 <uBloxReceiveEngine+0x244>
   1665c:	e59f3a1c 	ldr	r3, [pc, #2588]	; 17080 <uBloxReceiveEngine+0xc44>
   16660:	e5d33000 	ldrb	r3, [r3]
   16664:	e59f2a18 	ldr	r2, [pc, #2584]	; 17084 <uBloxReceiveEngine+0xc48>
   16668:	e1a03083 	mov	r3, r3, lsl #1
   1666c:	e0833002 	add	r3, r3, r2
   16670:	e1d320b0 	ldrh	r2, [r3]
   16674:	e59f3a0c 	ldr	r3, [pc, #2572]	; 17088 <uBloxReceiveEngine+0xc4c>
   16678:	e1c320b0 	strh	r2, [r3]
   1667c:	ea000275 	b	17058 <uBloxReceiveEngine+0xc1c>
   16680:	e59f3a00 	ldr	r3, [pc, #2560]	; 17088 <uBloxReceiveEngine+0xc4c>
   16684:	e3a02d96 	mov	r2, #9600	; 0x2580
   16688:	e1c320b0 	strh	r2, [r3]
   1668c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   16690:	e2833801 	add	r3, r3, #65536	; 0x10000
   16694:	e2833014 	add	r3, r3, #20	; 0x14
   16698:	e5933000 	ldr	r3, [r3]
   1669c:	e2033040 	and	r3, r3, #64	; 0x40
   166a0:	e3530000 	cmp	r3, #0	; 0x0
   166a4:	0afffff8 	beq	1668c <uBloxReceiveEngine+0x250>
   166a8:	e59f39d8 	ldr	r3, [pc, #2520]	; 17088 <uBloxReceiveEngine+0xc4c>
   166ac:	e1d330b0 	ldrh	r3, [r3]
   166b0:	e1a00003 	mov	r0, r3
   166b4:	ebffc449 	bl	77e0 <UART1Initialize>
   166b8:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
   166bc:	e2833801 	add	r3, r3, #65536	; 0x10000
   166c0:	e3a02003 	mov	r2, #3	; 0x3
   166c4:	e5832000 	str	r2, [r3]
   166c8:	e59f29a8 	ldr	r2, [pc, #2472]	; 17078 <uBloxReceiveEngine+0xc3c>
   166cc:	e3a03002 	mov	r3, #2	; 0x2
   166d0:	e5c23000 	strb	r3, [r2]
   166d4:	e59f29c0 	ldr	r2, [pc, #2496]	; 1709c <uBloxReceiveEngine+0xc60>
   166d8:	e3a03001 	mov	r3, #1	; 0x1
   166dc:	e5c23000 	strb	r3, [r2]
   166e0:	e3a00006 	mov	r0, #6	; 0x6
   166e4:	e3a01024 	mov	r1, #36	; 0x24
   166e8:	e3a02000 	mov	r2, #0	; 0x0
   166ec:	e3a03000 	mov	r3, #0	; 0x0
   166f0:	ebfffad6 	bl	15250 <uBloxSendMessage>
   166f4:	e59f29a4 	ldr	r2, [pc, #2468]	; 170a0 <uBloxReceiveEngine+0xc64>
   166f8:	e3a0300a 	mov	r3, #10	; 0xa
   166fc:	e5c23000 	strb	r3, [r2]
   16700:	ea000254 	b	17058 <uBloxReceiveEngine+0xc1c>
   16704:	e59f3990 	ldr	r3, [pc, #2448]	; 1709c <uBloxReceiveEngine+0xc60>
   16708:	e5d33000 	ldrb	r3, [r3]
   1670c:	e3530000 	cmp	r3, #0	; 0x0
   16710:	1a000057 	bne	16874 <uBloxReceiveEngine+0x438>
   16714:	e59f396c 	ldr	r3, [pc, #2412]	; 17088 <uBloxReceiveEngine+0xc4c>
   16718:	e1d330b0 	ldrh	r3, [r3]
   1671c:	e3530d96 	cmp	r3, #9600	; 0x2580
   16720:	1a000037 	bne	16804 <uBloxReceiveEngine+0x3c8>
   16724:	e3a03000 	mov	r3, #0	; 0x0
   16728:	e50b3010 	str	r3, [fp, #-16]
   1672c:	ea00001f 	b	167b0 <uBloxReceiveEngine+0x374>
   16730:	e59f396c 	ldr	r3, [pc, #2412]	; 170a4 <uBloxReceiveEngine+0xc68>
   16734:	e5d33000 	ldrb	r3, [r3]
   16738:	e3530001 	cmp	r3, #1	; 0x1
   1673c:	1a00000c 	bne	16774 <uBloxReceiveEngine+0x338>
   16740:	e59f3960 	ldr	r3, [pc, #2400]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16744:	e5d33000 	ldrb	r3, [r3]
   16748:	e1a02003 	mov	r2, r3
   1674c:	e59f393c 	ldr	r3, [pc, #2364]	; 17090 <uBloxReceiveEngine+0xc54>
   16750:	e5933000 	ldr	r3, [r3]
   16754:	e0823003 	add	r3, r2, r3
   16758:	e5d33000 	ldrb	r3, [r3]
   1675c:	e3a00006 	mov	r0, #6	; 0x6
   16760:	e1a01003 	mov	r1, r3
   16764:	e59f2940 	ldr	r2, [pc, #2368]	; 170ac <uBloxReceiveEngine+0xc70>
   16768:	e3a03014 	mov	r3, #20	; 0x14
   1676c:	ebfffab7 	bl	15250 <uBloxSendMessage>
   16770:	ea00000b 	b	167a4 <uBloxReceiveEngine+0x368>
   16774:	e59f392c 	ldr	r3, [pc, #2348]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16778:	e5d33000 	ldrb	r3, [r3]
   1677c:	e1a02003 	mov	r2, r3
   16780:	e59f3908 	ldr	r3, [pc, #2312]	; 17090 <uBloxReceiveEngine+0xc54>
   16784:	e5933000 	ldr	r3, [r3]
   16788:	e0823003 	add	r3, r2, r3
   1678c:	e5d33000 	ldrb	r3, [r3]
   16790:	e3a00006 	mov	r0, #6	; 0x6
   16794:	e1a01003 	mov	r1, r3
   16798:	e59f2910 	ldr	r2, [pc, #2320]	; 170b0 <uBloxReceiveEngine+0xc74>
   1679c:	e3a03014 	mov	r3, #20	; 0x14
   167a0:	ebfffaaa 	bl	15250 <uBloxSendMessage>
   167a4:	e51b3010 	ldr	r3, [fp, #-16]
   167a8:	e2833001 	add	r3, r3, #1	; 0x1
   167ac:	e50b3010 	str	r3, [fp, #-16]
   167b0:	e51b3010 	ldr	r3, [fp, #-16]
   167b4:	e3530002 	cmp	r3, #2	; 0x2
   167b8:	daffffdc 	ble	16730 <uBloxReceiveEngine+0x2f4>
   167bc:	e59f38c4 	ldr	r3, [pc, #2244]	; 17088 <uBloxReceiveEngine+0xc4c>
   167c0:	e3a02ce1 	mov	r2, #57600	; 0xe100
   167c4:	e1c320b0 	strh	r2, [r3]
   167c8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   167cc:	e2833801 	add	r3, r3, #65536	; 0x10000
   167d0:	e2833014 	add	r3, r3, #20	; 0x14
   167d4:	e5933000 	ldr	r3, [r3]
   167d8:	e2033040 	and	r3, r3, #64	; 0x40
   167dc:	e3530000 	cmp	r3, #0	; 0x0
   167e0:	0afffff8 	beq	167c8 <uBloxReceiveEngine+0x38c>
   167e4:	e59f389c 	ldr	r3, [pc, #2204]	; 17088 <uBloxReceiveEngine+0xc4c>
   167e8:	e1d330b0 	ldrh	r3, [r3]
   167ec:	e1a00003 	mov	r0, r3
   167f0:	ebffc3fa 	bl	77e0 <UART1Initialize>
   167f4:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
   167f8:	e2833801 	add	r3, r3, #65536	; 0x10000
   167fc:	e3a02003 	mov	r2, #3	; 0x3
   16800:	e5832000 	str	r2, [r3]
   16804:	e59f286c 	ldr	r2, [pc, #2156]	; 17078 <uBloxReceiveEngine+0xc3c>
   16808:	e3a03004 	mov	r3, #4	; 0x4
   1680c:	e5c23000 	strb	r3, [r2]
   16810:	e59f289c 	ldr	r2, [pc, #2204]	; 170b4 <uBloxReceiveEngine+0xc78>
   16814:	e3a03000 	mov	r3, #0	; 0x0
   16818:	e5c23000 	strb	r3, [r2]
   1681c:	e59f2884 	ldr	r2, [pc, #2180]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16820:	e3a03001 	mov	r3, #1	; 0x1
   16824:	e5c23000 	strb	r3, [r2]
   16828:	e59f2888 	ldr	r2, [pc, #2184]	; 170b8 <uBloxReceiveEngine+0xc7c>
   1682c:	e3a03000 	mov	r3, #0	; 0x0
   16830:	e5c23000 	strb	r3, [r2]
   16834:	e59f2864 	ldr	r2, [pc, #2148]	; 170a0 <uBloxReceiveEngine+0xc64>
   16838:	e3a0300a 	mov	r3, #10	; 0xa
   1683c:	e5c23000 	strb	r3, [r2]
   16840:	e59f3860 	ldr	r3, [pc, #2144]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16844:	e5d33000 	ldrb	r3, [r3]
   16848:	e1a02003 	mov	r2, r3
   1684c:	e59f383c 	ldr	r3, [pc, #2108]	; 17090 <uBloxReceiveEngine+0xc54>
   16850:	e5933000 	ldr	r3, [r3]
   16854:	e0823003 	add	r3, r2, r3
   16858:	e5d33000 	ldrb	r3, [r3]
   1685c:	e3a00006 	mov	r0, #6	; 0x6
   16860:	e1a01003 	mov	r1, r3
   16864:	e59f2850 	ldr	r2, [pc, #2128]	; 170bc <uBloxReceiveEngine+0xc80>
   16868:	e3a03006 	mov	r3, #6	; 0x6
   1686c:	ebfffa77 	bl	15250 <uBloxSendMessage>
   16870:	ea0001f8 	b	17058 <uBloxReceiveEngine+0xc1c>
   16874:	e59f3824 	ldr	r3, [pc, #2084]	; 170a0 <uBloxReceiveEngine+0xc64>
   16878:	e5d33000 	ldrb	r3, [r3]
   1687c:	e3530000 	cmp	r3, #0	; 0x0
   16880:	0a000006 	beq	168a0 <uBloxReceiveEngine+0x464>
   16884:	e59f3814 	ldr	r3, [pc, #2068]	; 170a0 <uBloxReceiveEngine+0xc64>
   16888:	e5d33000 	ldrb	r3, [r3]
   1688c:	e2433001 	sub	r3, r3, #1	; 0x1
   16890:	e20330ff 	and	r3, r3, #255	; 0xff
   16894:	e59f2804 	ldr	r2, [pc, #2052]	; 170a0 <uBloxReceiveEngine+0xc64>
   16898:	e5c23000 	strb	r3, [r2]
   1689c:	ea0001ed 	b	17058 <uBloxReceiveEngine+0xc1c>
   168a0:	e59f37cc 	ldr	r3, [pc, #1996]	; 17074 <uBloxReceiveEngine+0xc38>
   168a4:	e5d33000 	ldrb	r3, [r3]
   168a8:	e2433001 	sub	r3, r3, #1	; 0x1
   168ac:	e20330ff 	and	r3, r3, #255	; 0xff
   168b0:	e59f27bc 	ldr	r2, [pc, #1980]	; 17074 <uBloxReceiveEngine+0xc38>
   168b4:	e5c23000 	strb	r3, [r2]
   168b8:	e59f27cc 	ldr	r2, [pc, #1996]	; 1708c <uBloxReceiveEngine+0xc50>
   168bc:	e3a03000 	mov	r3, #0	; 0x0
   168c0:	e1c230b0 	strh	r3, [r2]
   168c4:	e59f27ac 	ldr	r2, [pc, #1964]	; 17078 <uBloxReceiveEngine+0xc3c>
   168c8:	e3a03002 	mov	r3, #2	; 0x2
   168cc:	e5c23000 	strb	r3, [r2]
   168d0:	e59f27c4 	ldr	r2, [pc, #1988]	; 1709c <uBloxReceiveEngine+0xc60>
   168d4:	e3a03001 	mov	r3, #1	; 0x1
   168d8:	e5c23000 	strb	r3, [r2]
   168dc:	e3a00006 	mov	r0, #6	; 0x6
   168e0:	e3a01024 	mov	r1, #36	; 0x24
   168e4:	e3a02000 	mov	r2, #0	; 0x0
   168e8:	e3a03000 	mov	r3, #0	; 0x0
   168ec:	ebfffa57 	bl	15250 <uBloxSendMessage>
   168f0:	e59f27a8 	ldr	r2, [pc, #1960]	; 170a0 <uBloxReceiveEngine+0xc64>
   168f4:	e3a0300a 	mov	r3, #10	; 0xa
   168f8:	e5c23000 	strb	r3, [r2]
   168fc:	ea0001d5 	b	17058 <uBloxReceiveEngine+0xc1c>
   16900:	e59f37ac 	ldr	r3, [pc, #1964]	; 170b4 <uBloxReceiveEngine+0xc78>
   16904:	e5d33000 	ldrb	r3, [r3]
   16908:	e3530000 	cmp	r3, #0	; 0x0
   1690c:	0a0000bc 	beq	16c04 <uBloxReceiveEngine+0x7c8>
   16910:	e59f37a8 	ldr	r3, [pc, #1960]	; 170c0 <uBloxReceiveEngine+0xc84>
   16914:	e5d33000 	ldrb	r3, [r3]
   16918:	e3530006 	cmp	r3, #6	; 0x6
   1691c:	1a0000b8 	bne	16c04 <uBloxReceiveEngine+0x7c8>
   16920:	e59f3780 	ldr	r3, [pc, #1920]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16924:	e5d33000 	ldrb	r3, [r3]
   16928:	e1a02003 	mov	r2, r3
   1692c:	e59f375c 	ldr	r3, [pc, #1884]	; 17090 <uBloxReceiveEngine+0xc54>
   16930:	e5933000 	ldr	r3, [r3]
   16934:	e0823003 	add	r3, r2, r3
   16938:	e5d32000 	ldrb	r2, [r3]
   1693c:	e59f3780 	ldr	r3, [pc, #1920]	; 170c4 <uBloxReceiveEngine+0xc88>
   16940:	e5d33000 	ldrb	r3, [r3]
   16944:	e1520003 	cmp	r2, r3
   16948:	1a0000ad 	bne	16c04 <uBloxReceiveEngine+0x7c8>
   1694c:	e59f2760 	ldr	r2, [pc, #1888]	; 170b4 <uBloxReceiveEngine+0xc78>
   16950:	e3a03000 	mov	r3, #0	; 0x0
   16954:	e5c23000 	strb	r3, [r2]
   16958:	e59f2714 	ldr	r2, [pc, #1812]	; 17074 <uBloxReceiveEngine+0xc38>
   1695c:	e3a03050 	mov	r3, #80	; 0x50
   16960:	e5c23000 	strb	r3, [r2]
   16964:	e59f373c 	ldr	r3, [pc, #1852]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16968:	e5d33000 	ldrb	r3, [r3]
   1696c:	e2833001 	add	r3, r3, #1	; 0x1
   16970:	e20330ff 	and	r3, r3, #255	; 0xff
   16974:	e59f272c 	ldr	r2, [pc, #1836]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16978:	e5c23000 	strb	r3, [r2]
   1697c:	e59f3720 	ldr	r3, [pc, #1824]	; 170a4 <uBloxReceiveEngine+0xc68>
   16980:	e5d33000 	ldrb	r3, [r3]
   16984:	e3530002 	cmp	r3, #2	; 0x2
   16988:	1a000003 	bne	1699c <uBloxReceiveEngine+0x560>
   1698c:	e59f3714 	ldr	r3, [pc, #1812]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16990:	e5d33000 	ldrb	r3, [r3]
   16994:	e3530006 	cmp	r3, #6	; 0x6
   16998:	0a000007 	beq	169bc <uBloxReceiveEngine+0x580>
   1699c:	e59f3700 	ldr	r3, [pc, #1792]	; 170a4 <uBloxReceiveEngine+0xc68>
   169a0:	e5d33000 	ldrb	r3, [r3]
   169a4:	e3530001 	cmp	r3, #1	; 0x1
   169a8:	1a000032 	bne	16a78 <uBloxReceiveEngine+0x63c>
   169ac:	e59f36f4 	ldr	r3, [pc, #1780]	; 170a8 <uBloxReceiveEngine+0xc6c>
   169b0:	e5d33000 	ldrb	r3, [r3]
   169b4:	e3530005 	cmp	r3, #5	; 0x5
   169b8:	1a00002e 	bne	16a78 <uBloxReceiveEngine+0x63c>
   169bc:	e59f26b4 	ldr	r2, [pc, #1716]	; 17078 <uBloxReceiveEngine+0xc3c>
   169c0:	e3a03005 	mov	r3, #5	; 0x5
   169c4:	e5c23000 	strb	r3, [r2]
   169c8:	e59f26d8 	ldr	r2, [pc, #1752]	; 170a8 <uBloxReceiveEngine+0xc6c>
   169cc:	e3a03000 	mov	r3, #0	; 0x0
   169d0:	e5c23000 	strb	r3, [r2]
   169d4:	e59f26c4 	ldr	r2, [pc, #1732]	; 170a0 <uBloxReceiveEngine+0xc64>
   169d8:	e3a0300a 	mov	r3, #10	; 0xa
   169dc:	e5c23000 	strb	r3, [r2]
   169e0:	e59f36c0 	ldr	r3, [pc, #1728]	; 170a8 <uBloxReceiveEngine+0xc6c>
   169e4:	e5d33000 	ldrb	r3, [r3]
   169e8:	e1a02003 	mov	r2, r3
   169ec:	e59f16d4 	ldr	r1, [pc, #1748]	; 170c8 <uBloxReceiveEngine+0xc8c>
   169f0:	e1a03002 	mov	r3, r2
   169f4:	e1a03083 	mov	r3, r3, lsl #1
   169f8:	e0833002 	add	r3, r3, r2
   169fc:	e0833001 	add	r3, r3, r1
   16a00:	e5d33000 	ldrb	r3, [r3]
   16a04:	e1a0c003 	mov	ip, r3
   16a08:	e59f3698 	ldr	r3, [pc, #1688]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16a0c:	e5d33000 	ldrb	r3, [r3]
   16a10:	e1a02003 	mov	r2, r3
   16a14:	e59f16ac 	ldr	r1, [pc, #1708]	; 170c8 <uBloxReceiveEngine+0xc8c>
   16a18:	e3a00001 	mov	r0, #1	; 0x1
   16a1c:	e1a03002 	mov	r3, r2
   16a20:	e1a03083 	mov	r3, r3, lsl #1
   16a24:	e0833002 	add	r3, r3, r2
   16a28:	e0833001 	add	r3, r3, r1
   16a2c:	e0833000 	add	r3, r3, r0
   16a30:	e5d33000 	ldrb	r3, [r3]
   16a34:	e1a0e003 	mov	lr, r3
   16a38:	e59f3668 	ldr	r3, [pc, #1640]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16a3c:	e5d33000 	ldrb	r3, [r3]
   16a40:	e1a02003 	mov	r2, r3
   16a44:	e59f167c 	ldr	r1, [pc, #1660]	; 170c8 <uBloxReceiveEngine+0xc8c>
   16a48:	e3a00002 	mov	r0, #2	; 0x2
   16a4c:	e1a03002 	mov	r3, r2
   16a50:	e1a03083 	mov	r3, r3, lsl #1
   16a54:	e0833002 	add	r3, r3, r2
   16a58:	e0833001 	add	r3, r3, r1
   16a5c:	e0833000 	add	r3, r3, r0
   16a60:	e5d33000 	ldrb	r3, [r3]
   16a64:	e1a0000c 	mov	r0, ip
   16a68:	e1a0100e 	mov	r1, lr
   16a6c:	e1a02003 	mov	r2, r3
   16a70:	ebfffa92 	bl	154c0 <setMessageRate>
   16a74:	ea000177 	b	17058 <uBloxReceiveEngine+0xc1c>
   16a78:	e59f2620 	ldr	r2, [pc, #1568]	; 170a0 <uBloxReceiveEngine+0xc64>
   16a7c:	e3a0300a 	mov	r3, #10	; 0xa
   16a80:	e5c23000 	strb	r3, [r2]
   16a84:	e59f361c 	ldr	r3, [pc, #1564]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16a88:	e5d33000 	ldrb	r3, [r3]
   16a8c:	e3530001 	cmp	r3, #1	; 0x1
   16a90:	1a00000c 	bne	16ac8 <uBloxReceiveEngine+0x68c>
   16a94:	e59f360c 	ldr	r3, [pc, #1548]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16a98:	e5d33000 	ldrb	r3, [r3]
   16a9c:	e1a02003 	mov	r2, r3
   16aa0:	e59f35e8 	ldr	r3, [pc, #1512]	; 17090 <uBloxReceiveEngine+0xc54>
   16aa4:	e5933000 	ldr	r3, [r3]
   16aa8:	e0823003 	add	r3, r2, r3
   16aac:	e5d33000 	ldrb	r3, [r3]
   16ab0:	e3a00006 	mov	r0, #6	; 0x6
   16ab4:	e1a01003 	mov	r1, r3
   16ab8:	e59f25fc 	ldr	r2, [pc, #1532]	; 170bc <uBloxReceiveEngine+0xc80>
   16abc:	e3a03006 	mov	r3, #6	; 0x6
   16ac0:	ebfff9e2 	bl	15250 <uBloxSendMessage>
   16ac4:	ea000163 	b	17058 <uBloxReceiveEngine+0xc1c>
   16ac8:	e59f35d8 	ldr	r3, [pc, #1496]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16acc:	e5d33000 	ldrb	r3, [r3]
   16ad0:	e3530002 	cmp	r3, #2	; 0x2
   16ad4:	1a00000c 	bne	16b0c <uBloxReceiveEngine+0x6d0>
   16ad8:	e59f35c8 	ldr	r3, [pc, #1480]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16adc:	e5d33000 	ldrb	r3, [r3]
   16ae0:	e1a02003 	mov	r2, r3
   16ae4:	e59f35a4 	ldr	r3, [pc, #1444]	; 17090 <uBloxReceiveEngine+0xc54>
   16ae8:	e5933000 	ldr	r3, [r3]
   16aec:	e0823003 	add	r3, r2, r3
   16af0:	e5d33000 	ldrb	r3, [r3]
   16af4:	e24b2014 	sub	r2, fp, #20	; 0x14
   16af8:	e3a00006 	mov	r0, #6	; 0x6
   16afc:	e1a01003 	mov	r1, r3
   16b00:	e3a03004 	mov	r3, #4	; 0x4
   16b04:	ebfff9d1 	bl	15250 <uBloxSendMessage>
   16b08:	ea000152 	b	17058 <uBloxReceiveEngine+0xc1c>
   16b0c:	e59f3594 	ldr	r3, [pc, #1428]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16b10:	e5d33000 	ldrb	r3, [r3]
   16b14:	e3530003 	cmp	r3, #3	; 0x3
   16b18:	1a00000c 	bne	16b50 <uBloxReceiveEngine+0x714>
   16b1c:	e59f3584 	ldr	r3, [pc, #1412]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16b20:	e5d33000 	ldrb	r3, [r3]
   16b24:	e1a02003 	mov	r2, r3
   16b28:	e59f3560 	ldr	r3, [pc, #1376]	; 17090 <uBloxReceiveEngine+0xc54>
   16b2c:	e5933000 	ldr	r3, [r3]
   16b30:	e0823003 	add	r3, r2, r3
   16b34:	e5d33000 	ldrb	r3, [r3]
   16b38:	e24b201c 	sub	r2, fp, #28	; 0x1c
   16b3c:	e3a00006 	mov	r0, #6	; 0x6
   16b40:	e1a01003 	mov	r1, r3
   16b44:	e3a03008 	mov	r3, #8	; 0x8
   16b48:	ebfff9c0 	bl	15250 <uBloxSendMessage>
   16b4c:	ea000141 	b	17058 <uBloxReceiveEngine+0xc1c>
   16b50:	e59f3550 	ldr	r3, [pc, #1360]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16b54:	e5d33000 	ldrb	r3, [r3]
   16b58:	e1a02003 	mov	r2, r3
   16b5c:	e59f352c 	ldr	r3, [pc, #1324]	; 17090 <uBloxReceiveEngine+0xc54>
   16b60:	e5933000 	ldr	r3, [r3]
   16b64:	e0823003 	add	r3, r2, r3
   16b68:	e5d33000 	ldrb	r3, [r3]
   16b6c:	e3530023 	cmp	r3, #35	; 0x23
   16b70:	1a000005 	bne	16b8c <uBloxReceiveEngine+0x750>
   16b74:	e3a00006 	mov	r0, #6	; 0x6
   16b78:	e3a01023 	mov	r1, #35	; 0x23
   16b7c:	e59f2548 	ldr	r2, [pc, #1352]	; 170cc <uBloxReceiveEngine+0xc90>
   16b80:	e3a03028 	mov	r3, #40	; 0x28
   16b84:	ebfff9b1 	bl	15250 <uBloxSendMessage>
   16b88:	ea000132 	b	17058 <uBloxReceiveEngine+0xc1c>
   16b8c:	e59f3514 	ldr	r3, [pc, #1300]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16b90:	e5d33000 	ldrb	r3, [r3]
   16b94:	e1a02003 	mov	r2, r3
   16b98:	e59f34f0 	ldr	r3, [pc, #1264]	; 17090 <uBloxReceiveEngine+0xc54>
   16b9c:	e5933000 	ldr	r3, [r3]
   16ba0:	e0823003 	add	r3, r2, r3
   16ba4:	e5d33000 	ldrb	r3, [r3]
   16ba8:	e3530024 	cmp	r3, #36	; 0x24
   16bac:	1a000005 	bne	16bc8 <uBloxReceiveEngine+0x78c>
   16bb0:	e3a00006 	mov	r0, #6	; 0x6
   16bb4:	e3a01024 	mov	r1, #36	; 0x24
   16bb8:	e59f2510 	ldr	r2, [pc, #1296]	; 170d0 <uBloxReceiveEngine+0xc94>
   16bbc:	e3a03024 	mov	r3, #36	; 0x24
   16bc0:	ebfff9a2 	bl	15250 <uBloxSendMessage>
   16bc4:	ea000123 	b	17058 <uBloxReceiveEngine+0xc1c>
   16bc8:	e59f34d8 	ldr	r3, [pc, #1240]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16bcc:	e5d33000 	ldrb	r3, [r3]
   16bd0:	e1a02003 	mov	r2, r3
   16bd4:	e59f34b4 	ldr	r3, [pc, #1204]	; 17090 <uBloxReceiveEngine+0xc54>
   16bd8:	e5933000 	ldr	r3, [r3]
   16bdc:	e0823003 	add	r3, r2, r3
   16be0:	e5d33000 	ldrb	r3, [r3]
   16be4:	e353001a 	cmp	r3, #26	; 0x1a
   16be8:	1a00011a 	bne	17058 <uBloxReceiveEngine+0xc1c>
   16bec:	e3a00006 	mov	r0, #6	; 0x6
   16bf0:	e3a0101a 	mov	r1, #26	; 0x1a
   16bf4:	e59f24d8 	ldr	r2, [pc, #1240]	; 170d4 <uBloxReceiveEngine+0xc98>
   16bf8:	e3a03028 	mov	r3, #40	; 0x28
   16bfc:	ebfff993 	bl	15250 <uBloxSendMessage>
   16c00:	ea000114 	b	17058 <uBloxReceiveEngine+0xc1c>
   16c04:	e59f3494 	ldr	r3, [pc, #1172]	; 170a0 <uBloxReceiveEngine+0xc64>
   16c08:	e5d33000 	ldrb	r3, [r3]
   16c0c:	e3530000 	cmp	r3, #0	; 0x0
   16c10:	0a000006 	beq	16c30 <uBloxReceiveEngine+0x7f4>
   16c14:	e59f3484 	ldr	r3, [pc, #1156]	; 170a0 <uBloxReceiveEngine+0xc64>
   16c18:	e5d33000 	ldrb	r3, [r3]
   16c1c:	e2433001 	sub	r3, r3, #1	; 0x1
   16c20:	e20330ff 	and	r3, r3, #255	; 0xff
   16c24:	e59f2474 	ldr	r2, [pc, #1140]	; 170a0 <uBloxReceiveEngine+0xc64>
   16c28:	e5c23000 	strb	r3, [r2]
   16c2c:	ea000109 	b	17058 <uBloxReceiveEngine+0xc1c>
   16c30:	e59f343c 	ldr	r3, [pc, #1084]	; 17074 <uBloxReceiveEngine+0xc38>
   16c34:	e5d33000 	ldrb	r3, [r3]
   16c38:	e2433001 	sub	r3, r3, #1	; 0x1
   16c3c:	e20330ff 	and	r3, r3, #255	; 0xff
   16c40:	e59f242c 	ldr	r2, [pc, #1068]	; 17074 <uBloxReceiveEngine+0xc38>
   16c44:	e5c23000 	strb	r3, [r2]
   16c48:	e59f2464 	ldr	r2, [pc, #1124]	; 170b4 <uBloxReceiveEngine+0xc78>
   16c4c:	e3a03000 	mov	r3, #0	; 0x0
   16c50:	e5c23000 	strb	r3, [r2]
   16c54:	e59f2444 	ldr	r2, [pc, #1092]	; 170a0 <uBloxReceiveEngine+0xc64>
   16c58:	e3a0300a 	mov	r3, #10	; 0xa
   16c5c:	e5c23000 	strb	r3, [r2]
   16c60:	e59f3440 	ldr	r3, [pc, #1088]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16c64:	e5d33000 	ldrb	r3, [r3]
   16c68:	e3530001 	cmp	r3, #1	; 0x1
   16c6c:	1a00000c 	bne	16ca4 <uBloxReceiveEngine+0x868>
   16c70:	e59f3430 	ldr	r3, [pc, #1072]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16c74:	e5d33000 	ldrb	r3, [r3]
   16c78:	e1a02003 	mov	r2, r3
   16c7c:	e59f340c 	ldr	r3, [pc, #1036]	; 17090 <uBloxReceiveEngine+0xc54>
   16c80:	e5933000 	ldr	r3, [r3]
   16c84:	e0823003 	add	r3, r2, r3
   16c88:	e5d33000 	ldrb	r3, [r3]
   16c8c:	e3a00006 	mov	r0, #6	; 0x6
   16c90:	e1a01003 	mov	r1, r3
   16c94:	e59f2420 	ldr	r2, [pc, #1056]	; 170bc <uBloxReceiveEngine+0xc80>
   16c98:	e3a03006 	mov	r3, #6	; 0x6
   16c9c:	ebfff96b 	bl	15250 <uBloxSendMessage>
   16ca0:	ea0000ec 	b	17058 <uBloxReceiveEngine+0xc1c>
   16ca4:	e59f33fc 	ldr	r3, [pc, #1020]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16ca8:	e5d33000 	ldrb	r3, [r3]
   16cac:	e3530002 	cmp	r3, #2	; 0x2
   16cb0:	1a00000c 	bne	16ce8 <uBloxReceiveEngine+0x8ac>
   16cb4:	e59f33ec 	ldr	r3, [pc, #1004]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16cb8:	e5d33000 	ldrb	r3, [r3]
   16cbc:	e1a02003 	mov	r2, r3
   16cc0:	e59f33c8 	ldr	r3, [pc, #968]	; 17090 <uBloxReceiveEngine+0xc54>
   16cc4:	e5933000 	ldr	r3, [r3]
   16cc8:	e0823003 	add	r3, r2, r3
   16ccc:	e5d33000 	ldrb	r3, [r3]
   16cd0:	e24b2014 	sub	r2, fp, #20	; 0x14
   16cd4:	e3a00006 	mov	r0, #6	; 0x6
   16cd8:	e1a01003 	mov	r1, r3
   16cdc:	e3a03004 	mov	r3, #4	; 0x4
   16ce0:	ebfff95a 	bl	15250 <uBloxSendMessage>
   16ce4:	ea0000db 	b	17058 <uBloxReceiveEngine+0xc1c>
   16ce8:	e59f33b8 	ldr	r3, [pc, #952]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16cec:	e5d33000 	ldrb	r3, [r3]
   16cf0:	e3530003 	cmp	r3, #3	; 0x3
   16cf4:	1a00000c 	bne	16d2c <uBloxReceiveEngine+0x8f0>
   16cf8:	e59f33a8 	ldr	r3, [pc, #936]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16cfc:	e5d33000 	ldrb	r3, [r3]
   16d00:	e1a02003 	mov	r2, r3
   16d04:	e59f3384 	ldr	r3, [pc, #900]	; 17090 <uBloxReceiveEngine+0xc54>
   16d08:	e5933000 	ldr	r3, [r3]
   16d0c:	e0823003 	add	r3, r2, r3
   16d10:	e5d33000 	ldrb	r3, [r3]
   16d14:	e24b201c 	sub	r2, fp, #28	; 0x1c
   16d18:	e3a00006 	mov	r0, #6	; 0x6
   16d1c:	e1a01003 	mov	r1, r3
   16d20:	e3a03008 	mov	r3, #8	; 0x8
   16d24:	ebfff949 	bl	15250 <uBloxSendMessage>
   16d28:	ea0000ca 	b	17058 <uBloxReceiveEngine+0xc1c>
   16d2c:	e59f3374 	ldr	r3, [pc, #884]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16d30:	e5d33000 	ldrb	r3, [r3]
   16d34:	e1a02003 	mov	r2, r3
   16d38:	e59f3350 	ldr	r3, [pc, #848]	; 17090 <uBloxReceiveEngine+0xc54>
   16d3c:	e5933000 	ldr	r3, [r3]
   16d40:	e0823003 	add	r3, r2, r3
   16d44:	e5d33000 	ldrb	r3, [r3]
   16d48:	e3530023 	cmp	r3, #35	; 0x23
   16d4c:	1a000005 	bne	16d68 <uBloxReceiveEngine+0x92c>
   16d50:	e3a00006 	mov	r0, #6	; 0x6
   16d54:	e3a01023 	mov	r1, #35	; 0x23
   16d58:	e59f236c 	ldr	r2, [pc, #876]	; 170cc <uBloxReceiveEngine+0xc90>
   16d5c:	e3a03028 	mov	r3, #40	; 0x28
   16d60:	ebfff93a 	bl	15250 <uBloxSendMessage>
   16d64:	ea0000bb 	b	17058 <uBloxReceiveEngine+0xc1c>
   16d68:	e59f3338 	ldr	r3, [pc, #824]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16d6c:	e5d33000 	ldrb	r3, [r3]
   16d70:	e1a02003 	mov	r2, r3
   16d74:	e59f3314 	ldr	r3, [pc, #788]	; 17090 <uBloxReceiveEngine+0xc54>
   16d78:	e5933000 	ldr	r3, [r3]
   16d7c:	e0823003 	add	r3, r2, r3
   16d80:	e5d33000 	ldrb	r3, [r3]
   16d84:	e3530024 	cmp	r3, #36	; 0x24
   16d88:	1a000005 	bne	16da4 <uBloxReceiveEngine+0x968>
   16d8c:	e3a00006 	mov	r0, #6	; 0x6
   16d90:	e3a01024 	mov	r1, #36	; 0x24
   16d94:	e59f2334 	ldr	r2, [pc, #820]	; 170d0 <uBloxReceiveEngine+0xc94>
   16d98:	e3a03024 	mov	r3, #36	; 0x24
   16d9c:	ebfff92b 	bl	15250 <uBloxSendMessage>
   16da0:	ea0000ac 	b	17058 <uBloxReceiveEngine+0xc1c>
   16da4:	e59f32fc 	ldr	r3, [pc, #764]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16da8:	e5d33000 	ldrb	r3, [r3]
   16dac:	e1a02003 	mov	r2, r3
   16db0:	e59f32d8 	ldr	r3, [pc, #728]	; 17090 <uBloxReceiveEngine+0xc54>
   16db4:	e5933000 	ldr	r3, [r3]
   16db8:	e0823003 	add	r3, r2, r3
   16dbc:	e5d33000 	ldrb	r3, [r3]
   16dc0:	e353001a 	cmp	r3, #26	; 0x1a
   16dc4:	1a0000a3 	bne	17058 <uBloxReceiveEngine+0xc1c>
   16dc8:	e3a00006 	mov	r0, #6	; 0x6
   16dcc:	e3a0101a 	mov	r1, #26	; 0x1a
   16dd0:	e59f22fc 	ldr	r2, [pc, #764]	; 170d4 <uBloxReceiveEngine+0xc98>
   16dd4:	e3a03028 	mov	r3, #40	; 0x28
   16dd8:	ebfff91c 	bl	15250 <uBloxSendMessage>
   16ddc:	ea00009d 	b	17058 <uBloxReceiveEngine+0xc1c>
   16de0:	e59f32cc 	ldr	r3, [pc, #716]	; 170b4 <uBloxReceiveEngine+0xc78>
   16de4:	e5d33000 	ldrb	r3, [r3]
   16de8:	e3530000 	cmp	r3, #0	; 0x0
   16dec:	0a00005a 	beq	16f5c <uBloxReceiveEngine+0xb20>
   16df0:	e59f22bc 	ldr	r2, [pc, #700]	; 170b4 <uBloxReceiveEngine+0xc78>
   16df4:	e3a03000 	mov	r3, #0	; 0x0
   16df8:	e5c23000 	strb	r3, [r2]
   16dfc:	e59f32a4 	ldr	r3, [pc, #676]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16e00:	e5d33000 	ldrb	r3, [r3]
   16e04:	e2833001 	add	r3, r3, #1	; 0x1
   16e08:	e20330ff 	and	r3, r3, #255	; 0xff
   16e0c:	e59f2294 	ldr	r2, [pc, #660]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16e10:	e5c23000 	strb	r3, [r2]
   16e14:	e59f2258 	ldr	r2, [pc, #600]	; 17074 <uBloxReceiveEngine+0xc38>
   16e18:	e3a03050 	mov	r3, #80	; 0x50
   16e1c:	e5c23000 	strb	r3, [r2]
   16e20:	e59f327c 	ldr	r3, [pc, #636]	; 170a4 <uBloxReceiveEngine+0xc68>
   16e24:	e5d33000 	ldrb	r3, [r3]
   16e28:	e3530002 	cmp	r3, #2	; 0x2
   16e2c:	1a000009 	bne	16e58 <uBloxReceiveEngine+0xa1c>
   16e30:	e59f3270 	ldr	r3, [pc, #624]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16e34:	e5d33000 	ldrb	r3, [r3]
   16e38:	e3530006 	cmp	r3, #6	; 0x6
   16e3c:	1a000005 	bne	16e58 <uBloxReceiveEngine+0xa1c>
   16e40:	e59f3260 	ldr	r3, [pc, #608]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16e44:	e5d33000 	ldrb	r3, [r3]
   16e48:	e2833001 	add	r3, r3, #1	; 0x1
   16e4c:	e20330ff 	and	r3, r3, #255	; 0xff
   16e50:	e59f2250 	ldr	r2, [pc, #592]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16e54:	e5c23000 	strb	r3, [r2]
   16e58:	e59f3248 	ldr	r3, [pc, #584]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16e5c:	e5d33000 	ldrb	r3, [r3]
   16e60:	e3530007 	cmp	r3, #7	; 0x7
   16e64:	1a000005 	bne	16e80 <uBloxReceiveEngine+0xa44>
   16e68:	e59f3238 	ldr	r3, [pc, #568]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16e6c:	e5d33000 	ldrb	r3, [r3]
   16e70:	e2833001 	add	r3, r3, #1	; 0x1
   16e74:	e20330ff 	and	r3, r3, #255	; 0xff
   16e78:	e59f2228 	ldr	r2, [pc, #552]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16e7c:	e5c23000 	strb	r3, [r2]
   16e80:	e59f3220 	ldr	r3, [pc, #544]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16e84:	e5d33000 	ldrb	r3, [r3]
   16e88:	e3530008 	cmp	r3, #8	; 0x8
   16e8c:	1a000003 	bne	16ea0 <uBloxReceiveEngine+0xa64>
   16e90:	e59f31e0 	ldr	r3, [pc, #480]	; 17078 <uBloxReceiveEngine+0xc3c>
   16e94:	e3a02006 	mov	r2, #6	; 0x6
   16e98:	e5c32000 	strb	r2, [r3]
   16e9c:	ea00006d 	b	17058 <uBloxReceiveEngine+0xc1c>
   16ea0:	e59f21d0 	ldr	r2, [pc, #464]	; 17078 <uBloxReceiveEngine+0xc3c>
   16ea4:	e3a03005 	mov	r3, #5	; 0x5
   16ea8:	e5c23000 	strb	r3, [r2]
   16eac:	e59f2204 	ldr	r2, [pc, #516]	; 170b8 <uBloxReceiveEngine+0xc7c>
   16eb0:	e3a03000 	mov	r3, #0	; 0x0
   16eb4:	e5c23000 	strb	r3, [r2]
   16eb8:	e59f21e0 	ldr	r2, [pc, #480]	; 170a0 <uBloxReceiveEngine+0xc64>
   16ebc:	e3a0300a 	mov	r3, #10	; 0xa
   16ec0:	e5c23000 	strb	r3, [r2]
   16ec4:	e59f31dc 	ldr	r3, [pc, #476]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16ec8:	e5d33000 	ldrb	r3, [r3]
   16ecc:	e1a02003 	mov	r2, r3
   16ed0:	e59f11f0 	ldr	r1, [pc, #496]	; 170c8 <uBloxReceiveEngine+0xc8c>
   16ed4:	e1a03002 	mov	r3, r2
   16ed8:	e1a03083 	mov	r3, r3, lsl #1
   16edc:	e0833002 	add	r3, r3, r2
   16ee0:	e0833001 	add	r3, r3, r1
   16ee4:	e5d33000 	ldrb	r3, [r3]
   16ee8:	e1a0c003 	mov	ip, r3
   16eec:	e59f31b4 	ldr	r3, [pc, #436]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16ef0:	e5d33000 	ldrb	r3, [r3]
   16ef4:	e1a02003 	mov	r2, r3
   16ef8:	e59f11c8 	ldr	r1, [pc, #456]	; 170c8 <uBloxReceiveEngine+0xc8c>
   16efc:	e3a00001 	mov	r0, #1	; 0x1
   16f00:	e1a03002 	mov	r3, r2
   16f04:	e1a03083 	mov	r3, r3, lsl #1
   16f08:	e0833002 	add	r3, r3, r2
   16f0c:	e0833001 	add	r3, r3, r1
   16f10:	e0833000 	add	r3, r3, r0
   16f14:	e5d33000 	ldrb	r3, [r3]
   16f18:	e1a0e003 	mov	lr, r3
   16f1c:	e59f3184 	ldr	r3, [pc, #388]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16f20:	e5d33000 	ldrb	r3, [r3]
   16f24:	e1a02003 	mov	r2, r3
   16f28:	e59f1198 	ldr	r1, [pc, #408]	; 170c8 <uBloxReceiveEngine+0xc8c>
   16f2c:	e3a00002 	mov	r0, #2	; 0x2
   16f30:	e1a03002 	mov	r3, r2
   16f34:	e1a03083 	mov	r3, r3, lsl #1
   16f38:	e0833002 	add	r3, r3, r2
   16f3c:	e0833001 	add	r3, r3, r1
   16f40:	e0833000 	add	r3, r3, r0
   16f44:	e5d33000 	ldrb	r3, [r3]
   16f48:	e1a0000c 	mov	r0, ip
   16f4c:	e1a0100e 	mov	r1, lr
   16f50:	e1a02003 	mov	r2, r3
   16f54:	ebfff959 	bl	154c0 <setMessageRate>
   16f58:	ea00003e 	b	17058 <uBloxReceiveEngine+0xc1c>
   16f5c:	e59f313c 	ldr	r3, [pc, #316]	; 170a0 <uBloxReceiveEngine+0xc64>
   16f60:	e5d33000 	ldrb	r3, [r3]
   16f64:	e3530000 	cmp	r3, #0	; 0x0
   16f68:	0a000006 	beq	16f88 <uBloxReceiveEngine+0xb4c>
   16f6c:	e59f312c 	ldr	r3, [pc, #300]	; 170a0 <uBloxReceiveEngine+0xc64>
   16f70:	e5d33000 	ldrb	r3, [r3]
   16f74:	e2433001 	sub	r3, r3, #1	; 0x1
   16f78:	e20330ff 	and	r3, r3, #255	; 0xff
   16f7c:	e59f211c 	ldr	r2, [pc, #284]	; 170a0 <uBloxReceiveEngine+0xc64>
   16f80:	e5c23000 	strb	r3, [r2]
   16f84:	ea000033 	b	17058 <uBloxReceiveEngine+0xc1c>
   16f88:	e59f30e4 	ldr	r3, [pc, #228]	; 17074 <uBloxReceiveEngine+0xc38>
   16f8c:	e5d33000 	ldrb	r3, [r3]
   16f90:	e2433001 	sub	r3, r3, #1	; 0x1
   16f94:	e20330ff 	and	r3, r3, #255	; 0xff
   16f98:	e59f20d4 	ldr	r2, [pc, #212]	; 17074 <uBloxReceiveEngine+0xc38>
   16f9c:	e5c23000 	strb	r3, [r2]
   16fa0:	e59f3100 	ldr	r3, [pc, #256]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16fa4:	e5d33000 	ldrb	r3, [r3]
   16fa8:	e1a02003 	mov	r2, r3
   16fac:	e59f1114 	ldr	r1, [pc, #276]	; 170c8 <uBloxReceiveEngine+0xc8c>
   16fb0:	e1a03002 	mov	r3, r2
   16fb4:	e1a03083 	mov	r3, r3, lsl #1
   16fb8:	e0833002 	add	r3, r3, r2
   16fbc:	e0833001 	add	r3, r3, r1
   16fc0:	e5d33000 	ldrb	r3, [r3]
   16fc4:	e1a0c003 	mov	ip, r3
   16fc8:	e59f30d8 	ldr	r3, [pc, #216]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16fcc:	e5d33000 	ldrb	r3, [r3]
   16fd0:	e1a02003 	mov	r2, r3
   16fd4:	e59f10ec 	ldr	r1, [pc, #236]	; 170c8 <uBloxReceiveEngine+0xc8c>
   16fd8:	e3a00001 	mov	r0, #1	; 0x1
   16fdc:	e1a03002 	mov	r3, r2
   16fe0:	e1a03083 	mov	r3, r3, lsl #1
   16fe4:	e0833002 	add	r3, r3, r2
   16fe8:	e0833001 	add	r3, r3, r1
   16fec:	e0833000 	add	r3, r3, r0
   16ff0:	e5d33000 	ldrb	r3, [r3]
   16ff4:	e1a0e003 	mov	lr, r3
   16ff8:	e59f30a8 	ldr	r3, [pc, #168]	; 170a8 <uBloxReceiveEngine+0xc6c>
   16ffc:	e5d33000 	ldrb	r3, [r3]
   17000:	e1a02003 	mov	r2, r3
   17004:	e59f10bc 	ldr	r1, [pc, #188]	; 170c8 <uBloxReceiveEngine+0xc8c>
   17008:	e3a00002 	mov	r0, #2	; 0x2
   1700c:	e1a03002 	mov	r3, r2
   17010:	e1a03083 	mov	r3, r3, lsl #1
   17014:	e0833002 	add	r3, r3, r2
   17018:	e0833001 	add	r3, r3, r1
   1701c:	e0833000 	add	r3, r3, r0
   17020:	e5d33000 	ldrb	r3, [r3]
   17024:	e1a0000c 	mov	r0, ip
   17028:	e1a0100e 	mov	r1, lr
   1702c:	e1a02003 	mov	r2, r3
   17030:	ebfff922 	bl	154c0 <setMessageRate>
   17034:	e59f2064 	ldr	r2, [pc, #100]	; 170a0 <uBloxReceiveEngine+0xc64>
   17038:	e3a0300a 	mov	r3, #10	; 0xa
   1703c:	e5c23000 	strb	r3, [r2]
   17040:	e59f206c 	ldr	r2, [pc, #108]	; 170b4 <uBloxReceiveEngine+0xc78>
   17044:	e3a03000 	mov	r3, #0	; 0x0
   17048:	e5c23000 	strb	r3, [r2]
   1704c:	e59f2024 	ldr	r2, [pc, #36]	; 17078 <uBloxReceiveEngine+0xc3c>
   17050:	e3a03005 	mov	r3, #5	; 0x5
   17054:	e5c23000 	strb	r3, [r2]
   17058:	e24bd00c 	sub	sp, fp, #12	; 0xc
   1705c:	e89d6800 	ldmia	sp, {fp, sp, lr}
   17060:	e12fff1e 	bx	lr
   17064:	00019ff5 	streqd	r9, [r1], -r5
   17068:	00019fed 	andeq	r9, r1, sp, ror #31
   1706c:	40001f3c 	andmi	r1, r0, ip, lsr pc
   17070:	cccccccd 	stcgtl	12, cr12, [ip], {205}
   17074:	40000da6 	andmi	r0, r0, r6, lsr #27
   17078:	40001f61 	andmi	r1, r0, r1, ror #30
   1707c:	400055a4 	andmi	r5, r0, r4, lsr #11
   17080:	40001f5f 	andmi	r1, r0, pc, asr pc
   17084:	00019f24 	andeq	r9, r1, r4, lsr #30
   17088:	40000da4 	andmi	r0, r0, r4, lsr #27
   1708c:	40001f4a 	andmi	r1, r0, sl, asr #30
   17090:	400055a0 	andmi	r5, r0, r0, lsr #11
   17094:	00019f2e 	andeq	r9, r1, lr, lsr #30
   17098:	40000da2 	andmi	r0, r0, r2, lsr #27
   1709c:	40001f48 	andmi	r1, r0, r8, asr #30
   170a0:	40001f60 	andmi	r1, r0, r0, ror #30
   170a4:	40001f4c 	andmi	r1, r0, ip, asr #30
   170a8:	4000559c 	mulmi	r0, ip, r5
   170ac:	00019fd9 	ldreqd	r9, [r1], -r9
   170b0:	00019fc5 	andeq	r9, r1, r5, asr #31
   170b4:	40001f44 	andmi	r1, r0, r4, asr #30
   170b8:	40001f47 	andmi	r1, r0, r7, asr #30
   170bc:	00019fbf 	streqh	r9, [r1], -pc
   170c0:	40001f45 	andmi	r1, r0, r5, asr #30
   170c4:	40001f46 	andmi	r1, r0, r6, asr #30
   170c8:	00019fa7 	andeq	r9, r1, r7, lsr #31
   170cc:	00019f33 	andeq	r9, r1, r3, lsr pc
   170d0:	00019f5b 	andeq	r9, r1, fp, asr pc
   170d4:	00019f7f 	andeq	r9, r1, pc, ror pc

000170d8 <cos>:
   170d8:	b5f0      	push	{r4, r5, r6, r7, lr}
   170da:	4a24      	ldr	r2, [pc, #144]	(1716c <.text+0x1716c>)
   170dc:	4b24      	ldr	r3, [pc, #144]	(17170 <.text+0x17170>)
   170de:	4002      	ands	r2, r0
   170e0:	b085      	sub	sp, #20
   170e2:	1c05      	adds	r5, r0, #0
   170e4:	1c0e      	adds	r6, r1, #0
   170e6:	429a      	cmp	r2, r3
   170e8:	dc02      	bgt.n	170f0 <cos+0x18>
   170ea:	4a22      	ldr	r2, [pc, #136]	(17174 <.text+0x17174>)
   170ec:	4b22      	ldr	r3, [pc, #136]	(17178 <.text+0x17178>)
   170ee:	e019      	b.n	17124 <cos+0x4c>
   170f0:	4b22      	ldr	r3, [pc, #136]	(1717c <.text+0x1717c>)
   170f2:	429a      	cmp	r2, r3
   170f4:	dd04      	ble.n	17100 <cos+0x28>
   170f6:	1c2a      	adds	r2, r5, #0
   170f8:	1c33      	adds	r3, r6, #0
   170fa:	f002 f9ef 	bl	194dc <____subdf3_from_thumb>
   170fe:	e02d      	b.n	1715c <cos+0x84>
   17100:	aa01      	add	r2, sp, #4
   17102:	f000 fa55 	bl	175b0 <__ieee754_rem_pio2>
   17106:	2303      	movs	r3, #3
   17108:	1c05      	adds	r5, r0, #0
   1710a:	401d      	ands	r5, r3
   1710c:	2d01      	cmp	r5, #1
   1710e:	d00c      	beq.n	1712a <cos+0x52>
   17110:	2d02      	cmp	r5, #2
   17112:	d012      	beq.n	1713a <cos+0x62>
   17114:	9801      	ldr	r0, [sp, #4]
   17116:	9902      	ldr	r1, [sp, #8]
   17118:	9e03      	ldr	r6, [sp, #12]
   1711a:	9f04      	ldr	r7, [sp, #16]
   1711c:	2d00      	cmp	r5, #0
   1711e:	d117      	bne.n	17150 <cos+0x78>
   17120:	1c32      	adds	r2, r6, #0
   17122:	1c3b      	adds	r3, r7, #0
   17124:	f000 fd24 	bl	17b70 <__kernel_cos>
   17128:	e018      	b.n	1715c <cos+0x84>
   1712a:	9801      	ldr	r0, [sp, #4]
   1712c:	9902      	ldr	r1, [sp, #8]
   1712e:	9a03      	ldr	r2, [sp, #12]
   17130:	9b04      	ldr	r3, [sp, #16]
   17132:	9500      	str	r5, [sp, #0]
   17134:	f001 f9f0 	bl	18518 <__kernel_sin>
   17138:	e005      	b.n	17146 <cos+0x6e>
   1713a:	9801      	ldr	r0, [sp, #4]
   1713c:	9902      	ldr	r1, [sp, #8]
   1713e:	9a03      	ldr	r2, [sp, #12]
   17140:	9b04      	ldr	r3, [sp, #16]
   17142:	f000 fd15 	bl	17b70 <__kernel_cos>
   17146:	2480      	movs	r4, #128
   17148:	0624      	lsls	r4, r4, #24
   1714a:	1902      	adds	r2, r0, r4
   1714c:	1c0b      	adds	r3, r1, #0
   1714e:	e007      	b.n	17160 <cos+0x88>
   17150:	2301      	movs	r3, #1
   17152:	9300      	str	r3, [sp, #0]
   17154:	1c32      	adds	r2, r6, #0
   17156:	1c3b      	adds	r3, r7, #0
   17158:	f001 f9de 	bl	18518 <__kernel_sin>
   1715c:	1c02      	adds	r2, r0, #0
   1715e:	1c0b      	adds	r3, r1, #0
   17160:	1c10      	adds	r0, r2, #0
   17162:	1c19      	adds	r1, r3, #0
   17164:	b005      	add	sp, #20
   17166:	bcf0      	pop	{r4, r5, r6, r7}
   17168:	bc04      	pop	{r2}
   1716a:	4710      	bx	r2
   1716c:	ffff 7fff 	undefined
   17170:	21fb      	movs	r1, #251
   17172:	3fe9      	subs	r7, #233
	...
   1717c:	ffff 7fef 	undefined

00017180 <sin>:
   17180:	b570      	push	{r4, r5, r6, lr}
   17182:	4a25      	ldr	r2, [pc, #148]	(17218 <.text+0x17218>)
   17184:	4b25      	ldr	r3, [pc, #148]	(1721c <.text+0x1721c>)
   17186:	4002      	ands	r2, r0
   17188:	b085      	sub	sp, #20
   1718a:	1c05      	adds	r5, r0, #0
   1718c:	1c0e      	adds	r6, r1, #0
   1718e:	429a      	cmp	r2, r3
   17190:	dc04      	bgt.n	1719c <sin+0x1c>
   17192:	2300      	movs	r3, #0
   17194:	9300      	str	r3, [sp, #0]
   17196:	4a22      	ldr	r2, [pc, #136]	(17220 <.text+0x17220>)
   17198:	4b22      	ldr	r3, [pc, #136]	(17224 <.text+0x17224>)
   1719a:	e01c      	b.n	171d6 <sin+0x56>
   1719c:	4b22      	ldr	r3, [pc, #136]	(17228 <.text+0x17228>)
   1719e:	429a      	cmp	r2, r3
   171a0:	dd06      	ble.n	171b0 <sin+0x30>
   171a2:	1c2a      	adds	r2, r5, #0
   171a4:	1c33      	adds	r3, r6, #0
   171a6:	f002 f999 	bl	194dc <____subdf3_from_thumb>
   171aa:	1c03      	adds	r3, r0, #0
   171ac:	1c0c      	adds	r4, r1, #0
   171ae:	e02d      	b.n	1720c <sin+0x8c>
   171b0:	aa01      	add	r2, sp, #4
   171b2:	f000 f9fd 	bl	175b0 <__ieee754_rem_pio2>
   171b6:	2303      	movs	r3, #3
   171b8:	4003      	ands	r3, r0
   171ba:	2b01      	cmp	r3, #1
   171bc:	d00e      	beq.n	171dc <sin+0x5c>
   171be:	2b02      	cmp	r3, #2
   171c0:	d013      	beq.n	171ea <sin+0x6a>
   171c2:	9801      	ldr	r0, [sp, #4]
   171c4:	9902      	ldr	r1, [sp, #8]
   171c6:	9c03      	ldr	r4, [sp, #12]
   171c8:	9d04      	ldr	r5, [sp, #16]
   171ca:	2b00      	cmp	r3, #0
   171cc:	d116      	bne.n	171fc <sin+0x7c>
   171ce:	2301      	movs	r3, #1
   171d0:	9300      	str	r3, [sp, #0]
   171d2:	1c22      	adds	r2, r4, #0
   171d4:	1c2b      	adds	r3, r5, #0
   171d6:	f001 f99f 	bl	18518 <__kernel_sin>
   171da:	e7e6      	b.n	171aa <sin+0x2a>
   171dc:	9801      	ldr	r0, [sp, #4]
   171de:	9902      	ldr	r1, [sp, #8]
   171e0:	9a03      	ldr	r2, [sp, #12]
   171e2:	9b04      	ldr	r3, [sp, #16]
   171e4:	f000 fcc4 	bl	17b70 <__kernel_cos>
   171e8:	e7df      	b.n	171aa <sin+0x2a>
   171ea:	2401      	movs	r4, #1
   171ec:	9801      	ldr	r0, [sp, #4]
   171ee:	9902      	ldr	r1, [sp, #8]
   171f0:	9a03      	ldr	r2, [sp, #12]
   171f2:	9b04      	ldr	r3, [sp, #16]
   171f4:	9400      	str	r4, [sp, #0]
   171f6:	f001 f98f 	bl	18518 <__kernel_sin>
   171fa:	e003      	b.n	17204 <sin+0x84>
   171fc:	1c22      	adds	r2, r4, #0
   171fe:	1c2b      	adds	r3, r5, #0
   17200:	f000 fcb6 	bl	17b70 <__kernel_cos>
   17204:	2280      	movs	r2, #128
   17206:	0612      	lsls	r2, r2, #24
   17208:	1883      	adds	r3, r0, r2
   1720a:	1c0c      	adds	r4, r1, #0
   1720c:	1c18      	adds	r0, r3, #0
   1720e:	1c21      	adds	r1, r4, #0
   17210:	b005      	add	sp, #20
   17212:	bc70      	pop	{r4, r5, r6}
   17214:	bc04      	pop	{r2}
   17216:	4710      	bx	r2
   17218:	ffff 7fff 	undefined
   1721c:	21fb      	movs	r1, #251
   1721e:	3fe9      	subs	r7, #233
	...
   17228:	ffff 7fef 	undefined

0001722c <atan2>:
   1722c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1722e:	b08d      	sub	sp, #52
   17230:	1c1f      	adds	r7, r3, #0
   17232:	1c04      	adds	r4, r0, #0
   17234:	1c0d      	adds	r5, r1, #0
   17236:	1c16      	adds	r6, r2, #0
   17238:	f000 f8b4 	bl	173a4 <__ieee754_atan2>
   1723c:	4b27      	ldr	r3, [pc, #156]	(172dc <.text+0x172dc>)
   1723e:	681b      	ldr	r3, [r3, #0]
   17240:	9002      	str	r0, [sp, #8]
   17242:	9103      	str	r1, [sp, #12]
   17244:	9300      	str	r3, [sp, #0]
   17246:	3301      	adds	r3, #1
   17248:	d041      	beq.n	172ce <atan2+0xa2>
   1724a:	1c30      	adds	r0, r6, #0
   1724c:	1c39      	adds	r1, r7, #0
   1724e:	f7f9 ff29 	bl	110a4 <isnan>
   17252:	2800      	cmp	r0, #0
   17254:	d13b      	bne.n	172ce <atan2+0xa2>
   17256:	1c20      	adds	r0, r4, #0
   17258:	1c29      	adds	r1, r5, #0
   1725a:	f7f9 ff23 	bl	110a4 <isnan>
   1725e:	9001      	str	r0, [sp, #4]
   17260:	2800      	cmp	r0, #0
   17262:	d134      	bne.n	172ce <atan2+0xa2>
   17264:	1c30      	adds	r0, r6, #0
   17266:	1c39      	adds	r1, r7, #0
   17268:	4a1d      	ldr	r2, [pc, #116]	(172e0 <.text+0x172e0>)
   1726a:	4b1e      	ldr	r3, [pc, #120]	(172e4 <.text+0x172e4>)
   1726c:	f002 f92a 	bl	194c4 <____eqdf2_from_thumb>
   17270:	2800      	cmp	r0, #0
   17272:	d12c      	bne.n	172ce <atan2+0xa2>
   17274:	1c20      	adds	r0, r4, #0
   17276:	1c29      	adds	r1, r5, #0
   17278:	4a19      	ldr	r2, [pc, #100]	(172e0 <.text+0x172e0>)
   1727a:	4b1a      	ldr	r3, [pc, #104]	(172e4 <.text+0x172e4>)
   1727c:	f002 f922 	bl	194c4 <____eqdf2_from_thumb>
   17280:	2800      	cmp	r0, #0
   17282:	d124      	bne.n	172ce <atan2+0xa2>
   17284:	2301      	movs	r3, #1
   17286:	9304      	str	r3, [sp, #16]
   17288:	4b17      	ldr	r3, [pc, #92]	(172e8 <.text+0x172e8>)
   1728a:	9305      	str	r3, [sp, #20]
   1728c:	9b01      	ldr	r3, [sp, #4]
   1728e:	9406      	str	r4, [sp, #24]
   17290:	9507      	str	r5, [sp, #28]
   17292:	930c      	str	r3, [sp, #48]
   17294:	4b12      	ldr	r3, [pc, #72]	(172e0 <.text+0x172e0>)
   17296:	4c13      	ldr	r4, [pc, #76]	(172e4 <.text+0x172e4>)
   17298:	930a      	str	r3, [sp, #40]
   1729a:	940b      	str	r4, [sp, #44]
   1729c:	9c00      	ldr	r4, [sp, #0]
   1729e:	9608      	str	r6, [sp, #32]
   172a0:	9709      	str	r7, [sp, #36]
   172a2:	2c02      	cmp	r4, #2
   172a4:	d004      	beq.n	172b0 <atan2+0x84>
   172a6:	a804      	add	r0, sp, #16
   172a8:	f001 fc42 	bl	18b30 <matherr>
   172ac:	2800      	cmp	r0, #0
   172ae:	d103      	bne.n	172b8 <atan2+0x8c>
   172b0:	f002 f8b2 	bl	19418 <__errno>
   172b4:	2321      	movs	r3, #33
   172b6:	6003      	str	r3, [r0, #0]
   172b8:	9b0c      	ldr	r3, [sp, #48]
   172ba:	2b00      	cmp	r3, #0
   172bc:	d003      	beq.n	172c6 <atan2+0x9a>
   172be:	f002 f8ab 	bl	19418 <__errno>
   172c2:	9b0c      	ldr	r3, [sp, #48]
   172c4:	6003      	str	r3, [r0, #0]
   172c6:	9b0a      	ldr	r3, [sp, #40]
   172c8:	9c0b      	ldr	r4, [sp, #44]
   172ca:	9302      	str	r3, [sp, #8]
   172cc:	9403      	str	r4, [sp, #12]
   172ce:	9802      	ldr	r0, [sp, #8]
   172d0:	9903      	ldr	r1, [sp, #12]
   172d2:	b00d      	add	sp, #52
   172d4:	bcf0      	pop	{r4, r5, r6, r7}
   172d6:	bc04      	pop	{r2}
   172d8:	4710      	bx	r2
   172da:	0000      	lsls	r0, r0, #0
   172dc:	a214      	add	r2, pc, #80	(adr r2,17330 <sqrt+0x44>)
   172de:	0001      	lsls	r1, r0, #0
	...
   172e8:	a4cc      	add	r4, pc, #816	(adr r4,1761c <__ieee754_rem_pio2+0x6c>)
   172ea:	0001      	lsls	r1, r0, #0

000172ec <sqrt>:
   172ec:	b5f0      	push	{r4, r5, r6, r7, lr}
   172ee:	b08d      	sub	sp, #52
   172f0:	1c04      	adds	r4, r0, #0
   172f2:	1c0d      	adds	r5, r1, #0
   172f4:	f000 fb6c 	bl	179d0 <__ieee754_sqrt>
   172f8:	4b26      	ldr	r3, [pc, #152]	(17394 <.text+0x17394>)
   172fa:	681b      	ldr	r3, [r3, #0]
   172fc:	9002      	str	r0, [sp, #8]
   172fe:	9103      	str	r1, [sp, #12]
   17300:	9300      	str	r3, [sp, #0]
   17302:	3301      	adds	r3, #1
   17304:	d03f      	beq.n	17386 <sqrt+0x9a>
   17306:	1c20      	adds	r0, r4, #0
   17308:	1c29      	adds	r1, r5, #0
   1730a:	f7f9 fecb 	bl	110a4 <isnan>
   1730e:	9001      	str	r0, [sp, #4]
   17310:	2800      	cmp	r0, #0
   17312:	d138      	bne.n	17386 <sqrt+0x9a>
   17314:	4e20      	ldr	r6, [pc, #128]	(17398 <.text+0x17398>)
   17316:	4f21      	ldr	r7, [pc, #132]	(1739c <.text+0x1739c>)
   17318:	1c20      	adds	r0, r4, #0
   1731a:	1c29      	adds	r1, r5, #0
   1731c:	1c32      	adds	r2, r6, #0
   1731e:	1c3b      	adds	r3, r7, #0
   17320:	f002 f8c8 	bl	194b4 <____ltdf2_from_thumb>
   17324:	2800      	cmp	r0, #0
   17326:	da2e      	bge.n	17386 <sqrt+0x9a>
   17328:	2301      	movs	r3, #1
   1732a:	9304      	str	r3, [sp, #16]
   1732c:	4b1c      	ldr	r3, [pc, #112]	(173a0 <.text+0x173a0>)
   1732e:	9408      	str	r4, [sp, #32]
   17330:	9509      	str	r5, [sp, #36]
   17332:	9305      	str	r3, [sp, #20]
   17334:	9406      	str	r4, [sp, #24]
   17336:	9507      	str	r5, [sp, #28]
   17338:	9b01      	ldr	r3, [sp, #4]
   1733a:	9c00      	ldr	r4, [sp, #0]
   1733c:	930c      	str	r3, [sp, #48]
   1733e:	2c00      	cmp	r4, #0
   17340:	d102      	bne.n	17348 <sqrt+0x5c>
   17342:	960a      	str	r6, [sp, #40]
   17344:	970b      	str	r7, [sp, #44]
   17346:	e00a      	b.n	1735e <sqrt+0x72>
   17348:	1c3b      	adds	r3, r7, #0
   1734a:	1c30      	adds	r0, r6, #0
   1734c:	1c39      	adds	r1, r7, #0
   1734e:	1c32      	adds	r2, r6, #0
   17350:	f002 f8d0 	bl	194f4 <____divdf3_from_thumb>
   17354:	9b00      	ldr	r3, [sp, #0]
   17356:	900a      	str	r0, [sp, #40]
   17358:	910b      	str	r1, [sp, #44]
   1735a:	2b02      	cmp	r3, #2
   1735c:	d004      	beq.n	17368 <sqrt+0x7c>
   1735e:	a804      	add	r0, sp, #16
   17360:	f001 fbe6 	bl	18b30 <matherr>
   17364:	2800      	cmp	r0, #0
   17366:	d103      	bne.n	17370 <sqrt+0x84>
   17368:	f002 f856 	bl	19418 <__errno>
   1736c:	2321      	movs	r3, #33
   1736e:	6003      	str	r3, [r0, #0]
   17370:	9b0c      	ldr	r3, [sp, #48]
   17372:	2b00      	cmp	r3, #0
   17374:	d003      	beq.n	1737e <sqrt+0x92>
   17376:	f002 f84f 	bl	19418 <__errno>
   1737a:	9b0c      	ldr	r3, [sp, #48]
   1737c:	6003      	str	r3, [r0, #0]
   1737e:	9b0a      	ldr	r3, [sp, #40]
   17380:	9c0b      	ldr	r4, [sp, #44]
   17382:	9302      	str	r3, [sp, #8]
   17384:	9403      	str	r4, [sp, #12]
   17386:	9802      	ldr	r0, [sp, #8]
   17388:	9903      	ldr	r1, [sp, #12]
   1738a:	b00d      	add	sp, #52
   1738c:	bcf0      	pop	{r4, r5, r6, r7}
   1738e:	bc04      	pop	{r2}
   17390:	4710      	bx	r2
   17392:	0000      	lsls	r0, r0, #0
   17394:	a214      	add	r2, pc, #80	(adr r2,173e8 <__ieee754_atan2+0x44>)
   17396:	0001      	lsls	r1, r0, #0
	...
   173a0:	a4d4      	add	r4, pc, #848	(adr r4,176f4 <__ieee754_rem_pio2+0x144>)
   173a2:	0001      	lsls	r1, r0, #0

000173a4 <__ieee754_atan2>:
   173a4:	b5f0      	push	{r4, r5, r6, r7, lr}
   173a6:	4f69      	ldr	r7, [pc, #420]	(1754c <.text+0x1754c>)
   173a8:	1c05      	adds	r5, r0, #0
   173aa:	1c10      	adds	r0, r2, #0
   173ac:	b085      	sub	sp, #20
   173ae:	1c1c      	adds	r4, r3, #0
   173b0:	4038      	ands	r0, r7
   173b2:	9004      	str	r0, [sp, #16]
   173b4:	9200      	str	r2, [sp, #0]
   173b6:	9301      	str	r3, [sp, #4]
   173b8:	4263      	negs	r3, r4
   173ba:	4323      	orrs	r3, r4
   173bc:	46a4      	mov	ip, r4
   173be:	9c04      	ldr	r4, [sp, #16]
   173c0:	0fdb      	lsrs	r3, r3, #31
   173c2:	4323      	orrs	r3, r4
   173c4:	4c62      	ldr	r4, [pc, #392]	(17550 <.text+0x17550>)
   173c6:	1c0e      	adds	r6, r1, #0
   173c8:	9202      	str	r2, [sp, #8]
   173ca:	1c30      	adds	r0, r6, #0
   173cc:	42a3      	cmp	r3, r4
   173ce:	d807      	bhi.n	173e0 <__ieee754_atan2+0x3c>
   173d0:	4273      	negs	r3, r6
   173d2:	4333      	orrs	r3, r6
   173d4:	402f      	ands	r7, r5
   173d6:	0fdb      	lsrs	r3, r3, #31
   173d8:	433b      	orrs	r3, r7
   173da:	9503      	str	r5, [sp, #12]
   173dc:	42a3      	cmp	r3, r4
   173de:	d906      	bls.n	173ee <__ieee754_atan2+0x4a>
   173e0:	1c28      	adds	r0, r5, #0
   173e2:	1c31      	adds	r1, r6, #0
   173e4:	9a00      	ldr	r2, [sp, #0]
   173e6:	9b01      	ldr	r3, [sp, #4]
   173e8:	f002 f874 	bl	194d4 <____adddf3_from_thumb>
   173ec:	e0a5      	b.n	1753a <__ieee754_atan2+0x196>
   173ee:	9902      	ldr	r1, [sp, #8]
   173f0:	4a58      	ldr	r2, [pc, #352]	(17554 <.text+0x17554>)
   173f2:	4664      	mov	r4, ip
   173f4:	188b      	adds	r3, r1, r2
   173f6:	431c      	orrs	r4, r3
   173f8:	d104      	bne.n	17404 <__ieee754_atan2+0x60>
   173fa:	1c28      	adds	r0, r5, #0
   173fc:	1c31      	adds	r1, r6, #0
   173fe:	f001 f947 	bl	18690 <atan>
   17402:	e09a      	b.n	1753a <__ieee754_atan2+0x196>
   17404:	9903      	ldr	r1, [sp, #12]
   17406:	9c02      	ldr	r4, [sp, #8]
   17408:	0fcb      	lsrs	r3, r1, #31
   1740a:	17a2      	asrs	r2, r4, #30
   1740c:	2102      	movs	r1, #2
   1740e:	400a      	ands	r2, r1
   17410:	1c1c      	adds	r4, r3, #0
   17412:	4314      	orrs	r4, r2
   17414:	4338      	orrs	r0, r7
   17416:	d109      	bne.n	1742c <__ieee754_atan2+0x88>
   17418:	2c02      	cmp	r4, #2
   1741a:	d039      	beq.n	17490 <__ieee754_atan2+0xec>
   1741c:	2c02      	cmp	r4, #2
   1741e:	dc03      	bgt.n	17428 <__ieee754_atan2+0x84>
   17420:	2c00      	cmp	r4, #0
   17422:	db00      	blt.n	17426 <__ieee754_atan2+0x82>
   17424:	e08b      	b.n	1753e <__ieee754_atan2+0x19a>
   17426:	e001      	b.n	1742c <__ieee754_atan2+0x88>
   17428:	2c03      	cmp	r4, #3
   1742a:	d034      	beq.n	17496 <__ieee754_atan2+0xf2>
   1742c:	9804      	ldr	r0, [sp, #16]
   1742e:	4661      	mov	r1, ip
   17430:	4308      	orrs	r0, r1
   17432:	d103      	bne.n	1743c <__ieee754_atan2+0x98>
   17434:	9a03      	ldr	r2, [sp, #12]
   17436:	2a00      	cmp	r2, #0
   17438:	db3c      	blt.n	174b4 <__ieee754_atan2+0x110>
   1743a:	e03e      	b.n	174ba <__ieee754_atan2+0x116>
   1743c:	4b44      	ldr	r3, [pc, #272]	(17550 <.text+0x17550>)
   1743e:	9804      	ldr	r0, [sp, #16]
   17440:	4298      	cmp	r0, r3
   17442:	d131      	bne.n	174a8 <__ieee754_atan2+0x104>
   17444:	4287      	cmp	r7, r0
   17446:	d117      	bne.n	17478 <__ieee754_atan2+0xd4>
   17448:	2c01      	cmp	r4, #1
   1744a:	d012      	beq.n	17472 <__ieee754_atan2+0xce>
   1744c:	2c01      	cmp	r4, #1
   1744e:	dc02      	bgt.n	17456 <__ieee754_atan2+0xb2>
   17450:	2c00      	cmp	r4, #0
   17452:	d00b      	beq.n	1746c <__ieee754_atan2+0xc8>
   17454:	e028      	b.n	174a8 <__ieee754_atan2+0x104>
   17456:	2c02      	cmp	r4, #2
   17458:	d002      	beq.n	17460 <__ieee754_atan2+0xbc>
   1745a:	2c03      	cmp	r4, #3
   1745c:	d124      	bne.n	174a8 <__ieee754_atan2+0x104>
   1745e:	e002      	b.n	17466 <__ieee754_atan2+0xc2>
   17460:	4d3d      	ldr	r5, [pc, #244]	(17558 <.text+0x17558>)
   17462:	4e3e      	ldr	r6, [pc, #248]	(1755c <.text+0x1755c>)
   17464:	e06b      	b.n	1753e <__ieee754_atan2+0x19a>
   17466:	4d3e      	ldr	r5, [pc, #248]	(17560 <.text+0x17560>)
   17468:	4e3e      	ldr	r6, [pc, #248]	(17564 <.text+0x17564>)
   1746a:	e068      	b.n	1753e <__ieee754_atan2+0x19a>
   1746c:	4d3e      	ldr	r5, [pc, #248]	(17568 <.text+0x17568>)
   1746e:	4e3f      	ldr	r6, [pc, #252]	(1756c <.text+0x1756c>)
   17470:	e065      	b.n	1753e <__ieee754_atan2+0x19a>
   17472:	4d3f      	ldr	r5, [pc, #252]	(17570 <.text+0x17570>)
   17474:	4e3f      	ldr	r6, [pc, #252]	(17574 <.text+0x17574>)
   17476:	e062      	b.n	1753e <__ieee754_atan2+0x19a>
   17478:	2c01      	cmp	r4, #1
   1747a:	d012      	beq.n	174a2 <__ieee754_atan2+0xfe>
   1747c:	2c01      	cmp	r4, #1
   1747e:	dc02      	bgt.n	17486 <__ieee754_atan2+0xe2>
   17480:	2c00      	cmp	r4, #0
   17482:	d00b      	beq.n	1749c <__ieee754_atan2+0xf8>
   17484:	e010      	b.n	174a8 <__ieee754_atan2+0x104>
   17486:	2c02      	cmp	r4, #2
   17488:	d002      	beq.n	17490 <__ieee754_atan2+0xec>
   1748a:	2c03      	cmp	r4, #3
   1748c:	d10c      	bne.n	174a8 <__ieee754_atan2+0x104>
   1748e:	e002      	b.n	17496 <__ieee754_atan2+0xf2>
   17490:	4d39      	ldr	r5, [pc, #228]	(17578 <.text+0x17578>)
   17492:	4e3a      	ldr	r6, [pc, #232]	(1757c <.text+0x1757c>)
   17494:	e053      	b.n	1753e <__ieee754_atan2+0x19a>
   17496:	4d3a      	ldr	r5, [pc, #232]	(17580 <.text+0x17580>)
   17498:	4e3a      	ldr	r6, [pc, #232]	(17584 <.text+0x17584>)
   1749a:	e050      	b.n	1753e <__ieee754_atan2+0x19a>
   1749c:	4d3a      	ldr	r5, [pc, #232]	(17588 <.text+0x17588>)
   1749e:	4e3b      	ldr	r6, [pc, #236]	(1758c <.text+0x1758c>)
   174a0:	e04d      	b.n	1753e <__ieee754_atan2+0x19a>
   174a2:	4d3b      	ldr	r5, [pc, #236]	(17590 <.text+0x17590>)
   174a4:	4e3b      	ldr	r6, [pc, #236]	(17594 <.text+0x17594>)
   174a6:	e04a      	b.n	1753e <__ieee754_atan2+0x19a>
   174a8:	4b29      	ldr	r3, [pc, #164]	(17550 <.text+0x17550>)
   174aa:	429f      	cmp	r7, r3
   174ac:	d108      	bne.n	174c0 <__ieee754_atan2+0x11c>
   174ae:	9903      	ldr	r1, [sp, #12]
   174b0:	2900      	cmp	r1, #0
   174b2:	da02      	bge.n	174ba <__ieee754_atan2+0x116>
   174b4:	4d38      	ldr	r5, [pc, #224]	(17598 <.text+0x17598>)
   174b6:	4e39      	ldr	r6, [pc, #228]	(1759c <.text+0x1759c>)
   174b8:	e041      	b.n	1753e <__ieee754_atan2+0x19a>
   174ba:	4d39      	ldr	r5, [pc, #228]	(175a0 <.text+0x175a0>)
   174bc:	4e39      	ldr	r6, [pc, #228]	(175a4 <.text+0x175a4>)
   174be:	e03e      	b.n	1753e <__ieee754_atan2+0x19a>
   174c0:	9a04      	ldr	r2, [sp, #16]
   174c2:	1abb      	subs	r3, r7, r2
   174c4:	151b      	asrs	r3, r3, #20
   174c6:	2b3c      	cmp	r3, #60
   174c8:	dd02      	ble.n	174d0 <__ieee754_atan2+0x12c>
   174ca:	4d35      	ldr	r5, [pc, #212]	(175a0 <.text+0x175a0>)
   174cc:	4e35      	ldr	r6, [pc, #212]	(175a4 <.text+0x175a4>)
   174ce:	e013      	b.n	174f8 <__ieee754_atan2+0x154>
   174d0:	9802      	ldr	r0, [sp, #8]
   174d2:	2800      	cmp	r0, #0
   174d4:	da04      	bge.n	174e0 <__ieee754_atan2+0x13c>
   174d6:	333c      	adds	r3, #60
   174d8:	da02      	bge.n	174e0 <__ieee754_atan2+0x13c>
   174da:	4d2b      	ldr	r5, [pc, #172]	(17588 <.text+0x17588>)
   174dc:	4e2b      	ldr	r6, [pc, #172]	(1758c <.text+0x1758c>)
   174de:	e00b      	b.n	174f8 <__ieee754_atan2+0x154>
   174e0:	9a00      	ldr	r2, [sp, #0]
   174e2:	9b01      	ldr	r3, [sp, #4]
   174e4:	1c28      	adds	r0, r5, #0
   174e6:	1c31      	adds	r1, r6, #0
   174e8:	f002 f804 	bl	194f4 <____divdf3_from_thumb>
   174ec:	f001 fa7e 	bl	189ec <fabs>
   174f0:	f001 f8ce 	bl	18690 <atan>
   174f4:	1c05      	adds	r5, r0, #0
   174f6:	1c0e      	adds	r6, r1, #0
   174f8:	2c01      	cmp	r4, #1
   174fa:	d004      	beq.n	17506 <__ieee754_atan2+0x162>
   174fc:	2c02      	cmp	r4, #2
   174fe:	d007      	beq.n	17510 <__ieee754_atan2+0x16c>
   17500:	2c00      	cmp	r4, #0
   17502:	d110      	bne.n	17526 <__ieee754_atan2+0x182>
   17504:	e01b      	b.n	1753e <__ieee754_atan2+0x19a>
   17506:	2080      	movs	r0, #128
   17508:	0600      	lsls	r0, r0, #24
   1750a:	182b      	adds	r3, r5, r0
   1750c:	1c1d      	adds	r5, r3, #0
   1750e:	e016      	b.n	1753e <__ieee754_atan2+0x19a>
   17510:	4a25      	ldr	r2, [pc, #148]	(175a8 <.text+0x175a8>)
   17512:	4b26      	ldr	r3, [pc, #152]	(175ac <.text+0x175ac>)
   17514:	1c28      	adds	r0, r5, #0
   17516:	1c31      	adds	r1, r6, #0
   17518:	f001 ffe0 	bl	194dc <____subdf3_from_thumb>
   1751c:	1c02      	adds	r2, r0, #0
   1751e:	1c0b      	adds	r3, r1, #0
   17520:	4815      	ldr	r0, [pc, #84]	(17578 <.text+0x17578>)
   17522:	4916      	ldr	r1, [pc, #88]	(1757c <.text+0x1757c>)
   17524:	e007      	b.n	17536 <__ieee754_atan2+0x192>
   17526:	4a20      	ldr	r2, [pc, #128]	(175a8 <.text+0x175a8>)
   17528:	4b20      	ldr	r3, [pc, #128]	(175ac <.text+0x175ac>)
   1752a:	1c28      	adds	r0, r5, #0
   1752c:	1c31      	adds	r1, r6, #0
   1752e:	f001 ffd5 	bl	194dc <____subdf3_from_thumb>
   17532:	4a11      	ldr	r2, [pc, #68]	(17578 <.text+0x17578>)
   17534:	4b11      	ldr	r3, [pc, #68]	(1757c <.text+0x1757c>)
   17536:	f001 ffd1 	bl	194dc <____subdf3_from_thumb>
   1753a:	1c05      	adds	r5, r0, #0
   1753c:	1c0e      	adds	r6, r1, #0
   1753e:	1c28      	adds	r0, r5, #0
   17540:	1c31      	adds	r1, r6, #0
   17542:	b005      	add	sp, #20
   17544:	bcf0      	pop	{r4, r5, r6, r7}
   17546:	bc04      	pop	{r2}
   17548:	4710      	bx	r2
   1754a:	0000      	lsls	r0, r0, #0
   1754c:	ffff 7fff 	undefined
   17550:	0000      	lsls	r0, r0, #0
   17552:	7ff0      	ldrb	r0, [r6, #31]
   17554:	0000      	lsls	r0, r0, #0
   17556:	c010      	stmia	r0!, {r4}
   17558:	d97c      	bls.n	17654 <__ieee754_rem_pio2+0xa4>
   1755a:	4002      	ands	r2, r0
   1755c:	21d2      	movs	r1, #210
   1755e:	7f33      	ldrb	r3, [r6, #28]
   17560:	d97c      	bls.n	1765c <__ieee754_rem_pio2+0xac>
   17562:	c002      	stmia	r0!, {r1}
   17564:	21d2      	movs	r1, #210
   17566:	7f33      	ldrb	r3, [r6, #28]
   17568:	21fb      	movs	r1, #251
   1756a:	3fe9      	subs	r7, #233
   1756c:	2d18      	cmp	r5, #24
   1756e:	5444      	strb	r4, [r0, r1]
   17570:	21fb      	movs	r1, #251
   17572:	bfe9      	itett	al
   17574:	2d18      	cmp	r5, #24
   17576:	5444      	strb	r4, [r0, r1]
   17578:	21fb      	movs	r1, #251
   1757a:	4009      	ands	r1, r1
   1757c:	2d18      	cmp	r5, #24
   1757e:	5444      	strb	r4, [r0, r1]
   17580:	21fb      	movs	r1, #251
   17582:	c009      	stmia	r0!, {r0, r3}
   17584:	2d18      	cmp	r5, #24
   17586:	5444      	strb	r4, [r0, r1]
	...
   17590:	0000      	lsls	r0, r0, #0
   17592:	8000      	strh	r0, [r0, #0]
   17594:	0000      	lsls	r0, r0, #0
   17596:	0000      	lsls	r0, r0, #0
   17598:	21fb      	movs	r1, #251
   1759a:	bff9      	ittee	<und>
   1759c:	2d18      	cmp	r5, #24
   1759e:	5444      	strb	r4, [r0, r1]
   175a0:	21fb      	movs	r1, #251
   175a2:	3ff9      	subs	r7, #249
   175a4:	2d18      	cmp	r5, #24
   175a6:	5444      	strb	r4, [r0, r1]
   175a8:	a626      	add	r6, pc, #152	(adr r6,17644 <__ieee754_rem_pio2+0x94>)
   175aa:	3ca1      	subs	r4, #161
   175ac:	5c07      	ldrb	r7, [r0, r0]
   175ae:	3314      	adds	r3, #20

000175b0 <__ieee754_rem_pio2>:
   175b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   175b2:	b093      	sub	sp, #76
   175b4:	9009      	str	r0, [sp, #36]
   175b6:	4bd7      	ldr	r3, [pc, #860]	(17914 <.text+0x17914>)
   175b8:	9f09      	ldr	r7, [sp, #36]
   175ba:	401f      	ands	r7, r3
   175bc:	4bd6      	ldr	r3, [pc, #856]	(17918 <.text+0x17918>)
   175be:	1c05      	adds	r5, r0, #0
   175c0:	1c0e      	adds	r6, r1, #0
   175c2:	9202      	str	r2, [sp, #8]
   175c4:	429f      	cmp	r7, r3
   175c6:	dc07      	bgt.n	175d8 <__ieee754_rem_pio2+0x28>
   175c8:	4bd4      	ldr	r3, [pc, #848]	(1791c <.text+0x1791c>)
   175ca:	4cd5      	ldr	r4, [pc, #852]	(17920 <.text+0x17920>)
   175cc:	6093      	str	r3, [r2, #8]
   175ce:	60d4      	str	r4, [r2, #12]
   175d0:	2300      	movs	r3, #0
   175d2:	6015      	str	r5, [r2, #0]
   175d4:	6056      	str	r6, [r2, #4]
   175d6:	e023      	b.n	17620 <__ieee754_rem_pio2+0x70>
   175d8:	4bd2      	ldr	r3, [pc, #840]	(17924 <.text+0x17924>)
   175da:	429f      	cmp	r7, r3
   175dc:	dc6e      	bgt.n	176bc <__ieee754_rem_pio2+0x10c>
   175de:	9b09      	ldr	r3, [sp, #36]
   175e0:	2b00      	cmp	r3, #0
   175e2:	dd35      	ble.n	17650 <__ieee754_rem_pio2+0xa0>
   175e4:	4ad0      	ldr	r2, [pc, #832]	(17928 <.text+0x17928>)
   175e6:	4bd1      	ldr	r3, [pc, #836]	(1792c <.text+0x1792c>)
   175e8:	f001 ff78 	bl	194dc <____subdf3_from_thumb>
   175ec:	4bd0      	ldr	r3, [pc, #832]	(17930 <.text+0x17930>)
   175ee:	1c04      	adds	r4, r0, #0
   175f0:	1c0d      	adds	r5, r1, #0
   175f2:	429f      	cmp	r7, r3
   175f4:	d016      	beq.n	17624 <__ieee754_rem_pio2+0x74>
   175f6:	4acf      	ldr	r2, [pc, #828]	(17934 <.text+0x17934>)
   175f8:	4bcf      	ldr	r3, [pc, #828]	(17938 <.text+0x17938>)
   175fa:	f001 ff6f 	bl	194dc <____subdf3_from_thumb>
   175fe:	1c0b      	adds	r3, r1, #0
   17600:	9902      	ldr	r1, [sp, #8]
   17602:	1c02      	adds	r2, r0, #0
   17604:	600a      	str	r2, [r1, #0]
   17606:	604b      	str	r3, [r1, #4]
   17608:	1c20      	adds	r0, r4, #0
   1760a:	1c29      	adds	r1, r5, #0
   1760c:	f001 ff66 	bl	194dc <____subdf3_from_thumb>
   17610:	4ac8      	ldr	r2, [pc, #800]	(17934 <.text+0x17934>)
   17612:	4bc9      	ldr	r3, [pc, #804]	(17938 <.text+0x17938>)
   17614:	f001 ff62 	bl	194dc <____subdf3_from_thumb>
   17618:	9a02      	ldr	r2, [sp, #8]
   1761a:	6090      	str	r0, [r2, #8]
   1761c:	60d1      	str	r1, [r2, #12]
   1761e:	2301      	movs	r3, #1
   17620:	9308      	str	r3, [sp, #32]
   17622:	e1ce      	b.n	179c2 <.text+0x179c2>
   17624:	4ac5      	ldr	r2, [pc, #788]	(1793c <.text+0x1793c>)
   17626:	4bc6      	ldr	r3, [pc, #792]	(17940 <.text+0x17940>)
   17628:	f001 ff58 	bl	194dc <____subdf3_from_thumb>
   1762c:	4ac5      	ldr	r2, [pc, #788]	(17944 <.text+0x17944>)
   1762e:	4bc6      	ldr	r3, [pc, #792]	(17948 <.text+0x17948>)
   17630:	1c04      	adds	r4, r0, #0
   17632:	1c0d      	adds	r5, r1, #0
   17634:	f001 ff52 	bl	194dc <____subdf3_from_thumb>
   17638:	1c0b      	adds	r3, r1, #0
   1763a:	9902      	ldr	r1, [sp, #8]
   1763c:	1c02      	adds	r2, r0, #0
   1763e:	600a      	str	r2, [r1, #0]
   17640:	604b      	str	r3, [r1, #4]
   17642:	1c20      	adds	r0, r4, #0
   17644:	1c29      	adds	r1, r5, #0
   17646:	f001 ff49 	bl	194dc <____subdf3_from_thumb>
   1764a:	4abe      	ldr	r2, [pc, #760]	(17944 <.text+0x17944>)
   1764c:	4bbe      	ldr	r3, [pc, #760]	(17948 <.text+0x17948>)
   1764e:	e7e1      	b.n	17614 <__ieee754_rem_pio2+0x64>
   17650:	4ab5      	ldr	r2, [pc, #724]	(17928 <.text+0x17928>)
   17652:	4bb6      	ldr	r3, [pc, #728]	(1792c <.text+0x1792c>)
   17654:	f001 ff3e 	bl	194d4 <____adddf3_from_thumb>
   17658:	4bb5      	ldr	r3, [pc, #724]	(17930 <.text+0x17930>)
   1765a:	1c04      	adds	r4, r0, #0
   1765c:	1c0d      	adds	r5, r1, #0
   1765e:	429f      	cmp	r7, r3
   17660:	d00f      	beq.n	17682 <__ieee754_rem_pio2+0xd2>
   17662:	4ab4      	ldr	r2, [pc, #720]	(17934 <.text+0x17934>)
   17664:	4bb4      	ldr	r3, [pc, #720]	(17938 <.text+0x17938>)
   17666:	f001 ff35 	bl	194d4 <____adddf3_from_thumb>
   1766a:	1c0b      	adds	r3, r1, #0
   1766c:	9902      	ldr	r1, [sp, #8]
   1766e:	1c02      	adds	r2, r0, #0
   17670:	600a      	str	r2, [r1, #0]
   17672:	604b      	str	r3, [r1, #4]
   17674:	1c20      	adds	r0, r4, #0
   17676:	1c29      	adds	r1, r5, #0
   17678:	f001 ff30 	bl	194dc <____subdf3_from_thumb>
   1767c:	4aad      	ldr	r2, [pc, #692]	(17934 <.text+0x17934>)
   1767e:	4bae      	ldr	r3, [pc, #696]	(17938 <.text+0x17938>)
   17680:	e014      	b.n	176ac <__ieee754_rem_pio2+0xfc>
   17682:	4aae      	ldr	r2, [pc, #696]	(1793c <.text+0x1793c>)
   17684:	4bae      	ldr	r3, [pc, #696]	(17940 <.text+0x17940>)
   17686:	f001 ff25 	bl	194d4 <____adddf3_from_thumb>
   1768a:	4aae      	ldr	r2, [pc, #696]	(17944 <.text+0x17944>)
   1768c:	4bae      	ldr	r3, [pc, #696]	(17948 <.text+0x17948>)
   1768e:	1c04      	adds	r4, r0, #0
   17690:	1c0d      	adds	r5, r1, #0
   17692:	f001 ff1f 	bl	194d4 <____adddf3_from_thumb>
   17696:	1c0b      	adds	r3, r1, #0
   17698:	9902      	ldr	r1, [sp, #8]
   1769a:	1c02      	adds	r2, r0, #0
   1769c:	600a      	str	r2, [r1, #0]
   1769e:	604b      	str	r3, [r1, #4]
   176a0:	1c20      	adds	r0, r4, #0
   176a2:	1c29      	adds	r1, r5, #0
   176a4:	f001 ff1a 	bl	194dc <____subdf3_from_thumb>
   176a8:	4aa6      	ldr	r2, [pc, #664]	(17944 <.text+0x17944>)
   176aa:	4ba7      	ldr	r3, [pc, #668]	(17948 <.text+0x17948>)
   176ac:	f001 ff12 	bl	194d4 <____adddf3_from_thumb>
   176b0:	9a02      	ldr	r2, [sp, #8]
   176b2:	2301      	movs	r3, #1
   176b4:	425b      	negs	r3, r3
   176b6:	6090      	str	r0, [r2, #8]
   176b8:	60d1      	str	r1, [r2, #12]
   176ba:	e7b1      	b.n	17620 <__ieee754_rem_pio2+0x70>
   176bc:	4ba3      	ldr	r3, [pc, #652]	(1794c <.text+0x1794c>)
   176be:	429f      	cmp	r7, r3
   176c0:	dd00      	ble.n	176c4 <__ieee754_rem_pio2+0x114>
   176c2:	e0dc      	b.n	1787e <__ieee754_rem_pio2+0x2ce>
   176c4:	f001 f992 	bl	189ec <fabs>
   176c8:	4aa1      	ldr	r2, [pc, #644]	(17950 <.text+0x17950>)
   176ca:	4ba2      	ldr	r3, [pc, #648]	(17954 <.text+0x17954>)
   176cc:	1c04      	adds	r4, r0, #0
   176ce:	1c0d      	adds	r5, r1, #0
   176d0:	f001 ff08 	bl	194e4 <____muldf3_from_thumb>
   176d4:	4aa0      	ldr	r2, [pc, #640]	(17958 <.text+0x17958>)
   176d6:	4ba1      	ldr	r3, [pc, #644]	(1795c <.text+0x1795c>)
   176d8:	f001 fefc 	bl	194d4 <____adddf3_from_thumb>
   176dc:	f001 ff06 	bl	194ec <____fixdfsi_from_thumb>
   176e0:	9008      	str	r0, [sp, #32]
   176e2:	f001 fef3 	bl	194cc <____floatsidf_from_thumb>
   176e6:	4a9e      	ldr	r2, [pc, #632]	(17960 <.text+0x17960>)
   176e8:	4b9e      	ldr	r3, [pc, #632]	(17964 <.text+0x17964>)
   176ea:	9006      	str	r0, [sp, #24]
   176ec:	9107      	str	r1, [sp, #28]
   176ee:	f001 fef9 	bl	194e4 <____muldf3_from_thumb>
   176f2:	1c02      	adds	r2, r0, #0
   176f4:	1c0b      	adds	r3, r1, #0
   176f6:	1c20      	adds	r0, r4, #0
   176f8:	1c29      	adds	r1, r5, #0
   176fa:	f001 feeb 	bl	194d4 <____adddf3_from_thumb>
   176fe:	4a8d      	ldr	r2, [pc, #564]	(17934 <.text+0x17934>)
   17700:	4b8d      	ldr	r3, [pc, #564]	(17938 <.text+0x17938>)
   17702:	9004      	str	r0, [sp, #16]
   17704:	9105      	str	r1, [sp, #20]
   17706:	9806      	ldr	r0, [sp, #24]
   17708:	9907      	ldr	r1, [sp, #28]
   1770a:	f001 feeb 	bl	194e4 <____muldf3_from_thumb>
   1770e:	9c08      	ldr	r4, [sp, #32]
   17710:	1c05      	adds	r5, r0, #0
   17712:	1c0e      	adds	r6, r1, #0
   17714:	2c1f      	cmp	r4, #31
   17716:	dc10      	bgt.n	1773a <__ieee754_rem_pio2+0x18a>
   17718:	4b93      	ldr	r3, [pc, #588]	(17968 <.text+0x17968>)
   1771a:	00a2      	lsls	r2, r4, #2
   1771c:	18d2      	adds	r2, r2, r3
   1771e:	3a04      	subs	r2, #4
   17720:	6813      	ldr	r3, [r2, #0]
   17722:	429f      	cmp	r7, r3
   17724:	d009      	beq.n	1773a <__ieee754_rem_pio2+0x18a>
   17726:	1c2a      	adds	r2, r5, #0
   17728:	9804      	ldr	r0, [sp, #16]
   1772a:	9905      	ldr	r1, [sp, #20]
   1772c:	1c33      	adds	r3, r6, #0
   1772e:	f001 fed5 	bl	194dc <____subdf3_from_thumb>
   17732:	9a02      	ldr	r2, [sp, #8]
   17734:	6010      	str	r0, [r2, #0]
   17736:	6051      	str	r1, [r2, #4]
   17738:	e083      	b.n	17842 <__ieee754_rem_pio2+0x292>
   1773a:	1c33      	adds	r3, r6, #0
   1773c:	9804      	ldr	r0, [sp, #16]
   1773e:	9905      	ldr	r1, [sp, #20]
   17740:	1c2a      	adds	r2, r5, #0
   17742:	f001 fecb 	bl	194dc <____subdf3_from_thumb>
   17746:	9b02      	ldr	r3, [sp, #8]
   17748:	4c88      	ldr	r4, [pc, #544]	(1796c <.text+0x1796c>)
   1774a:	6018      	str	r0, [r3, #0]
   1774c:	6059      	str	r1, [r3, #4]
   1774e:	0d03      	lsrs	r3, r0, #20
   17750:	153f      	asrs	r7, r7, #20
   17752:	4023      	ands	r3, r4
   17754:	1afb      	subs	r3, r7, r3
   17756:	9703      	str	r7, [sp, #12]
   17758:	2b10      	cmp	r3, #16
   1775a:	dc00      	bgt.n	1775e <__ieee754_rem_pio2+0x1ae>
   1775c:	e071      	b.n	17842 <__ieee754_rem_pio2+0x292>
   1775e:	4a77      	ldr	r2, [pc, #476]	(1793c <.text+0x1793c>)
   17760:	4b77      	ldr	r3, [pc, #476]	(17940 <.text+0x17940>)
   17762:	9806      	ldr	r0, [sp, #24]
   17764:	9907      	ldr	r1, [sp, #28]
   17766:	f001 febd 	bl	194e4 <____muldf3_from_thumb>
   1776a:	1c06      	adds	r6, r0, #0
   1776c:	1c0f      	adds	r7, r1, #0
   1776e:	1c32      	adds	r2, r6, #0
   17770:	1c3b      	adds	r3, r7, #0
   17772:	9804      	ldr	r0, [sp, #16]
   17774:	9905      	ldr	r1, [sp, #20]
   17776:	f001 feb1 	bl	194dc <____subdf3_from_thumb>
   1777a:	4a72      	ldr	r2, [pc, #456]	(17944 <.text+0x17944>)
   1777c:	4b72      	ldr	r3, [pc, #456]	(17948 <.text+0x17948>)
   1777e:	900b      	str	r0, [sp, #44]
   17780:	910c      	str	r1, [sp, #48]
   17782:	9806      	ldr	r0, [sp, #24]
   17784:	9907      	ldr	r1, [sp, #28]
   17786:	f001 fead 	bl	194e4 <____muldf3_from_thumb>
   1778a:	9a0b      	ldr	r2, [sp, #44]
   1778c:	9b0c      	ldr	r3, [sp, #48]
   1778e:	1c04      	adds	r4, r0, #0
   17790:	1c0d      	adds	r5, r1, #0
   17792:	9804      	ldr	r0, [sp, #16]
   17794:	9905      	ldr	r1, [sp, #20]
   17796:	f001 fea1 	bl	194dc <____subdf3_from_thumb>
   1779a:	1c32      	adds	r2, r6, #0
   1779c:	1c3b      	adds	r3, r7, #0
   1779e:	f001 fe9d 	bl	194dc <____subdf3_from_thumb>
   177a2:	1c02      	adds	r2, r0, #0
   177a4:	1c0b      	adds	r3, r1, #0
   177a6:	1c20      	adds	r0, r4, #0
   177a8:	1c29      	adds	r1, r5, #0
   177aa:	f001 fe97 	bl	194dc <____subdf3_from_thumb>
   177ae:	1c05      	adds	r5, r0, #0
   177b0:	1c0e      	adds	r6, r1, #0
   177b2:	1c2a      	adds	r2, r5, #0
   177b4:	1c33      	adds	r3, r6, #0
   177b6:	980b      	ldr	r0, [sp, #44]
   177b8:	990c      	ldr	r1, [sp, #48]
   177ba:	f001 fe8f 	bl	194dc <____subdf3_from_thumb>
   177be:	9a02      	ldr	r2, [sp, #8]
   177c0:	4c6a      	ldr	r4, [pc, #424]	(1796c <.text+0x1796c>)
   177c2:	6010      	str	r0, [r2, #0]
   177c4:	6051      	str	r1, [r2, #4]
   177c6:	0d03      	lsrs	r3, r0, #20
   177c8:	9903      	ldr	r1, [sp, #12]
   177ca:	4023      	ands	r3, r4
   177cc:	1acb      	subs	r3, r1, r3
   177ce:	2b31      	cmp	r3, #49
   177d0:	dc04      	bgt.n	177dc <__ieee754_rem_pio2+0x22c>
   177d2:	9a0b      	ldr	r2, [sp, #44]
   177d4:	9b0c      	ldr	r3, [sp, #48]
   177d6:	9204      	str	r2, [sp, #16]
   177d8:	9305      	str	r3, [sp, #20]
   177da:	e032      	b.n	17842 <__ieee754_rem_pio2+0x292>
   177dc:	4a64      	ldr	r2, [pc, #400]	(17970 <.text+0x17970>)
   177de:	4b65      	ldr	r3, [pc, #404]	(17974 <.text+0x17974>)
   177e0:	9806      	ldr	r0, [sp, #24]
   177e2:	9907      	ldr	r1, [sp, #28]
   177e4:	f001 fe7e 	bl	194e4 <____muldf3_from_thumb>
   177e8:	1c06      	adds	r6, r0, #0
   177ea:	1c0f      	adds	r7, r1, #0
   177ec:	1c32      	adds	r2, r6, #0
   177ee:	1c3b      	adds	r3, r7, #0
   177f0:	980b      	ldr	r0, [sp, #44]
   177f2:	990c      	ldr	r1, [sp, #48]
   177f4:	f001 fe72 	bl	194dc <____subdf3_from_thumb>
   177f8:	4a5f      	ldr	r2, [pc, #380]	(17978 <.text+0x17978>)
   177fa:	4b60      	ldr	r3, [pc, #384]	(1797c <.text+0x1797c>)
   177fc:	9004      	str	r0, [sp, #16]
   177fe:	9105      	str	r1, [sp, #20]
   17800:	9806      	ldr	r0, [sp, #24]
   17802:	9907      	ldr	r1, [sp, #28]
   17804:	f001 fe6e 	bl	194e4 <____muldf3_from_thumb>
   17808:	9a04      	ldr	r2, [sp, #16]
   1780a:	9b05      	ldr	r3, [sp, #20]
   1780c:	1c0d      	adds	r5, r1, #0
   1780e:	1c04      	adds	r4, r0, #0
   17810:	980b      	ldr	r0, [sp, #44]
   17812:	990c      	ldr	r1, [sp, #48]
   17814:	f001 fe62 	bl	194dc <____subdf3_from_thumb>
   17818:	1c32      	adds	r2, r6, #0
   1781a:	1c3b      	adds	r3, r7, #0
   1781c:	f001 fe5e 	bl	194dc <____subdf3_from_thumb>
   17820:	1c02      	adds	r2, r0, #0
   17822:	1c0b      	adds	r3, r1, #0
   17824:	1c20      	adds	r0, r4, #0
   17826:	1c29      	adds	r1, r5, #0
   17828:	f001 fe58 	bl	194dc <____subdf3_from_thumb>
   1782c:	1c05      	adds	r5, r0, #0
   1782e:	1c0e      	adds	r6, r1, #0
   17830:	1c33      	adds	r3, r6, #0
   17832:	9804      	ldr	r0, [sp, #16]
   17834:	9905      	ldr	r1, [sp, #20]
   17836:	1c2a      	adds	r2, r5, #0
   17838:	f001 fe50 	bl	194dc <____subdf3_from_thumb>
   1783c:	9b02      	ldr	r3, [sp, #8]
   1783e:	6018      	str	r0, [r3, #0]
   17840:	6059      	str	r1, [r3, #4]
   17842:	9c02      	ldr	r4, [sp, #8]
   17844:	9804      	ldr	r0, [sp, #16]
   17846:	9905      	ldr	r1, [sp, #20]
   17848:	6822      	ldr	r2, [r4, #0]
   1784a:	6863      	ldr	r3, [r4, #4]
   1784c:	f001 fe46 	bl	194dc <____subdf3_from_thumb>
   17850:	1c2a      	adds	r2, r5, #0
   17852:	1c33      	adds	r3, r6, #0
   17854:	f001 fe42 	bl	194dc <____subdf3_from_thumb>
   17858:	9b09      	ldr	r3, [sp, #36]
   1785a:	1c22      	adds	r2, r4, #0
   1785c:	60a0      	str	r0, [r4, #8]
   1785e:	60e1      	str	r1, [r4, #12]
   17860:	2b00      	cmp	r3, #0
   17862:	db00      	blt.n	17866 <__ieee754_rem_pio2+0x2b6>
   17864:	e0ad      	b.n	179c2 <.text+0x179c2>
   17866:	6823      	ldr	r3, [r4, #0]
   17868:	2480      	movs	r4, #128
   1786a:	0624      	lsls	r4, r4, #24
   1786c:	191b      	adds	r3, r3, r4
   1786e:	9908      	ldr	r1, [sp, #32]
   17870:	6013      	str	r3, [r2, #0]
   17872:	6893      	ldr	r3, [r2, #8]
   17874:	4249      	negs	r1, r1
   17876:	191b      	adds	r3, r3, r4
   17878:	6093      	str	r3, [r2, #8]
   1787a:	9108      	str	r1, [sp, #32]
   1787c:	e0a1      	b.n	179c2 <.text+0x179c2>
   1787e:	4b40      	ldr	r3, [pc, #256]	(17980 <.text+0x17980>)
   17880:	429f      	cmp	r7, r3
   17882:	dd0b      	ble.n	1789c <__ieee754_rem_pio2+0x2ec>
   17884:	1c2a      	adds	r2, r5, #0
   17886:	1c33      	adds	r3, r6, #0
   17888:	f001 fe28 	bl	194dc <____subdf3_from_thumb>
   1788c:	9a02      	ldr	r2, [sp, #8]
   1788e:	2400      	movs	r4, #0
   17890:	6090      	str	r0, [r2, #8]
   17892:	60d1      	str	r1, [r2, #12]
   17894:	6010      	str	r0, [r2, #0]
   17896:	6051      	str	r1, [r2, #4]
   17898:	9408      	str	r4, [sp, #32]
   1789a:	e092      	b.n	179c2 <.text+0x179c2>
   1789c:	4939      	ldr	r1, [pc, #228]	(17984 <.text+0x17984>)
   1789e:	153a      	asrs	r2, r7, #20
   178a0:	1851      	adds	r1, r2, r1
   178a2:	050a      	lsls	r2, r1, #20
   178a4:	1abb      	subs	r3, r7, r2
   178a6:	1c18      	adds	r0, r3, #0
   178a8:	910a      	str	r1, [sp, #40]
   178aa:	1c31      	adds	r1, r6, #0
   178ac:	1c1c      	adds	r4, r3, #0
   178ae:	f001 fe1d 	bl	194ec <____fixdfsi_from_thumb>
   178b2:	f001 fe0b 	bl	194cc <____floatsidf_from_thumb>
   178b6:	1c02      	adds	r2, r0, #0
   178b8:	1c0b      	adds	r3, r1, #0
   178ba:	1c20      	adds	r0, r4, #0
   178bc:	1c31      	adds	r1, r6, #0
   178be:	920d      	str	r2, [sp, #52]
   178c0:	930e      	str	r3, [sp, #56]
   178c2:	f001 fe0b 	bl	194dc <____subdf3_from_thumb>
   178c6:	4a30      	ldr	r2, [pc, #192]	(17988 <.text+0x17988>)
   178c8:	4b30      	ldr	r3, [pc, #192]	(1798c <.text+0x1798c>)
   178ca:	f001 fe0b 	bl	194e4 <____muldf3_from_thumb>
   178ce:	1c0d      	adds	r5, r1, #0
   178d0:	1c04      	adds	r4, r0, #0
   178d2:	f001 fe0b 	bl	194ec <____fixdfsi_from_thumb>
   178d6:	f001 fdf9 	bl	194cc <____floatsidf_from_thumb>
   178da:	1c02      	adds	r2, r0, #0
   178dc:	1c0b      	adds	r3, r1, #0
   178de:	1c20      	adds	r0, r4, #0
   178e0:	1c29      	adds	r1, r5, #0
   178e2:	920f      	str	r2, [sp, #60]
   178e4:	9310      	str	r3, [sp, #64]
   178e6:	f001 fdf9 	bl	194dc <____subdf3_from_thumb>
   178ea:	4a27      	ldr	r2, [pc, #156]	(17988 <.text+0x17988>)
   178ec:	4b27      	ldr	r3, [pc, #156]	(1798c <.text+0x1798c>)
   178ee:	f001 fdf9 	bl	194e4 <____muldf3_from_thumb>
   178f2:	9011      	str	r0, [sp, #68]
   178f4:	9112      	str	r1, [sp, #72]
   178f6:	2503      	movs	r5, #3
   178f8:	1e6c      	subs	r4, r5, #1
   178fa:	ae0d      	add	r6, sp, #52
   178fc:	00e3      	lsls	r3, r4, #3
   178fe:	18f3      	adds	r3, r6, r3
   17900:	6818      	ldr	r0, [r3, #0]
   17902:	6859      	ldr	r1, [r3, #4]
   17904:	4a05      	ldr	r2, [pc, #20]	(1791c <.text+0x1791c>)
   17906:	4b06      	ldr	r3, [pc, #24]	(17920 <.text+0x17920>)
   17908:	f001 fddc 	bl	194c4 <____eqdf2_from_thumb>
   1790c:	2800      	cmp	r0, #0
   1790e:	d13f      	bne.n	17990 <.text+0x17990>
   17910:	1c25      	adds	r5, r4, #0
   17912:	e7f1      	b.n	178f8 <__ieee754_rem_pio2+0x348>
   17914:	ffff 7fff 	undefined
   17918:	21fb      	movs	r1, #251
   1791a:	3fe9      	subs	r7, #233
	...
   17924:	d97b      	bls.n	17a1e <__ieee754_sqrt+0x4e>
   17926:	4002      	ands	r2, r0
   17928:	21fb      	movs	r1, #251
   1792a:	3ff9      	subs	r7, #249
   1792c:	0000      	lsls	r0, r0, #0
   1792e:	5440      	strb	r0, [r0, r1]
   17930:	21fb      	movs	r1, #251
   17932:	3ff9      	subs	r7, #249
   17934:	b461      	push	{r0, r5, r6}
   17936:	3dd0      	subs	r5, #208
   17938:	6331      	str	r1, [r6, #48]
   1793a:	1a62      	subs	r2, r4, r1
   1793c:	b461      	push	{r0, r5, r6}
   1793e:	3dd0      	subs	r5, #208
   17940:	0000      	lsls	r0, r0, #0
   17942:	1a60      	subs	r0, r4, r1
   17944:	198a      	adds	r2, r1, r6
   17946:	3ba3      	subs	r3, #163
   17948:	7073      	strb	r3, [r6, #1]
   1794a:	2e03      	cmp	r6, #3
   1794c:	21fb      	movs	r1, #251
   1794e:	4139      	asrs	r1, r7
   17950:	5f30      	ldrsh	r0, [r6, r4]
   17952:	3fe4      	subs	r7, #228
   17954:	c883      	ldmia	r0!, {r0, r1, r7}
   17956:	6dc9      	ldr	r1, [r1, #92]
   17958:	0000      	lsls	r0, r0, #0
   1795a:	3fe0      	subs	r7, #224
   1795c:	0000      	lsls	r0, r0, #0
   1795e:	0000      	lsls	r0, r0, #0
   17960:	21fb      	movs	r1, #251
   17962:	bff9      	ittee	<und>
   17964:	0000      	lsls	r0, r0, #0
   17966:	5440      	strb	r0, [r0, r1]
   17968:	9ffc      	ldr	r7, [sp, #1008]
   1796a:	0001      	lsls	r1, r0, #0
   1796c:	07ff      	lsls	r7, r7, #31
   1796e:	0000      	lsls	r0, r0, #0
   17970:	198a      	adds	r2, r1, r6
   17972:	3ba3      	subs	r3, #163
   17974:	0000      	lsls	r0, r0, #0
   17976:	2e00      	cmp	r6, #0
   17978:	839a      	strh	r2, [r3, #28]
   1797a:	397b      	subs	r1, #123
   1797c:	49c1      	ldr	r1, [pc, #772]	(17c84 <__kernel_cos+0x114>)
   1797e:	2520      	movs	r5, #32
   17980:	ffff 7fef 	undefined
   17984:	fbea ffff 	undefined
   17988:	0000      	lsls	r0, r0, #0
   1798a:	4170      	adcs	r0, r6
   1798c:	0000      	lsls	r0, r0, #0
   1798e:	0000      	lsls	r0, r0, #0
   17990:	2302      	movs	r3, #2
   17992:	9300      	str	r3, [sp, #0]
   17994:	4b0d      	ldr	r3, [pc, #52]	(179cc <.text+0x179cc>)
   17996:	9a0a      	ldr	r2, [sp, #40]
   17998:	9301      	str	r3, [sp, #4]
   1799a:	1c30      	adds	r0, r6, #0
   1799c:	9902      	ldr	r1, [sp, #8]
   1799e:	1c2b      	adds	r3, r5, #0
   179a0:	f000 fa18 	bl	17dd4 <__kernel_rem_pio2>
   179a4:	9a09      	ldr	r2, [sp, #36]
   179a6:	9008      	str	r0, [sp, #32]
   179a8:	2a00      	cmp	r2, #0
   179aa:	da0a      	bge.n	179c2 <.text+0x179c2>
   179ac:	9c02      	ldr	r4, [sp, #8]
   179ae:	2180      	movs	r1, #128
   179b0:	6823      	ldr	r3, [r4, #0]
   179b2:	0609      	lsls	r1, r1, #24
   179b4:	185b      	adds	r3, r3, r1
   179b6:	6023      	str	r3, [r4, #0]
   179b8:	68a3      	ldr	r3, [r4, #8]
   179ba:	4242      	negs	r2, r0
   179bc:	185b      	adds	r3, r3, r1
   179be:	60a3      	str	r3, [r4, #8]
   179c0:	9208      	str	r2, [sp, #32]
   179c2:	9808      	ldr	r0, [sp, #32]
   179c4:	b013      	add	sp, #76
   179c6:	bcf0      	pop	{r4, r5, r6, r7}
   179c8:	bc02      	pop	{r1}
   179ca:	4708      	bx	r1
   179cc:	a07c      	add	r0, pc, #496	(adr r0,17bc0 <__kernel_cos+0x50>)
   179ce:	0001      	lsls	r1, r0, #0

000179d0 <__ieee754_sqrt>:
   179d0:	b5f0      	push	{r4, r5, r6, r7, lr}
   179d2:	2300      	movs	r3, #0
   179d4:	2400      	movs	r4, #0
   179d6:	1c05      	adds	r5, r0, #0
   179d8:	b085      	sub	sp, #20
   179da:	4a60      	ldr	r2, [pc, #384]	(17b5c <.text+0x17b5c>)
   179dc:	9300      	str	r3, [sp, #0]
   179de:	9401      	str	r4, [sp, #4]
   179e0:	1c2b      	adds	r3, r5, #0
   179e2:	1c0e      	adds	r6, r1, #0
   179e4:	4013      	ands	r3, r2
   179e6:	1c01      	adds	r1, r0, #0
   179e8:	1c30      	adds	r0, r6, #0
   179ea:	4293      	cmp	r3, r2
   179ec:	d10c      	bne.n	17a08 <__ieee754_sqrt+0x38>
   179ee:	1c2a      	adds	r2, r5, #0
   179f0:	1c33      	adds	r3, r6, #0
   179f2:	1c28      	adds	r0, r5, #0
   179f4:	1c31      	adds	r1, r6, #0
   179f6:	f001 fd75 	bl	194e4 <____muldf3_from_thumb>
   179fa:	1c02      	adds	r2, r0, #0
   179fc:	1c0b      	adds	r3, r1, #0
   179fe:	1c28      	adds	r0, r5, #0
   17a00:	1c31      	adds	r1, r6, #0
   17a02:	f001 fd67 	bl	194d4 <____adddf3_from_thumb>
   17a06:	e012      	b.n	17a2e <__ieee754_sqrt+0x5e>
   17a08:	2d00      	cmp	r5, #0
   17a0a:	dc13      	bgt.n	17a34 <__ieee754_sqrt+0x64>
   17a0c:	4b54      	ldr	r3, [pc, #336]	(17b60 <.text+0x17b60>)
   17a0e:	402b      	ands	r3, r5
   17a10:	4333      	orrs	r3, r6
   17a12:	d100      	bne.n	17a16 <__ieee754_sqrt+0x46>
   17a14:	e09b      	b.n	17b4e <__ieee754_sqrt+0x17e>
   17a16:	2d00      	cmp	r5, #0
   17a18:	d00c      	beq.n	17a34 <__ieee754_sqrt+0x64>
   17a1a:	1c2a      	adds	r2, r5, #0
   17a1c:	1c33      	adds	r3, r6, #0
   17a1e:	1c28      	adds	r0, r5, #0
   17a20:	1c31      	adds	r1, r6, #0
   17a22:	f001 fd5b 	bl	194dc <____subdf3_from_thumb>
   17a26:	1c02      	adds	r2, r0, #0
   17a28:	1c0b      	adds	r3, r1, #0
   17a2a:	f001 fd63 	bl	194f4 <____divdf3_from_thumb>
   17a2e:	1c05      	adds	r5, r0, #0
   17a30:	1c0e      	adds	r6, r1, #0
   17a32:	e08c      	b.n	17b4e <__ieee754_sqrt+0x17e>
   17a34:	150a      	asrs	r2, r1, #20
   17a36:	2a00      	cmp	r2, #0
   17a38:	d003      	beq.n	17a42 <__ieee754_sqrt+0x72>
   17a3a:	e012      	b.n	17a62 <__ieee754_sqrt+0x92>
   17a3c:	0ac1      	lsrs	r1, r0, #11
   17a3e:	3a15      	subs	r2, #21
   17a40:	0540      	lsls	r0, r0, #21
   17a42:	2900      	cmp	r1, #0
   17a44:	d0fa      	beq.n	17a3c <__ieee754_sqrt+0x6c>
   17a46:	2500      	movs	r5, #0
   17a48:	e001      	b.n	17a4e <__ieee754_sqrt+0x7e>
   17a4a:	0049      	lsls	r1, r1, #1
   17a4c:	3501      	adds	r5, #1
   17a4e:	02cc      	lsls	r4, r1, #11
   17a50:	d5fb      	bpl.n	17a4a <__ieee754_sqrt+0x7a>
   17a52:	1b53      	subs	r3, r2, r5
   17a54:	1c5a      	adds	r2, r3, #1
   17a56:	2320      	movs	r3, #32
   17a58:	1c04      	adds	r4, r0, #0
   17a5a:	1b5b      	subs	r3, r3, r5
   17a5c:	40dc      	lsrs	r4, r3
   17a5e:	4321      	orrs	r1, r4
   17a60:	40a8      	lsls	r0, r5
   17a62:	4b40      	ldr	r3, [pc, #256]	(17b64 <.text+0x17b64>)
   17a64:	18d3      	adds	r3, r2, r3
   17a66:	9303      	str	r3, [sp, #12]
   17a68:	4b3f      	ldr	r3, [pc, #252]	(17b68 <.text+0x17b68>)
   17a6a:	1c0a      	adds	r2, r1, #0
   17a6c:	401a      	ands	r2, r3
   17a6e:	9c03      	ldr	r4, [sp, #12]
   17a70:	2380      	movs	r3, #128
   17a72:	035b      	lsls	r3, r3, #13
   17a74:	431a      	orrs	r2, r3
   17a76:	07e4      	lsls	r4, r4, #31
   17a78:	d503      	bpl.n	17a82 <__ieee754_sqrt+0xb2>
   17a7a:	0fc3      	lsrs	r3, r0, #31
   17a7c:	18d3      	adds	r3, r2, r3
   17a7e:	18d2      	adds	r2, r2, r3
   17a80:	0040      	lsls	r0, r0, #1
   17a82:	0fc3      	lsrs	r3, r0, #31
   17a84:	2400      	movs	r4, #0
   17a86:	18d3      	adds	r3, r2, r3
   17a88:	2180      	movs	r1, #128
   17a8a:	9404      	str	r4, [sp, #16]
   17a8c:	18d2      	adds	r2, r2, r3
   17a8e:	0045      	lsls	r5, r0, #1
   17a90:	0389      	lsls	r1, r1, #14
   17a92:	2600      	movs	r6, #0
   17a94:	1863      	adds	r3, r4, r1
   17a96:	4293      	cmp	r3, r2
   17a98:	dc04      	bgt.n	17aa4 <__ieee754_sqrt+0xd4>
   17a9a:	9804      	ldr	r0, [sp, #16]
   17a9c:	1840      	adds	r0, r0, r1
   17a9e:	9004      	str	r0, [sp, #16]
   17aa0:	185c      	adds	r4, r3, r1
   17aa2:	1ad2      	subs	r2, r2, r3
   17aa4:	0feb      	lsrs	r3, r5, #31
   17aa6:	2080      	movs	r0, #128
   17aa8:	18d3      	adds	r3, r2, r3
   17aaa:	3601      	adds	r6, #1
   17aac:	0600      	lsls	r0, r0, #24
   17aae:	18d2      	adds	r2, r2, r3
   17ab0:	006d      	lsls	r5, r5, #1
   17ab2:	0849      	lsrs	r1, r1, #1
   17ab4:	2e16      	cmp	r6, #22
   17ab6:	d1ed      	bne.n	17a94 <__ieee754_sqrt+0xc4>
   17ab8:	2300      	movs	r3, #0
   17aba:	2600      	movs	r6, #0
   17abc:	9302      	str	r3, [sp, #8]
   17abe:	1c07      	adds	r7, r0, #0
   17ac0:	46b4      	mov	ip, r6
   17ac2:	9b02      	ldr	r3, [sp, #8]
   17ac4:	19d8      	adds	r0, r3, r7
   17ac6:	4294      	cmp	r4, r2
   17ac8:	db03      	blt.n	17ad2 <__ieee754_sqrt+0x102>
   17aca:	4294      	cmp	r4, r2
   17acc:	d116      	bne.n	17afc <__ieee754_sqrt+0x12c>
   17ace:	42a8      	cmp	r0, r5
   17ad0:	d814      	bhi.n	17afc <__ieee754_sqrt+0x12c>
   17ad2:	19c3      	adds	r3, r0, r7
   17ad4:	9302      	str	r3, [sp, #8]
   17ad6:	2380      	movs	r3, #128
   17ad8:	061b      	lsls	r3, r3, #24
   17ada:	1c01      	adds	r1, r0, #0
   17adc:	4019      	ands	r1, r3
   17ade:	4299      	cmp	r1, r3
   17ae0:	d104      	bne.n	17aec <__ieee754_sqrt+0x11c>
   17ae2:	9b02      	ldr	r3, [sp, #8]
   17ae4:	420b      	tst	r3, r1
   17ae6:	d101      	bne.n	17aec <__ieee754_sqrt+0x11c>
   17ae8:	1c63      	adds	r3, r4, #1
   17aea:	e000      	b.n	17aee <__ieee754_sqrt+0x11e>
   17aec:	1c23      	adds	r3, r4, #0
   17aee:	1b12      	subs	r2, r2, r4
   17af0:	4285      	cmp	r5, r0
   17af2:	d200      	bcs.n	17af6 <__ieee754_sqrt+0x126>
   17af4:	3a01      	subs	r2, #1
   17af6:	1a2d      	subs	r5, r5, r0
   17af8:	19f6      	adds	r6, r6, r7
   17afa:	1c1c      	adds	r4, r3, #0
   17afc:	0feb      	lsrs	r3, r5, #31
   17afe:	2001      	movs	r0, #1
   17b00:	18d3      	adds	r3, r2, r3
   17b02:	4484      	add	ip, r0
   17b04:	18d2      	adds	r2, r2, r3
   17b06:	4663      	mov	r3, ip
   17b08:	006d      	lsls	r5, r5, #1
   17b0a:	087f      	lsrs	r7, r7, #1
   17b0c:	2b20      	cmp	r3, #32
   17b0e:	d1d8      	bne.n	17ac2 <__ieee754_sqrt+0xf2>
   17b10:	432a      	orrs	r2, r5
   17b12:	d009      	beq.n	17b28 <__ieee754_sqrt+0x158>
   17b14:	1c74      	adds	r4, r6, #1
   17b16:	d104      	bne.n	17b22 <__ieee754_sqrt+0x152>
   17b18:	9804      	ldr	r0, [sp, #16]
   17b1a:	2600      	movs	r6, #0
   17b1c:	3001      	adds	r0, #1
   17b1e:	9004      	str	r0, [sp, #16]
   17b20:	e002      	b.n	17b28 <__ieee754_sqrt+0x158>
   17b22:	2301      	movs	r3, #1
   17b24:	4033      	ands	r3, r6
   17b26:	18f6      	adds	r6, r6, r3
   17b28:	9b04      	ldr	r3, [sp, #16]
   17b2a:	0871      	lsrs	r1, r6, #1
   17b2c:	07db      	lsls	r3, r3, #31
   17b2e:	d502      	bpl.n	17b36 <__ieee754_sqrt+0x166>
   17b30:	2380      	movs	r3, #128
   17b32:	061b      	lsls	r3, r3, #24
   17b34:	4319      	orrs	r1, r3
   17b36:	9c04      	ldr	r4, [sp, #16]
   17b38:	1062      	asrs	r2, r4, #1
   17b3a:	9c03      	ldr	r4, [sp, #12]
   17b3c:	480b      	ldr	r0, [pc, #44]	(17b6c <.text+0x17b6c>)
   17b3e:	1063      	asrs	r3, r4, #1
   17b40:	1812      	adds	r2, r2, r0
   17b42:	051b      	lsls	r3, r3, #20
   17b44:	18d3      	adds	r3, r2, r3
   17b46:	9300      	str	r3, [sp, #0]
   17b48:	9101      	str	r1, [sp, #4]
   17b4a:	9d00      	ldr	r5, [sp, #0]
   17b4c:	9e01      	ldr	r6, [sp, #4]
   17b4e:	1c28      	adds	r0, r5, #0
   17b50:	1c31      	adds	r1, r6, #0
   17b52:	b005      	add	sp, #20
   17b54:	bcf0      	pop	{r4, r5, r6, r7}
   17b56:	bc04      	pop	{r2}
   17b58:	4710      	bx	r2
   17b5a:	0000      	lsls	r0, r0, #0
   17b5c:	0000      	lsls	r0, r0, #0
   17b5e:	7ff0      	ldrb	r0, [r6, #31]
   17b60:	ffff 7fff 	undefined
   17b64:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   17b68:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   17b6c:	0000      	lsls	r0, r0, #0
   17b6e:	3fe0      	subs	r7, #224

00017b70 <__kernel_cos>:
   17b70:	b5f0      	push	{r4, r5, r6, r7, lr}
   17b72:	b089      	sub	sp, #36
   17b74:	9202      	str	r2, [sp, #8]
   17b76:	9303      	str	r3, [sp, #12]
   17b78:	4a7f      	ldr	r2, [pc, #508]	(17d78 <.text+0x17d78>)
   17b7a:	4b80      	ldr	r3, [pc, #512]	(17d7c <.text+0x17d7c>)
   17b7c:	4002      	ands	r2, r0
   17b7e:	9004      	str	r0, [sp, #16]
   17b80:	9105      	str	r1, [sp, #20]
   17b82:	9208      	str	r2, [sp, #32]
   17b84:	429a      	cmp	r2, r3
   17b86:	dc07      	bgt.n	17b98 <__kernel_cos+0x28>
   17b88:	f001 fcb0 	bl	194ec <____fixdfsi_from_thumb>
   17b8c:	2800      	cmp	r0, #0
   17b8e:	d000      	beq.n	17b92 <__kernel_cos+0x22>
   17b90:	e0ad      	b.n	17cee <__kernel_cos+0x17e>
   17b92:	487b      	ldr	r0, [pc, #492]	(17d80 <.text+0x17d80>)
   17b94:	497b      	ldr	r1, [pc, #492]	(17d84 <.text+0x17d84>)
   17b96:	e0eb      	b.n	17d70 <__kernel_cos+0x200>
   17b98:	9804      	ldr	r0, [sp, #16]
   17b9a:	9905      	ldr	r1, [sp, #20]
   17b9c:	1c02      	adds	r2, r0, #0
   17b9e:	1c0b      	adds	r3, r1, #0
   17ba0:	f001 fca0 	bl	194e4 <____muldf3_from_thumb>
   17ba4:	4a78      	ldr	r2, [pc, #480]	(17d88 <.text+0x17d88>)
   17ba6:	4b79      	ldr	r3, [pc, #484]	(17d8c <.text+0x17d8c>)
   17ba8:	1c04      	adds	r4, r0, #0
   17baa:	1c0d      	adds	r5, r1, #0
   17bac:	f001 fc9a 	bl	194e4 <____muldf3_from_thumb>
   17bb0:	4a77      	ldr	r2, [pc, #476]	(17d90 <.text+0x17d90>)
   17bb2:	4b78      	ldr	r3, [pc, #480]	(17d94 <.text+0x17d94>)
   17bb4:	f001 fc8e 	bl	194d4 <____adddf3_from_thumb>
   17bb8:	1c02      	adds	r2, r0, #0
   17bba:	1c0b      	adds	r3, r1, #0
   17bbc:	1c20      	adds	r0, r4, #0
   17bbe:	1c29      	adds	r1, r5, #0
   17bc0:	f001 fc90 	bl	194e4 <____muldf3_from_thumb>
   17bc4:	4a74      	ldr	r2, [pc, #464]	(17d98 <.text+0x17d98>)
   17bc6:	4b75      	ldr	r3, [pc, #468]	(17d9c <.text+0x17d9c>)
   17bc8:	f001 fc88 	bl	194dc <____subdf3_from_thumb>
   17bcc:	1c02      	adds	r2, r0, #0
   17bce:	1c0b      	adds	r3, r1, #0
   17bd0:	1c20      	adds	r0, r4, #0
   17bd2:	1c29      	adds	r1, r5, #0
   17bd4:	f001 fc86 	bl	194e4 <____muldf3_from_thumb>
   17bd8:	4a71      	ldr	r2, [pc, #452]	(17da0 <.text+0x17da0>)
   17bda:	4b72      	ldr	r3, [pc, #456]	(17da4 <.text+0x17da4>)
   17bdc:	f001 fc7a 	bl	194d4 <____adddf3_from_thumb>
   17be0:	1c02      	adds	r2, r0, #0
   17be2:	1c0b      	adds	r3, r1, #0
   17be4:	1c20      	adds	r0, r4, #0
   17be6:	1c29      	adds	r1, r5, #0
   17be8:	f001 fc7c 	bl	194e4 <____muldf3_from_thumb>
   17bec:	4a6e      	ldr	r2, [pc, #440]	(17da8 <.text+0x17da8>)
   17bee:	4b6f      	ldr	r3, [pc, #444]	(17dac <.text+0x17dac>)
   17bf0:	f001 fc74 	bl	194dc <____subdf3_from_thumb>
   17bf4:	1c02      	adds	r2, r0, #0
   17bf6:	1c0b      	adds	r3, r1, #0
   17bf8:	1c20      	adds	r0, r4, #0
   17bfa:	1c29      	adds	r1, r5, #0
   17bfc:	f001 fc72 	bl	194e4 <____muldf3_from_thumb>
   17c00:	4a6b      	ldr	r2, [pc, #428]	(17db0 <.text+0x17db0>)
   17c02:	4b6c      	ldr	r3, [pc, #432]	(17db4 <.text+0x17db4>)
   17c04:	f001 fc66 	bl	194d4 <____adddf3_from_thumb>
   17c08:	1c02      	adds	r2, r0, #0
   17c0a:	1c0b      	adds	r3, r1, #0
   17c0c:	1c20      	adds	r0, r4, #0
   17c0e:	1c29      	adds	r1, r5, #0
   17c10:	f001 fc68 	bl	194e4 <____muldf3_from_thumb>
   17c14:	4b68      	ldr	r3, [pc, #416]	(17db8 <.text+0x17db8>)
   17c16:	9a08      	ldr	r2, [sp, #32]
   17c18:	9006      	str	r0, [sp, #24]
   17c1a:	9107      	str	r1, [sp, #28]
   17c1c:	429a      	cmp	r2, r3
   17c1e:	dc26      	bgt.n	17c6e <__kernel_cos+0xfe>
   17c20:	1c20      	adds	r0, r4, #0
   17c22:	1c29      	adds	r1, r5, #0
   17c24:	4a65      	ldr	r2, [pc, #404]	(17dbc <.text+0x17dbc>)
   17c26:	4b66      	ldr	r3, [pc, #408]	(17dc0 <.text+0x17dc0>)
   17c28:	f001 fc5c 	bl	194e4 <____muldf3_from_thumb>
   17c2c:	9a06      	ldr	r2, [sp, #24]
   17c2e:	9b07      	ldr	r3, [sp, #28]
   17c30:	1c06      	adds	r6, r0, #0
   17c32:	1c0f      	adds	r7, r1, #0
   17c34:	1c20      	adds	r0, r4, #0
   17c36:	1c29      	adds	r1, r5, #0
   17c38:	f001 fc54 	bl	194e4 <____muldf3_from_thumb>
   17c3c:	9a02      	ldr	r2, [sp, #8]
   17c3e:	9b03      	ldr	r3, [sp, #12]
   17c40:	1c04      	adds	r4, r0, #0
   17c42:	1c0d      	adds	r5, r1, #0
   17c44:	9804      	ldr	r0, [sp, #16]
   17c46:	9905      	ldr	r1, [sp, #20]
   17c48:	f001 fc4c 	bl	194e4 <____muldf3_from_thumb>
   17c4c:	1c02      	adds	r2, r0, #0
   17c4e:	1c0b      	adds	r3, r1, #0
   17c50:	1c20      	adds	r0, r4, #0
   17c52:	1c29      	adds	r1, r5, #0
   17c54:	f001 fc42 	bl	194dc <____subdf3_from_thumb>
   17c58:	1c02      	adds	r2, r0, #0
   17c5a:	1c0b      	adds	r3, r1, #0
   17c5c:	1c30      	adds	r0, r6, #0
   17c5e:	1c39      	adds	r1, r7, #0
   17c60:	f001 fc3c 	bl	194dc <____subdf3_from_thumb>
   17c64:	1c02      	adds	r2, r0, #0
   17c66:	1c0b      	adds	r3, r1, #0
   17c68:	4845      	ldr	r0, [pc, #276]	(17d80 <.text+0x17d80>)
   17c6a:	4946      	ldr	r1, [pc, #280]	(17d84 <.text+0x17d84>)
   17c6c:	e03c      	b.n	17ce8 <__kernel_cos+0x178>
   17c6e:	4b55      	ldr	r3, [pc, #340]	(17dc4 <.text+0x17dc4>)
   17c70:	9a08      	ldr	r2, [sp, #32]
   17c72:	429a      	cmp	r2, r3
   17c74:	dd02      	ble.n	17c7c <__kernel_cos+0x10c>
   17c76:	4e54      	ldr	r6, [pc, #336]	(17dc8 <.text+0x17dc8>)
   17c78:	4f54      	ldr	r7, [pc, #336]	(17dcc <.text+0x17dcc>)
   17c7a:	e003      	b.n	17c84 <__kernel_cos+0x114>
   17c7c:	9b08      	ldr	r3, [sp, #32]
   17c7e:	4a54      	ldr	r2, [pc, #336]	(17dd0 <.text+0x17dd0>)
   17c80:	2700      	movs	r7, #0
   17c82:	189e      	adds	r6, r3, r2
   17c84:	1c32      	adds	r2, r6, #0
   17c86:	1c3b      	adds	r3, r7, #0
   17c88:	483d      	ldr	r0, [pc, #244]	(17d80 <.text+0x17d80>)
   17c8a:	493e      	ldr	r1, [pc, #248]	(17d84 <.text+0x17d84>)
   17c8c:	f001 fc26 	bl	194dc <____subdf3_from_thumb>
   17c90:	4a4a      	ldr	r2, [pc, #296]	(17dbc <.text+0x17dbc>)
   17c92:	4b4b      	ldr	r3, [pc, #300]	(17dc0 <.text+0x17dc0>)
   17c94:	9000      	str	r0, [sp, #0]
   17c96:	9101      	str	r1, [sp, #4]
   17c98:	1c20      	adds	r0, r4, #0
   17c9a:	1c29      	adds	r1, r5, #0
   17c9c:	f001 fc22 	bl	194e4 <____muldf3_from_thumb>
   17ca0:	1c32      	adds	r2, r6, #0
   17ca2:	1c3b      	adds	r3, r7, #0
   17ca4:	f001 fc1a 	bl	194dc <____subdf3_from_thumb>
   17ca8:	9a06      	ldr	r2, [sp, #24]
   17caa:	9b07      	ldr	r3, [sp, #28]
   17cac:	1c06      	adds	r6, r0, #0
   17cae:	1c0f      	adds	r7, r1, #0
   17cb0:	1c20      	adds	r0, r4, #0
   17cb2:	1c29      	adds	r1, r5, #0
   17cb4:	f001 fc16 	bl	194e4 <____muldf3_from_thumb>
   17cb8:	9a02      	ldr	r2, [sp, #8]
   17cba:	9b03      	ldr	r3, [sp, #12]
   17cbc:	1c04      	adds	r4, r0, #0
   17cbe:	1c0d      	adds	r5, r1, #0
   17cc0:	9804      	ldr	r0, [sp, #16]
   17cc2:	9905      	ldr	r1, [sp, #20]
   17cc4:	f001 fc0e 	bl	194e4 <____muldf3_from_thumb>
   17cc8:	1c02      	adds	r2, r0, #0
   17cca:	1c0b      	adds	r3, r1, #0
   17ccc:	1c20      	adds	r0, r4, #0
   17cce:	1c29      	adds	r1, r5, #0
   17cd0:	f001 fc04 	bl	194dc <____subdf3_from_thumb>
   17cd4:	1c02      	adds	r2, r0, #0
   17cd6:	1c0b      	adds	r3, r1, #0
   17cd8:	1c30      	adds	r0, r6, #0
   17cda:	1c39      	adds	r1, r7, #0
   17cdc:	f001 fbfe 	bl	194dc <____subdf3_from_thumb>
   17ce0:	1c02      	adds	r2, r0, #0
   17ce2:	1c0b      	adds	r3, r1, #0
   17ce4:	9800      	ldr	r0, [sp, #0]
   17ce6:	9901      	ldr	r1, [sp, #4]
   17ce8:	f001 fbf8 	bl	194dc <____subdf3_from_thumb>
   17cec:	e040      	b.n	17d70 <__kernel_cos+0x200>
   17cee:	9804      	ldr	r0, [sp, #16]
   17cf0:	9905      	ldr	r1, [sp, #20]
   17cf2:	1c02      	adds	r2, r0, #0
   17cf4:	1c0b      	adds	r3, r1, #0
   17cf6:	f001 fbf5 	bl	194e4 <____muldf3_from_thumb>
   17cfa:	4a23      	ldr	r2, [pc, #140]	(17d88 <.text+0x17d88>)
   17cfc:	4b23      	ldr	r3, [pc, #140]	(17d8c <.text+0x17d8c>)
   17cfe:	1c04      	adds	r4, r0, #0
   17d00:	1c0d      	adds	r5, r1, #0
   17d02:	f001 fbef 	bl	194e4 <____muldf3_from_thumb>
   17d06:	4a22      	ldr	r2, [pc, #136]	(17d90 <.text+0x17d90>)
   17d08:	4b22      	ldr	r3, [pc, #136]	(17d94 <.text+0x17d94>)
   17d0a:	f001 fbe3 	bl	194d4 <____adddf3_from_thumb>
   17d0e:	1c02      	adds	r2, r0, #0
   17d10:	1c0b      	adds	r3, r1, #0
   17d12:	1c20      	adds	r0, r4, #0
   17d14:	1c29      	adds	r1, r5, #0
   17d16:	f001 fbe5 	bl	194e4 <____muldf3_from_thumb>
   17d1a:	4a1f      	ldr	r2, [pc, #124]	(17d98 <.text+0x17d98>)
   17d1c:	4b1f      	ldr	r3, [pc, #124]	(17d9c <.text+0x17d9c>)
   17d1e:	f001 fbdd 	bl	194dc <____subdf3_from_thumb>
   17d22:	1c02      	adds	r2, r0, #0
   17d24:	1c0b      	adds	r3, r1, #0
   17d26:	1c20      	adds	r0, r4, #0
   17d28:	1c29      	adds	r1, r5, #0
   17d2a:	f001 fbdb 	bl	194e4 <____muldf3_from_thumb>
   17d2e:	4a1c      	ldr	r2, [pc, #112]	(17da0 <.text+0x17da0>)
   17d30:	4b1c      	ldr	r3, [pc, #112]	(17da4 <.text+0x17da4>)
   17d32:	f001 fbcf 	bl	194d4 <____adddf3_from_thumb>
   17d36:	1c02      	adds	r2, r0, #0
   17d38:	1c0b      	adds	r3, r1, #0
   17d3a:	1c20      	adds	r0, r4, #0
   17d3c:	1c29      	adds	r1, r5, #0
   17d3e:	f001 fbd1 	bl	194e4 <____muldf3_from_thumb>
   17d42:	4a19      	ldr	r2, [pc, #100]	(17da8 <.text+0x17da8>)
   17d44:	4b19      	ldr	r3, [pc, #100]	(17dac <.text+0x17dac>)
   17d46:	f001 fbc9 	bl	194dc <____subdf3_from_thumb>
   17d4a:	1c02      	adds	r2, r0, #0
   17d4c:	1c0b      	adds	r3, r1, #0
   17d4e:	1c20      	adds	r0, r4, #0
   17d50:	1c29      	adds	r1, r5, #0
   17d52:	f001 fbc7 	bl	194e4 <____muldf3_from_thumb>
   17d56:	4a16      	ldr	r2, [pc, #88]	(17db0 <.text+0x17db0>)
   17d58:	4b16      	ldr	r3, [pc, #88]	(17db4 <.text+0x17db4>)
   17d5a:	f001 fbbb 	bl	194d4 <____adddf3_from_thumb>
   17d5e:	1c02      	adds	r2, r0, #0
   17d60:	1c0b      	adds	r3, r1, #0
   17d62:	1c20      	adds	r0, r4, #0
   17d64:	1c29      	adds	r1, r5, #0
   17d66:	f001 fbbd 	bl	194e4 <____muldf3_from_thumb>
   17d6a:	9006      	str	r0, [sp, #24]
   17d6c:	9107      	str	r1, [sp, #28]
   17d6e:	e757      	b.n	17c20 <__kernel_cos+0xb0>
   17d70:	b009      	add	sp, #36
   17d72:	bcf0      	pop	{r4, r5, r6, r7}
   17d74:	bc04      	pop	{r2}
   17d76:	4710      	bx	r2
   17d78:	ffff 7fff 	undefined
   17d7c:	ffff 3e3f 	vcvt.f32.u32	d19, d31, #1
   17d80:	0000      	lsls	r0, r0, #0
   17d82:	3ff0      	subs	r7, #240
   17d84:	0000      	lsls	r0, r0, #0
   17d86:	0000      	lsls	r0, r0, #0
   17d88:	fae9 bda8 	undefined
   17d8c:	38d4      	subs	r0, #212
   17d8e:	be88      	bkpt	0x0088
   17d90:	ee9e 3e21 	cdp	14, 9, cr3, cr14, cr1, {1}
   17d94:	b1c4      	cbz	r4, 17dc8 <.text+0x17dc8>
   17d96:	bdb4      	pop	{r2, r4, r5, r7, pc}
   17d98:	7e4f      	ldrb	r7, [r1, #25]
   17d9a:	3e92      	subs	r6, #146
   17d9c:	52ad      	strh	r5, [r5, r2]
   17d9e:	809c      	strh	r4, [r3, #4]
   17da0:	01a0      	lsls	r0, r4, #6
   17da2:	3efa      	subs	r6, #250
   17da4:	1590      	asrs	r0, r2, #22
   17da6:	19cb      	adds	r3, r1, r7
   17da8:	c16c      	stmia	r1!, {r2, r3, r5, r6}
   17daa:	3f56      	subs	r7, #86
   17dac:	5177      	str	r7, [r6, r5]
   17dae:	16c1      	asrs	r1, r0, #27
   17db0:	5555      	strb	r5, [r2, r5]
   17db2:	3fa5      	subs	r7, #165
   17db4:	554c      	strb	r4, [r1, r5]
   17db6:	5555      	strb	r5, [r2, r5]
   17db8:	3332      	adds	r3, #50
   17dba:	3fd3      	subs	r7, #211
   17dbc:	0000      	lsls	r0, r0, #0
   17dbe:	3fe0      	subs	r7, #224
   17dc0:	0000      	lsls	r0, r0, #0
   17dc2:	0000      	lsls	r0, r0, #0
   17dc4:	0000      	lsls	r0, r0, #0
   17dc6:	3fe9      	subs	r7, #233
   17dc8:	0000      	lsls	r0, r0, #0
   17dca:	3fd2      	subs	r7, #210
   17dcc:	0000      	lsls	r0, r0, #0
   17dce:	0000      	lsls	r0, r0, #0
   17dd0:	0000      	lsls	r0, r0, #0
   17dd2:	ffe0 b5f0 	vsli.64	<illegal reg q13.5>, q8, #32

00017dd4 <__kernel_rem_pio2>:
   17dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
   17dd6:	4ccf      	ldr	r4, [pc, #828]	(18114 <.text+0x18114>)
   17dd8:	44a5      	add	sp, r4
   17dda:	9302      	str	r3, [sp, #8]
   17ddc:	9004      	str	r0, [sp, #16]
   17dde:	98b3      	ldr	r0, [sp, #716]
   17de0:	9103      	str	r1, [sp, #12]
   17de2:	4bcd      	ldr	r3, [pc, #820]	(18118 <.text+0x18118>)
   17de4:	9902      	ldr	r1, [sp, #8]
   17de6:	1c14      	adds	r4, r2, #0
   17de8:	0082      	lsls	r2, r0, #2
   17dea:	58d2      	ldr	r2, [r2, r3]
   17dec:	3901      	subs	r1, #1
   17dee:	9107      	str	r1, [sp, #28]
   17df0:	1ee0      	subs	r0, r4, #3
   17df2:	2118      	movs	r1, #24
   17df4:	9208      	str	r2, [sp, #32]
   17df6:	f7f9 faab 	bl	11350 <__aeabi_idiv>
   17dfa:	9021      	str	r0, [sp, #132]
   17dfc:	2800      	cmp	r0, #0
   17dfe:	da01      	bge.n	17e04 <__kernel_rem_pio2+0x30>
   17e00:	2200      	movs	r2, #0
   17e02:	9221      	str	r2, [sp, #132]
   17e04:	9f21      	ldr	r7, [sp, #132]
   17e06:	06fb      	lsls	r3, r7, #27
   17e08:	1bdb      	subs	r3, r3, r7
   17e0a:	009b      	lsls	r3, r3, #2
   17e0c:	19db      	adds	r3, r3, r7
   17e0e:	00db      	lsls	r3, r3, #3
   17e10:	18e4      	adds	r4, r4, r3
   17e12:	9807      	ldr	r0, [sp, #28]
   17e14:	9405      	str	r4, [sp, #20]
   17e16:	3c18      	subs	r4, #24
   17e18:	940b      	str	r4, [sp, #44]
   17e1a:	9908      	ldr	r1, [sp, #32]
   17e1c:	1a3c      	subs	r4, r7, r0
   17e1e:	9ab4      	ldr	r2, [sp, #720]
   17e20:	00a3      	lsls	r3, r4, #2
   17e22:	1847      	adds	r7, r0, r1
   17e24:	18d5      	adds	r5, r2, r3
   17e26:	2600      	movs	r6, #0
   17e28:	e00f      	b.n	17e4a <__kernel_rem_pio2+0x76>
   17e2a:	2c00      	cmp	r4, #0
   17e2c:	da02      	bge.n	17e34 <__kernel_rem_pio2+0x60>
   17e2e:	48bb      	ldr	r0, [pc, #748]	(1811c <.text+0x1811c>)
   17e30:	49bb      	ldr	r1, [pc, #748]	(18120 <.text+0x18120>)
   17e32:	e002      	b.n	17e3a <__kernel_rem_pio2+0x66>
   17e34:	6828      	ldr	r0, [r5, #0]
   17e36:	f001 fb49 	bl	194cc <____floatsidf_from_thumb>
   17e3a:	00f2      	lsls	r2, r6, #3
   17e3c:	ab22      	add	r3, sp, #136
   17e3e:	189b      	adds	r3, r3, r2
   17e40:	6018      	str	r0, [r3, #0]
   17e42:	6059      	str	r1, [r3, #4]
   17e44:	3601      	adds	r6, #1
   17e46:	3401      	adds	r4, #1
   17e48:	3504      	adds	r5, #4
   17e4a:	42be      	cmp	r6, r7
   17e4c:	dded      	ble.n	17e2a <__kernel_rem_pio2+0x56>
   17e4e:	9b07      	ldr	r3, [sp, #28]
   17e50:	2400      	movs	r4, #0
   17e52:	9317      	str	r3, [sp, #92]
   17e54:	9418      	str	r4, [sp, #96]
   17e56:	e01e      	b.n	17e96 <__kernel_rem_pio2+0xc2>
   17e58:	9a16      	ldr	r2, [sp, #88]
   17e5a:	ca03      	ldmia	r2!, {r0, r1}
   17e5c:	9216      	str	r2, [sp, #88]
   17e5e:	683a      	ldr	r2, [r7, #0]
   17e60:	687b      	ldr	r3, [r7, #4]
   17e62:	f001 fb3f 	bl	194e4 <____muldf3_from_thumb>
   17e66:	1c02      	adds	r2, r0, #0
   17e68:	1c0b      	adds	r3, r1, #0
   17e6a:	1c20      	adds	r0, r4, #0
   17e6c:	1c29      	adds	r1, r5, #0
   17e6e:	f001 fb31 	bl	194d4 <____adddf3_from_thumb>
   17e72:	3601      	adds	r6, #1
   17e74:	1c04      	adds	r4, r0, #0
   17e76:	1c0d      	adds	r5, r1, #0
   17e78:	3f08      	subs	r7, #8
   17e7a:	9b07      	ldr	r3, [sp, #28]
   17e7c:	429e      	cmp	r6, r3
   17e7e:	ddeb      	ble.n	17e58 <__kernel_rem_pio2+0x84>
   17e80:	9f18      	ldr	r7, [sp, #96]
   17e82:	9817      	ldr	r0, [sp, #92]
   17e84:	00fa      	lsls	r2, r7, #3
   17e86:	ab4a      	add	r3, sp, #296
   17e88:	189b      	adds	r3, r3, r2
   17e8a:	3701      	adds	r7, #1
   17e8c:	3001      	adds	r0, #1
   17e8e:	601c      	str	r4, [r3, #0]
   17e90:	605d      	str	r5, [r3, #4]
   17e92:	9718      	str	r7, [sp, #96]
   17e94:	9017      	str	r0, [sp, #92]
   17e96:	9918      	ldr	r1, [sp, #96]
   17e98:	9a08      	ldr	r2, [sp, #32]
   17e9a:	4291      	cmp	r1, r2
   17e9c:	dc09      	bgt.n	17eb2 <__kernel_rem_pio2+0xde>
   17e9e:	9b04      	ldr	r3, [sp, #16]
   17ea0:	9c17      	ldr	r4, [sp, #92]
   17ea2:	9316      	str	r3, [sp, #88]
   17ea4:	00e2      	lsls	r2, r4, #3
   17ea6:	ab22      	add	r3, sp, #136
   17ea8:	4c9c      	ldr	r4, [pc, #624]	(1811c <.text+0x1811c>)
   17eaa:	4d9d      	ldr	r5, [pc, #628]	(18120 <.text+0x18120>)
   17eac:	189f      	adds	r7, r3, r2
   17eae:	2600      	movs	r6, #0
   17eb0:	e7e3      	b.n	17e7a <__kernel_rem_pio2+0xa6>
   17eb2:	9f08      	ldr	r7, [sp, #32]
   17eb4:	9706      	str	r7, [sp, #24]
   17eb6:	9806      	ldr	r0, [sp, #24]
   17eb8:	ab4a      	add	r3, sp, #296
   17eba:	00c2      	lsls	r2, r0, #3
   17ebc:	18d2      	adds	r2, r2, r3
   17ebe:	3801      	subs	r0, #1
   17ec0:	6816      	ldr	r6, [r2, #0]
   17ec2:	6857      	ldr	r7, [r2, #4]
   17ec4:	00c2      	lsls	r2, r0, #3
   17ec6:	189b      	adds	r3, r3, r2
   17ec8:	229a      	movs	r2, #154
   17eca:	9906      	ldr	r1, [sp, #24]
   17ecc:	0092      	lsls	r2, r2, #2
   17ece:	446a      	add	r2, sp
   17ed0:	9019      	str	r0, [sp, #100]
   17ed2:	9315      	str	r3, [sp, #84]
   17ed4:	911a      	str	r1, [sp, #104]
   17ed6:	9214      	str	r2, [sp, #80]
   17ed8:	e028      	b.n	17f2c <__kernel_rem_pio2+0x158>
   17eda:	4a92      	ldr	r2, [pc, #584]	(18124 <.text+0x18124>)
   17edc:	4b92      	ldr	r3, [pc, #584]	(18128 <.text+0x18128>)
   17ede:	1c30      	adds	r0, r6, #0
   17ee0:	1c39      	adds	r1, r7, #0
   17ee2:	f001 faff 	bl	194e4 <____muldf3_from_thumb>
   17ee6:	f001 fb01 	bl	194ec <____fixdfsi_from_thumb>
   17eea:	f001 faef 	bl	194cc <____floatsidf_from_thumb>
   17eee:	4a8f      	ldr	r2, [pc, #572]	(1812c <.text+0x1812c>)
   17ef0:	4b8f      	ldr	r3, [pc, #572]	(18130 <.text+0x18130>)
   17ef2:	1c04      	adds	r4, r0, #0
   17ef4:	1c0d      	adds	r5, r1, #0
   17ef6:	f001 faf5 	bl	194e4 <____muldf3_from_thumb>
   17efa:	1c02      	adds	r2, r0, #0
   17efc:	1c0b      	adds	r3, r1, #0
   17efe:	1c30      	adds	r0, r6, #0
   17f00:	1c39      	adds	r1, r7, #0
   17f02:	f001 fae7 	bl	194d4 <____adddf3_from_thumb>
   17f06:	f001 faf1 	bl	194ec <____fixdfsi_from_thumb>
   17f0a:	9b14      	ldr	r3, [sp, #80]
   17f0c:	9f1a      	ldr	r7, [sp, #104]
   17f0e:	c301      	stmia	r3!, {r0}
   17f10:	1c20      	adds	r0, r4, #0
   17f12:	9c15      	ldr	r4, [sp, #84]
   17f14:	9314      	str	r3, [sp, #80]
   17f16:	3f01      	subs	r7, #1
   17f18:	6822      	ldr	r2, [r4, #0]
   17f1a:	6863      	ldr	r3, [r4, #4]
   17f1c:	1c29      	adds	r1, r5, #0
   17f1e:	971a      	str	r7, [sp, #104]
   17f20:	f001 fad8 	bl	194d4 <____adddf3_from_thumb>
   17f24:	3c08      	subs	r4, #8
   17f26:	9415      	str	r4, [sp, #84]
   17f28:	1c06      	adds	r6, r0, #0
   17f2a:	1c0f      	adds	r7, r1, #0
   17f2c:	981a      	ldr	r0, [sp, #104]
   17f2e:	2800      	cmp	r0, #0
   17f30:	dcd3      	bgt.n	17eda <__kernel_rem_pio2+0x106>
   17f32:	1c30      	adds	r0, r6, #0
   17f34:	9a0b      	ldr	r2, [sp, #44]
   17f36:	1c39      	adds	r1, r7, #0
   17f38:	f000 fdfc 	bl	18b34 <scalbn>
   17f3c:	4a7d      	ldr	r2, [pc, #500]	(18134 <.text+0x18134>)
   17f3e:	4b7e      	ldr	r3, [pc, #504]	(18138 <.text+0x18138>)
   17f40:	1c04      	adds	r4, r0, #0
   17f42:	1c0d      	adds	r5, r1, #0
   17f44:	f001 face 	bl	194e4 <____muldf3_from_thumb>
   17f48:	f000 fd5c 	bl	18a04 <floor>
   17f4c:	4a7b      	ldr	r2, [pc, #492]	(1813c <.text+0x1813c>)
   17f4e:	4b7c      	ldr	r3, [pc, #496]	(18140 <.text+0x18140>)
   17f50:	f001 fac8 	bl	194e4 <____muldf3_from_thumb>
   17f54:	1c02      	adds	r2, r0, #0
   17f56:	1c0b      	adds	r3, r1, #0
   17f58:	1c20      	adds	r0, r4, #0
   17f5a:	1c29      	adds	r1, r5, #0
   17f5c:	f001 faba 	bl	194d4 <____adddf3_from_thumb>
   17f60:	1c0d      	adds	r5, r1, #0
   17f62:	1c04      	adds	r4, r0, #0
   17f64:	f001 fac2 	bl	194ec <____fixdfsi_from_thumb>
   17f68:	9009      	str	r0, [sp, #36]
   17f6a:	f001 faaf 	bl	194cc <____floatsidf_from_thumb>
   17f6e:	1c02      	adds	r2, r0, #0
   17f70:	1c0b      	adds	r3, r1, #0
   17f72:	1c20      	adds	r0, r4, #0
   17f74:	1c29      	adds	r1, r5, #0
   17f76:	f001 fab1 	bl	194dc <____subdf3_from_thumb>
   17f7a:	1c0e      	adds	r6, r1, #0
   17f7c:	990b      	ldr	r1, [sp, #44]
   17f7e:	1c05      	adds	r5, r0, #0
   17f80:	2900      	cmp	r1, #0
   17f82:	dd14      	ble.n	17fae <__kernel_rem_pio2+0x1da>
   17f84:	9a19      	ldr	r2, [sp, #100]
   17f86:	ac9a      	add	r4, sp, #616
   17f88:	0090      	lsls	r0, r2, #2
   17f8a:	5901      	ldr	r1, [r0, r4]
   17f8c:	9b0b      	ldr	r3, [sp, #44]
   17f8e:	2218      	movs	r2, #24
   17f90:	1ad2      	subs	r2, r2, r3
   17f92:	9f09      	ldr	r7, [sp, #36]
   17f94:	1c0b      	adds	r3, r1, #0
   17f96:	4113      	asrs	r3, r2
   17f98:	18ff      	adds	r7, r7, r3
   17f9a:	4093      	lsls	r3, r2
   17f9c:	1ac9      	subs	r1, r1, r3
   17f9e:	5101      	str	r1, [r0, r4]
   17fa0:	980b      	ldr	r0, [sp, #44]
   17fa2:	2317      	movs	r3, #23
   17fa4:	1a1b      	subs	r3, r3, r0
   17fa6:	4119      	asrs	r1, r3
   17fa8:	9709      	str	r7, [sp, #36]
   17faa:	910c      	str	r1, [sp, #48]
   17fac:	e017      	b.n	17fde <__kernel_rem_pio2+0x20a>
   17fae:	990b      	ldr	r1, [sp, #44]
   17fb0:	2900      	cmp	r1, #0
   17fb2:	d106      	bne.n	17fc2 <__kernel_rem_pio2+0x1ee>
   17fb4:	9a19      	ldr	r2, [sp, #100]
   17fb6:	0093      	lsls	r3, r2, #2
   17fb8:	aa9a      	add	r2, sp, #616
   17fba:	589b      	ldr	r3, [r3, r2]
   17fbc:	15db      	asrs	r3, r3, #23
   17fbe:	930c      	str	r3, [sp, #48]
   17fc0:	e00d      	b.n	17fde <__kernel_rem_pio2+0x20a>
   17fc2:	1c28      	adds	r0, r5, #0
   17fc4:	1c31      	adds	r1, r6, #0
   17fc6:	4a5f      	ldr	r2, [pc, #380]	(18144 <.text+0x18144>)
   17fc8:	4b5f      	ldr	r3, [pc, #380]	(18148 <.text+0x18148>)
   17fca:	f001 fa9b 	bl	19504 <____gedf2_from_thumb>
   17fce:	2800      	cmp	r0, #0
   17fd0:	da02      	bge.n	17fd8 <__kernel_rem_pio2+0x204>
   17fd2:	2300      	movs	r3, #0
   17fd4:	930c      	str	r3, [sp, #48]
   17fd6:	e04e      	b.n	18076 <__kernel_rem_pio2+0x2a2>
   17fd8:	2402      	movs	r4, #2
   17fda:	940c      	str	r4, [sp, #48]
   17fdc:	e002      	b.n	17fe4 <__kernel_rem_pio2+0x210>
   17fde:	9f0c      	ldr	r7, [sp, #48]
   17fe0:	2f00      	cmp	r7, #0
   17fe2:	dd48      	ble.n	18076 <__kernel_rem_pio2+0x2a2>
   17fe4:	9809      	ldr	r0, [sp, #36]
   17fe6:	3001      	adds	r0, #1
   17fe8:	9009      	str	r0, [sp, #36]
   17fea:	2400      	movs	r4, #0
   17fec:	2000      	movs	r0, #0
   17fee:	a99a      	add	r1, sp, #616
   17ff0:	e00f      	b.n	18012 <__kernel_rem_pio2+0x23e>
   17ff2:	680a      	ldr	r2, [r1, #0]
   17ff4:	2c00      	cmp	r4, #0
   17ff6:	d107      	bne.n	18008 <__kernel_rem_pio2+0x234>
   17ff8:	2a00      	cmp	r2, #0
   17ffa:	d008      	beq.n	1800e <__kernel_rem_pio2+0x23a>
   17ffc:	2380      	movs	r3, #128
   17ffe:	045b      	lsls	r3, r3, #17
   18000:	1a9b      	subs	r3, r3, r2
   18002:	2401      	movs	r4, #1
   18004:	600b      	str	r3, [r1, #0]
   18006:	e002      	b.n	1800e <__kernel_rem_pio2+0x23a>
   18008:	4b50      	ldr	r3, [pc, #320]	(1814c <.text+0x1814c>)
   1800a:	1a9b      	subs	r3, r3, r2
   1800c:	600b      	str	r3, [r1, #0]
   1800e:	3001      	adds	r0, #1
   18010:	3104      	adds	r1, #4
   18012:	9a06      	ldr	r2, [sp, #24]
   18014:	4290      	cmp	r0, r2
   18016:	dbec      	blt.n	17ff2 <__kernel_rem_pio2+0x21e>
   18018:	9b0b      	ldr	r3, [sp, #44]
   1801a:	2b00      	cmp	r3, #0
   1801c:	dd11      	ble.n	18042 <__kernel_rem_pio2+0x26e>
   1801e:	2b01      	cmp	r3, #1
   18020:	d002      	beq.n	18028 <__kernel_rem_pio2+0x254>
   18022:	2b02      	cmp	r3, #2
   18024:	d10d      	bne.n	18042 <__kernel_rem_pio2+0x26e>
   18026:	e005      	b.n	18034 <__kernel_rem_pio2+0x260>
   18028:	9f19      	ldr	r7, [sp, #100]
   1802a:	a89a      	add	r0, sp, #616
   1802c:	00b9      	lsls	r1, r7, #2
   1802e:	580b      	ldr	r3, [r1, r0]
   18030:	4a47      	ldr	r2, [pc, #284]	(18150 <.text+0x18150>)
   18032:	e004      	b.n	1803e <__kernel_rem_pio2+0x26a>
   18034:	9a19      	ldr	r2, [sp, #100]
   18036:	a89a      	add	r0, sp, #616
   18038:	0091      	lsls	r1, r2, #2
   1803a:	580b      	ldr	r3, [r1, r0]
   1803c:	4a45      	ldr	r2, [pc, #276]	(18154 <.text+0x18154>)
   1803e:	4013      	ands	r3, r2
   18040:	500b      	str	r3, [r1, r0]
   18042:	9b0c      	ldr	r3, [sp, #48]
   18044:	2b02      	cmp	r3, #2
   18046:	d116      	bne.n	18076 <__kernel_rem_pio2+0x2a2>
   18048:	1c2a      	adds	r2, r5, #0
   1804a:	1c33      	adds	r3, r6, #0
   1804c:	4842      	ldr	r0, [pc, #264]	(18158 <.text+0x18158>)
   1804e:	4943      	ldr	r1, [pc, #268]	(1815c <.text+0x1815c>)
   18050:	f001 fa44 	bl	194dc <____subdf3_from_thumb>
   18054:	1c05      	adds	r5, r0, #0
   18056:	1c0e      	adds	r6, r1, #0
   18058:	2c00      	cmp	r4, #0
   1805a:	d00c      	beq.n	18076 <__kernel_rem_pio2+0x2a2>
   1805c:	9a0b      	ldr	r2, [sp, #44]
   1805e:	483e      	ldr	r0, [pc, #248]	(18158 <.text+0x18158>)
   18060:	493e      	ldr	r1, [pc, #248]	(1815c <.text+0x1815c>)
   18062:	f000 fd67 	bl	18b34 <scalbn>
   18066:	1c02      	adds	r2, r0, #0
   18068:	1c0b      	adds	r3, r1, #0
   1806a:	1c28      	adds	r0, r5, #0
   1806c:	1c31      	adds	r1, r6, #0
   1806e:	f001 fa35 	bl	194dc <____subdf3_from_thumb>
   18072:	1c05      	adds	r5, r0, #0
   18074:	1c0e      	adds	r6, r1, #0
   18076:	1c28      	adds	r0, r5, #0
   18078:	1c31      	adds	r1, r6, #0
   1807a:	4a28      	ldr	r2, [pc, #160]	(1811c <.text+0x1811c>)
   1807c:	4b28      	ldr	r3, [pc, #160]	(18120 <.text+0x18120>)
   1807e:	f001 fa21 	bl	194c4 <____eqdf2_from_thumb>
   18082:	2800      	cmp	r0, #0
   18084:	d000      	beq.n	18088 <__kernel_rem_pio2+0x2b4>
   18086:	e097      	b.n	181b8 <.text+0x181b8>
   18088:	9c19      	ldr	r4, [sp, #100]
   1808a:	ab9a      	add	r3, sp, #616
   1808c:	00a2      	lsls	r2, r4, #2
   1808e:	189a      	adds	r2, r3, r2
   18090:	2100      	movs	r1, #0
   18092:	e005      	b.n	180a0 <__kernel_rem_pio2+0x2cc>
   18094:	9f19      	ldr	r7, [sp, #100]
   18096:	6813      	ldr	r3, [r2, #0]
   18098:	3f01      	subs	r7, #1
   1809a:	9719      	str	r7, [sp, #100]
   1809c:	4319      	orrs	r1, r3
   1809e:	3a04      	subs	r2, #4
   180a0:	9819      	ldr	r0, [sp, #100]
   180a2:	9b08      	ldr	r3, [sp, #32]
   180a4:	4298      	cmp	r0, r3
   180a6:	daf5      	bge.n	18094 <__kernel_rem_pio2+0x2c0>
   180a8:	2900      	cmp	r1, #0
   180aa:	d000      	beq.n	180ae <__kernel_rem_pio2+0x2da>
   180ac:	e08c      	b.n	181c8 <.text+0x181c8>
   180ae:	009b      	lsls	r3, r3, #2
   180b0:	acae      	add	r4, sp, #696
   180b2:	191b      	adds	r3, r3, r4
   180b4:	1c1a      	adds	r2, r3, #0
   180b6:	2701      	movs	r7, #1
   180b8:	3a54      	subs	r2, #84
   180ba:	970a      	str	r7, [sp, #40]
   180bc:	e002      	b.n	180c4 <__kernel_rem_pio2+0x2f0>
   180be:	980a      	ldr	r0, [sp, #40]
   180c0:	3001      	adds	r0, #1
   180c2:	900a      	str	r0, [sp, #40]
   180c4:	6813      	ldr	r3, [r2, #0]
   180c6:	3a04      	subs	r2, #4
   180c8:	2b00      	cmp	r3, #0
   180ca:	d0f8      	beq.n	180be <__kernel_rem_pio2+0x2ea>
   180cc:	9921      	ldr	r1, [sp, #132]
   180ce:	9a06      	ldr	r2, [sp, #24]
   180d0:	9cb4      	ldr	r4, [sp, #720]
   180d2:	188b      	adds	r3, r1, r2
   180d4:	009b      	lsls	r3, r3, #2
   180d6:	18e3      	adds	r3, r4, r3
   180d8:	3304      	adds	r3, #4
   180da:	2700      	movs	r7, #0
   180dc:	9313      	str	r3, [sp, #76]
   180de:	9712      	str	r7, [sp, #72]
   180e0:	e060      	b.n	181a4 <.text+0x181a4>
   180e2:	9802      	ldr	r0, [sp, #8]
   180e4:	9913      	ldr	r1, [sp, #76]
   180e6:	ad22      	add	r5, sp, #136
   180e8:	00e4      	lsls	r4, r4, #3
   180ea:	00c3      	lsls	r3, r0, #3
   180ec:	192c      	adds	r4, r5, r4
   180ee:	6808      	ldr	r0, [r1, #0]
   180f0:	18e4      	adds	r4, r4, r3
   180f2:	f001 f9eb 	bl	194cc <____floatsidf_from_thumb>
   180f6:	9f06      	ldr	r7, [sp, #24]
   180f8:	6020      	str	r0, [r4, #0]
   180fa:	6061      	str	r1, [r4, #4]
   180fc:	9c02      	ldr	r4, [sp, #8]
   180fe:	9812      	ldr	r0, [sp, #72]
   18100:	19e3      	adds	r3, r4, r7
   18102:	181b      	adds	r3, r3, r0
   18104:	9a04      	ldr	r2, [sp, #16]
   18106:	00db      	lsls	r3, r3, #3
   18108:	4e04      	ldr	r6, [pc, #16]	(1811c <.text+0x1811c>)
   1810a:	4f05      	ldr	r7, [pc, #20]	(18120 <.text+0x18120>)
   1810c:	18ed      	adds	r5, r5, r3
   1810e:	2400      	movs	r4, #0
   18110:	9211      	str	r2, [sp, #68]
   18112:	e036      	b.n	18182 <.text+0x18182>
   18114:	fd48 ffff 	stc2l	15, cr15, [r8, #-1020]
   18118:	a184      	add	r1, pc, #528	(adr r1,1832c <.text+0x1832c>)
   1811a:	0001      	lsls	r1, r0, #0
	...
   18124:	0000      	lsls	r0, r0, #0
   18126:	3e70      	subs	r6, #112
   18128:	0000      	lsls	r0, r0, #0
   1812a:	0000      	lsls	r0, r0, #0
   1812c:	0000      	lsls	r0, r0, #0
   1812e:	c170      	stmia	r1!, {r4, r5, r6}
   18130:	0000      	lsls	r0, r0, #0
   18132:	0000      	lsls	r0, r0, #0
   18134:	0000      	lsls	r0, r0, #0
   18136:	3fc0      	subs	r7, #192
   18138:	0000      	lsls	r0, r0, #0
   1813a:	0000      	lsls	r0, r0, #0
   1813c:	0000      	lsls	r0, r0, #0
   1813e:	c020      	stmia	r0!, {r5}
   18140:	0000      	lsls	r0, r0, #0
   18142:	0000      	lsls	r0, r0, #0
   18144:	0000      	lsls	r0, r0, #0
   18146:	3fe0      	subs	r7, #224
   18148:	0000      	lsls	r0, r0, #0
   1814a:	0000      	lsls	r0, r0, #0
   1814c:	ffff 00ff 	vshr.u64	q8, <illegal reg q15.5>, #1
   18150:	ffff 007f 	vshr.u32	q8, <illegal reg q15.5>, #1
   18154:	ffff 003f 	vshr.u32	d16, d31, #1
   18158:	0000      	lsls	r0, r0, #0
   1815a:	3ff0      	subs	r7, #240
   1815c:	0000      	lsls	r0, r0, #0
   1815e:	0000      	lsls	r0, r0, #0
   18160:	9a11      	ldr	r2, [sp, #68]
   18162:	ca03      	ldmia	r2!, {r0, r1}
   18164:	9211      	str	r2, [sp, #68]
   18166:	682a      	ldr	r2, [r5, #0]
   18168:	686b      	ldr	r3, [r5, #4]
   1816a:	f001 f9bb 	bl	194e4 <____muldf3_from_thumb>
   1816e:	1c02      	adds	r2, r0, #0
   18170:	1c0b      	adds	r3, r1, #0
   18172:	1c30      	adds	r0, r6, #0
   18174:	1c39      	adds	r1, r7, #0
   18176:	f001 f9ad 	bl	194d4 <____adddf3_from_thumb>
   1817a:	3401      	adds	r4, #1
   1817c:	1c06      	adds	r6, r0, #0
   1817e:	1c0f      	adds	r7, r1, #0
   18180:	3d08      	subs	r5, #8
   18182:	9b07      	ldr	r3, [sp, #28]
   18184:	429c      	cmp	r4, r3
   18186:	ddeb      	ble.n	18160 <.text+0x18160>
   18188:	9c12      	ldr	r4, [sp, #72]
   1818a:	9806      	ldr	r0, [sp, #24]
   1818c:	00e3      	lsls	r3, r4, #3
   1818e:	aa4a      	add	r2, sp, #296
   18190:	18d2      	adds	r2, r2, r3
   18192:	9913      	ldr	r1, [sp, #76]
   18194:	00c3      	lsls	r3, r0, #3
   18196:	18d2      	adds	r2, r2, r3
   18198:	3401      	adds	r4, #1
   1819a:	3104      	adds	r1, #4
   1819c:	6096      	str	r6, [r2, #8]
   1819e:	60d7      	str	r7, [r2, #12]
   181a0:	9412      	str	r4, [sp, #72]
   181a2:	9113      	str	r1, [sp, #76]
   181a4:	9b06      	ldr	r3, [sp, #24]
   181a6:	9c0a      	ldr	r4, [sp, #40]
   181a8:	9f12      	ldr	r7, [sp, #72]
   181aa:	191a      	adds	r2, r3, r4
   181ac:	19dc      	adds	r4, r3, r7
   181ae:	1c63      	adds	r3, r4, #1
   181b0:	4293      	cmp	r3, r2
   181b2:	dd96      	ble.n	180e2 <__kernel_rem_pio2+0x30e>
   181b4:	9206      	str	r2, [sp, #24]
   181b6:	e67e      	b.n	17eb6 <__kernel_rem_pio2+0xe2>
   181b8:	1c28      	adds	r0, r5, #0
   181ba:	1c31      	adds	r1, r6, #0
   181bc:	4bbf      	ldr	r3, [pc, #764]	(184bc <.text+0x184bc>)
   181be:	4abe      	ldr	r2, [pc, #760]	(184b8 <.text+0x184b8>)
   181c0:	f001 f980 	bl	194c4 <____eqdf2_from_thumb>
   181c4:	2800      	cmp	r0, #0
   181c6:	d116      	bne.n	181f6 <.text+0x181f6>
   181c8:	9806      	ldr	r0, [sp, #24]
   181ca:	a9ae      	add	r1, sp, #696
   181cc:	0083      	lsls	r3, r0, #2
   181ce:	185b      	adds	r3, r3, r1
   181d0:	1c1a      	adds	r2, r3, #0
   181d2:	3a54      	subs	r2, #84
   181d4:	2100      	movs	r1, #0
   181d6:	6813      	ldr	r3, [r2, #0]
   181d8:	3101      	adds	r1, #1
   181da:	3a04      	subs	r2, #4
   181dc:	2b00      	cmp	r3, #0
   181de:	d0fa      	beq.n	181d6 <.text+0x181d6>
   181e0:	004b      	lsls	r3, r1, #1
   181e2:	185b      	adds	r3, r3, r1
   181e4:	9c05      	ldr	r4, [sp, #20]
   181e6:	9a06      	ldr	r2, [sp, #24]
   181e8:	00db      	lsls	r3, r3, #3
   181ea:	1ae3      	subs	r3, r4, r3
   181ec:	1a52      	subs	r2, r2, r1
   181ee:	3b18      	subs	r3, #24
   181f0:	9206      	str	r2, [sp, #24]
   181f2:	930b      	str	r3, [sp, #44]
   181f4:	e038      	b.n	18268 <.text+0x18268>
   181f6:	9f0b      	ldr	r7, [sp, #44]
   181f8:	1c28      	adds	r0, r5, #0
   181fa:	427a      	negs	r2, r7
   181fc:	1c31      	adds	r1, r6, #0
   181fe:	f000 fc99 	bl	18b34 <scalbn>
   18202:	4aaf      	ldr	r2, [pc, #700]	(184c0 <.text+0x184c0>)
   18204:	4baf      	ldr	r3, [pc, #700]	(184c4 <.text+0x184c4>)
   18206:	901b      	str	r0, [sp, #108]
   18208:	911c      	str	r1, [sp, #112]
   1820a:	f001 f97b 	bl	19504 <____gedf2_from_thumb>
   1820e:	9906      	ldr	r1, [sp, #24]
   18210:	af9a      	add	r7, sp, #616
   18212:	008c      	lsls	r4, r1, #2
   18214:	2800      	cmp	r0, #0
   18216:	db22      	blt.n	1825e <.text+0x1825e>
   18218:	4aab      	ldr	r2, [pc, #684]	(184c8 <.text+0x184c8>)
   1821a:	4bac      	ldr	r3, [pc, #688]	(184cc <.text+0x184cc>)
   1821c:	981b      	ldr	r0, [sp, #108]
   1821e:	991c      	ldr	r1, [sp, #112]
   18220:	f001 f960 	bl	194e4 <____muldf3_from_thumb>
   18224:	f001 f962 	bl	194ec <____fixdfsi_from_thumb>
   18228:	f001 f950 	bl	194cc <____floatsidf_from_thumb>
   1822c:	4aa8      	ldr	r2, [pc, #672]	(184d0 <.text+0x184d0>)
   1822e:	4ba9      	ldr	r3, [pc, #676]	(184d4 <.text+0x184d4>)
   18230:	1c05      	adds	r5, r0, #0
   18232:	1c0e      	adds	r6, r1, #0
   18234:	f001 f956 	bl	194e4 <____muldf3_from_thumb>
   18238:	1c02      	adds	r2, r0, #0
   1823a:	1c0b      	adds	r3, r1, #0
   1823c:	981b      	ldr	r0, [sp, #108]
   1823e:	991c      	ldr	r1, [sp, #112]
   18240:	f001 f948 	bl	194d4 <____adddf3_from_thumb>
   18244:	f001 f952 	bl	194ec <____fixdfsi_from_thumb>
   18248:	9a06      	ldr	r2, [sp, #24]
   1824a:	9b0b      	ldr	r3, [sp, #44]
   1824c:	3201      	adds	r2, #1
   1824e:	51e0      	str	r0, [r4, r7]
   18250:	3318      	adds	r3, #24
   18252:	0094      	lsls	r4, r2, #2
   18254:	1c28      	adds	r0, r5, #0
   18256:	1c31      	adds	r1, r6, #0
   18258:	9206      	str	r2, [sp, #24]
   1825a:	930b      	str	r3, [sp, #44]
   1825c:	e001      	b.n	18262 <.text+0x18262>
   1825e:	981b      	ldr	r0, [sp, #108]
   18260:	991c      	ldr	r1, [sp, #112]
   18262:	f001 f943 	bl	194ec <____fixdfsi_from_thumb>
   18266:	51e0      	str	r0, [r4, r7]
   18268:	9a0b      	ldr	r2, [sp, #44]
   1826a:	489b      	ldr	r0, [pc, #620]	(184d8 <.text+0x184d8>)
   1826c:	499b      	ldr	r1, [pc, #620]	(184dc <.text+0x184dc>)
   1826e:	f000 fc61 	bl	18b34 <scalbn>
   18272:	9f06      	ldr	r7, [sp, #24]
   18274:	ab9a      	add	r3, sp, #616
   18276:	00ba      	lsls	r2, r7, #2
   18278:	189b      	adds	r3, r3, r2
   1827a:	9310      	str	r3, [sp, #64]
   1827c:	00fa      	lsls	r2, r7, #3
   1827e:	ab4a      	add	r3, sp, #296
   18280:	9e06      	ldr	r6, [sp, #24]
   18282:	1c04      	adds	r4, r0, #0
   18284:	1c0d      	adds	r5, r1, #0
   18286:	189f      	adds	r7, r3, r2
   18288:	e018      	b.n	182bc <.text+0x182bc>
   1828a:	9910      	ldr	r1, [sp, #64]
   1828c:	6808      	ldr	r0, [r1, #0]
   1828e:	f001 f91d 	bl	194cc <____floatsidf_from_thumb>
   18292:	1c02      	adds	r2, r0, #0
   18294:	1c0b      	adds	r3, r1, #0
   18296:	1c20      	adds	r0, r4, #0
   18298:	1c29      	adds	r1, r5, #0
   1829a:	f001 f923 	bl	194e4 <____muldf3_from_thumb>
   1829e:	4a8a      	ldr	r2, [pc, #552]	(184c8 <.text+0x184c8>)
   182a0:	4b8a      	ldr	r3, [pc, #552]	(184cc <.text+0x184cc>)
   182a2:	6038      	str	r0, [r7, #0]
   182a4:	6079      	str	r1, [r7, #4]
   182a6:	1c20      	adds	r0, r4, #0
   182a8:	1c29      	adds	r1, r5, #0
   182aa:	f001 f91b 	bl	194e4 <____muldf3_from_thumb>
   182ae:	9a10      	ldr	r2, [sp, #64]
   182b0:	3a04      	subs	r2, #4
   182b2:	9210      	str	r2, [sp, #64]
   182b4:	1c04      	adds	r4, r0, #0
   182b6:	1c0d      	adds	r5, r1, #0
   182b8:	3e01      	subs	r6, #1
   182ba:	3f08      	subs	r7, #8
   182bc:	2e00      	cmp	r6, #0
   182be:	dae4      	bge.n	1828a <.text+0x1828a>
   182c0:	9f06      	ldr	r7, [sp, #24]
   182c2:	2300      	movs	r3, #0
   182c4:	930f      	str	r3, [sp, #60]
   182c6:	e024      	b.n	18312 <.text+0x18312>
   182c8:	4a85      	ldr	r2, [pc, #532]	(184e0 <.text+0x184e0>)
   182ca:	00f3      	lsls	r3, r6, #3
   182cc:	9c0e      	ldr	r4, [sp, #56]
   182ce:	189b      	adds	r3, r3, r2
   182d0:	6818      	ldr	r0, [r3, #0]
   182d2:	6859      	ldr	r1, [r3, #4]
   182d4:	cc0c      	ldmia	r4!, {r2, r3}
   182d6:	940e      	str	r4, [sp, #56]
   182d8:	f001 f904 	bl	194e4 <____muldf3_from_thumb>
   182dc:	1c02      	adds	r2, r0, #0
   182de:	1c0b      	adds	r3, r1, #0
   182e0:	9800      	ldr	r0, [sp, #0]
   182e2:	9901      	ldr	r1, [sp, #4]
   182e4:	f001 f8f6 	bl	194d4 <____adddf3_from_thumb>
   182e8:	9000      	str	r0, [sp, #0]
   182ea:	9101      	str	r1, [sp, #4]
   182ec:	3601      	adds	r6, #1
   182ee:	9808      	ldr	r0, [sp, #32]
   182f0:	4286      	cmp	r6, r0
   182f2:	dc02      	bgt.n	182fa <.text+0x182fa>
   182f4:	990f      	ldr	r1, [sp, #60]
   182f6:	428e      	cmp	r6, r1
   182f8:	dde6      	ble.n	182c8 <.text+0x182c8>
   182fa:	9b0f      	ldr	r3, [sp, #60]
   182fc:	9800      	ldr	r0, [sp, #0]
   182fe:	9901      	ldr	r1, [sp, #4]
   18300:	00da      	lsls	r2, r3, #3
   18302:	ab72      	add	r3, sp, #456
   18304:	189b      	adds	r3, r3, r2
   18306:	6018      	str	r0, [r3, #0]
   18308:	6059      	str	r1, [r3, #4]
   1830a:	990f      	ldr	r1, [sp, #60]
   1830c:	3101      	adds	r1, #1
   1830e:	910f      	str	r1, [sp, #60]
   18310:	3f01      	subs	r7, #1
   18312:	2f00      	cmp	r7, #0
   18314:	db09      	blt.n	1832a <.text+0x1832a>
   18316:	00fa      	lsls	r2, r7, #3
   18318:	ab4a      	add	r3, sp, #296
   1831a:	189b      	adds	r3, r3, r2
   1831c:	930e      	str	r3, [sp, #56]
   1831e:	4b67      	ldr	r3, [pc, #412]	(184bc <.text+0x184bc>)
   18320:	4a65      	ldr	r2, [pc, #404]	(184b8 <.text+0x184b8>)
   18322:	2600      	movs	r6, #0
   18324:	9200      	str	r2, [sp, #0]
   18326:	9301      	str	r3, [sp, #4]
   18328:	e7e1      	b.n	182ee <.text+0x182ee>
   1832a:	9bb3      	ldr	r3, [sp, #716]
   1832c:	2b02      	cmp	r3, #2
   1832e:	dc04      	bgt.n	1833a <.text+0x1833a>
   18330:	2b01      	cmp	r3, #1
   18332:	da0e      	bge.n	18352 <.text+0x18352>
   18334:	2b00      	cmp	r3, #0
   18336:	d014      	beq.n	18362 <.text+0x18362>
   18338:	e0e4      	b.n	18504 <.text+0x18504>
   1833a:	9cb3      	ldr	r4, [sp, #716]
   1833c:	2c03      	cmp	r4, #3
   1833e:	d000      	beq.n	18342 <.text+0x18342>
   18340:	e0e0      	b.n	18504 <.text+0x18504>
   18342:	9f06      	ldr	r7, [sp, #24]
   18344:	3f01      	subs	r7, #1
   18346:	00fa      	lsls	r2, r7, #3
   18348:	970d      	str	r7, [sp, #52]
   1834a:	ab72      	add	r3, sp, #456
   1834c:	9f06      	ldr	r7, [sp, #24]
   1834e:	189e      	adds	r6, r3, r2
   18350:	e06d      	b.n	1842e <.text+0x1842e>
   18352:	9806      	ldr	r0, [sp, #24]
   18354:	ab72      	add	r3, sp, #456
   18356:	00c2      	lsls	r2, r0, #3
   18358:	1c04      	adds	r4, r0, #0
   1835a:	4958      	ldr	r1, [pc, #352]	(184bc <.text+0x184bc>)
   1835c:	4856      	ldr	r0, [pc, #344]	(184b8 <.text+0x184b8>)
   1835e:	189d      	adds	r5, r3, r2
   18360:	e01f      	b.n	183a2 <.text+0x183a2>
   18362:	9906      	ldr	r1, [sp, #24]
   18364:	ab72      	add	r3, sp, #456
   18366:	00ca      	lsls	r2, r1, #3
   18368:	1c0c      	adds	r4, r1, #0
   1836a:	4954      	ldr	r1, [pc, #336]	(184bc <.text+0x184bc>)
   1836c:	4852      	ldr	r0, [pc, #328]	(184b8 <.text+0x184b8>)
   1836e:	189d      	adds	r5, r3, r2
   18370:	e005      	b.n	1837e <.text+0x1837e>
   18372:	682a      	ldr	r2, [r5, #0]
   18374:	686b      	ldr	r3, [r5, #4]
   18376:	f001 f8ad 	bl	194d4 <____adddf3_from_thumb>
   1837a:	3c01      	subs	r4, #1
   1837c:	3d08      	subs	r5, #8
   1837e:	2c00      	cmp	r4, #0
   18380:	daf7      	bge.n	18372 <.text+0x18372>
   18382:	9a0c      	ldr	r2, [sp, #48]
   18384:	2a00      	cmp	r2, #0
   18386:	d002      	beq.n	1838e <.text+0x1838e>
   18388:	2780      	movs	r7, #128
   1838a:	063f      	lsls	r7, r7, #24
   1838c:	19c0      	adds	r0, r0, r7
   1838e:	9a03      	ldr	r2, [sp, #12]
   18390:	6010      	str	r0, [r2, #0]
   18392:	6051      	str	r1, [r2, #4]
   18394:	e0b6      	b.n	18504 <.text+0x18504>
   18396:	682a      	ldr	r2, [r5, #0]
   18398:	686b      	ldr	r3, [r5, #4]
   1839a:	f001 f89b 	bl	194d4 <____adddf3_from_thumb>
   1839e:	3c01      	subs	r4, #1
   183a0:	3d08      	subs	r5, #8
   183a2:	2c00      	cmp	r4, #0
   183a4:	daf7      	bge.n	18396 <.text+0x18396>
   183a6:	9c0c      	ldr	r4, [sp, #48]
   183a8:	1c02      	adds	r2, r0, #0
   183aa:	1c0b      	adds	r3, r1, #0
   183ac:	2c00      	cmp	r4, #0
   183ae:	d002      	beq.n	183b6 <.text+0x183b6>
   183b0:	2780      	movs	r7, #128
   183b2:	063f      	lsls	r7, r7, #24
   183b4:	19c0      	adds	r0, r0, r7
   183b6:	9c03      	ldr	r4, [sp, #12]
   183b8:	6020      	str	r0, [r4, #0]
   183ba:	6061      	str	r1, [r4, #4]
   183bc:	9872      	ldr	r0, [sp, #456]
   183be:	9973      	ldr	r1, [sp, #460]
   183c0:	f001 f88c 	bl	194dc <____subdf3_from_thumb>
   183c4:	2401      	movs	r4, #1
   183c6:	e007      	b.n	183d8 <.text+0x183d8>
   183c8:	00e2      	lsls	r2, r4, #3
   183ca:	ab72      	add	r3, sp, #456
   183cc:	189b      	adds	r3, r3, r2
   183ce:	681a      	ldr	r2, [r3, #0]
   183d0:	685b      	ldr	r3, [r3, #4]
   183d2:	f001 f87f 	bl	194d4 <____adddf3_from_thumb>
   183d6:	3401      	adds	r4, #1
   183d8:	9f06      	ldr	r7, [sp, #24]
   183da:	42bc      	cmp	r4, r7
   183dc:	ddf4      	ble.n	183c8 <.text+0x183c8>
   183de:	9a0c      	ldr	r2, [sp, #48]
   183e0:	2a00      	cmp	r2, #0
   183e2:	d002      	beq.n	183ea <.text+0x183ea>
   183e4:	2780      	movs	r7, #128
   183e6:	063f      	lsls	r7, r7, #24
   183e8:	19c0      	adds	r0, r0, r7
   183ea:	9a03      	ldr	r2, [sp, #12]
   183ec:	6090      	str	r0, [r2, #8]
   183ee:	60d1      	str	r1, [r2, #12]
   183f0:	e088      	b.n	18504 <.text+0x18504>
   183f2:	68b0      	ldr	r0, [r6, #8]
   183f4:	68f1      	ldr	r1, [r6, #12]
   183f6:	6834      	ldr	r4, [r6, #0]
   183f8:	6875      	ldr	r5, [r6, #4]
   183fa:	901f      	str	r0, [sp, #124]
   183fc:	9120      	str	r1, [sp, #128]
   183fe:	9a1f      	ldr	r2, [sp, #124]
   18400:	9b20      	ldr	r3, [sp, #128]
   18402:	1c20      	adds	r0, r4, #0
   18404:	1c29      	adds	r1, r5, #0
   18406:	f001 f865 	bl	194d4 <____adddf3_from_thumb>
   1840a:	6030      	str	r0, [r6, #0]
   1840c:	6071      	str	r1, [r6, #4]
   1840e:	1c20      	adds	r0, r4, #0
   18410:	6832      	ldr	r2, [r6, #0]
   18412:	6873      	ldr	r3, [r6, #4]
   18414:	1c29      	adds	r1, r5, #0
   18416:	f001 f861 	bl	194dc <____subdf3_from_thumb>
   1841a:	1c02      	adds	r2, r0, #0
   1841c:	1c0b      	adds	r3, r1, #0
   1841e:	981f      	ldr	r0, [sp, #124]
   18420:	9920      	ldr	r1, [sp, #128]
   18422:	f001 f857 	bl	194d4 <____adddf3_from_thumb>
   18426:	3f01      	subs	r7, #1
   18428:	60b0      	str	r0, [r6, #8]
   1842a:	60f1      	str	r1, [r6, #12]
   1842c:	3e08      	subs	r6, #8
   1842e:	2f00      	cmp	r7, #0
   18430:	dcdf      	bgt.n	183f2 <.text+0x183f2>
   18432:	990d      	ldr	r1, [sp, #52]
   18434:	ab72      	add	r3, sp, #456
   18436:	00ca      	lsls	r2, r1, #3
   18438:	9f06      	ldr	r7, [sp, #24]
   1843a:	189e      	adds	r6, r3, r2
   1843c:	e01b      	b.n	18476 <.text+0x18476>
   1843e:	6834      	ldr	r4, [r6, #0]
   18440:	6875      	ldr	r5, [r6, #4]
   18442:	68b2      	ldr	r2, [r6, #8]
   18444:	68f3      	ldr	r3, [r6, #12]
   18446:	1c20      	adds	r0, r4, #0
   18448:	1c29      	adds	r1, r5, #0
   1844a:	921d      	str	r2, [sp, #116]
   1844c:	931e      	str	r3, [sp, #120]
   1844e:	f001 f841 	bl	194d4 <____adddf3_from_thumb>
   18452:	6030      	str	r0, [r6, #0]
   18454:	6071      	str	r1, [r6, #4]
   18456:	1c20      	adds	r0, r4, #0
   18458:	6832      	ldr	r2, [r6, #0]
   1845a:	6873      	ldr	r3, [r6, #4]
   1845c:	1c29      	adds	r1, r5, #0
   1845e:	f001 f83d 	bl	194dc <____subdf3_from_thumb>
   18462:	1c02      	adds	r2, r0, #0
   18464:	1c0b      	adds	r3, r1, #0
   18466:	981d      	ldr	r0, [sp, #116]
   18468:	991e      	ldr	r1, [sp, #120]
   1846a:	f001 f833 	bl	194d4 <____adddf3_from_thumb>
   1846e:	3f01      	subs	r7, #1
   18470:	60b0      	str	r0, [r6, #8]
   18472:	60f1      	str	r1, [r6, #12]
   18474:	3e08      	subs	r6, #8
   18476:	2f01      	cmp	r7, #1
   18478:	dce1      	bgt.n	1843e <.text+0x1843e>
   1847a:	9b06      	ldr	r3, [sp, #24]
   1847c:	9c06      	ldr	r4, [sp, #24]
   1847e:	00da      	lsls	r2, r3, #3
   18480:	490e      	ldr	r1, [pc, #56]	(184bc <.text+0x184bc>)
   18482:	480d      	ldr	r0, [pc, #52]	(184b8 <.text+0x184b8>)
   18484:	ab72      	add	r3, sp, #456
   18486:	189d      	adds	r5, r3, r2
   18488:	e005      	b.n	18496 <.text+0x18496>
   1848a:	682a      	ldr	r2, [r5, #0]
   1848c:	686b      	ldr	r3, [r5, #4]
   1848e:	f001 f821 	bl	194d4 <____adddf3_from_thumb>
   18492:	3c01      	subs	r4, #1
   18494:	3d08      	subs	r5, #8
   18496:	2c01      	cmp	r4, #1
   18498:	dcf7      	bgt.n	1848a <.text+0x1848a>
   1849a:	9c0c      	ldr	r4, [sp, #48]
   1849c:	2c00      	cmp	r4, #0
   1849e:	d121      	bne.n	184e4 <.text+0x184e4>
   184a0:	9b72      	ldr	r3, [sp, #456]
   184a2:	9c73      	ldr	r4, [sp, #460]
   184a4:	9f03      	ldr	r7, [sp, #12]
   184a6:	603b      	str	r3, [r7, #0]
   184a8:	607c      	str	r4, [r7, #4]
   184aa:	9b74      	ldr	r3, [sp, #464]
   184ac:	9c75      	ldr	r4, [sp, #468]
   184ae:	6138      	str	r0, [r7, #16]
   184b0:	6179      	str	r1, [r7, #20]
   184b2:	60bb      	str	r3, [r7, #8]
   184b4:	60fc      	str	r4, [r7, #12]
   184b6:	e025      	b.n	18504 <.text+0x18504>
	...
   184c0:	0000      	lsls	r0, r0, #0
   184c2:	4170      	adcs	r0, r6
   184c4:	0000      	lsls	r0, r0, #0
   184c6:	0000      	lsls	r0, r0, #0
   184c8:	0000      	lsls	r0, r0, #0
   184ca:	3e70      	subs	r6, #112
   184cc:	0000      	lsls	r0, r0, #0
   184ce:	0000      	lsls	r0, r0, #0
   184d0:	0000      	lsls	r0, r0, #0
   184d2:	c170      	stmia	r1!, {r4, r5, r6}
   184d4:	0000      	lsls	r0, r0, #0
   184d6:	0000      	lsls	r0, r0, #0
   184d8:	0000      	lsls	r0, r0, #0
   184da:	3ff0      	subs	r7, #240
   184dc:	0000      	lsls	r0, r0, #0
   184de:	0000      	lsls	r0, r0, #0
   184e0:	a194      	add	r1, pc, #592	(adr r1,18734 <atan+0xa4>)
   184e2:	0001      	lsls	r1, r0, #0
   184e4:	9b72      	ldr	r3, [sp, #456]
   184e6:	2480      	movs	r4, #128
   184e8:	9f03      	ldr	r7, [sp, #12]
   184ea:	0624      	lsls	r4, r4, #24
   184ec:	191b      	adds	r3, r3, r4
   184ee:	603b      	str	r3, [r7, #0]
   184f0:	9b73      	ldr	r3, [sp, #460]
   184f2:	607b      	str	r3, [r7, #4]
   184f4:	9b74      	ldr	r3, [sp, #464]
   184f6:	191b      	adds	r3, r3, r4
   184f8:	60bb      	str	r3, [r7, #8]
   184fa:	9b75      	ldr	r3, [sp, #468]
   184fc:	60fb      	str	r3, [r7, #12]
   184fe:	1903      	adds	r3, r0, r4
   18500:	613b      	str	r3, [r7, #16]
   18502:	6179      	str	r1, [r7, #20]
   18504:	9809      	ldr	r0, [sp, #36]
   18506:	2307      	movs	r3, #7
   18508:	4018      	ands	r0, r3
   1850a:	23ae      	movs	r3, #174
   1850c:	009b      	lsls	r3, r3, #2
   1850e:	449d      	add	sp, r3
   18510:	bcf0      	pop	{r4, r5, r6, r7}
   18512:	bc02      	pop	{r1}
   18514:	4708      	bx	r1
   18516:	46c0      	nop			(mov r8, r8)

00018518 <__kernel_sin>:
   18518:	b5f0      	push	{r4, r5, r6, r7, lr}
   1851a:	b088      	sub	sp, #32
   1851c:	9200      	str	r2, [sp, #0]
   1851e:	9301      	str	r3, [sp, #4]
   18520:	4a4b      	ldr	r2, [pc, #300]	(18650 <.text+0x18650>)
   18522:	4b4c      	ldr	r3, [pc, #304]	(18654 <.text+0x18654>)
   18524:	4002      	ands	r2, r0
   18526:	9002      	str	r0, [sp, #8]
   18528:	9103      	str	r1, [sp, #12]
   1852a:	429a      	cmp	r2, r3
   1852c:	dc04      	bgt.n	18538 <__kernel_sin+0x20>
   1852e:	f000 ffdd 	bl	194ec <____fixdfsi_from_thumb>
   18532:	2800      	cmp	r0, #0
   18534:	d100      	bne.n	18538 <__kernel_sin+0x20>
   18536:	e085      	b.n	18644 <__kernel_sin+0x12c>
   18538:	9802      	ldr	r0, [sp, #8]
   1853a:	9903      	ldr	r1, [sp, #12]
   1853c:	1c02      	adds	r2, r0, #0
   1853e:	1c0b      	adds	r3, r1, #0
   18540:	f000 ffd0 	bl	194e4 <____muldf3_from_thumb>
   18544:	9a02      	ldr	r2, [sp, #8]
   18546:	9b03      	ldr	r3, [sp, #12]
   18548:	1c06      	adds	r6, r0, #0
   1854a:	1c0f      	adds	r7, r1, #0
   1854c:	f000 ffca 	bl	194e4 <____muldf3_from_thumb>
   18550:	4a41      	ldr	r2, [pc, #260]	(18658 <.text+0x18658>)
   18552:	4b42      	ldr	r3, [pc, #264]	(1865c <.text+0x1865c>)
   18554:	9006      	str	r0, [sp, #24]
   18556:	9107      	str	r1, [sp, #28]
   18558:	1c30      	adds	r0, r6, #0
   1855a:	1c39      	adds	r1, r7, #0
   1855c:	f000 ffc2 	bl	194e4 <____muldf3_from_thumb>
   18560:	4a3f      	ldr	r2, [pc, #252]	(18660 <.text+0x18660>)
   18562:	4b40      	ldr	r3, [pc, #256]	(18664 <.text+0x18664>)
   18564:	f000 ffba 	bl	194dc <____subdf3_from_thumb>
   18568:	1c02      	adds	r2, r0, #0
   1856a:	1c0b      	adds	r3, r1, #0
   1856c:	1c30      	adds	r0, r6, #0
   1856e:	1c39      	adds	r1, r7, #0
   18570:	f000 ffb8 	bl	194e4 <____muldf3_from_thumb>
   18574:	4a3c      	ldr	r2, [pc, #240]	(18668 <.text+0x18668>)
   18576:	4b3d      	ldr	r3, [pc, #244]	(1866c <.text+0x1866c>)
   18578:	f000 ffac 	bl	194d4 <____adddf3_from_thumb>
   1857c:	1c02      	adds	r2, r0, #0
   1857e:	1c0b      	adds	r3, r1, #0
   18580:	1c30      	adds	r0, r6, #0
   18582:	1c39      	adds	r1, r7, #0
   18584:	f000 ffae 	bl	194e4 <____muldf3_from_thumb>
   18588:	4a39      	ldr	r2, [pc, #228]	(18670 <.text+0x18670>)
   1858a:	4b3a      	ldr	r3, [pc, #232]	(18674 <.text+0x18674>)
   1858c:	f000 ffa6 	bl	194dc <____subdf3_from_thumb>
   18590:	1c02      	adds	r2, r0, #0
   18592:	1c0b      	adds	r3, r1, #0
   18594:	1c30      	adds	r0, r6, #0
   18596:	1c39      	adds	r1, r7, #0
   18598:	f000 ffa4 	bl	194e4 <____muldf3_from_thumb>
   1859c:	4a36      	ldr	r2, [pc, #216]	(18678 <.text+0x18678>)
   1859e:	4b37      	ldr	r3, [pc, #220]	(1867c <.text+0x1867c>)
   185a0:	f000 ff98 	bl	194d4 <____adddf3_from_thumb>
   185a4:	9b0d      	ldr	r3, [sp, #52]
   185a6:	9004      	str	r0, [sp, #16]
   185a8:	9105      	str	r1, [sp, #20]
   185aa:	2b00      	cmp	r3, #0
   185ac:	d116      	bne.n	185dc <__kernel_sin+0xc4>
   185ae:	9a04      	ldr	r2, [sp, #16]
   185b0:	9b05      	ldr	r3, [sp, #20]
   185b2:	1c30      	adds	r0, r6, #0
   185b4:	1c39      	adds	r1, r7, #0
   185b6:	f000 ff95 	bl	194e4 <____muldf3_from_thumb>
   185ba:	4a31      	ldr	r2, [pc, #196]	(18680 <.text+0x18680>)
   185bc:	4b31      	ldr	r3, [pc, #196]	(18684 <.text+0x18684>)
   185be:	f000 ff8d 	bl	194dc <____subdf3_from_thumb>
   185c2:	1c02      	adds	r2, r0, #0
   185c4:	1c0b      	adds	r3, r1, #0
   185c6:	9806      	ldr	r0, [sp, #24]
   185c8:	9907      	ldr	r1, [sp, #28]
   185ca:	f000 ff8b 	bl	194e4 <____muldf3_from_thumb>
   185ce:	1c02      	adds	r2, r0, #0
   185d0:	1c0b      	adds	r3, r1, #0
   185d2:	9802      	ldr	r0, [sp, #8]
   185d4:	9903      	ldr	r1, [sp, #12]
   185d6:	f000 ff7d 	bl	194d4 <____adddf3_from_thumb>
   185da:	e031      	b.n	18640 <__kernel_sin+0x128>
   185dc:	4a2a      	ldr	r2, [pc, #168]	(18688 <.text+0x18688>)
   185de:	4b2b      	ldr	r3, [pc, #172]	(1868c <.text+0x1868c>)
   185e0:	9800      	ldr	r0, [sp, #0]
   185e2:	9901      	ldr	r1, [sp, #4]
   185e4:	f000 ff7e 	bl	194e4 <____muldf3_from_thumb>
   185e8:	9a04      	ldr	r2, [sp, #16]
   185ea:	9b05      	ldr	r3, [sp, #20]
   185ec:	1c04      	adds	r4, r0, #0
   185ee:	1c0d      	adds	r5, r1, #0
   185f0:	9806      	ldr	r0, [sp, #24]
   185f2:	9907      	ldr	r1, [sp, #28]
   185f4:	f000 ff76 	bl	194e4 <____muldf3_from_thumb>
   185f8:	1c02      	adds	r2, r0, #0
   185fa:	1c0b      	adds	r3, r1, #0
   185fc:	1c20      	adds	r0, r4, #0
   185fe:	1c29      	adds	r1, r5, #0
   18600:	f000 ff6c 	bl	194dc <____subdf3_from_thumb>
   18604:	1c02      	adds	r2, r0, #0
   18606:	1c0b      	adds	r3, r1, #0
   18608:	1c30      	adds	r0, r6, #0
   1860a:	1c39      	adds	r1, r7, #0
   1860c:	f000 ff6a 	bl	194e4 <____muldf3_from_thumb>
   18610:	9a00      	ldr	r2, [sp, #0]
   18612:	9b01      	ldr	r3, [sp, #4]
   18614:	f000 ff62 	bl	194dc <____subdf3_from_thumb>
   18618:	4a19      	ldr	r2, [pc, #100]	(18680 <.text+0x18680>)
   1861a:	4b1a      	ldr	r3, [pc, #104]	(18684 <.text+0x18684>)
   1861c:	1c04      	adds	r4, r0, #0
   1861e:	1c0d      	adds	r5, r1, #0
   18620:	9806      	ldr	r0, [sp, #24]
   18622:	9907      	ldr	r1, [sp, #28]
   18624:	f000 ff5e 	bl	194e4 <____muldf3_from_thumb>
   18628:	1c02      	adds	r2, r0, #0
   1862a:	1c0b      	adds	r3, r1, #0
   1862c:	1c20      	adds	r0, r4, #0
   1862e:	1c29      	adds	r1, r5, #0
   18630:	f000 ff50 	bl	194d4 <____adddf3_from_thumb>
   18634:	1c02      	adds	r2, r0, #0
   18636:	1c0b      	adds	r3, r1, #0
   18638:	9802      	ldr	r0, [sp, #8]
   1863a:	9903      	ldr	r1, [sp, #12]
   1863c:	f000 ff4e 	bl	194dc <____subdf3_from_thumb>
   18640:	9002      	str	r0, [sp, #8]
   18642:	9103      	str	r1, [sp, #12]
   18644:	9802      	ldr	r0, [sp, #8]
   18646:	9903      	ldr	r1, [sp, #12]
   18648:	b008      	add	sp, #32
   1864a:	bcf0      	pop	{r4, r5, r6, r7}
   1864c:	bc04      	pop	{r2}
   1864e:	4710      	bx	r2
   18650:	ffff 7fff 	undefined
   18654:	ffff 3e3f 	vcvt.f32.u32	d19, d31, #1
   18658:	d93a      	bls.n	186d0 <atan+0x40>
   1865a:	3de5      	subs	r5, #229
   1865c:	d57c      	bpl.n	18758 <atan+0xc8>
   1865e:	5acf      	ldrh	r7, [r1, r3]
   18660:	e5e6      	b.n	18230 <.text+0x18230>
   18662:	3e5a      	subs	r6, #90
   18664:	9ceb      	ldr	r4, [sp, #940]
   18666:	8a2b      	ldrh	r3, [r5, #16]
   18668:	1de3      	adds	r3, r4, #7
   1866a:	3ec7      	subs	r6, #199
   1866c:	fe7d 57b1 	mrc2	7, 3, r5, cr13, cr1, {5}
   18670:	01a0      	lsls	r0, r4, #6
   18672:	3f2a      	subs	r7, #42
   18674:	61d5      	str	r5, [r2, #28]
   18676:	19c1      	adds	r1, r0, r7
   18678:	1111      	asrs	r1, r2, #4
   1867a:	3f81      	subs	r7, #129
   1867c:	f8a6 1110 	strh.w	r1, [r6, #272]
   18680:	5555      	strb	r5, [r2, r5]
   18682:	3fc5      	subs	r7, #197
   18684:	5549      	strb	r1, [r1, r5]
   18686:	5555      	strb	r5, [r2, r5]
   18688:	0000      	lsls	r0, r0, #0
   1868a:	3fe0      	subs	r7, #224
   1868c:	0000      	lsls	r0, r0, #0
	...

00018690 <atan>:
   18690:	b5f0      	push	{r4, r5, r6, r7, lr}
   18692:	b086      	sub	sp, #24
   18694:	9004      	str	r0, [sp, #16]
   18696:	4ba7      	ldr	r3, [pc, #668]	(18934 <.text+0x18934>)
   18698:	9d04      	ldr	r5, [sp, #16]
   1869a:	401d      	ands	r5, r3
   1869c:	4ba6      	ldr	r3, [pc, #664]	(18938 <.text+0x18938>)
   1869e:	1c06      	adds	r6, r0, #0
   186a0:	1c0f      	adds	r7, r1, #0
   186a2:	429d      	cmp	r5, r3
   186a4:	dd16      	ble.n	186d4 <atan+0x44>
   186a6:	4aa5      	ldr	r2, [pc, #660]	(1893c <.text+0x1893c>)
   186a8:	4295      	cmp	r5, r2
   186aa:	dc03      	bgt.n	186b4 <atan+0x24>
   186ac:	4295      	cmp	r5, r2
   186ae:	d108      	bne.n	186c2 <atan+0x32>
   186b0:	2900      	cmp	r1, #0
   186b2:	d006      	beq.n	186c2 <atan+0x32>
   186b4:	1c30      	adds	r0, r6, #0
   186b6:	1c39      	adds	r1, r7, #0
   186b8:	1c32      	adds	r2, r6, #0
   186ba:	1c3b      	adds	r3, r7, #0
   186bc:	f000 ff0a 	bl	194d4 <____adddf3_from_thumb>
   186c0:	e109      	b.n	188d6 <atan+0x246>
   186c2:	9904      	ldr	r1, [sp, #16]
   186c4:	2900      	cmp	r1, #0
   186c6:	dc02      	bgt.n	186ce <atan+0x3e>
   186c8:	4e9d      	ldr	r6, [pc, #628]	(18940 <.text+0x18940>)
   186ca:	4f9e      	ldr	r7, [pc, #632]	(18944 <.text+0x18944>)
   186cc:	e12c      	b.n	18928 <atan+0x298>
   186ce:	4e9e      	ldr	r6, [pc, #632]	(18948 <.text+0x18948>)
   186d0:	4f9e      	ldr	r7, [pc, #632]	(1894c <.text+0x1894c>)
   186d2:	e129      	b.n	18928 <atan+0x298>
   186d4:	4b9e      	ldr	r3, [pc, #632]	(18950 <.text+0x18950>)
   186d6:	429d      	cmp	r5, r3
   186d8:	dc0e      	bgt.n	186f8 <atan+0x68>
   186da:	4b9e      	ldr	r3, [pc, #632]	(18954 <.text+0x18954>)
   186dc:	429d      	cmp	r5, r3
   186de:	dc6e      	bgt.n	187be <atan+0x12e>
   186e0:	4a9d      	ldr	r2, [pc, #628]	(18958 <.text+0x18958>)
   186e2:	4b9e      	ldr	r3, [pc, #632]	(1895c <.text+0x1895c>)
   186e4:	f000 fef6 	bl	194d4 <____adddf3_from_thumb>
   186e8:	4a9d      	ldr	r2, [pc, #628]	(18960 <.text+0x18960>)
   186ea:	4b9e      	ldr	r3, [pc, #632]	(18964 <.text+0x18964>)
   186ec:	f000 ff06 	bl	194fc <____gtdf2_from_thumb>
   186f0:	2800      	cmp	r0, #0
   186f2:	dd00      	ble.n	186f6 <atan+0x66>
   186f4:	e118      	b.n	18928 <atan+0x298>
   186f6:	e062      	b.n	187be <atan+0x12e>
   186f8:	f000 f978 	bl	189ec <fabs>
   186fc:	4b9a      	ldr	r3, [pc, #616]	(18968 <.text+0x18968>)
   186fe:	1c06      	adds	r6, r0, #0
   18700:	1c0f      	adds	r7, r1, #0
   18702:	429d      	cmp	r5, r3
   18704:	dc32      	bgt.n	1876c <atan+0xdc>
   18706:	4b99      	ldr	r3, [pc, #612]	(1896c <.text+0x1896c>)
   18708:	429d      	cmp	r5, r3
   1870a:	dc19      	bgt.n	18740 <atan+0xb0>
   1870c:	1c32      	adds	r2, r6, #0
   1870e:	1c3b      	adds	r3, r7, #0
   18710:	f000 fee0 	bl	194d4 <____adddf3_from_thumb>
   18714:	4a92      	ldr	r2, [pc, #584]	(18960 <.text+0x18960>)
   18716:	4b93      	ldr	r3, [pc, #588]	(18964 <.text+0x18964>)
   18718:	f000 fee0 	bl	194dc <____subdf3_from_thumb>
   1871c:	4a94      	ldr	r2, [pc, #592]	(18970 <.text+0x18970>)
   1871e:	4b95      	ldr	r3, [pc, #596]	(18974 <.text+0x18974>)
   18720:	1c04      	adds	r4, r0, #0
   18722:	1c0d      	adds	r5, r1, #0
   18724:	1c30      	adds	r0, r6, #0
   18726:	1c39      	adds	r1, r7, #0
   18728:	f000 fed4 	bl	194d4 <____adddf3_from_thumb>
   1872c:	1c02      	adds	r2, r0, #0
   1872e:	1c0b      	adds	r3, r1, #0
   18730:	1c20      	adds	r0, r4, #0
   18732:	1c29      	adds	r1, r5, #0
   18734:	f000 fede 	bl	194f4 <____divdf3_from_thumb>
   18738:	2200      	movs	r2, #0
   1873a:	1c06      	adds	r6, r0, #0
   1873c:	1c0f      	adds	r7, r1, #0
   1873e:	e03c      	b.n	187ba <atan+0x12a>
   18740:	4a87      	ldr	r2, [pc, #540]	(18960 <.text+0x18960>)
   18742:	4b88      	ldr	r3, [pc, #544]	(18964 <.text+0x18964>)
   18744:	f000 feca 	bl	194dc <____subdf3_from_thumb>
   18748:	4a85      	ldr	r2, [pc, #532]	(18960 <.text+0x18960>)
   1874a:	4b86      	ldr	r3, [pc, #536]	(18964 <.text+0x18964>)
   1874c:	1c04      	adds	r4, r0, #0
   1874e:	1c0d      	adds	r5, r1, #0
   18750:	1c30      	adds	r0, r6, #0
   18752:	1c39      	adds	r1, r7, #0
   18754:	f000 febe 	bl	194d4 <____adddf3_from_thumb>
   18758:	1c0b      	adds	r3, r1, #0
   1875a:	1c02      	adds	r2, r0, #0
   1875c:	1c29      	adds	r1, r5, #0
   1875e:	1c20      	adds	r0, r4, #0
   18760:	f000 fec8 	bl	194f4 <____divdf3_from_thumb>
   18764:	2301      	movs	r3, #1
   18766:	1c06      	adds	r6, r0, #0
   18768:	1c0f      	adds	r7, r1, #0
   1876a:	e02a      	b.n	187c2 <atan+0x132>
   1876c:	4b82      	ldr	r3, [pc, #520]	(18978 <.text+0x18978>)
   1876e:	429d      	cmp	r5, r3
   18770:	dc1a      	bgt.n	187a8 <atan+0x118>
   18772:	4a82      	ldr	r2, [pc, #520]	(1897c <.text+0x1897c>)
   18774:	4b82      	ldr	r3, [pc, #520]	(18980 <.text+0x18980>)
   18776:	f000 feb1 	bl	194dc <____subdf3_from_thumb>
   1877a:	4a80      	ldr	r2, [pc, #512]	(1897c <.text+0x1897c>)
   1877c:	4b80      	ldr	r3, [pc, #512]	(18980 <.text+0x18980>)
   1877e:	1c04      	adds	r4, r0, #0
   18780:	1c0d      	adds	r5, r1, #0
   18782:	1c30      	adds	r0, r6, #0
   18784:	1c39      	adds	r1, r7, #0
   18786:	f000 fead 	bl	194e4 <____muldf3_from_thumb>
   1878a:	4a75      	ldr	r2, [pc, #468]	(18960 <.text+0x18960>)
   1878c:	4b75      	ldr	r3, [pc, #468]	(18964 <.text+0x18964>)
   1878e:	f000 fea1 	bl	194d4 <____adddf3_from_thumb>
   18792:	1c02      	adds	r2, r0, #0
   18794:	1c0b      	adds	r3, r1, #0
   18796:	1c20      	adds	r0, r4, #0
   18798:	1c29      	adds	r1, r5, #0
   1879a:	f000 feab 	bl	194f4 <____divdf3_from_thumb>
   1879e:	1c0f      	adds	r7, r1, #0
   187a0:	1c06      	adds	r6, r0, #0
   187a2:	2102      	movs	r1, #2
   187a4:	9105      	str	r1, [sp, #20]
   187a6:	e00d      	b.n	187c4 <atan+0x134>
   187a8:	1c32      	adds	r2, r6, #0
   187aa:	1c3b      	adds	r3, r7, #0
   187ac:	4875      	ldr	r0, [pc, #468]	(18984 <.text+0x18984>)
   187ae:	4976      	ldr	r1, [pc, #472]	(18988 <.text+0x18988>)
   187b0:	f000 fea0 	bl	194f4 <____divdf3_from_thumb>
   187b4:	2203      	movs	r2, #3
   187b6:	1c06      	adds	r6, r0, #0
   187b8:	1c0f      	adds	r7, r1, #0
   187ba:	9205      	str	r2, [sp, #20]
   187bc:	e002      	b.n	187c4 <atan+0x134>
   187be:	2301      	movs	r3, #1
   187c0:	425b      	negs	r3, r3
   187c2:	9305      	str	r3, [sp, #20]
   187c4:	1c32      	adds	r2, r6, #0
   187c6:	1c3b      	adds	r3, r7, #0
   187c8:	1c30      	adds	r0, r6, #0
   187ca:	1c39      	adds	r1, r7, #0
   187cc:	f000 fe8a 	bl	194e4 <____muldf3_from_thumb>
   187d0:	1c02      	adds	r2, r0, #0
   187d2:	1c0b      	adds	r3, r1, #0
   187d4:	9000      	str	r0, [sp, #0]
   187d6:	9101      	str	r1, [sp, #4]
   187d8:	f000 fe84 	bl	194e4 <____muldf3_from_thumb>
   187dc:	4a6b      	ldr	r2, [pc, #428]	(1898c <.text+0x1898c>)
   187de:	4b6c      	ldr	r3, [pc, #432]	(18990 <.text+0x18990>)
   187e0:	1c04      	adds	r4, r0, #0
   187e2:	1c0d      	adds	r5, r1, #0
   187e4:	f000 fe7e 	bl	194e4 <____muldf3_from_thumb>
   187e8:	4a6a      	ldr	r2, [pc, #424]	(18994 <.text+0x18994>)
   187ea:	4b6b      	ldr	r3, [pc, #428]	(18998 <.text+0x18998>)
   187ec:	f000 fe72 	bl	194d4 <____adddf3_from_thumb>
   187f0:	1c02      	adds	r2, r0, #0
   187f2:	1c0b      	adds	r3, r1, #0
   187f4:	1c20      	adds	r0, r4, #0
   187f6:	1c29      	adds	r1, r5, #0
   187f8:	f000 fe74 	bl	194e4 <____muldf3_from_thumb>
   187fc:	4a67      	ldr	r2, [pc, #412]	(1899c <.text+0x1899c>)
   187fe:	4b68      	ldr	r3, [pc, #416]	(189a0 <.text+0x189a0>)
   18800:	f000 fe68 	bl	194d4 <____adddf3_from_thumb>
   18804:	1c02      	adds	r2, r0, #0
   18806:	1c0b      	adds	r3, r1, #0
   18808:	1c20      	adds	r0, r4, #0
   1880a:	1c29      	adds	r1, r5, #0
   1880c:	f000 fe6a 	bl	194e4 <____muldf3_from_thumb>
   18810:	4a64      	ldr	r2, [pc, #400]	(189a4 <.text+0x189a4>)
   18812:	4b65      	ldr	r3, [pc, #404]	(189a8 <.text+0x189a8>)
   18814:	f000 fe5e 	bl	194d4 <____adddf3_from_thumb>
   18818:	1c02      	adds	r2, r0, #0
   1881a:	1c0b      	adds	r3, r1, #0
   1881c:	1c20      	adds	r0, r4, #0
   1881e:	1c29      	adds	r1, r5, #0
   18820:	f000 fe60 	bl	194e4 <____muldf3_from_thumb>
   18824:	4a61      	ldr	r2, [pc, #388]	(189ac <.text+0x189ac>)
   18826:	4b62      	ldr	r3, [pc, #392]	(189b0 <.text+0x189b0>)
   18828:	f000 fe54 	bl	194d4 <____adddf3_from_thumb>
   1882c:	1c02      	adds	r2, r0, #0
   1882e:	1c0b      	adds	r3, r1, #0
   18830:	1c20      	adds	r0, r4, #0
   18832:	1c29      	adds	r1, r5, #0
   18834:	f000 fe56 	bl	194e4 <____muldf3_from_thumb>
   18838:	4a5e      	ldr	r2, [pc, #376]	(189b4 <.text+0x189b4>)
   1883a:	4b5f      	ldr	r3, [pc, #380]	(189b8 <.text+0x189b8>)
   1883c:	f000 fe4a 	bl	194d4 <____adddf3_from_thumb>
   18840:	1c02      	adds	r2, r0, #0
   18842:	1c0b      	adds	r3, r1, #0
   18844:	9800      	ldr	r0, [sp, #0]
   18846:	9901      	ldr	r1, [sp, #4]
   18848:	f000 fe4c 	bl	194e4 <____muldf3_from_thumb>
   1884c:	4a5b      	ldr	r2, [pc, #364]	(189bc <.text+0x189bc>)
   1884e:	4b5c      	ldr	r3, [pc, #368]	(189c0 <.text+0x189c0>)
   18850:	9002      	str	r0, [sp, #8]
   18852:	9103      	str	r1, [sp, #12]
   18854:	1c20      	adds	r0, r4, #0
   18856:	1c29      	adds	r1, r5, #0
   18858:	f000 fe44 	bl	194e4 <____muldf3_from_thumb>
   1885c:	4a59      	ldr	r2, [pc, #356]	(189c4 <.text+0x189c4>)
   1885e:	4b5a      	ldr	r3, [pc, #360]	(189c8 <.text+0x189c8>)
   18860:	f000 fe3c 	bl	194dc <____subdf3_from_thumb>
   18864:	1c02      	adds	r2, r0, #0
   18866:	1c0b      	adds	r3, r1, #0
   18868:	1c20      	adds	r0, r4, #0
   1886a:	1c29      	adds	r1, r5, #0
   1886c:	f000 fe3a 	bl	194e4 <____muldf3_from_thumb>
   18870:	4a56      	ldr	r2, [pc, #344]	(189cc <.text+0x189cc>)
   18872:	4b57      	ldr	r3, [pc, #348]	(189d0 <.text+0x189d0>)
   18874:	f000 fe32 	bl	194dc <____subdf3_from_thumb>
   18878:	1c02      	adds	r2, r0, #0
   1887a:	1c0b      	adds	r3, r1, #0
   1887c:	1c20      	adds	r0, r4, #0
   1887e:	1c29      	adds	r1, r5, #0
   18880:	f000 fe30 	bl	194e4 <____muldf3_from_thumb>
   18884:	4a53      	ldr	r2, [pc, #332]	(189d4 <.text+0x189d4>)
   18886:	4b54      	ldr	r3, [pc, #336]	(189d8 <.text+0x189d8>)
   18888:	f000 fe28 	bl	194dc <____subdf3_from_thumb>
   1888c:	1c02      	adds	r2, r0, #0
   1888e:	1c0b      	adds	r3, r1, #0
   18890:	1c20      	adds	r0, r4, #0
   18892:	1c29      	adds	r1, r5, #0
   18894:	f000 fe26 	bl	194e4 <____muldf3_from_thumb>
   18898:	4a50      	ldr	r2, [pc, #320]	(189dc <.text+0x189dc>)
   1889a:	4b51      	ldr	r3, [pc, #324]	(189e0 <.text+0x189e0>)
   1889c:	f000 fe1e 	bl	194dc <____subdf3_from_thumb>
   188a0:	1c02      	adds	r2, r0, #0
   188a2:	1c0b      	adds	r3, r1, #0
   188a4:	1c20      	adds	r0, r4, #0
   188a6:	1c29      	adds	r1, r5, #0
   188a8:	f000 fe1c 	bl	194e4 <____muldf3_from_thumb>
   188ac:	1c0b      	adds	r3, r1, #0
   188ae:	9905      	ldr	r1, [sp, #20]
   188b0:	1c02      	adds	r2, r0, #0
   188b2:	2900      	cmp	r1, #0
   188b4:	da12      	bge.n	188dc <atan+0x24c>
   188b6:	9802      	ldr	r0, [sp, #8]
   188b8:	9903      	ldr	r1, [sp, #12]
   188ba:	f000 fe0b 	bl	194d4 <____adddf3_from_thumb>
   188be:	1c02      	adds	r2, r0, #0
   188c0:	1c0b      	adds	r3, r1, #0
   188c2:	1c30      	adds	r0, r6, #0
   188c4:	1c39      	adds	r1, r7, #0
   188c6:	f000 fe0d 	bl	194e4 <____muldf3_from_thumb>
   188ca:	1c02      	adds	r2, r0, #0
   188cc:	1c0b      	adds	r3, r1, #0
   188ce:	1c30      	adds	r0, r6, #0
   188d0:	1c39      	adds	r1, r7, #0
   188d2:	f000 fe03 	bl	194dc <____subdf3_from_thumb>
   188d6:	1c06      	adds	r6, r0, #0
   188d8:	1c0f      	adds	r7, r1, #0
   188da:	e025      	b.n	18928 <atan+0x298>
   188dc:	9905      	ldr	r1, [sp, #20]
   188de:	00cc      	lsls	r4, r1, #3
   188e0:	9802      	ldr	r0, [sp, #8]
   188e2:	9903      	ldr	r1, [sp, #12]
   188e4:	f000 fdf6 	bl	194d4 <____adddf3_from_thumb>
   188e8:	1c02      	adds	r2, r0, #0
   188ea:	1c0b      	adds	r3, r1, #0
   188ec:	1c30      	adds	r0, r6, #0
   188ee:	1c39      	adds	r1, r7, #0
   188f0:	f000 fdf8 	bl	194e4 <____muldf3_from_thumb>
   188f4:	4d3b      	ldr	r5, [pc, #236]	(189e4 <.text+0x189e4>)
   188f6:	4b3c      	ldr	r3, [pc, #240]	(189e8 <.text+0x189e8>)
   188f8:	1965      	adds	r5, r4, r5
   188fa:	18e4      	adds	r4, r4, r3
   188fc:	6822      	ldr	r2, [r4, #0]
   188fe:	6863      	ldr	r3, [r4, #4]
   18900:	f000 fdec 	bl	194dc <____subdf3_from_thumb>
   18904:	1c32      	adds	r2, r6, #0
   18906:	1c3b      	adds	r3, r7, #0
   18908:	f000 fde8 	bl	194dc <____subdf3_from_thumb>
   1890c:	1c02      	adds	r2, r0, #0
   1890e:	1c0b      	adds	r3, r1, #0
   18910:	6828      	ldr	r0, [r5, #0]
   18912:	6869      	ldr	r1, [r5, #4]
   18914:	f000 fde2 	bl	194dc <____subdf3_from_thumb>
   18918:	9a04      	ldr	r2, [sp, #16]
   1891a:	2a00      	cmp	r2, #0
   1891c:	dadb      	bge.n	188d6 <atan+0x246>
   1891e:	2280      	movs	r2, #128
   18920:	0612      	lsls	r2, r2, #24
   18922:	1883      	adds	r3, r0, r2
   18924:	1c1e      	adds	r6, r3, #0
   18926:	1c0f      	adds	r7, r1, #0
   18928:	1c30      	adds	r0, r6, #0
   1892a:	1c39      	adds	r1, r7, #0
   1892c:	b006      	add	sp, #24
   1892e:	bcf0      	pop	{r4, r5, r6, r7}
   18930:	bc04      	pop	{r2}
   18932:	4710      	bx	r2
   18934:	ffff 7fff 	undefined
   18938:	ffff 440f 	vraddhn.i<illegal width 128>	d20, <illegal reg q7.5>, <illegal reg q7.5>
   1893c:	0000      	lsls	r0, r0, #0
   1893e:	7ff0      	ldrb	r0, [r6, #31]
   18940:	21fb      	movs	r1, #251
   18942:	bff9      	ittee	<und>
   18944:	2d18      	cmp	r5, #24
   18946:	5444      	strb	r4, [r0, r1]
   18948:	21fb      	movs	r1, #251
   1894a:	3ff9      	subs	r7, #249
   1894c:	2d18      	cmp	r5, #24
   1894e:	5444      	strb	r4, [r0, r1]
   18950:	ffff 3fdb 	undefined
   18954:	ffff 3e1f 	vcvt.f32.u32	d19, d15, #1
   18958:	e43c      	b.n	181d4 <.text+0x181d4>
   1895a:	7e37      	ldrb	r7, [r6, #24]
   1895c:	759c      	strb	r4, [r3, #22]
   1895e:	8800      	ldrh	r0, [r0, #0]
   18960:	0000      	lsls	r0, r0, #0
   18962:	3ff0      	subs	r7, #240
   18964:	0000      	lsls	r0, r0, #0
   18966:	0000      	lsls	r0, r0, #0
   18968:	ffff 3ff2 	undefined
   1896c:	ffff 3fe5 	undefined
   18970:	0000      	lsls	r0, r0, #0
   18972:	4000      	ands	r0, r0
   18974:	0000      	lsls	r0, r0, #0
   18976:	0000      	lsls	r0, r0, #0
   18978:	7fff      	ldrb	r7, [r7, #31]
   1897a:	4003      	ands	r3, r0
   1897c:	0000      	lsls	r0, r0, #0
   1897e:	3ff8      	subs	r7, #248
   18980:	0000      	lsls	r0, r0, #0
   18982:	0000      	lsls	r0, r0, #0
   18984:	0000      	lsls	r0, r0, #0
   18986:	bff0      	nop	{15}
   18988:	0000      	lsls	r0, r0, #0
   1898a:	0000      	lsls	r0, r0, #0
   1898c:	ad3a      	add	r5, sp, #232
   1898e:	3f90      	subs	r7, #144
   18990:	da11      	bge.n	189b6 <.text+0x189b6>
   18992:	e322      	b.n	18fda <__aeabi_fmul+0x26>
   18994:	7b4b      	ldrb	r3, [r1, #13]
   18996:	3fa9      	subs	r7, #169
   18998:	0deb      	lsrs	r3, r5, #23
   1899a:	2476      	movs	r4, #118
   1899c:	0d66      	lsrs	r6, r4, #21
   1899e:	3fb1      	subs	r7, #177
   189a0:	3d51      	subs	r5, #81
   189a2:	a0d0      	add	r0, pc, #832	(adr r0,18ce4 <__aeabi_d2f+0x7c>)
   189a4:	45cd      	cmp	sp, r9
   189a6:	3fb7      	subs	r7, #183
   189a8:	206e      	movs	r0, #110
   189aa:	c54c      	stmia	r5!, {r2, r3, r6}
   189ac:	4924      	ldr	r1, [pc, #144]	(18a40 <floor+0x3c>)
   189ae:	3fc2      	subs	r7, #194
   189b0:	83ff      	strh	r7, [r7, #30]
   189b2:	9200      	str	r2, [sp, #0]
   189b4:	5555      	strb	r5, [r2, r5]
   189b6:	3fd5      	subs	r7, #213
   189b8:	550d      	strb	r5, [r1, r4]
   189ba:	5555      	strb	r5, [r2, r5]
   189bc:	b444      	push	{r2, r6}
   189be:	bfa2      	ittt	ge
   189c0:	6c2f      	ldr	r7, [r5, #64]
   189c2:	2c6a      	cmp	r4, #106
   189c4:	de2d      	bal.n	18a22 <floor+0x1e>
   189c6:	3fad      	subs	r7, #173
   189c8:	fd9a 52de 	ldc2	2, cr5, [sl, #888]
   189cc:	b0f2      	sub	sp, #456
   189ce:	3fb3      	subs	r7, #179
   189d0:	9a6d      	ldr	r2, [sp, #436]
   189d2:	af74      	add	r7, sp, #464
   189d4:	71c6      	strb	r6, [r0, #7]
   189d6:	3fbc      	subs	r7, #188
   189d8:	1671      	asrs	r1, r6, #25
   189da:	fe23 9999 	mcr2	9, 1, r9, cr3, cr9, {4}
   189de:	3fc9      	subs	r7, #201
   189e0:	ebc4 9998 	undefined
   189e4:	a1d4      	add	r1, pc, #848	(adr r1,18d38 <__addsf3+0x24>)
   189e6:	0001      	lsls	r1, r0, #0
   189e8:	a1f4      	add	r1, pc, #976	(adr r1,18dbc <__addsf3+0xa8>)
   189ea:	0001      	lsls	r1, r0, #0

000189ec <fabs>:
   189ec:	b510      	push	{r4, lr}
   189ee:	1c03      	adds	r3, r0, #0
   189f0:	4803      	ldr	r0, [pc, #12]	(18a00 <.text+0x18a00>)
   189f2:	1c0a      	adds	r2, r1, #0
   189f4:	4003      	ands	r3, r0
   189f6:	1c18      	adds	r0, r3, #0
   189f8:	1c11      	adds	r1, r2, #0
   189fa:	bc10      	pop	{r4}
   189fc:	bc04      	pop	{r2}
   189fe:	4710      	bx	r2
   18a00:	ffff 7fff 	undefined

00018a04 <floor>:
   18a04:	b5f0      	push	{r4, r5, r6, r7, lr}
   18a06:	2200      	movs	r2, #0
   18a08:	2300      	movs	r3, #0
   18a0a:	b085      	sub	sp, #20
   18a0c:	9200      	str	r2, [sp, #0]
   18a0e:	9301      	str	r3, [sp, #4]
   18a10:	0043      	lsls	r3, r0, #1
   18a12:	0d5a      	lsrs	r2, r3, #21
   18a14:	4b3d      	ldr	r3, [pc, #244]	(18b0c <.text+0x18b0c>)
   18a16:	18d4      	adds	r4, r2, r3
   18a18:	1c05      	adds	r5, r0, #0
   18a1a:	1c0e      	adds	r6, r1, #0
   18a1c:	1c07      	adds	r7, r0, #0
   18a1e:	9102      	str	r1, [sp, #8]
   18a20:	2c13      	cmp	r4, #19
   18a22:	dc34      	bgt.n	18a8e <floor+0x8a>
   18a24:	2c00      	cmp	r4, #0
   18a26:	da16      	bge.n	18a56 <floor+0x52>
   18a28:	4a39      	ldr	r2, [pc, #228]	(18b10 <.text+0x18b10>)
   18a2a:	4b3a      	ldr	r3, [pc, #232]	(18b14 <.text+0x18b14>)
   18a2c:	f000 fd52 	bl	194d4 <____adddf3_from_thumb>
   18a30:	4a39      	ldr	r2, [pc, #228]	(18b18 <.text+0x18b18>)
   18a32:	4b3a      	ldr	r3, [pc, #232]	(18b1c <.text+0x18b1c>)
   18a34:	f000 fd62 	bl	194fc <____gtdf2_from_thumb>
   18a38:	2800      	cmp	r0, #0
   18a3a:	dd5c      	ble.n	18af6 <floor+0xf2>
   18a3c:	2d00      	cmp	r5, #0
   18a3e:	db02      	blt.n	18a46 <floor+0x42>
   18a40:	2700      	movs	r7, #0
   18a42:	9702      	str	r7, [sp, #8]
   18a44:	e057      	b.n	18af6 <floor+0xf2>
   18a46:	4b36      	ldr	r3, [pc, #216]	(18b20 <.text+0x18b20>)
   18a48:	9c02      	ldr	r4, [sp, #8]
   18a4a:	402b      	ands	r3, r5
   18a4c:	431c      	orrs	r4, r3
   18a4e:	d052      	beq.n	18af6 <floor+0xf2>
   18a50:	4f34      	ldr	r7, [pc, #208]	(18b24 <.text+0x18b24>)
   18a52:	2200      	movs	r2, #0
   18a54:	e04e      	b.n	18af4 <floor+0xf0>
   18a56:	4b34      	ldr	r3, [pc, #208]	(18b28 <.text+0x18b28>)
   18a58:	9a02      	ldr	r2, [sp, #8]
   18a5a:	4123      	asrs	r3, r4
   18a5c:	9304      	str	r3, [sp, #16]
   18a5e:	4003      	ands	r3, r0
   18a60:	431a      	orrs	r2, r3
   18a62:	d04d      	beq.n	18b00 <floor+0xfc>
   18a64:	4a2a      	ldr	r2, [pc, #168]	(18b10 <.text+0x18b10>)
   18a66:	4b2b      	ldr	r3, [pc, #172]	(18b14 <.text+0x18b14>)
   18a68:	f000 fd34 	bl	194d4 <____adddf3_from_thumb>
   18a6c:	4a2a      	ldr	r2, [pc, #168]	(18b18 <.text+0x18b18>)
   18a6e:	4b2b      	ldr	r3, [pc, #172]	(18b1c <.text+0x18b1c>)
   18a70:	f000 fd44 	bl	194fc <____gtdf2_from_thumb>
   18a74:	2800      	cmp	r0, #0
   18a76:	dd3e      	ble.n	18af6 <floor+0xf2>
   18a78:	2d00      	cmp	r5, #0
   18a7a:	da03      	bge.n	18a84 <floor+0x80>
   18a7c:	2380      	movs	r3, #128
   18a7e:	035b      	lsls	r3, r3, #13
   18a80:	4123      	asrs	r3, r4
   18a82:	18ef      	adds	r7, r5, r3
   18a84:	9b04      	ldr	r3, [sp, #16]
   18a86:	2400      	movs	r4, #0
   18a88:	439f      	bics	r7, r3
   18a8a:	9402      	str	r4, [sp, #8]
   18a8c:	e033      	b.n	18af6 <floor+0xf2>
   18a8e:	2c33      	cmp	r4, #51
   18a90:	dd0a      	ble.n	18aa8 <floor+0xa4>
   18a92:	2380      	movs	r3, #128
   18a94:	00db      	lsls	r3, r3, #3
   18a96:	429c      	cmp	r4, r3
   18a98:	d132      	bne.n	18b00 <floor+0xfc>
   18a9a:	1c2a      	adds	r2, r5, #0
   18a9c:	1c33      	adds	r3, r6, #0
   18a9e:	f000 fd19 	bl	194d4 <____adddf3_from_thumb>
   18aa2:	1c05      	adds	r5, r0, #0
   18aa4:	1c0e      	adds	r6, r1, #0
   18aa6:	e02b      	b.n	18b00 <floor+0xfc>
   18aa8:	4b20      	ldr	r3, [pc, #128]	(18b2c <.text+0x18b2c>)
   18aaa:	18d2      	adds	r2, r2, r3
   18aac:	2301      	movs	r3, #1
   18aae:	425b      	negs	r3, r3
   18ab0:	40d3      	lsrs	r3, r2
   18ab2:	9a02      	ldr	r2, [sp, #8]
   18ab4:	9303      	str	r3, [sp, #12]
   18ab6:	421a      	tst	r2, r3
   18ab8:	d022      	beq.n	18b00 <floor+0xfc>
   18aba:	4a15      	ldr	r2, [pc, #84]	(18b10 <.text+0x18b10>)
   18abc:	4b15      	ldr	r3, [pc, #84]	(18b14 <.text+0x18b14>)
   18abe:	f000 fd09 	bl	194d4 <____adddf3_from_thumb>
   18ac2:	4a15      	ldr	r2, [pc, #84]	(18b18 <.text+0x18b18>)
   18ac4:	4b15      	ldr	r3, [pc, #84]	(18b1c <.text+0x18b1c>)
   18ac6:	f000 fd19 	bl	194fc <____gtdf2_from_thumb>
   18aca:	2800      	cmp	r0, #0
   18acc:	dd13      	ble.n	18af6 <floor+0xf2>
   18ace:	2d00      	cmp	r5, #0
   18ad0:	da0d      	bge.n	18aee <floor+0xea>
   18ad2:	2c14      	cmp	r4, #20
   18ad4:	d101      	bne.n	18ada <floor+0xd6>
   18ad6:	3701      	adds	r7, #1
   18ad8:	e009      	b.n	18aee <floor+0xea>
   18ada:	2234      	movs	r2, #52
   18adc:	1b12      	subs	r2, r2, r4
   18ade:	2301      	movs	r3, #1
   18ae0:	9c02      	ldr	r4, [sp, #8]
   18ae2:	4093      	lsls	r3, r2
   18ae4:	18e3      	adds	r3, r4, r3
   18ae6:	42a3      	cmp	r3, r4
   18ae8:	d200      	bcs.n	18aec <floor+0xe8>
   18aea:	3701      	adds	r7, #1
   18aec:	9302      	str	r3, [sp, #8]
   18aee:	9a02      	ldr	r2, [sp, #8]
   18af0:	9b03      	ldr	r3, [sp, #12]
   18af2:	439a      	bics	r2, r3
   18af4:	9202      	str	r2, [sp, #8]
   18af6:	9c02      	ldr	r4, [sp, #8]
   18af8:	9700      	str	r7, [sp, #0]
   18afa:	9401      	str	r4, [sp, #4]
   18afc:	9d00      	ldr	r5, [sp, #0]
   18afe:	9e01      	ldr	r6, [sp, #4]
   18b00:	1c28      	adds	r0, r5, #0
   18b02:	1c31      	adds	r1, r6, #0
   18b04:	b005      	add	sp, #20
   18b06:	bcf0      	pop	{r4, r5, r6, r7}
   18b08:	bc04      	pop	{r2}
   18b0a:	4710      	bx	r2
   18b0c:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   18b10:	e43c      	b.n	1838c <.text+0x1838c>
   18b12:	7e37      	ldrb	r7, [r6, #24]
   18b14:	759c      	strb	r4, [r3, #22]
   18b16:	8800      	ldrh	r0, [r0, #0]
	...
   18b20:	ffff 7fff 	undefined
   18b24:	0000      	lsls	r0, r0, #0
   18b26:	bff0      	nop	{15}
   18b28:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   18b2c:	fbed ffff 	undefined

00018b30 <matherr>:
   18b30:	2000      	movs	r0, #0
   18b32:	4770      	bx	lr

00018b34 <scalbn>:
   18b34:	b5f0      	push	{r4, r5, r6, r7, lr}
   18b36:	4f34      	ldr	r7, [pc, #208]	(18c08 <.text+0x18c08>)
   18b38:	1c03      	adds	r3, r0, #0
   18b3a:	b081      	sub	sp, #4
   18b3c:	403b      	ands	r3, r7
   18b3e:	9200      	str	r2, [sp, #0]
   18b40:	151a      	asrs	r2, r3, #20
   18b42:	1c05      	adds	r5, r0, #0
   18b44:	1c0e      	adds	r6, r1, #0
   18b46:	2a00      	cmp	r2, #0
   18b48:	d117      	bne.n	18b7a <scalbn+0x46>
   18b4a:	4b30      	ldr	r3, [pc, #192]	(18c0c <.text+0x18c0c>)
   18b4c:	4003      	ands	r3, r0
   18b4e:	4319      	orrs	r1, r3
   18b50:	d054      	beq.n	18bfc <scalbn+0xc8>
   18b52:	4a2f      	ldr	r2, [pc, #188]	(18c10 <.text+0x18c10>)
   18b54:	4b2f      	ldr	r3, [pc, #188]	(18c14 <.text+0x18c14>)
   18b56:	1c28      	adds	r0, r5, #0
   18b58:	1c31      	adds	r1, r6, #0
   18b5a:	f000 fcc3 	bl	194e4 <____muldf3_from_thumb>
   18b5e:	4b2e      	ldr	r3, [pc, #184]	(18c18 <.text+0x18c18>)
   18b60:	9a00      	ldr	r2, [sp, #0]
   18b62:	1c05      	adds	r5, r0, #0
   18b64:	1c0e      	adds	r6, r1, #0
   18b66:	429a      	cmp	r2, r3
   18b68:	db05      	blt.n	18b76 <scalbn+0x42>
   18b6a:	1c03      	adds	r3, r0, #0
   18b6c:	403b      	ands	r3, r7
   18b6e:	151b      	asrs	r3, r3, #20
   18b70:	1c1a      	adds	r2, r3, #0
   18b72:	3a36      	subs	r2, #54
   18b74:	e001      	b.n	18b7a <scalbn+0x46>
   18b76:	1c28      	adds	r0, r5, #0
   18b78:	e02e      	b.n	18bd8 <scalbn+0xa4>
   18b7a:	4b28      	ldr	r3, [pc, #160]	(18c1c <.text+0x18c1c>)
   18b7c:	429a      	cmp	r2, r3
   18b7e:	d106      	bne.n	18b8e <scalbn+0x5a>
   18b80:	1c28      	adds	r0, r5, #0
   18b82:	1c31      	adds	r1, r6, #0
   18b84:	1c2a      	adds	r2, r5, #0
   18b86:	1c33      	adds	r3, r6, #0
   18b88:	f000 fca4 	bl	194d4 <____adddf3_from_thumb>
   18b8c:	e034      	b.n	18bf8 <scalbn+0xc4>
   18b8e:	9b00      	ldr	r3, [sp, #0]
   18b90:	18d7      	adds	r7, r2, r3
   18b92:	4b23      	ldr	r3, [pc, #140]	(18c20 <.text+0x18c20>)
   18b94:	429f      	cmp	r7, r3
   18b96:	dc10      	bgt.n	18bba <scalbn+0x86>
   18b98:	2f00      	cmp	r7, #0
   18b9a:	dd07      	ble.n	18bac <scalbn+0x78>
   18b9c:	4a21      	ldr	r2, [pc, #132]	(18c24 <.text+0x18c24>)
   18b9e:	1c01      	adds	r1, r0, #0
   18ba0:	4011      	ands	r1, r2
   18ba2:	1c0b      	adds	r3, r1, #0
   18ba4:	053a      	lsls	r2, r7, #20
   18ba6:	4313      	orrs	r3, r2
   18ba8:	1c1d      	adds	r5, r3, #0
   18baa:	e027      	b.n	18bfc <scalbn+0xc8>
   18bac:	1c3a      	adds	r2, r7, #0
   18bae:	3236      	adds	r2, #54
   18bb0:	dc15      	bgt.n	18bde <scalbn+0xaa>
   18bb2:	4b1d      	ldr	r3, [pc, #116]	(18c28 <.text+0x18c28>)
   18bb4:	9a00      	ldr	r2, [sp, #0]
   18bb6:	429a      	cmp	r2, r3
   18bb8:	dd08      	ble.n	18bcc <scalbn+0x98>
   18bba:	1c2a      	adds	r2, r5, #0
   18bbc:	1c33      	adds	r3, r6, #0
   18bbe:	481b      	ldr	r0, [pc, #108]	(18c2c <.text+0x18c2c>)
   18bc0:	491b      	ldr	r1, [pc, #108]	(18c30 <.text+0x18c30>)
   18bc2:	f000 f83f 	bl	18c44 <copysign>
   18bc6:	4a19      	ldr	r2, [pc, #100]	(18c2c <.text+0x18c2c>)
   18bc8:	4b19      	ldr	r3, [pc, #100]	(18c30 <.text+0x18c30>)
   18bca:	e013      	b.n	18bf4 <scalbn+0xc0>
   18bcc:	4819      	ldr	r0, [pc, #100]	(18c34 <.text+0x18c34>)
   18bce:	491a      	ldr	r1, [pc, #104]	(18c38 <.text+0x18c38>)
   18bd0:	1c2a      	adds	r2, r5, #0
   18bd2:	1c33      	adds	r3, r6, #0
   18bd4:	f000 f836 	bl	18c44 <copysign>
   18bd8:	4a16      	ldr	r2, [pc, #88]	(18c34 <.text+0x18c34>)
   18bda:	4b17      	ldr	r3, [pc, #92]	(18c38 <.text+0x18c38>)
   18bdc:	e00a      	b.n	18bf4 <scalbn+0xc0>
   18bde:	4b11      	ldr	r3, [pc, #68]	(18c24 <.text+0x18c24>)
   18be0:	4018      	ands	r0, r3
   18be2:	1c3b      	adds	r3, r7, #0
   18be4:	3336      	adds	r3, #54
   18be6:	051b      	lsls	r3, r3, #20
   18be8:	1c01      	adds	r1, r0, #0
   18bea:	4319      	orrs	r1, r3
   18bec:	4a13      	ldr	r2, [pc, #76]	(18c3c <.text+0x18c3c>)
   18bee:	4b14      	ldr	r3, [pc, #80]	(18c40 <.text+0x18c40>)
   18bf0:	1c08      	adds	r0, r1, #0
   18bf2:	1c31      	adds	r1, r6, #0
   18bf4:	f000 fc76 	bl	194e4 <____muldf3_from_thumb>
   18bf8:	1c05      	adds	r5, r0, #0
   18bfa:	1c0e      	adds	r6, r1, #0
   18bfc:	1c28      	adds	r0, r5, #0
   18bfe:	1c31      	adds	r1, r6, #0
   18c00:	b001      	add	sp, #4
   18c02:	bcf0      	pop	{r4, r5, r6, r7}
   18c04:	bc04      	pop	{r2}
   18c06:	4710      	bx	r2
   18c08:	0000      	lsls	r0, r0, #0
   18c0a:	7ff0      	ldrb	r0, [r6, #31]
   18c0c:	ffff 7fff 	undefined
   18c10:	0000      	lsls	r0, r0, #0
   18c12:	4350      	muls	r0, r2
   18c14:	0000      	lsls	r0, r0, #0
   18c16:	0000      	lsls	r0, r0, #0
   18c18:	3cb0      	subs	r4, #176
   18c1a:	ffff 07ff 	vqshl.u64	q8, <illegal reg q15.5>, #63
   18c1e:	0000      	lsls	r0, r0, #0
   18c20:	07fe      	lsls	r6, r7, #31
   18c22:	0000      	lsls	r0, r0, #0
   18c24:	ffff 800f 	vaddl.u<illegal width 64>	q12, d15, d15
   18c28:	c350      	stmia	r3!, {r4, r6}
   18c2a:	0000      	lsls	r0, r0, #0
   18c2c:	e43c      	b.n	184a8 <.text+0x184a8>
   18c2e:	7e37      	ldrb	r7, [r6, #24]
   18c30:	759c      	strb	r4, [r3, #22]
   18c32:	8800      	ldrh	r0, [r0, #0]
   18c34:	6e1f      	ldr	r7, [r3, #96]
   18c36:	01a5      	lsls	r5, r4, #6
   18c38:	f359 c2f8 	blx	f7222c <__ctors_end__+0xf57d50>
   18c3c:	0000      	lsls	r0, r0, #0
   18c3e:	3c90      	subs	r4, #144
   18c40:	0000      	lsls	r0, r0, #0
	...

00018c44 <copysign>:
   18c44:	b530      	push	{r4, r5, lr}
   18c46:	4b07      	ldr	r3, [pc, #28]	(18c64 <.text+0x18c64>)
   18c48:	1c04      	adds	r4, r0, #0
   18c4a:	401c      	ands	r4, r3
   18c4c:	2380      	movs	r3, #128
   18c4e:	1c15      	adds	r5, r2, #0
   18c50:	061b      	lsls	r3, r3, #24
   18c52:	402b      	ands	r3, r5
   18c54:	1c0a      	adds	r2, r1, #0
   18c56:	431c      	orrs	r4, r3
   18c58:	1c20      	adds	r0, r4, #0
   18c5a:	1c11      	adds	r1, r2, #0
   18c5c:	bc30      	pop	{r4, r5}
   18c5e:	bc04      	pop	{r2}
   18c60:	4710      	bx	r2
   18c62:	0000      	lsls	r0, r0, #0
   18c64:	ffff 7fff 	undefined

00018c68 <__aeabi_d2f>:
   18c68:	e1a02080 	mov	r2, r0, lsl #1
   18c6c:	e2523207 	subs	r3, r2, #1879048192	; 0x70000000
   18c70:	2253c602 	subcss	ip, r3, #2097152	; 0x200000
   18c74:	227cc57f 	rsbcss	ip, ip, #532676608	; 0x1fc00000
   18c78:	9a000006 	bls	18c98 <__aeabi_d2f+0x30>
   18c7c:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
   18c80:	e1a02181 	mov	r2, r1, lsl #3
   18c84:	e18c1ea1 	orr	r1, ip, r1, lsr #29
   18c88:	e3520102 	cmp	r2, #-2147483648	; 0x80000000
   18c8c:	e0a10103 	adc	r0, r1, r3, lsl #2
   18c90:	03c00001 	biceq	r0, r0, #1	; 0x1
   18c94:	e12fff1e 	bx	lr
   18c98:	e3100101 	tst	r0, #1073741824	; 0x40000000
   18c9c:	1a00000f 	bne	18ce0 <__aeabi_d2f+0x78>
   18ca0:	e293262e 	adds	r2, r3, #48234496	; 0x2e00000
   18ca4:	b2000102 	andlt	r0, r0, #-2147483648	; 0x80000000
   18ca8:	b12fff1e 	bxlt	lr
   18cac:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   18cb0:	e1a02aa2 	mov	r2, r2, lsr #21
   18cb4:	e2622018 	rsb	r2, r2, #24	; 0x18
   18cb8:	e262c020 	rsb	ip, r2, #32	; 0x20
   18cbc:	e1b03c11 	movs	r3, r1, lsl ip
   18cc0:	e1a01231 	mov	r1, r1, lsr r2
   18cc4:	13811001 	orrne	r1, r1, #1	; 0x1
   18cc8:	e1a03580 	mov	r3, r0, lsl #11
   18ccc:	e1a035a3 	mov	r3, r3, lsr #11
   18cd0:	e1811c13 	orr	r1, r1, r3, lsl ip
   18cd4:	e1a03233 	mov	r3, r3, lsr r2
   18cd8:	e1a03083 	mov	r3, r3, lsl #1
   18cdc:	eaffffe6 	b	18c7c <__aeabi_d2f+0x14>
   18ce0:	e1f03ac2 	mvns	r3, r2, asr #21
   18ce4:	1a000003 	bne	18cf8 <__aeabi_d2f+0x90>
   18ce8:	e1913600 	orrs	r3, r1, r0, lsl #12
   18cec:	13a0047f 	movne	r0, #2130706432	; 0x7f000000
   18cf0:	13800503 	orrne	r0, r0, #12582912	; 0xc00000
   18cf4:	112fff1e 	bxne	lr
   18cf8:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   18cfc:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   18d00:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   18d04:	e12fff1e 	bx	lr

00018d08 <__aeabi_frsub>:
   18d08:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
   18d0c:	ea000000 	b	18d14 <__addsf3>

00018d10 <__aeabi_fsub>:
   18d10:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

00018d14 <__addsf3>:
   18d14:	e1b02080 	movs	r2, r0, lsl #1
   18d18:	11b03081 	movnes	r3, r1, lsl #1
   18d1c:	11320003 	teqne	r2, r3
   18d20:	11f0cc42 	mvnnes	ip, r2, asr #24
   18d24:	11f0cc43 	mvnnes	ip, r3, asr #24
   18d28:	0a000047 	beq	18e4c <__addsf3+0x138>
   18d2c:	e1a02c22 	mov	r2, r2, lsr #24
   18d30:	e0723c23 	rsbs	r3, r2, r3, lsr #24
   18d34:	c0822003 	addgt	r2, r2, r3
   18d38:	c0201001 	eorgt	r1, r0, r1
   18d3c:	c0210000 	eorgt	r0, r1, r0
   18d40:	c0201001 	eorgt	r1, r0, r1
   18d44:	b2633000 	rsblt	r3, r3, #0	; 0x0
   18d48:	e3530019 	cmp	r3, #25	; 0x19
   18d4c:	812fff1e 	bxhi	lr
   18d50:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   18d54:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   18d58:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
   18d5c:	12600000 	rsbne	r0, r0, #0	; 0x0
   18d60:	e3110102 	tst	r1, #-2147483648	; 0x80000000
   18d64:	e3811502 	orr	r1, r1, #8388608	; 0x800000
   18d68:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
   18d6c:	12611000 	rsbne	r1, r1, #0	; 0x0
   18d70:	e1320003 	teq	r2, r3
   18d74:	0a00002e 	beq	18e34 <__addsf3+0x120>
   18d78:	e2422001 	sub	r2, r2, #1	; 0x1
   18d7c:	e0900351 	adds	r0, r0, r1, asr r3
   18d80:	e2633020 	rsb	r3, r3, #32	; 0x20
   18d84:	e1a01311 	mov	r1, r1, lsl r3
   18d88:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
   18d8c:	5a000001 	bpl	18d98 <__addsf3+0x84>
   18d90:	e2711000 	rsbs	r1, r1, #0	; 0x0
   18d94:	e2e00000 	rsc	r0, r0, #0	; 0x0
   18d98:	e3500502 	cmp	r0, #8388608	; 0x800000
   18d9c:	3a00000b 	bcc	18dd0 <__addsf3+0xbc>
   18da0:	e3500401 	cmp	r0, #16777216	; 0x1000000
   18da4:	3a000004 	bcc	18dbc <__addsf3+0xa8>
   18da8:	e1b000a0 	movs	r0, r0, lsr #1
   18dac:	e1a01061 	mov	r1, r1, rrx
   18db0:	e2822001 	add	r2, r2, #1	; 0x1
   18db4:	e35200fe 	cmp	r2, #254	; 0xfe
   18db8:	2a000038 	bcs	18ea0 <__addsf3+0x18c>
   18dbc:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
   18dc0:	e0a00b82 	adc	r0, r0, r2, lsl #23
   18dc4:	03c00001 	biceq	r0, r0, #1	; 0x1
   18dc8:	e1800003 	orr	r0, r0, r3
   18dcc:	e12fff1e 	bx	lr
   18dd0:	e1b01081 	movs	r1, r1, lsl #1
   18dd4:	e0a00000 	adc	r0, r0, r0
   18dd8:	e3100502 	tst	r0, #8388608	; 0x800000
   18ddc:	e2422001 	sub	r2, r2, #1	; 0x1
   18de0:	1afffff5 	bne	18dbc <__addsf3+0xa8>
   18de4:	e1b0c620 	movs	ip, r0, lsr #12
   18de8:	01a00600 	moveq	r0, r0, lsl #12
   18dec:	0242200c 	subeq	r2, r2, #12	; 0xc
   18df0:	e31008ff 	tst	r0, #16711680	; 0xff0000
   18df4:	01a00400 	moveq	r0, r0, lsl #8
   18df8:	02422008 	subeq	r2, r2, #8	; 0x8
   18dfc:	e310060f 	tst	r0, #15728640	; 0xf00000
   18e00:	01a00200 	moveq	r0, r0, lsl #4
   18e04:	02422004 	subeq	r2, r2, #4	; 0x4
   18e08:	e3100503 	tst	r0, #12582912	; 0xc00000
   18e0c:	01a00100 	moveq	r0, r0, lsl #2
   18e10:	02422002 	subeq	r2, r2, #2	; 0x2
   18e14:	e3500502 	cmp	r0, #8388608	; 0x800000
   18e18:	31a00080 	movcc	r0, r0, lsl #1
   18e1c:	e2d22000 	sbcs	r2, r2, #0	; 0x0
   18e20:	a0800b82 	addge	r0, r0, r2, lsl #23
   18e24:	b2622000 	rsblt	r2, r2, #0	; 0x0
   18e28:	a1800003 	orrge	r0, r0, r3
   18e2c:	b1830230 	orrlt	r0, r3, r0, lsr r2
   18e30:	e12fff1e 	bx	lr
   18e34:	e3320000 	teq	r2, #0	; 0x0
   18e38:	e2211502 	eor	r1, r1, #8388608	; 0x800000
   18e3c:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
   18e40:	02822001 	addeq	r2, r2, #1	; 0x1
   18e44:	12433001 	subne	r3, r3, #1	; 0x1
   18e48:	eaffffca 	b	18d78 <__addsf3+0x64>
   18e4c:	e1a03081 	mov	r3, r1, lsl #1
   18e50:	e1f0cc42 	mvns	ip, r2, asr #24
   18e54:	11f0cc43 	mvnnes	ip, r3, asr #24
   18e58:	0a000013 	beq	18eac <__addsf3+0x198>
   18e5c:	e1320003 	teq	r2, r3
   18e60:	0a000002 	beq	18e70 <__addsf3+0x15c>
   18e64:	e3320000 	teq	r2, #0	; 0x0
   18e68:	01a00001 	moveq	r0, r1
   18e6c:	e12fff1e 	bx	lr
   18e70:	e1300001 	teq	r0, r1
   18e74:	13a00000 	movne	r0, #0	; 0x0
   18e78:	112fff1e 	bxne	lr
   18e7c:	e31204ff 	tst	r2, #-16777216	; 0xff000000
   18e80:	1a000002 	bne	18e90 <__addsf3+0x17c>
   18e84:	e1b00080 	movs	r0, r0, lsl #1
   18e88:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
   18e8c:	e12fff1e 	bx	lr
   18e90:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
   18e94:	32800502 	addcc	r0, r0, #8388608	; 0x800000
   18e98:	312fff1e 	bxcc	lr
   18e9c:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
   18ea0:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
   18ea4:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   18ea8:	e12fff1e 	bx	lr
   18eac:	e1f02c42 	mvns	r2, r2, asr #24
   18eb0:	11a00001 	movne	r0, r1
   18eb4:	01f03c43 	mvneqs	r3, r3, asr #24
   18eb8:	11a01000 	movne	r1, r0
   18ebc:	e1b02480 	movs	r2, r0, lsl #9
   18ec0:	01b03481 	moveqs	r3, r1, lsl #9
   18ec4:	01300001 	teqeq	r0, r1
   18ec8:	13800501 	orrne	r0, r0, #4194304	; 0x400000
   18ecc:	e12fff1e 	bx	lr

00018ed0 <__aeabi_ui2f>:
   18ed0:	e3a03000 	mov	r3, #0	; 0x0
   18ed4:	ea000001 	b	18ee0 <__aeabi_i2f+0x8>

00018ed8 <__aeabi_i2f>:
   18ed8:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
   18edc:	42600000 	rsbmi	r0, r0, #0	; 0x0
   18ee0:	e1b0c000 	movs	ip, r0
   18ee4:	012fff1e 	bxeq	lr
   18ee8:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
   18eec:	e1a01000 	mov	r1, r0
   18ef0:	e3a00000 	mov	r0, #0	; 0x0
   18ef4:	ea00000f 	b	18f38 <__aeabi_l2f+0x30>

00018ef8 <__aeabi_ul2f>:
   18ef8:	e1902001 	orrs	r2, r0, r1
   18efc:	012fff1e 	bxeq	lr
   18f00:	e3a03000 	mov	r3, #0	; 0x0
   18f04:	ea000005 	b	18f20 <__aeabi_l2f+0x18>

00018f08 <__aeabi_l2f>:
   18f08:	e1902001 	orrs	r2, r0, r1
   18f0c:	012fff1e 	bxeq	lr
   18f10:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
   18f14:	5a000001 	bpl	18f20 <__aeabi_l2f+0x18>
   18f18:	e2700000 	rsbs	r0, r0, #0	; 0x0
   18f1c:	e2e11000 	rsc	r1, r1, #0	; 0x0
   18f20:	e1b0c001 	movs	ip, r1
   18f24:	01a0c000 	moveq	ip, r0
   18f28:	01a01000 	moveq	r1, r0
   18f2c:	03a00000 	moveq	r0, #0	; 0x0
   18f30:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
   18f34:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
   18f38:	e2433502 	sub	r3, r3, #8388608	; 0x800000
   18f3c:	e3a02017 	mov	r2, #23	; 0x17
   18f40:	e35c0801 	cmp	ip, #65536	; 0x10000
   18f44:	21a0c82c 	movcs	ip, ip, lsr #16
   18f48:	22422010 	subcs	r2, r2, #16	; 0x10
   18f4c:	e35c0c01 	cmp	ip, #256	; 0x100
   18f50:	21a0c42c 	movcs	ip, ip, lsr #8
   18f54:	22422008 	subcs	r2, r2, #8	; 0x8
   18f58:	e35c0010 	cmp	ip, #16	; 0x10
   18f5c:	21a0c22c 	movcs	ip, ip, lsr #4
   18f60:	22422004 	subcs	r2, r2, #4	; 0x4
   18f64:	e35c0004 	cmp	ip, #4	; 0x4
   18f68:	22422002 	subcs	r2, r2, #2	; 0x2
   18f6c:	304220ac 	subcc	r2, r2, ip, lsr #1
   18f70:	e05221ac 	subs	r2, r2, ip, lsr #3
   18f74:	e0433b82 	sub	r3, r3, r2, lsl #23
   18f78:	ba000006 	blt	18f98 <__aeabi_l2f+0x90>
   18f7c:	e0833211 	add	r3, r3, r1, lsl r2
   18f80:	e1a0c210 	mov	ip, r0, lsl r2
   18f84:	e2622020 	rsb	r2, r2, #32	; 0x20
   18f88:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
   18f8c:	e0a30230 	adc	r0, r3, r0, lsr r2
   18f90:	03c00001 	biceq	r0, r0, #1	; 0x1
   18f94:	e12fff1e 	bx	lr
   18f98:	e2822020 	add	r2, r2, #32	; 0x20
   18f9c:	e1a0c211 	mov	ip, r1, lsl r2
   18fa0:	e2622020 	rsb	r2, r2, #32	; 0x20
   18fa4:	e190008c 	orrs	r0, r0, ip, lsl #1
   18fa8:	e0a30231 	adc	r0, r3, r1, lsr r2
   18fac:	01c00fac 	biceq	r0, r0, ip, lsr #31
   18fb0:	e12fff1e 	bx	lr

00018fb4 <__aeabi_fmul>:
   18fb4:	e3a0c0ff 	mov	ip, #255	; 0xff
   18fb8:	e01c2ba0 	ands	r2, ip, r0, lsr #23
   18fbc:	101c3ba1 	andnes	r3, ip, r1, lsr #23
   18fc0:	1132000c 	teqne	r2, ip
   18fc4:	1133000c 	teqne	r3, ip
   18fc8:	0a00003e 	beq	190c8 <__aeabi_fmul+0x114>
   18fcc:	e0822003 	add	r2, r2, r3
   18fd0:	e020c001 	eor	ip, r0, r1
   18fd4:	e1b00480 	movs	r0, r0, lsl #9
   18fd8:	11b01481 	movnes	r1, r1, lsl #9
   18fdc:	0a000010 	beq	19024 <__aeabi_fmul+0x70>
   18fe0:	e3a03302 	mov	r3, #134217728	; 0x8000000
   18fe4:	e18302a0 	orr	r0, r3, r0, lsr #5
   18fe8:	e18312a1 	orr	r1, r3, r1, lsr #5
   18fec:	e0813190 	umull	r3, r1, r0, r1
   18ff0:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
   18ff4:	e3510502 	cmp	r1, #8388608	; 0x800000
   18ff8:	31a01081 	movcc	r1, r1, lsl #1
   18ffc:	31811fa3 	orrcc	r1, r1, r3, lsr #31
   19000:	31a03083 	movcc	r3, r3, lsl #1
   19004:	e1800001 	orr	r0, r0, r1
   19008:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
   1900c:	e35200fd 	cmp	r2, #253	; 0xfd
   19010:	8a00000f 	bhi	19054 <__aeabi_fmul+0xa0>
   19014:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
   19018:	e0a00b82 	adc	r0, r0, r2, lsl #23
   1901c:	03c00001 	biceq	r0, r0, #1	; 0x1
   19020:	e12fff1e 	bx	lr
   19024:	e3300000 	teq	r0, #0	; 0x0
   19028:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
   1902c:	01a01481 	moveq	r1, r1, lsl #9
   19030:	e18c04a0 	orr	r0, ip, r0, lsr #9
   19034:	e18004a1 	orr	r0, r0, r1, lsr #9
   19038:	e252207f 	subs	r2, r2, #127	; 0x7f
   1903c:	c27230ff 	rsbgts	r3, r2, #255	; 0xff
   19040:	c1800b82 	orrgt	r0, r0, r2, lsl #23
   19044:	c12fff1e 	bxgt	lr
   19048:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   1904c:	e3a03000 	mov	r3, #0	; 0x0
   19050:	e2522001 	subs	r2, r2, #1	; 0x1
   19054:	ca000035 	bgt	19130 <__aeabi_fmul+0x17c>
   19058:	e3720019 	cmn	r2, #25	; 0x19
   1905c:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
   19060:	d12fff1e 	bxle	lr
   19064:	e2622000 	rsb	r2, r2, #0	; 0x0
   19068:	e1b01080 	movs	r1, r0, lsl #1
   1906c:	e1a01231 	mov	r1, r1, lsr r2
   19070:	e2622020 	rsb	r2, r2, #32	; 0x20
   19074:	e1a0c210 	mov	ip, r0, lsl r2
   19078:	e1b00061 	movs	r0, r1, rrx
   1907c:	e2a00000 	adc	r0, r0, #0	; 0x0
   19080:	e193308c 	orrs	r3, r3, ip, lsl #1
   19084:	01c00fac 	biceq	r0, r0, ip, lsr #31
   19088:	e12fff1e 	bx	lr
   1908c:	e3320000 	teq	r2, #0	; 0x0
   19090:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
   19094:	01a00080 	moveq	r0, r0, lsl #1
   19098:	03100502 	tsteq	r0, #8388608	; 0x800000
   1909c:	02422001 	subeq	r2, r2, #1	; 0x1
   190a0:	0afffffb 	beq	19094 <__aeabi_fmul+0xe0>
   190a4:	e180000c 	orr	r0, r0, ip
   190a8:	e3330000 	teq	r3, #0	; 0x0
   190ac:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
   190b0:	01a01081 	moveq	r1, r1, lsl #1
   190b4:	03110502 	tsteq	r1, #8388608	; 0x800000
   190b8:	02433001 	subeq	r3, r3, #1	; 0x1
   190bc:	0afffffb 	beq	190b0 <__aeabi_fmul+0xfc>
   190c0:	e181100c 	orr	r1, r1, ip
   190c4:	eaffffc0 	b	18fcc <__aeabi_fmul+0x18>
   190c8:	e00c3ba1 	and	r3, ip, r1, lsr #23
   190cc:	e132000c 	teq	r2, ip
   190d0:	1133000c 	teqne	r3, ip
   190d4:	0a000005 	beq	190f0 <__aeabi_fmul+0x13c>
   190d8:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
   190dc:	13d1c102 	bicnes	ip, r1, #-2147483648	; 0x80000000
   190e0:	1affffe9 	bne	1908c <__aeabi_fmul+0xd8>
   190e4:	e0200001 	eor	r0, r0, r1
   190e8:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   190ec:	e12fff1e 	bx	lr
   190f0:	e3300000 	teq	r0, #0	; 0x0
   190f4:	13300102 	teqne	r0, #-2147483648	; 0x80000000
   190f8:	01a00001 	moveq	r0, r1
   190fc:	13310000 	teqne	r1, #0	; 0x0
   19100:	13310102 	teqne	r1, #-2147483648	; 0x80000000
   19104:	0a00000d 	beq	19140 <__aeabi_fmul+0x18c>
   19108:	e132000c 	teq	r2, ip
   1910c:	1a000001 	bne	19118 <__aeabi_fmul+0x164>
   19110:	e1b02480 	movs	r2, r0, lsl #9
   19114:	1a000009 	bne	19140 <__aeabi_fmul+0x18c>
   19118:	e133000c 	teq	r3, ip
   1911c:	1a000002 	bne	1912c <__aeabi_fmul+0x178>
   19120:	e1b03481 	movs	r3, r1, lsl #9
   19124:	11a00001 	movne	r0, r1
   19128:	1a000004 	bne	19140 <__aeabi_fmul+0x18c>
   1912c:	e0200001 	eor	r0, r0, r1
   19130:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   19134:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   19138:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   1913c:	e12fff1e 	bx	lr
   19140:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   19144:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
   19148:	e12fff1e 	bx	lr

0001914c <__aeabi_fdiv>:
   1914c:	e3a0c0ff 	mov	ip, #255	; 0xff
   19150:	e01c2ba0 	ands	r2, ip, r0, lsr #23
   19154:	101c3ba1 	andnes	r3, ip, r1, lsr #23
   19158:	1132000c 	teqne	r2, ip
   1915c:	1133000c 	teqne	r3, ip
   19160:	0a00003a 	beq	19250 <__aeabi_fdiv+0x104>
   19164:	e0422003 	sub	r2, r2, r3
   19168:	e020c001 	eor	ip, r0, r1
   1916c:	e1b01481 	movs	r1, r1, lsl #9
   19170:	e1a00480 	mov	r0, r0, lsl #9
   19174:	0a00001c 	beq	191ec <__aeabi_fdiv+0xa0>
   19178:	e3a03201 	mov	r3, #268435456	; 0x10000000
   1917c:	e1831221 	orr	r1, r3, r1, lsr #4
   19180:	e1833220 	orr	r3, r3, r0, lsr #4
   19184:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
   19188:	e1530001 	cmp	r3, r1
   1918c:	31a03083 	movcc	r3, r3, lsl #1
   19190:	e2a2207d 	adc	r2, r2, #125	; 0x7d
   19194:	e3a0c502 	mov	ip, #8388608	; 0x800000
   19198:	e1530001 	cmp	r3, r1
   1919c:	20433001 	subcs	r3, r3, r1
   191a0:	2180000c 	orrcs	r0, r0, ip
   191a4:	e15300a1 	cmp	r3, r1, lsr #1
   191a8:	204330a1 	subcs	r3, r3, r1, lsr #1
   191ac:	218000ac 	orrcs	r0, r0, ip, lsr #1
   191b0:	e1530121 	cmp	r3, r1, lsr #2
   191b4:	20433121 	subcs	r3, r3, r1, lsr #2
   191b8:	2180012c 	orrcs	r0, r0, ip, lsr #2
   191bc:	e15301a1 	cmp	r3, r1, lsr #3
   191c0:	204331a1 	subcs	r3, r3, r1, lsr #3
   191c4:	218001ac 	orrcs	r0, r0, ip, lsr #3
   191c8:	e1b03203 	movs	r3, r3, lsl #4
   191cc:	11b0c22c 	movnes	ip, ip, lsr #4
   191d0:	1afffff0 	bne	19198 <__aeabi_fdiv+0x4c>
   191d4:	e35200fd 	cmp	r2, #253	; 0xfd
   191d8:	8affff9d 	bhi	19054 <__aeabi_fmul+0xa0>
   191dc:	e1530001 	cmp	r3, r1
   191e0:	e0a00b82 	adc	r0, r0, r2, lsl #23
   191e4:	03c00001 	biceq	r0, r0, #1	; 0x1
   191e8:	e12fff1e 	bx	lr
   191ec:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
   191f0:	e18c04a0 	orr	r0, ip, r0, lsr #9
   191f4:	e292207f 	adds	r2, r2, #127	; 0x7f
   191f8:	c27230ff 	rsbgts	r3, r2, #255	; 0xff
   191fc:	c1800b82 	orrgt	r0, r0, r2, lsl #23
   19200:	c12fff1e 	bxgt	lr
   19204:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   19208:	e3a03000 	mov	r3, #0	; 0x0
   1920c:	e2522001 	subs	r2, r2, #1	; 0x1
   19210:	eaffff8f 	b	19054 <__aeabi_fmul+0xa0>
   19214:	e3320000 	teq	r2, #0	; 0x0
   19218:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
   1921c:	01a00080 	moveq	r0, r0, lsl #1
   19220:	03100502 	tsteq	r0, #8388608	; 0x800000
   19224:	02422001 	subeq	r2, r2, #1	; 0x1
   19228:	0afffffb 	beq	1921c <__aeabi_fdiv+0xd0>
   1922c:	e180000c 	orr	r0, r0, ip
   19230:	e3330000 	teq	r3, #0	; 0x0
   19234:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
   19238:	01a01081 	moveq	r1, r1, lsl #1
   1923c:	03110502 	tsteq	r1, #8388608	; 0x800000
   19240:	02433001 	subeq	r3, r3, #1	; 0x1
   19244:	0afffffb 	beq	19238 <__aeabi_fdiv+0xec>
   19248:	e181100c 	orr	r1, r1, ip
   1924c:	eaffffc4 	b	19164 <__aeabi_fdiv+0x18>
   19250:	e00c3ba1 	and	r3, ip, r1, lsr #23
   19254:	e132000c 	teq	r2, ip
   19258:	1a000005 	bne	19274 <__aeabi_fdiv+0x128>
   1925c:	e1b02480 	movs	r2, r0, lsl #9
   19260:	1affffb6 	bne	19140 <__aeabi_fmul+0x18c>
   19264:	e133000c 	teq	r3, ip
   19268:	1affffaf 	bne	1912c <__aeabi_fmul+0x178>
   1926c:	e1a00001 	mov	r0, r1
   19270:	eaffffb2 	b	19140 <__aeabi_fmul+0x18c>
   19274:	e133000c 	teq	r3, ip
   19278:	1a000003 	bne	1928c <__aeabi_fdiv+0x140>
   1927c:	e1b03481 	movs	r3, r1, lsl #9
   19280:	0affff97 	beq	190e4 <__aeabi_fmul+0x130>
   19284:	e1a00001 	mov	r0, r1
   19288:	eaffffac 	b	19140 <__aeabi_fmul+0x18c>
   1928c:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
   19290:	13d1c102 	bicnes	ip, r1, #-2147483648	; 0x80000000
   19294:	1affffde 	bne	19214 <__aeabi_fdiv+0xc8>
   19298:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
   1929c:	1affffa2 	bne	1912c <__aeabi_fmul+0x178>
   192a0:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
   192a4:	1affff8e 	bne	190e4 <__aeabi_fmul+0x130>
   192a8:	eaffffa4 	b	19140 <__aeabi_fmul+0x18c>

000192ac <__gesf2>:
   192ac:	e3e0c000 	mvn	ip, #0	; 0x0
   192b0:	ea000002 	b	192c0 <__cmpsf2+0x4>

000192b4 <__lesf2>:
   192b4:	e3a0c001 	mov	ip, #1	; 0x1
   192b8:	ea000000 	b	192c0 <__cmpsf2+0x4>

000192bc <__cmpsf2>:
   192bc:	e3a0c001 	mov	ip, #1	; 0x1
   192c0:	e50dc004 	str	ip, [sp, #-4]
   192c4:	e1a02080 	mov	r2, r0, lsl #1
   192c8:	e1a03081 	mov	r3, r1, lsl #1
   192cc:	e1f0cc42 	mvns	ip, r2, asr #24
   192d0:	11f0cc43 	mvnnes	ip, r3, asr #24
   192d4:	0a000006 	beq	192f4 <__cmpsf2+0x38>
   192d8:	e192c0a3 	orrs	ip, r2, r3, lsr #1
   192dc:	11300001 	teqne	r0, r1
   192e0:	50520003 	subpls	r0, r2, r3
   192e4:	81a00fc1 	movhi	r0, r1, asr #31
   192e8:	31e00fc1 	mvncc	r0, r1, asr #31
   192ec:	13800001 	orrne	r0, r0, #1	; 0x1
   192f0:	e12fff1e 	bx	lr
   192f4:	e1f0cc42 	mvns	ip, r2, asr #24
   192f8:	1a000001 	bne	19304 <__cmpsf2+0x48>
   192fc:	e1b0c480 	movs	ip, r0, lsl #9
   19300:	1a000003 	bne	19314 <__cmpsf2+0x58>
   19304:	e1f0cc43 	mvns	ip, r3, asr #24
   19308:	1afffff2 	bne	192d8 <__cmpsf2+0x1c>
   1930c:	e1b0c481 	movs	ip, r1, lsl #9
   19310:	0afffff0 	beq	192d8 <__cmpsf2+0x1c>
   19314:	e51d0004 	ldr	r0, [sp, #-4]
   19318:	e12fff1e 	bx	lr

0001931c <__aeabi_cfrcmple>:
   1931c:	e1a0c000 	mov	ip, r0
   19320:	e1a00001 	mov	r0, r1
   19324:	e1a0100c 	mov	r1, ip
   19328:	eaffffff 	b	1932c <__aeabi_cfcmpeq>

0001932c <__aeabi_cfcmpeq>:
   1932c:	e92d400f 	stmdb	sp!, {r0, r1, r2, r3, lr}
   19330:	ebffffe1 	bl	192bc <__cmpsf2>
   19334:	e3500000 	cmp	r0, #0	; 0x0
   19338:	43700000 	cmnmi	r0, #0	; 0x0
   1933c:	e8bd400f 	ldmia	sp!, {r0, r1, r2, r3, lr}
   19340:	e12fff1e 	bx	lr

00019344 <__aeabi_fcmpeq>:
   19344:	e52de008 	str	lr, [sp, #-8]!
   19348:	ebfffff7 	bl	1932c <__aeabi_cfcmpeq>
   1934c:	03a00001 	moveq	r0, #1	; 0x1
   19350:	13a00000 	movne	r0, #0	; 0x0
   19354:	e49de008 	ldr	lr, [sp], #8
   19358:	e12fff1e 	bx	lr

0001935c <__aeabi_fcmplt>:
   1935c:	e52de008 	str	lr, [sp, #-8]!
   19360:	ebfffff1 	bl	1932c <__aeabi_cfcmpeq>
   19364:	33a00001 	movcc	r0, #1	; 0x1
   19368:	23a00000 	movcs	r0, #0	; 0x0
   1936c:	e49de008 	ldr	lr, [sp], #8
   19370:	e12fff1e 	bx	lr

00019374 <__aeabi_fcmple>:
   19374:	e52de008 	str	lr, [sp, #-8]!
   19378:	ebffffeb 	bl	1932c <__aeabi_cfcmpeq>
   1937c:	93a00001 	movls	r0, #1	; 0x1
   19380:	83a00000 	movhi	r0, #0	; 0x0
   19384:	e49de008 	ldr	lr, [sp], #8
   19388:	e12fff1e 	bx	lr

0001938c <__aeabi_fcmpge>:
   1938c:	e52de008 	str	lr, [sp, #-8]!
   19390:	ebffffe1 	bl	1931c <__aeabi_cfrcmple>
   19394:	93a00001 	movls	r0, #1	; 0x1
   19398:	83a00000 	movhi	r0, #0	; 0x0
   1939c:	e49de008 	ldr	lr, [sp], #8
   193a0:	e12fff1e 	bx	lr

000193a4 <__aeabi_fcmpgt>:
   193a4:	e52de008 	str	lr, [sp, #-8]!
   193a8:	ebffffdb 	bl	1931c <__aeabi_cfrcmple>
   193ac:	33a00001 	movcc	r0, #1	; 0x1
   193b0:	23a00000 	movcs	r0, #0	; 0x0
   193b4:	e49de008 	ldr	lr, [sp], #8
   193b8:	e12fff1e 	bx	lr

000193bc <__aeabi_f2iz>:
   193bc:	e1a02080 	mov	r2, r0, lsl #1
   193c0:	e352047f 	cmp	r2, #2130706432	; 0x7f000000
   193c4:	3a000008 	bcc	193ec <__aeabi_f2iz+0x30>
   193c8:	e3a0309e 	mov	r3, #158	; 0x9e
   193cc:	e0532c22 	subs	r2, r3, r2, lsr #24
   193d0:	9a000007 	bls	193f4 <__aeabi_f2iz+0x38>
   193d4:	e1a03400 	mov	r3, r0, lsl #8
   193d8:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
   193dc:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   193e0:	e1a00233 	mov	r0, r3, lsr r2
   193e4:	12600000 	rsbne	r0, r0, #0	; 0x0
   193e8:	e12fff1e 	bx	lr
   193ec:	e3a00000 	mov	r0, #0	; 0x0
   193f0:	e12fff1e 	bx	lr
   193f4:	e3720061 	cmn	r2, #97	; 0x61
   193f8:	1a000001 	bne	19404 <__aeabi_f2iz+0x48>
   193fc:	e1b02480 	movs	r2, r0, lsl #9
   19400:	1a000002 	bne	19410 <__aeabi_f2iz+0x54>
   19404:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
   19408:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
   1940c:	e12fff1e 	bx	lr
   19410:	e3a00000 	mov	r0, #0	; 0x0
   19414:	e12fff1e 	bx	lr

00019418 <__errno>:
   19418:	4b01      	ldr	r3, [pc, #4]	(19420 <.text+0x19420>)
   1941a:	6818      	ldr	r0, [r3, #0]
   1941c:	4770      	bx	lr
   1941e:	0000      	lsls	r0, r0, #0
   19420:	0030      	lsls	r0, r6, #0
   19422:	4000      	ands	r0, r0

00019424 <__memcpy_from_arm>:
   19424:	e59fc000 	ldr	ip, [pc, #0]	; 1942c <__memcpy_from_arm+0x8>
   19428:	e12fff1c 	bx	ip
   1942c:	0000cfed 	andeq	ip, r0, sp, ror #31

00019430 <____divsi3_from_arm>:
   19430:	e59fc000 	ldr	ip, [pc, #0]	; 19438 <____divsi3_from_arm+0x8>
   19434:	e12fff1c 	bx	ip
   19438:	00011351 	andeq	r1, r1, r1, asr r3

0001943c <__cos_from_arm>:
   1943c:	e59fc000 	ldr	ip, [pc, #0]	; 19444 <__cos_from_arm+0x8>
   19440:	e12fff1c 	bx	ip
   19444:	000170d9 	ldreqd	r7, [r1], -r9

00019448 <__sprintf_from_arm>:
   19448:	e59fc000 	ldr	ip, [pc, #0]	; 19450 <__sprintf_from_arm+0x8>
   1944c:	e12fff1c 	bx	ip
   19450:	0000d0a9 	andeq	sp, r0, r9, lsr #1

00019454 <____udivsi3_from_arm>:
   19454:	e59fc000 	ldr	ip, [pc, #0]	; 1945c <____udivsi3_from_arm+0x8>
   19458:	e12fff1c 	bx	ip
   1945c:	000112c5 	andeq	r1, r1, r5, asr #5

00019460 <__strlen_from_arm>:
   19460:	e59fc000 	ldr	ip, [pc, #0]	; 19468 <__strlen_from_arm+0x8>
   19464:	e12fff1c 	bx	ip
   19468:	0000d13d 	andeq	sp, r0, sp, lsr r1

0001946c <__strcpy_from_arm>:
   1946c:	e59fc000 	ldr	ip, [pc, #0]	; 19474 <__strcpy_from_arm+0x8>
   19470:	e12fff1c 	bx	ip
   19474:	0000d12d 	andeq	sp, r0, sp, lsr #2

00019478 <__puts_from_arm>:
   19478:	e59fc000 	ldr	ip, [pc, #0]	; 19480 <__puts_from_arm+0x8>
   1947c:	e12fff1c 	bx	ip
   19480:	0000d095 	muleq	r0, r5, r0

00019484 <__printf_from_arm>:
   19484:	e59fc000 	ldr	ip, [pc, #0]	; 1948c <__printf_from_arm+0x8>
   19488:	e12fff1c 	bx	ip
   1948c:	0000d00d 	andeq	sp, r0, sp

00019490 <__sqrt_from_arm>:
   19490:	e59fc000 	ldr	ip, [pc, #0]	; 19498 <__sqrt_from_arm+0x8>
   19494:	e12fff1c 	bx	ip
   19498:	000172ed 	andeq	r7, r1, sp, ror #5

0001949c <__sin_from_arm>:
   1949c:	e59fc000 	ldr	ip, [pc, #0]	; 194a4 <__sin_from_arm+0x8>
   194a0:	e12fff1c 	bx	ip
   194a4:	00017181 	andeq	r7, r1, r1, lsl #3

000194a8 <__atan2_from_arm>:
   194a8:	e59fc000 	ldr	ip, [pc, #0]	; 194b0 <__atan2_from_arm+0x8>
   194ac:	e12fff1c 	bx	ip
   194b0:	0001722d 	andeq	r7, r1, sp, lsr #4

000194b4 <____ltdf2_from_thumb>:
   194b4:	4778      	bx	pc
   194b6:	46c0      	nop			(mov r8, r8)

000194b8 <____ltdf2_change_to_arm>:
   194b8:	eaffe26b 	b	11e6c <__ledf2>

000194bc <____nedf2_from_thumb>:
   194bc:	4778      	bx	pc
   194be:	46c0      	nop			(mov r8, r8)

000194c0 <____nedf2_change_to_arm>:
   194c0:	eaffe26b 	b	11e74 <__cmpdf2>

000194c4 <____eqdf2_from_thumb>:
   194c4:	4778      	bx	pc
   194c6:	46c0      	nop			(mov r8, r8)

000194c8 <____eqdf2_change_to_arm>:
   194c8:	eaffe269 	b	11e74 <__cmpdf2>

000194cc <____floatsidf_from_thumb>:
   194cc:	4778      	bx	pc
   194ce:	46c0      	nop			(mov r8, r8)

000194d0 <____floatsidf_change_to_arm>:
   194d0:	eaffe101 	b	118dc <__aeabi_i2d>

000194d4 <____adddf3_from_thumb>:
   194d4:	4778      	bx	pc
   194d6:	46c0      	nop			(mov r8, r8)

000194d8 <____adddf3_change_to_arm>:
   194d8:	eaffe031 	b	115a4 <__adddf3>

000194dc <____subdf3_from_thumb>:
   194dc:	4778      	bx	pc
   194de:	46c0      	nop			(mov r8, r8)

000194e0 <____subdf3_change_to_arm>:
   194e0:	eaffe02e 	b	115a0 <__aeabi_dsub>

000194e4 <____muldf3_from_thumb>:
   194e4:	4778      	bx	pc
   194e6:	46c0      	nop			(mov r8, r8)

000194e8 <____muldf3_change_to_arm>:
   194e8:	eaffe136 	b	119c8 <__aeabi_dmul>

000194ec <____fixdfsi_from_thumb>:
   194ec:	4778      	bx	pc
   194ee:	46c0      	nop			(mov r8, r8)

000194f0 <____fixdfsi_change_to_arm>:
   194f0:	eaffe2ab 	b	11fa4 <__aeabi_d2iz>

000194f4 <____divdf3_from_thumb>:
   194f4:	4778      	bx	pc
   194f6:	46c0      	nop			(mov r8, r8)

000194f8 <____divdf3_change_to_arm>:
   194f8:	eaffe1d6 	b	11c58 <__aeabi_ddiv>

000194fc <____gtdf2_from_thumb>:
   194fc:	4778      	bx	pc
   194fe:	46c0      	nop			(mov r8, r8)

00019500 <____gtdf2_change_to_arm>:
   19500:	eaffe257 	b	11e64 <__gedf2>

00019504 <____gedf2_from_thumb>:
   19504:	4778      	bx	pc
   19506:	46c0      	nop			(mov r8, r8)

00019508 <____gedf2_change_to_arm>:
   19508:	eaffe255 	b	11e64 <__gedf2>

0001950c <___sbrk_r_from_thumb>:
   1950c:	4778      	bx	pc
   1950e:	46c0      	nop			(mov r8, r8)

00019510 <___sbrk_r_change_to_arm>:
   19510:	eaffbbe7 	b	84b4 <_sbrk_r>

00019514 <___fstat_r_from_thumb>:
   19514:	4778      	bx	pc
   19516:	46c0      	nop			(mov r8, r8)

00019518 <___fstat_r_change_to_arm>:
   19518:	eaffbbcc 	b	8450 <_fstat_r>

0001951c <__isatty_from_thumb>:
   1951c:	4778      	bx	pc
   1951e:	46c0      	nop			(mov r8, r8)

00019520 <__isatty_change_to_arm>:
   19520:	eaffbbd9 	b	848c <isatty>

00019524 <___close_r_from_thumb>:
   19524:	4778      	bx	pc
   19526:	46c0      	nop			(mov r8, r8)

00019528 <___close_r_change_to_arm>:
   19528:	eaffbbb0 	b	83f0 <_close_r>

0001952c <___lseek_r_from_thumb>:
   1952c:	4778      	bx	pc
   1952e:	46c0      	nop			(mov r8, r8)

00019530 <___lseek_r_change_to_arm>:
   19530:	eaffbbb9 	b	841c <_lseek_r>

00019534 <___write_r_from_thumb>:
   19534:	4778      	bx	pc
   19536:	46c0      	nop			(mov r8, r8)

00019538 <___write_r_change_to_arm>:
   19538:	eaffbb85 	b	8354 <_write_r>

0001953c <___read_r_from_thumb>:
   1953c:	4778      	bx	pc
   1953e:	46c0      	nop			(mov r8, r8)

00019540 <___read_r_change_to_arm>:
   19540:	eaffbb4b 	b	8274 <_read_r>

00019544 <C.81.2813>:
   19544:	21212321                                         !#!

00019547 <C.30.2276>:
   19547:	4a212321                                         !#!

0001954a <C.0.1386>:
   1954a:	466e614a 614d6265 72704172 4a79614d     JanFebMarAprMayJ
   1955a:	754a6e75 6775416c 4f706553 6f4e7463     unJulAugSepOctNo
   1956a:	7a654476 3d310000                                vDez..

00019570 <cpCharUnit0x0005.2278>:
   19570:	6e653d31 656c6261 643d3020 62617369     1=enable 0=disab
   19580:	0000656c                                le..

00019584 <cpCharDesc0x0005.2277>:
   19584:	6e616843 376c656e 70616d20 20646570     Channel7 mapped 
   19594:	65726964 796c7463 206f7420 76726573     directly to serv
   195a4:	756f206f 00000074                       o out...

000195ac <cpCharName0x0005.2276>:
   195ac:	5f555450 62616e65 705f656c 6e69616c     PTU_enable_plain
   195bc:	3768635f 5f6f745f 76726573 0000006f     _ch7_to_servo...

000195cc <ccCharUnit0x0602.2274>:
   195cc:	30307830 6964203a 6c626173 30202c65     0x00: disable, 0
   195dc:	20313078 62616e65 0000656c              x01 enable..

000195e8 <ccCharDesc0x0602.2273>:
   195e8:	74746553 20676e69 6d206669 726f746f     Setting if motor
   195f8:	61632073 6562206e 72757420 2064656e     s can be turned 
   19608:	62206e6f 73752079 20676e69 20656874     on by using the 
   19618:	63697473 6e69206b 00747570              stick input.

00019624 <ccCharName0x0602.2272>:
   19624:	61736964 5f656c62 6f746f6d 6e6f5f72     disable_motor_on
   19634:	5f66666f 735f7962 6b636974 00000000     off_by_stick....

00019644 <cvCharUnit0x0309.2271>:
   19644:	00006d63                                cm..

00019648 <cvCharDesc0x0309.2270>:
   19648:	20656874 622d3631 6d207469 75736165     the 16-bit measu
   19658:	20646572 74736964 65636e61 00000000     red distance....

00019668 <cvCharName0x0309.2269>:
   19668:	6573616c 656d2072 72757361 6e656d65     laser measuremen
   19678:	00000074                                t...

0001967c <cvCharUnit0x0308.2268>:
   1967c:	732f6d6d 00000000                       mm/s....

00019684 <cvCharDesc0x0308.2267>:
   19684:	65737546 70732064 20646565 4e206e69     Fused speed in N
   19694:	6874726f 756f532f 77206874 20687469     orth/South with 
   196a4:	206c6c61 6568746f 65732072 726f736e     all other sensor
   196b4:	62282073 20747365 69747365 6974616d     s (best estimati
   196c4:	29736e6f 00000000                       ons)....

000196cc <cvCharName0x0308.2266>:
   196cc:	69737566 735f6e6f 64656570 0000795f     fusion_speed_y..

000196dc <cvCharUnit0x0307.2265>:
   196dc:	732f6d6d 00000000                       mm/s....

000196e4 <cvCharDesc0x0307.2264>:
   196e4:	65737546 70732064 20646565 45206e69     Fused speed in E
   196f4:	2f747361 74736557 74697720 6c612068     ast/West with al
   19704:	746f206c 20726568 736e6573 2073726f     l other sensors 
   19714:	73656228 73652074 616d6974 6e6f6974     (best estimation
   19724:	00002973                                s)..

00019728 <cvCharName0x0307.2263>:
   19728:	69737566 735f6e6f 64656570 0000785f     fusion_speed_x..

00019738 <cvCharUnit0x0306.2262>:
   19738:	00006d6d                                mm..

0001973c <cvCharDesc0x0306.2261>:
   1973c:	67696548 61207468 72657466 74616420     Height after dat
   1974c:	75662061 6e6f6973 00000000              a fusion....

00019758 <cvCharName0x0306.2260>:
   19758:	69737566 685f6e6f 68676965 00000074     fusion_height...

00019768 <cvCharUnit0x0305.2259>:
   19768:	732f6d6d 00000000                       mm/s....

00019770 <cvCharDesc0x0305.2258>:
   19770:	66666944 6e657265 68206563 68676965     Difference heigh
   19780:	66612074 20726574 61746164 73756620     t after data fus
   19790:	006e6f69                                ion.

00019794 <cvCharName0x0305.2257>:
   19794:	69737566 645f6e6f 67696568 00007468     fusion_dheight..

000197a4 <cvCharUnit0x0304.2256>:
   197a4:	72676564 20736565 3031202a 0000375e     degrees * 10^7..

000197b4 <cvCharDesc0x0304.2255>:
   197b4:	65737546 6f6c2064 7469676e 20656475     Fused longitude 
   197c4:	68746977 6c6c6120 68746f20 73207265     with all other s
   197d4:	6f736e65 28207372 74736562 74736520     ensors (best est
   197e4:	74616d69 736e6f69 00000029              imations)...

000197f0 <cvCharName0x0304.2254>:
   197f0:	69737566 6c5f6e6f 69676e6f 65647574     fusion_longitude
   19800:	00000000                                ....

00019804 <cvCharUnit0x0303.2253>:
   19804:	72676564 20736565 3031202a 0000375e     degrees * 10^7..

00019814 <cvCharDesc0x0303.2252>:
   19814:	65737546 616c2064 75746974 77206564     Fused latitude w
   19824:	20687469 206c6c61 6568746f 65732072     ith all other se
   19834:	726f736e 62282073 20747365 69747365     nsors (best esti
   19844:	6974616d 29736e6f 00000000              mations)....

00019850 <cvCharName0x0303.2251>:
   19850:	69737566 6c5f6e6f 74697461 00656475     fusion_latitude.

00019860 <cvCharUnit0x0302.2250>:
   19860:	72676564 312a6565 00303030              degree*1000.

0001986c <cvCharDesc0x0302.2249>:
   1986c:	20776159 6c676e61 65642065 65766972     Yaw angle derive
   1987c:	79622064 74616420 75662061 6e6f6973     d by data fusion
   1988c:	00000000                                ....

00019890 <cvCharName0x0302.2248>:
   19890:	6c676e61 61795f65 00000077              angle_yaw...

0001989c <cvCharUnit0x0301.2247>:
   1989c:	72676564 312a6565 00303030              degree*1000.

000198a8 <cvCharDesc0x0301.2246>:
   198a8:	6c6c6f52 676e6120 6420656c 76697265     Roll angle deriv
   198b8:	62206465 61642079 66206174 6f697375     ed by data fusio
   198c8:	0000006e                                n...

000198cc <cvCharName0x0301.2245>:
   198cc:	6c676e61 6f725f65 00006c6c              angle_roll..

000198d8 <cvCharUnit0x0300.2244>:
   198d8:	72676564 312a6565 00303030              degree*1000.

000198e4 <cvCharDesc0x0300.2243>:
   198e4:	63746950 6e612068 20656c67 69726564     Pitch angle deri
   198f4:	20646576 62207962 61642079 66206174     ved by by data f
   19904:	6f697375 0000006e                       usion...

0001990c <cvCharName0x0300.2242>:
   1990c:	6c676e61 69705f65 00686374              angle_pitch.

00019918 <cvCharUnit0x0208.2241>:
   19918:	35322d2b 3d203030 65202d2b 68747261     +-2500 =+- earth
   19928:	65696620 7320646c 6e657274 00687467      field strength.

00019938 <cvCharDesc0x0208.2240>:
   19938:	6e67614d 63697465 65696620 7320646c     Magnetic field s
   19948:	6f736e65 6f207372 75707475 6e692074     ensors output in
   19958:	00007a20                                 z..

0001995c <cvCharName0x0208.2239>:
   1995c:	00007a48                                Hz..

00019960 <cvCharUnit0x0207.2238>:
   19960:	35322d2b 3d203030 65202d2b 68747261     +-2500 =+- earth
   19970:	65696620 7320646c 6e657274 00687467      field strength.

00019980 <cvCharDesc0x0207.2237>:
   19980:	6e67614d 63697465 65696620 7320646c     Magnetic field s
   19990:	6f736e65 6f207372 75707475 6e692074     ensors output in
   199a0:	00007920                                 y..

000199a4 <cvCharName0x0207.2236>:
   199a4:	00007948                                Hy..

000199a8 <cvCharUnit0x0206.2235>:
   199a8:	35322d2b 3d203030 65202d2b 68747261     +-2500 =+- earth
   199b8:	65696620 7320646c 6e657274 00687467      field strength.

000199c8 <cvCharDesc0x0206.2234>:
   199c8:	6e67614d 63697465 65696620 7320646c     Magnetic field s
   199d8:	6f736e65 6f207372 75707475 6e692074     ensors output in
   199e8:	00007820                                 x..

000199ec <cvCharName0x0206.2233>:
   199ec:	00007848                                Hx..

000199f0 <cvCharUnit0x0205.2232>:
   199f0:	3030312d 2e2e3030 3030312b 3d203030     -10000..+10000 =
   19a00:	67312d20 312b2e2e 00000067               -1g..+1g...

00019a0c <cvCharDesc0x0205.2231>:
   19a0c:	2d636341 736e6573 6f20726f 75707475     Acc-sensor outpu
   19a1c:	6e692074 202c7a20 79646f62 61726620     t in z, body fra
   19a2c:	6320656d 64726f6f 74616e69 79732065     me coordinate sy
   19a3c:	6d657473 00000000                       stem....

00019a44 <cvCharName0x0205.2230>:
   19a44:	5f636361 0000007a                       acc_z...

00019a4c <cvCharUnit0x0204.2229>:
   19a4c:	3030312d 2e2e3030 3030312b 3d203030     -10000..+10000 =
   19a5c:	67312d20 312b2e2e 00000067               -1g..+1g...

00019a68 <cvCharDesc0x0204.2228>:
   19a68:	2d636341 736e6573 6f20726f 75707475     Acc-sensor outpu
   19a78:	6e692074 202c7920 79646f62 61726620     t in y, body fra
   19a88:	6320656d 64726f6f 74616e69 79732065     me coordinate sy
   19a98:	6d657473 00000000                       stem....

00019aa0 <cvCharName0x0204.2227>:
   19aa0:	5f636361 00000079                       acc_y...

00019aa8 <cvCharUnit0x0203.2226>:
   19aa8:	3030312d 2e2e3030 3030312b 3d203030     -10000..+10000 =
   19ab8:	67312d20 312b2e2e 00000067               -1g..+1g...

00019ac4 <cvCharDesc0x0203.2225>:
   19ac4:	2d636341 736e6573 6f20726f 75707475     Acc-sensor outpu
   19ad4:	6e692074 202c7820 79646f62 61726620     t in x, body fra
   19ae4:	6320656d 64726f6f 74616e69 79732065     me coordinate sy
   19af4:	6d657473 00000000                       stem....

00019afc <cvCharName0x0203.2224>:
   19afc:	5f636361 00000078                       acc_x...

00019b04 <cvCharUnit0x0202.2223>:
   19b04:	31302e30 64203435 65726765 2c732f65     0.0154 degree/s,
   19b14:	61696220 72662073 00006565               bias free..

00019b20 <cvCharDesc0x0202.2222>:
   19b20:	20776159 6c676e61 65762065 69636f6c     Yaw angle veloci
   19b30:	00007974                                ty..

00019b34 <cvCharName0x0202.2221>:
   19b34:	76676e61 795f6c65 00007761              angvel_yaw..

00019b40 <cvCharUnit0x0201.2220>:
   19b40:	31302e30 64203435 65726765 2c732f65     0.0154 degree/s,
   19b50:	61696220 72662073 00006565               bias free..

00019b5c <cvCharDesc0x0201.2219>:
   19b5c:	6c6c6f52 676e6120 7620656c 636f6c65     Roll angle veloc
   19b6c:	00797469                                ity.

00019b70 <cvCharName0x0201.2218>:
   19b70:	76676e61 725f6c65 006c6c6f              angvel_roll.

00019b7c <cvCharUnit0x0200.2216>:
   19b7c:	31302e30 64203435 65726765 2c732f65     0.0154 degree/s,
   19b8c:	61696220 72662073 00006565               bias free..

00019b98 <cvCharDesc0x0200.2215>:
   19b98:	63746950 6e612068 20656c67 6f6c6576     Pitch angle velo
   19ba8:	79746963 00000000                       city....

00019bb0 <cvCharName0x0200.2214>:
   19bb0:	76676e61 705f6c65 68637469 00000000     angvel_pitch....
   19bc0:	504f5453 6d697420 74756f65 00000021     STOP timeout!...
   19bd0:	6c696146 66206465 7320726f 75746174     Failed for statu
   19be0:	6f632073 203a6564 64286925 6d696365     s code: %i(decim
   19bf0:	2c296c61 746f6720 61747320 20737574     al), got status 
   19c00:	65646f63 6925203a 63656428 6c616d69     code: %i(decimal
   19c10:	00000a29 61746144 6325273d 00002027     )...Data='%c' ..
   19c20:	0000d334 0000dafa 0000dafa 0000d344     4...........D...
   19c30:	0000dafa 0000dafa 0000dafa 0000dafa     ................
   19c40:	0000dafa 0000dafa 0000d348 0000d362     ........H...b...
   19c50:	0000dafa 0000d358 0000d36c 0000dafa     ....X...l.......
   19c60:	0000d3bc 0000d3c6 0000d3c6 0000d3c6     ................
   19c70:	0000d3c6 0000d3c6 0000d3c6 0000d3c6     ................
   19c80:	0000d3c6 0000d3c6 0000dafa 0000dafa     ................
   19c90:	0000dafa 0000dafa 0000dafa 0000dafa     ................
   19ca0:	0000dafa 0000dafa 0000dafa 0000d418     ................
   19cb0:	0000d468 0000d4a6 0000d4a6 0000d4a6     h...............
   19cc0:	0000dafa 0000dafa 0000dafa 0000dafa     ................
   19cd0:	0000d3ec 0000dafa 0000dafa 0000d806     ................
   19ce0:	0000dafa 0000dafa 0000dafa 0000d880     ................
   19cf0:	0000dafa 0000d9b4 0000dafa 0000dafa     ................
   19d00:	0000d9e4 0000dafa 0000dafa 0000dafa     ................
   19d10:	0000dafa 0000dafa 0000dafa 0000dafa     ................
   19d20:	0000dafa 0000dafa 0000dafa 0000d418     ................
   19d30:	0000d470 0000d4a6 0000d4a6 0000d4a6     p...............
   19d40:	0000d3f0 0000d470 0000dafa 0000dafa     ....p...........
   19d50:	0000d3f4 0000dafa 0000d7d6 0000d80e     ................
   19d60:	0000d868 0000d40e 0000dafa 0000d880     h...............
   19d70:	0000dafa 0000d9bc 0000dafa 0000dafa     ................
   19d80:	0000d32e                                ....

00019d84 <zeroes.3063>:
   19d84:	30303030 30303030 30303030 30303030     0000000000000000

00019d94 <blanks.3062>:
   19d94:	20202020 20202020 20202020 20202020                     
   19da4:	0000ed96 0000ed96 0000edaa 0000edc8     ................
   19db4:	0000ed8a 0000ed84                       ........

00019dbc <_global_impure_ptr>:
   19dbc:	40000034                                4..@

00019dc0 <lconv>:
   19dc0:	0001a480 0001a27c 0001a27c 0001a27c     ....|...|...|...
   19dd0:	0001a27c 0001a27c 0001a27c 0001a27c     |...|...|...|...
   19de0:	0001a27c 0001a27c ffffffff ffffffff     |...|...........

00019df0 <charset>:
   19df0:	0001a4c0                                ....

00019df4 <__mprec_tens>:
   19df4:	3ff00000 00000000 40240000 00000000     ...?......$@....
   19e04:	40590000 00000000 408f4000 00000000     ..Y@.....@.@....
   19e14:	40c38800 00000000 40f86a00 00000000     ...@.....j.@....
   19e24:	412e8480 00000000 416312d0 00000000     ...A......cA....
   19e34:	4197d784 00000000 41cdcd65 00000000     ...A....e..A....
   19e44:	4202a05f 20000000 42374876 e8000000     _..B... vH7B....
   19e54:	426d1a94 a2000000 42a2309c e5400000     ..mB.....0.B..@.
   19e64:	42d6bcc4 1e900000 430c6bf5 26340000     ...B.....k.C..4&
   19e74:	4341c379 37e08000 43763457 85d8a000     y.AC...7W4vC....
   19e84:	43abc16d 674ec800 43e158e4 60913d00     m..C..Ng.X.C.=.`
   19e94:	4415af1d 78b58c40 444b1ae4 d6e2ef50     ...D@..x..KDP...
   19ea4:	4480f0cf 064dd592 44b52d02 c7e14af6     ...D..M..-.D.J..
   19eb4:	44ea7843 79d99db4                       Cx.D...y

00019ebc <__mprec_bigtens>:
   19ebc:	4341c379 37e08000 4693b8b5 b5056e17     y.AC...7...F.n..
   19ecc:	4d384f03 e93ff9f5 5a827748 f9301d32     .O8M..?.Hw.Z2.0.
   19edc:	75154fdd 7f73bf3c                       .O.u<.s.

00019ee4 <__mprec_tinytens>:
   19ee4:	3c9cd2b2 97d889bc 3949f623 d5a8a733     ...<....#.I93...
   19ef4:	32a50ffd 44f4a73d 255bba08 cf8c979d     ...2=..D..[%....
   19f04:	0ac80628 64ac6f43                       (...Co.d

00019f0c <p05.2298>:
   19f0c:	00000005 00000019 0000007d 16130800     ........}.......
   19f1c:	08002324 001a1613 e1002580 16130800     $#.......%......
   19f2c:	08002324 001a1613 03ffff00 03000000     $#..............
   19f3c:	0a0a0302 00010100 0005f800 01000000     ................
   19f4c:	00000001 00007864 00000000 ff000000     ....dx..........
   19f5c:	000206ff 10000000 0a000027 fa00fa00     ........'.......
   19f6c:	2c006400 00000001 00000000 00000000     .d.,............
   19f7c:	05000000 04000000 50020a03 0f0000c3     ...........P....
   19f8c:	003c0a0a fa000001 6400fa00 00012c00     ..<........d.,..
	...
   19fa4:	01000000 03010102 01060101 01011201     ................
   19fb4:	090a0230 05010a05 c8011002 00000100     0...............
   19fc4:	00120100 0008c000 00e10000 01000100     ................
   19fd4:	00000000 00000100 0008d000 00e10000     ................
   19fe4:	01000100 00000000 01000000 00000000     ................
   19ff4:	00000b00 00000000                       ........

00019ffc <npio2_hw>:
   19ffc:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
   1a00c:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
   1a01c:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
   1a02c:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
   1a03c:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
   1a04c:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
   1a05c:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
   1a06c:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

0001a07c <two_over_pi>:
   1a07c:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
   1a08c:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
   1a09c:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
   1a0ac:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
   1a0bc:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
   1a0cc:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
   1a0dc:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
   1a0ec:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
   1a0fc:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
   1a10c:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
   1a11c:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
   1a12c:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
   1a13c:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
   1a14c:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
   1a15c:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
   1a16c:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
   1a17c:	0060e27b 00c08c6b                       {.`.k...

0001a184 <init_jk>:
   1a184:	00000002 00000003 00000004 00000006     ................

0001a194 <PIo2>:
   1a194:	3ff921fb 40000000 3e74442d 00000000     .!.?...@-Dt>....
   1a1a4:	3cf84698 80000000 3b78cc51 60000000     .F.<....Q.x;...`
   1a1b4:	39f01b83 80000000 387a2520 40000000     ...9.... %z8...@
   1a1c4:	36e38222 80000000 3569f31d 00000000     "..6......i5....

0001a1d4 <atanhi>:
   1a1d4:	3fddac67 0561bb4f 3fe921fb 54442d18     g..?O.a..!.?.-DT
   1a1e4:	3fef730b d281f69b 3ff921fb 54442d18     .s.?.....!.?.-DT

0001a1f4 <atanlo>:
   1a1f4:	3c7a2b7f 222f65e2 3c81a626 33145c07     .+z<.e/"&..<.\.3
   1a204:	3c700788 7af0cbbd 3c91a626 33145c07     ..p<...z&..<.\.3

0001a214 <__fdlib_version>:
   1a214:	00000001 65657053 00000064 00732f6d     ....Speed...m/s.
   1a224:	00535047 00000025 00544142 00000056     GPS.%...BAT.V...
   1a234:	20555043 656d6954 00000000 00007375     CPU Time....us..
   1a244:	0074614c 006e6f4c 5274614c 00006d65     Lat.Lon.LatRem..
   1a254:	526e6f4c 00006d65 61572d3c 696f7079     LonRem..<-Waypoi
   1a264:	5420746e 20747365 656d4520 6e656772     nt Test  Emergen
   1a274:	6f4d7963 3e2d6564 00000000 54637341     cyMode->....AscT
   1a284:	4a206365 54697465 20747365 656d4520     ec JetiTest  Eme
   1a294:	6e656772 6f4d7963 3e2d6564 00000000     rgencyMode->....
   1a2a4:	72727543 20746e65 6f4d6d45 3e3c6564     Current EmMode<>
   1a2b4:	65726944 4c207463 69646e61 0000676e     Direct Landing..
   1a2c4:	72727543 20746e65 6f4d6d45 3e3c6564     Current EmMode<>
   1a2d4:	74696157 6e614c26 00000064 72727543     Wait&Land...Curr
   1a2e4:	20746e65 6f4d6d45 3e3c6564 656d6f43     ent EmMode<>Come
   1a2f4:	6d6f4820 69482065 00006867 72727543      Home High..Curr
   1a304:	20746e65 6f4d6d45 3e3c6564 656d6f43     ent EmMode<>Come
   1a314:	6d6f4820 00002065 6f4d6d45 76206564      Home ..EmMode v
   1a324:	7465533d 3e3c2020 65726944 4c207463     =Set  <>Direct L
   1a334:	69646e61 0000676e 6f4d6d45 76206564     anding..EmMode v
   1a344:	7465533d 3e3c2020 74696157 6e614c26     =Set  <>Wait&Lan
   1a354:	00000064 6f4d6d45 76206564 7465533d     d...EmMode v=Set
   1a364:	3e3c2020 656d6f43 6d6f4820 20202065       <>Come Home   
   1a374:	00002020 6f4d6d45 76206564 7465533d       ..EmMode v=Set
   1a384:	3e3c2020 656d6f43 6d6f4820 69482065       <>Come Home Hi
   1a394:	00006867 41205057 202e7463 74533d76     gh..WP Act. v=St
   1a3a4:	3c20706f 2350573e 69322520 73694420     op <>WP# %2i Dis
   1a3b4:	25203a74 006d6932 54637341 53206365     t: %2im.AscTec S
   1a3c4:	00004b44 54637341 45206365 706d6178     DK..AscTec Examp
   1a3d4:	2020656c 6f6d3e2d 49206572 736f666e     le  ->more Infos
   1a3e4:	00000000 63746950 00000068 000000b0     ....Pitch.......
   1a3f4:	6c6c6f52 00000000 00776159 67696548     Roll....Yaw.Heig
   1a404:	00007468 0000006d 67696c46 6f4d7468     ht..m...FlightMo
   1a414:	00006564 2072614d 32203120 00383130     de..Mar  1 2018.
   1a424:	0000000a 33323130 37363534 62613938     ....0123456789ab
   1a434:	66656463 00000000 00666e69 00464e49     cdef....inf.INF.
   1a444:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
   1a454:	42413938 46454443 00000000 20677562     89ABCDEF....bug 
   1a464:	76206e69 69727066 3a66746e 64616220     in vfprintf: bad
   1a474:	73616220 00000065 00000030 0000002e      base...0.......
   1a484:	6c756e28 0000296c 54552d43 00382d46     (null)..C-UTF-8.
   1a494:	4a532d43 00005349 55452d43 00504a43     C-SJIS..C-EUCJP.
   1a4a4:	494a2d43 00000053 69666e49 7974696e     C-JIS...Infinity
   1a4b4:	00000000 004e614e 00000043 2d4f5349     ....NaN.C...ISO-
   1a4c4:	39353838 0000312d 6e617461 00000032     8859-1..atan2...
   1a4d4:	74727173 00000000                       sqrt....
