#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1120b80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10ed320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x10f5250 .functor NOT 1, L_0x114beb0, C4<0>, C4<0>, C4<0>;
L_0x114bc90 .functor XOR 2, L_0x114bb30, L_0x114bbf0, C4<00>, C4<00>;
L_0x114bda0 .functor XOR 2, L_0x114bc90, L_0x114bd00, C4<00>, C4<00>;
v0x1148680_0 .net *"_ivl_10", 1 0, L_0x114bd00;  1 drivers
v0x1148780_0 .net *"_ivl_12", 1 0, L_0x114bda0;  1 drivers
v0x1148860_0 .net *"_ivl_2", 1 0, L_0x114ba70;  1 drivers
v0x1148920_0 .net *"_ivl_4", 1 0, L_0x114bb30;  1 drivers
v0x1148a00_0 .net *"_ivl_6", 1 0, L_0x114bbf0;  1 drivers
v0x1148b30_0 .net *"_ivl_8", 1 0, L_0x114bc90;  1 drivers
v0x1148c10_0 .net "a", 0 0, v0x1146560_0;  1 drivers
v0x1148cb0_0 .net "b", 0 0, v0x1146600_0;  1 drivers
v0x1148d50_0 .net "c", 0 0, v0x11466a0_0;  1 drivers
v0x1148df0_0 .var "clk", 0 0;
v0x1148e90_0 .net "d", 0 0, v0x11467e0_0;  1 drivers
v0x1148f30_0 .net "out_pos_dut", 0 0, L_0x114b8e0;  1 drivers
v0x1148fd0_0 .net "out_pos_ref", 0 0, L_0x114a610;  1 drivers
v0x1149070_0 .net "out_sop_dut", 0 0, L_0x114ae80;  1 drivers
v0x1149110_0 .net "out_sop_ref", 0 0, L_0x1122090;  1 drivers
v0x11491b0_0 .var/2u "stats1", 223 0;
v0x1149250_0 .var/2u "strobe", 0 0;
v0x1149400_0 .net "tb_match", 0 0, L_0x114beb0;  1 drivers
v0x11494d0_0 .net "tb_mismatch", 0 0, L_0x10f5250;  1 drivers
v0x1149570_0 .net "wavedrom_enable", 0 0, v0x1146ab0_0;  1 drivers
v0x1149640_0 .net "wavedrom_title", 511 0, v0x1146b50_0;  1 drivers
L_0x114ba70 .concat [ 1 1 0 0], L_0x114a610, L_0x1122090;
L_0x114bb30 .concat [ 1 1 0 0], L_0x114a610, L_0x1122090;
L_0x114bbf0 .concat [ 1 1 0 0], L_0x114b8e0, L_0x114ae80;
L_0x114bd00 .concat [ 1 1 0 0], L_0x114a610, L_0x1122090;
L_0x114beb0 .cmp/eeq 2, L_0x114ba70, L_0x114bda0;
S_0x10f1f80 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x10ed320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10f5630 .functor AND 1, v0x11466a0_0, v0x11467e0_0, C4<1>, C4<1>;
L_0x10f5a10 .functor NOT 1, v0x1146560_0, C4<0>, C4<0>, C4<0>;
L_0x10f5df0 .functor NOT 1, v0x1146600_0, C4<0>, C4<0>, C4<0>;
L_0x10f6070 .functor AND 1, L_0x10f5a10, L_0x10f5df0, C4<1>, C4<1>;
L_0x110d9e0 .functor AND 1, L_0x10f6070, v0x11466a0_0, C4<1>, C4<1>;
L_0x1122090 .functor OR 1, L_0x10f5630, L_0x110d9e0, C4<0>, C4<0>;
L_0x1149a90 .functor NOT 1, v0x1146600_0, C4<0>, C4<0>, C4<0>;
L_0x1149b00 .functor OR 1, L_0x1149a90, v0x11467e0_0, C4<0>, C4<0>;
L_0x1149c10 .functor AND 1, v0x11466a0_0, L_0x1149b00, C4<1>, C4<1>;
L_0x1149cd0 .functor NOT 1, v0x1146560_0, C4<0>, C4<0>, C4<0>;
L_0x1149da0 .functor OR 1, L_0x1149cd0, v0x1146600_0, C4<0>, C4<0>;
L_0x1149e10 .functor AND 1, L_0x1149c10, L_0x1149da0, C4<1>, C4<1>;
L_0x1149f90 .functor NOT 1, v0x1146600_0, C4<0>, C4<0>, C4<0>;
L_0x114a000 .functor OR 1, L_0x1149f90, v0x11467e0_0, C4<0>, C4<0>;
L_0x1149f20 .functor AND 1, v0x11466a0_0, L_0x114a000, C4<1>, C4<1>;
L_0x114a190 .functor NOT 1, v0x1146560_0, C4<0>, C4<0>, C4<0>;
L_0x114a290 .functor OR 1, L_0x114a190, v0x11467e0_0, C4<0>, C4<0>;
L_0x114a350 .functor AND 1, L_0x1149f20, L_0x114a290, C4<1>, C4<1>;
L_0x114a500 .functor XNOR 1, L_0x1149e10, L_0x114a350, C4<0>, C4<0>;
v0x10f4b80_0 .net *"_ivl_0", 0 0, L_0x10f5630;  1 drivers
v0x10f4f80_0 .net *"_ivl_12", 0 0, L_0x1149a90;  1 drivers
v0x10f5360_0 .net *"_ivl_14", 0 0, L_0x1149b00;  1 drivers
v0x10f5740_0 .net *"_ivl_16", 0 0, L_0x1149c10;  1 drivers
v0x10f5b20_0 .net *"_ivl_18", 0 0, L_0x1149cd0;  1 drivers
v0x10f5f00_0 .net *"_ivl_2", 0 0, L_0x10f5a10;  1 drivers
v0x10f6180_0 .net *"_ivl_20", 0 0, L_0x1149da0;  1 drivers
v0x1144ad0_0 .net *"_ivl_24", 0 0, L_0x1149f90;  1 drivers
v0x1144bb0_0 .net *"_ivl_26", 0 0, L_0x114a000;  1 drivers
v0x1144c90_0 .net *"_ivl_28", 0 0, L_0x1149f20;  1 drivers
v0x1144d70_0 .net *"_ivl_30", 0 0, L_0x114a190;  1 drivers
v0x1144e50_0 .net *"_ivl_32", 0 0, L_0x114a290;  1 drivers
v0x1144f30_0 .net *"_ivl_36", 0 0, L_0x114a500;  1 drivers
L_0x7f58ddd82018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1144ff0_0 .net *"_ivl_38", 0 0, L_0x7f58ddd82018;  1 drivers
v0x11450d0_0 .net *"_ivl_4", 0 0, L_0x10f5df0;  1 drivers
v0x11451b0_0 .net *"_ivl_6", 0 0, L_0x10f6070;  1 drivers
v0x1145290_0 .net *"_ivl_8", 0 0, L_0x110d9e0;  1 drivers
v0x1145370_0 .net "a", 0 0, v0x1146560_0;  alias, 1 drivers
v0x1145430_0 .net "b", 0 0, v0x1146600_0;  alias, 1 drivers
v0x11454f0_0 .net "c", 0 0, v0x11466a0_0;  alias, 1 drivers
v0x11455b0_0 .net "d", 0 0, v0x11467e0_0;  alias, 1 drivers
v0x1145670_0 .net "out_pos", 0 0, L_0x114a610;  alias, 1 drivers
v0x1145730_0 .net "out_sop", 0 0, L_0x1122090;  alias, 1 drivers
v0x11457f0_0 .net "pos0", 0 0, L_0x1149e10;  1 drivers
v0x11458b0_0 .net "pos1", 0 0, L_0x114a350;  1 drivers
L_0x114a610 .functor MUXZ 1, L_0x7f58ddd82018, L_0x1149e10, L_0x114a500, C4<>;
S_0x1145a30 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x10ed320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1146560_0 .var "a", 0 0;
v0x1146600_0 .var "b", 0 0;
v0x11466a0_0 .var "c", 0 0;
v0x1146740_0 .net "clk", 0 0, v0x1148df0_0;  1 drivers
v0x11467e0_0 .var "d", 0 0;
v0x11468d0_0 .var/2u "fail", 0 0;
v0x1146970_0 .var/2u "fail1", 0 0;
v0x1146a10_0 .net "tb_match", 0 0, L_0x114beb0;  alias, 1 drivers
v0x1146ab0_0 .var "wavedrom_enable", 0 0;
v0x1146b50_0 .var "wavedrom_title", 511 0;
E_0x1101310/0 .event negedge, v0x1146740_0;
E_0x1101310/1 .event posedge, v0x1146740_0;
E_0x1101310 .event/or E_0x1101310/0, E_0x1101310/1;
S_0x1145d60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1145a30;
 .timescale -12 -12;
v0x1145fa0_0 .var/2s "i", 31 0;
E_0x11011b0 .event posedge, v0x1146740_0;
S_0x11460a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1145a30;
 .timescale -12 -12;
v0x11462a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1146380 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1145a30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1146d30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x10ed320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x114a7c0 .functor NOT 1, v0x1146560_0, C4<0>, C4<0>, C4<0>;
L_0x114a850 .functor NOT 1, v0x1146600_0, C4<0>, C4<0>, C4<0>;
L_0x114a9f0 .functor AND 1, v0x11466a0_0, v0x11467e0_0, C4<1>, C4<1>;
L_0x114ac80 .functor AND 1, L_0x114a7c0, L_0x114a850, C4<1>, C4<1>;
L_0x114adc0 .functor AND 1, L_0x114ac80, v0x11466a0_0, C4<1>, C4<1>;
L_0x114ae80 .functor OR 1, L_0x114a9f0, L_0x114adc0, C4<0>, C4<0>;
L_0x114b020 .functor OR 1, L_0x114a850, v0x11467e0_0, C4<0>, C4<0>;
L_0x114b090 .functor AND 1, v0x11466a0_0, L_0x114b020, C4<1>, C4<1>;
L_0x114b1a0 .functor OR 1, L_0x114a7c0, v0x1146600_0, C4<0>, C4<0>;
L_0x114b210 .functor AND 1, L_0x114b090, L_0x114b1a0, C4<1>, C4<1>;
L_0x114b380 .functor OR 1, L_0x114a850, v0x11467e0_0, C4<0>, C4<0>;
L_0x114b3f0 .functor AND 1, v0x11466a0_0, L_0x114b380, C4<1>, C4<1>;
L_0x114b4d0 .functor OR 1, L_0x114a7c0, v0x11467e0_0, C4<0>, C4<0>;
L_0x114b540 .functor AND 1, L_0x114b3f0, L_0x114b4d0, C4<1>, C4<1>;
L_0x114b460 .functor BUFZ 1, L_0x114b210, C4<0>, C4<0>, C4<0>;
L_0x114b680 .functor BUFZ 1, L_0x114b540, C4<0>, C4<0>, C4<0>;
L_0x114b7d0 .functor XNOR 1, L_0x114b460, L_0x114b680, C4<0>, C4<0>;
v0x1146ef0_0 .net *"_ivl_12", 0 0, L_0x114b020;  1 drivers
v0x1146fd0_0 .net *"_ivl_14", 0 0, L_0x114b090;  1 drivers
v0x11470b0_0 .net *"_ivl_16", 0 0, L_0x114b1a0;  1 drivers
v0x11471a0_0 .net *"_ivl_20", 0 0, L_0x114b380;  1 drivers
v0x1147280_0 .net *"_ivl_22", 0 0, L_0x114b3f0;  1 drivers
v0x11473b0_0 .net *"_ivl_24", 0 0, L_0x114b4d0;  1 drivers
v0x1147490_0 .net *"_ivl_32", 0 0, L_0x114b7d0;  1 drivers
L_0x7f58ddd82060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1147550_0 .net *"_ivl_34", 0 0, L_0x7f58ddd82060;  1 drivers
v0x1147630_0 .net *"_ivl_6", 0 0, L_0x114ac80;  1 drivers
v0x11477a0_0 .net "a", 0 0, v0x1146560_0;  alias, 1 drivers
v0x1147840_0 .net "and1", 0 0, L_0x114a9f0;  1 drivers
v0x1147900_0 .net "and2", 0 0, L_0x114adc0;  1 drivers
v0x11479c0_0 .net "b", 0 0, v0x1146600_0;  alias, 1 drivers
v0x1147ab0_0 .net "c", 0 0, v0x11466a0_0;  alias, 1 drivers
v0x1147ba0_0 .net "d", 0 0, v0x11467e0_0;  alias, 1 drivers
v0x1147c90_0 .net "not_a", 0 0, L_0x114a7c0;  1 drivers
v0x1147d50_0 .net "not_b", 0 0, L_0x114a850;  1 drivers
v0x1147f20_0 .net "out_pos", 0 0, L_0x114b8e0;  alias, 1 drivers
v0x1147fe0_0 .net "out_sop", 0 0, L_0x114ae80;  alias, 1 drivers
v0x11480a0_0 .net "pos0", 0 0, L_0x114b460;  1 drivers
v0x1148160_0 .net "pos1", 0 0, L_0x114b680;  1 drivers
v0x1148220_0 .net "pos_and1", 0 0, L_0x114b210;  1 drivers
v0x11482e0_0 .net "pos_and2", 0 0, L_0x114b540;  1 drivers
L_0x114b8e0 .functor MUXZ 1, L_0x7f58ddd82060, L_0x114b460, L_0x114b7d0, C4<>;
S_0x1148460 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x10ed320;
 .timescale -12 -12;
E_0x10e99f0 .event anyedge, v0x1149250_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1149250_0;
    %nor/r;
    %assign/vec4 v0x1149250_0, 0;
    %wait E_0x10e99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1145a30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11468d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1146970_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1145a30;
T_4 ;
    %wait E_0x1101310;
    %load/vec4 v0x1146a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11468d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1145a30;
T_5 ;
    %wait E_0x11011b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %wait E_0x11011b0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %wait E_0x11011b0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %wait E_0x11011b0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %wait E_0x11011b0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %wait E_0x11011b0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %wait E_0x11011b0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %wait E_0x11011b0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %wait E_0x11011b0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %wait E_0x11011b0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %wait E_0x11011b0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %wait E_0x11011b0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %wait E_0x11011b0;
    %load/vec4 v0x11468d0_0;
    %store/vec4 v0x1146970_0, 0, 1;
    %fork t_1, S_0x1145d60;
    %jmp t_0;
    .scope S_0x1145d60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1145fa0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1145fa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x11011b0;
    %load/vec4 v0x1145fa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1145fa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1145fa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1145a30;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1101310;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x11467e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11466a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1146600_0, 0;
    %assign/vec4 v0x1146560_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x11468d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1146970_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x10ed320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1148df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1149250_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x10ed320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1148df0_0;
    %inv;
    %store/vec4 v0x1148df0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x10ed320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1146740_0, v0x11494d0_0, v0x1148c10_0, v0x1148cb0_0, v0x1148d50_0, v0x1148e90_0, v0x1149110_0, v0x1149070_0, v0x1148fd0_0, v0x1148f30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x10ed320;
T_9 ;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x10ed320;
T_10 ;
    %wait E_0x1101310;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11491b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11491b0_0, 4, 32;
    %load/vec4 v0x1149400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11491b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11491b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11491b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1149110_0;
    %load/vec4 v0x1149110_0;
    %load/vec4 v0x1149070_0;
    %xor;
    %load/vec4 v0x1149110_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11491b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11491b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1148fd0_0;
    %load/vec4 v0x1148fd0_0;
    %load/vec4 v0x1148f30_0;
    %xor;
    %load/vec4 v0x1148fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11491b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x11491b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11491b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/machine/ece241_2013_q2/iter0/response0/top_module.sv";
