#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; hr_CNTR_CounterUDB
hr_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
hr_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
hr_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
hr_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
hr_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
hr_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
hr_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
hr_CNTR_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
hr_CNTR_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
hr_CNTR_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
hr_CNTR_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
hr_CNTR_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
hr_CNTR_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
hr_CNTR_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
hr_CNTR_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
hr_CNTR_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
hr_CNTR_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x67
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
hr_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST

; dbnc_CLK
dbnc_CLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
dbnc_CLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
dbnc_CLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
dbnc_CLK__CFG2_SRC_SEL_MASK EQU 0x07
dbnc_CLK__INDEX EQU 0x01
dbnc_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
dbnc_CLK__PM_ACT_MSK EQU 0x02
dbnc_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
dbnc_CLK__PM_STBY_MSK EQU 0x02

; min_CNTR_CounterUDB
min_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
min_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
min_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
min_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
min_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
min_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
min_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
min_CNTR_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
min_CNTR_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
min_CNTR_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
min_CNTR_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
min_CNTR_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
min_CNTR_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
min_CNTR_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
min_CNTR_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
min_CNTR_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
min_CNTR_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x67
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
min_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST

; sec_CNTR_CounterUDB
sec_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
sec_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
sec_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
sec_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
sec_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
sec_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
sec_CNTR_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
sec_CNTR_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
sec_CNTR_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
sec_CNTR_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
sec_CNTR_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
sec_CNTR_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
sec_CNTR_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
sec_CNTR_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
sec_CNTR_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
sec_CNTR_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
sec_CNTR_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x67
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
sec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST

; timer_CLK
timer_CLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_CLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_CLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_CLK__CFG2_SRC_SEL_MASK EQU 0x07
timer_CLK__INDEX EQU 0x00
timer_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_CLK__PM_ACT_MSK EQU 0x01
timer_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_CLK__PM_STBY_MSK EQU 0x01

; Timer_TimerHW
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; stopTimer_ISR
stopTimer_ISR__ES2_PATCH EQU 0
stopTimer_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
stopTimer_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
stopTimer_ISR__INTC_MASK EQU 0x04
stopTimer_ISR__INTC_NUMBER EQU 2
stopTimer_ISR__INTC_PRIOR_NUM EQU 7
stopTimer_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR2
stopTimer_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
stopTimer_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
stopTimer_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x04)

; tenthSec_CNTR_CounterUDB
tenthSec_CNTR_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
tenthSec_CNTR_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB15_A0
tenthSec_CNTR_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB15_A1
tenthSec_CNTR_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
tenthSec_CNTR_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB15_D0
tenthSec_CNTR_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB15_D1
tenthSec_CNTR_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
tenthSec_CNTR_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
tenthSec_CNTR_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB15_F0
tenthSec_CNTR_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB15_F1
tenthSec_CNTR_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
tenthSec_CNTR_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__2__MASK EQU 0x04
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__2__POS EQU 2
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x07
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
tenthSec_CNTR_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x67
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
tenthSec_CNTR_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST

; readyTimer_ISR
readyTimer_ISR__ES2_PATCH EQU 0
readyTimer_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
readyTimer_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
readyTimer_ISR__INTC_MASK EQU 0x01
readyTimer_ISR__INTC_NUMBER EQU 0
readyTimer_ISR__INTC_PRIOR_NUM EQU 7
readyTimer_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
readyTimer_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
readyTimer_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
readyTimer_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; startTimer_ISR
startTimer_ISR__ES2_PATCH EQU 0
startTimer_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
startTimer_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
startTimer_ISR__INTC_MASK EQU 0x02
startTimer_ISR__INTC_NUMBER EQU 1
startTimer_ISR__INTC_PRIOR_NUM EQU 7
startTimer_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
startTimer_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
startTimer_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
startTimer_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; upPosition_PIN
upPosition_PIN__0__MASK EQU 0x01
upPosition_PIN__0__PC EQU CYREG_PRT0_PC0
upPosition_PIN__0__PORT EQU 0
upPosition_PIN__0__SHIFT EQU 0
upPosition_PIN__AG EQU CYREG_PRT0_AG
upPosition_PIN__AMUX EQU CYREG_PRT0_AMUX
upPosition_PIN__BIE EQU CYREG_PRT0_BIE
upPosition_PIN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
upPosition_PIN__BYP EQU CYREG_PRT0_BYP
upPosition_PIN__CTL EQU CYREG_PRT0_CTL
upPosition_PIN__DM0 EQU CYREG_PRT0_DM0
upPosition_PIN__DM1 EQU CYREG_PRT0_DM1
upPosition_PIN__DM2 EQU CYREG_PRT0_DM2
upPosition_PIN__DR EQU CYREG_PRT0_DR
upPosition_PIN__INP_DIS EQU CYREG_PRT0_INP_DIS
upPosition_PIN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
upPosition_PIN__LCD_EN EQU CYREG_PRT0_LCD_EN
upPosition_PIN__MASK EQU 0x01
upPosition_PIN__PORT EQU 0
upPosition_PIN__PRT EQU CYREG_PRT0_PRT
upPosition_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
upPosition_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
upPosition_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
upPosition_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
upPosition_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
upPosition_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
upPosition_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
upPosition_PIN__PS EQU CYREG_PRT0_PS
upPosition_PIN__SHIFT EQU 0
upPosition_PIN__SLW EQU CYREG_PRT0_SLW

; downPosition_PIN
downPosition_PIN__0__MASK EQU 0x01
downPosition_PIN__0__PC EQU CYREG_PRT3_PC0
downPosition_PIN__0__PORT EQU 3
downPosition_PIN__0__SHIFT EQU 0
downPosition_PIN__AG EQU CYREG_PRT3_AG
downPosition_PIN__AMUX EQU CYREG_PRT3_AMUX
downPosition_PIN__BIE EQU CYREG_PRT3_BIE
downPosition_PIN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
downPosition_PIN__BYP EQU CYREG_PRT3_BYP
downPosition_PIN__CTL EQU CYREG_PRT3_CTL
downPosition_PIN__DM0 EQU CYREG_PRT3_DM0
downPosition_PIN__DM1 EQU CYREG_PRT3_DM1
downPosition_PIN__DM2 EQU CYREG_PRT3_DM2
downPosition_PIN__DR EQU CYREG_PRT3_DR
downPosition_PIN__INP_DIS EQU CYREG_PRT3_INP_DIS
downPosition_PIN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
downPosition_PIN__LCD_EN EQU CYREG_PRT3_LCD_EN
downPosition_PIN__MASK EQU 0x01
downPosition_PIN__PORT EQU 3
downPosition_PIN__PRT EQU CYREG_PRT3_PRT
downPosition_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
downPosition_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
downPosition_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
downPosition_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
downPosition_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
downPosition_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
downPosition_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
downPosition_PIN__PS EQU CYREG_PRT3_PS
downPosition_PIN__SHIFT EQU 0
downPosition_PIN__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CY_VERSION LIT 'PSoC Creator  3.1 SP1'
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 LIT '5.0'
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 LIT '5.0'
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 LIT '5.0'
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 LIT '5.0'
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
