#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Aug 17 14:04:18 2022
# Process ID: 18728
# Current directory: C:/Users/212581463/work/labs_2021_2/lab7b/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6588 C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.xpr
# Log file: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/vivado.log
# Journal file: C:/Users/212581463/work/labs_2021_2/lab7b/vivado\vivado.jou
# Running On: GBL6BRV2E, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 6, Host memory: 68466 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1245.703 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- jhu.edu:user:full_radio:1.0 - full_radio_0
Adding component instance block -- jhuapl.edu:user:lowlevel_dac_intfc:1.1 - lowlevel_dac_intfc_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Successfully read diagram <design_1> from block design file <C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1245.703 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0
endgroup
delete_bd_objs [get_bd_intf_nets dds_compiler_0_M_AXIS_DATA]
set_property location {4 997 597} [get_bd_cells axis_broadcaster_0]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/S_AXIS] [get_bd_intf_pins full_radio_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins lowlevel_dac_intfc_0/data_in]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXIS] [get_bd_intf_pins lowlevel_dac_intfc_0/data_in]
connect_bd_net [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_broadcaster_0/aresetn] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {4 1069 232} [get_bd_cells axis_data_fifo_0]
set_property location {4 1106 477} [get_bd_cells axis_broadcaster_0]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axis_broadcaster_0/M01_AXIS]
delete_bd_objs [get_bd_intf_nets axis_broadcaster_0_M01_AXIS] [get_bd_cells axis_data_fifo_0]
create_peripheral ge.com user alex_fifo 1.0 -dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core ge.com:user:alex_fifo:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core ge.com:user:alex_fifo:1.0]
write_peripheral [ipx::find_open_core ge.com:user:alex_fifo:1.0]
set_property  ip_repo_paths  {C:/Users/212581463/work/labs_2021_2/lab7b/vivado/../ip_repo/alex_fifo_1.0 C:/Users/212581463/work/labs_2021_2/lab7b/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name edit_alex_fifo_v1_0 -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/../ip_repo c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1365.266 ; gain = 34.707
update_compile_order -fileset sources_1
create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name axis_data_fifo_0 -dir c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/src
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.FIFO_DEPTH {1024}] [get_ips axis_data_fifo_0]
generate_target {instantiation_template} [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_data_fifo_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_data_fifo_0'...
catch { config_ip_cache -export [get_ips -all axis_data_fifo_0] }
export_ip_user_files -of_objects [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
launch_runs axis_data_fifo_0_synth_1 -jobs 6
[Wed Aug 17 14:31:51 2022] Launched axis_data_fifo_0_synth_1...
Run output will be captured here: c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.runs/axis_data_fifo_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -directory c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.ip_user_files/sim_scripts -ip_user_files_dir c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.ip_user_files -ipstatic_source_dir c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.cache/compile_simlib/modelsim} {questa=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.cache/compile_simlib/questa} {riviera=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.cache/compile_simlib/riviera} {activehdl=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project radio_periph_lab
current_project edit_alex_fifo_v1_0
current_project radio_periph_lab
ipx::edit_ip_in_project -upgrade true -name full_radio_v1_0_project -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/full_radio_v1_0_project c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/full_radio/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/full_radio_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-8049] The IP file 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/full_radio/src/fir_compiler_0/fir_compiler_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:users/212581463/work/labs_2021_2/lab6/radio_periph_lab-main/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.gen/sources_1/ip/fir_compiler_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/full_radio/src/fir_compiler_1/fir_compiler_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:users/212581463/work/labs_2021_2/lab6/radio_periph_lab-main/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.gen/sources_1/ip/fir_compiler_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/full_radio/src/dds_compiler_1/dds_compiler_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:users/212581463/work/labs_2021_2/lab6/radio_periph_lab-main/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.gen/sources_1/ip/dds_compiler_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/full_radio/src/dds_compiler_0/dds_compiler_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:users/212581463/work/labs_2021_2/lab6/radio_periph_lab-main/vivado/radio_periph_lab.tmp/full_radio_v1_0_project/full_radio_v1_0_project.gen/sources_1/ip/dds_compiler_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1425.699 ; gain = 46.969
update_compile_order -fileset sources_1
current_project edit_alex_fifo_v1_0
create_peripheral ge.com user simple_fifo 1.0 -dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/../ip_repo
add_peripheral_interface S00_AXIS_LITE -interface_mode slave -axi_type lite [ipx::find_open_core ge.com:user:simple_fifo:1.0]
add_peripheral_interface S00_AXIS_STREAM -interface_mode slave -axi_type stream [ipx::find_open_core ge.com:user:simple_fifo:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core ge.com:user:simple_fifo:1.0]
write_peripheral [ipx::find_open_core ge.com:user:simple_fifo:1.0]
current_project radio_periph_lab
set_property  ip_repo_paths  {C:/Users/212581463/work/labs_2021_2/lab7b/vivado/../ip_repo/simple_fifo_1.0 C:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0 C:/Users/212581463/work/labs_2021_2/lab7b/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name edit_simple_fifo_v1_0 -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/../ip_repo c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name axis_data_fifo_0 -dir c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.FIFO_DEPTH {1024} CONFIG.HAS_TLAST {0} CONFIG.HAS_WR_DATA_COUNT {0} CONFIG.HAS_RD_DATA_COUNT {1}] [get_ips axis_data_fifo_0]
generate_target {instantiation_template} [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_data_fifo_0'...
generate_target all [get_files  c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_data_fifo_0'...
catch { config_ip_cache -export [get_ips -all axis_data_fifo_0] }
export_ip_user_files -of_objects [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
launch_runs axis_data_fifo_0_synth_1 -jobs 6
[Wed Aug 17 14:58:00 2022] Launched axis_data_fifo_0_synth_1...
Run output will be captured here: c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.runs/axis_data_fifo_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -directory c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.ip_user_files/sim_scripts -ip_user_files_dir c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.ip_user_files -ipstatic_source_dir c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.cache/compile_simlib/modelsim} {questa=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.cache/compile_simlib/questa} {riviera=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.cache/compile_simlib/riviera} {activehdl=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
current_project radio_periph_lab
report_ip_status -name ip_status 
upgrade_ip -vlnv jhu.edu:user:full_radio:1.0 [get_ips  design_1_full_radio_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_full_radio_0_0 to use current project options
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/212581463/work/labs_2021_2/lab7b/vivado/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1555.547 ; gain = 36.621
export_ip_user_files -of_objects [get_ips design_1_full_radio_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /lowlevel_dac_intfc_0/data_in(2) and /axis_broadcaster_0/M00_AXIS(4)
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/lowlevel_dac_intfc_0/data_word'(16) to pin: '/axis_broadcaster_0/m_axis_tdata'(32) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/lowlevel_dac_intfc_0/data_word'(16) to pin: '/axis_broadcaster_0/m_axis_tdata'(32) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block full_radio_0 .
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_broadcaster_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:47 ; elapsed = 00:01:38 . Memory (MB): peak = 1890.719 ; gain = 335.172
catch { config_ip_cache -export [get_ips -all design_1_full_radio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_0, cache-ID = 0952b3c9be1c2ad1; cache size = 25.575 MB.
config_ip_cache: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1890.719 ; gain = 0.000
catch { [ delete_ip_run [get_ips -all design_1_system_ila_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_axis_broadcaster_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e535202d6e52b00a; cache size = 25.575 MB.
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_full_radio_0_0_synth_1 design_1_axis_broadcaster_0_0_synth_1 -jobs 6
[Wed Aug 17 16:20:54 2022] Launched design_1_full_radio_0_0_synth_1, design_1_axis_broadcaster_0_0_synth_1...
Run output will be captured here:
design_1_full_radio_0_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_full_radio_0_0_synth_1/runme.log
design_1_axis_broadcaster_0_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_axis_broadcaster_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
delete_bd_objs [get_bd_cells microblaze_0]
report_ip_status -name ip_status 
startgroup
endgroup
startgroup
endgroup
delete_bd_objs [get_bd_intf_nets full_radio_0_m_axis] [get_bd_cells axis_broadcaster_0]
connect_bd_intf_net [get_bd_intf_pins full_radio_0/m_axis] [get_bd_intf_pins lowlevel_dac_intfc_0/data_in]
current_project edit_simple_fifo_v1_0
current_project full_radio_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/full_radio/component.xml' ignored by IP packager.
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\full_radio\jhu.edu_user_full_radio_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo'
current_project radio_periph_lab
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo'.
report_ip_status -name ip_status
current_project edit_simple_fifo_v1_0
current_project radio_periph_lab
upgrade_ip -vlnv jhu.edu:user:full_radio:1.0 [get_ips  design_1_full_radio_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_full_radio_0_0 (full_radio_v1.0 1.0) from revision 9 to revision 10
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/212581463/work/labs_2021_2/lab7b/vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_full_radio_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /lowlevel_dac_intfc_0/data_in(2) and /full_radio_0/m_axis(4)
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/lowlevel_dac_intfc_0/data_word'(16) to pin: '/full_radio_0/m_axis_tdata'(32) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/lowlevel_dac_intfc_0/data_word'(16) to pin: '/full_radio_0/m_axis_tdata'(32) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block full_radio_0 .
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 2013.367 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_full_radio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_0, cache-ID = 0952b3c9be1c2ad1; cache size = 31.424 MB.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2013.367 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e535202d6e52b00a; cache size = 31.424 MB.
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_full_radio_0_0_synth_1 -jobs 6
[Wed Aug 17 17:16:46 2022] Launched design_1_full_radio_0_0_synth_1...
Run output will be captured here: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_full_radio_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project edit_simple_fifo_v1_0
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/hdl/simple_fifo_v1_0_S00_AXIS_STREAM.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/hdl/simple_fifo_v1_0_S00_AXIS_STREAM.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/hdl/simple_fifo_v1_0_S00_AXIS_STREAM.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5898] Updating the required XPM macros from '' to 'XPM_CDC,XPM_FIFO'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/hdl/simple_fifo_v1_0_S00_AXIS_STREAM.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXIS_LITE': References existing memory map 'S00_AXIS_LITE'.
set_property type synthesis [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
set_property type simulation [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\simple_fifo_1.0\ge.com_user_simple_fifo_1.0.zip} [ipx::current_core]
current_project edit_alex_fifo_v1_0
close_project
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\simple_fifo_1.0\ge.com_user_simple_fifo_1.0.zip} [ipx::current_core]
startgroup
current_project radio_periph_lab
create_bd_cell -type ip -vlnv ge.com:user:simple_fifo:1.0 simple_fifo_0
endgroup
set_property location {3 791 682} [get_bd_cells simple_fifo_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M02_AXI] [get_bd_intf_pins simple_fifo_0/S00_AXIS_LITE]
connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_stream_tdata] [get_bd_pins full_radio_0/m_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin </simple_fifo_0/s00_axis_stream_tdata> is being overridden by the user with net <full_radio_0_m_axis_tdata>. This pin will not be connected as a part of interface connection <S00_AXIS_STREAM>.
WARNING: [BD 41-1306] The connection to interface pin </full_radio_0/m_axis_tdata> is being overridden by the user with net <full_radio_0_m_axis_tdata>. This pin will not be connected as a part of interface connection <m_axis>.
connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_stream_tvalid] [get_bd_pins full_radio_0/m_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </simple_fifo_0/s00_axis_stream_tvalid> is being overridden by the user with net <full_radio_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <S00_AXIS_STREAM>.
WARNING: [BD 41-1306] The connection to interface pin </full_radio_0/m_axis_tvalid> is being overridden by the user with net <full_radio_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <m_axis>.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_stream_tvalid] [get_bd_pins full_radio_0/m_axis_tvalid]'
delete_bd_objs [get_bd_intf_nets axis_broadcaster_0_M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins full_radio_0/m_axis] [get_bd_intf_pins simple_fifo_0/S00_AXIS_STREAM]
delete_bd_objs [get_bd_nets full_radio_0_m_axis_tdata]
delete_bd_objs [get_bd_intf_nets full_radio_0_m_axis]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0
endgroup
set_property location {3.5 1042 471} [get_bd_cells axis_broadcaster_0]
connect_bd_intf_net [get_bd_intf_pins full_radio_0/m_axis] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins lowlevel_dac_intfc_0/data_in]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXIS] [get_bd_intf_pins axis_broadcaster_0/M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M01_AXIS] [get_bd_intf_pins simple_fifo_0/S00_AXIS_STREAM]
connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_stream_aclk] [get_bd_pins simple_fifo_0/s00_axis_lite_aclk]
connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_stream_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_lite_aresetn] [get_bd_pins simple_fifo_0/s00_axis_stream_aresetn]
connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_stream_aresetn] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_broadcaster_0/aresetn] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (125 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/M02_ACLK]
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/synth_1/design_1_wrapper.dcp to C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/utils_1/imports/synth_1 and adding it to utils fileset
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
CRITICAL WARNING: [BD 41-1356] Slave segment </simple_fifo_0/S00_AXIS_LITE/S00_AXIS_LITE_reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /lowlevel_dac_intfc_0/data_in(2) and /axis_broadcaster_0/M00_AXIS(4)
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/lowlevel_dac_intfc_0/data_word'(16) to pin: '/axis_broadcaster_0/m_axis_tdata'(32) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/lowlevel_dac_intfc_0/data_word'(16) to pin: '/axis_broadcaster_0/m_axis_tdata'(32) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_broadcaster_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_mmu .
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e535202d6e52b00a; cache size = 37.215 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axis_broadcaster_0_0, cache-ID = a853deec5d12b1fc; cache size = 37.215 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_0, cache-ID = 0952b3c9be1c2ad1; cache size = 37.215 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2051.824 ; gain = 0.000
[Wed Aug 17 17:49:46 2022] Launched design_1_xbar_0_synth_1, design_1_s00_mmu_0_synth_1, design_1_simple_fifo_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_xbar_0_synth_1/runme.log
design_1_s00_mmu_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_s00_mmu_0_synth_1/runme.log
design_1_simple_fifo_0_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1/runme.log
synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/synth_1/runme.log
[Wed Aug 17 17:49:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:02:07 . Memory (MB): peak = 2053.477 ; gain = 15.285
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Aug 17 17:50:14 2022] Launched design_1_xbar_0_synth_1, design_1_s00_mmu_0_synth_1, design_1_simple_fifo_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_xbar_0_synth_1/runme.log
design_1_s00_mmu_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_s00_mmu_0_synth_1/runme.log
design_1_simple_fifo_0_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1/runme.log
synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/synth_1/runme.log
[Wed Aug 17 17:50:15 2022] Launched impl_1...
Run output will be captured here: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2053.477 ; gain = 0.000
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Aug 17 17:50:52 2022] Launched design_1_xbar_0_synth_1, design_1_s00_mmu_0_synth_1, design_1_simple_fifo_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_xbar_0_synth_1/runme.log
design_1_s00_mmu_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_s00_mmu_0_synth_1/runme.log
design_1_simple_fifo_0_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1/runme.log
synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/synth_1/runme.log
[Wed Aug 17 17:50:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2053.477 ; gain = 0.000
current_project edit_simple_fifo_v1_0
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/hdl/simple_fifo_v1_0_S00_AXIS_STREAM.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/component.xml' ignored by IP packager.
CRITICAL WARNING: [IP_Flow 19-4835] Multiple IP ports (s00_axis_stream_tlast s00_axis_stream_tstrb) were removed from the interface 'S00_AXIS_STREAM'. Please review the IP interface 'S00_AXIS_STREAM'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXIS_LITE': References existing memory map 'S00_AXIS_LITE'.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\simple_fifo_1.0\ge.com_user_simple_fifo_1.0.zip} [ipx::current_core]
current_project radio_periph_lab
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo'.
report_ip_status -name ip_status
current_project edit_simple_fifo_v1_0
current_project radio_periph_lab
upgrade_ip -vlnv ge.com:user:simple_fifo:1.0 [get_ips  design_1_simple_fifo_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_simple_fifo_0_0 (simple_fifo_v1.0 1.0) from revision 1 to revision 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axis_stream_tlast'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axis_stream_tstrb'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_simple_fifo_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_simple_fifo_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/212581463/work/labs_2021_2/lab7b/vivado/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/212581463/work/labs_2021_2/lab7b/vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_simple_fifo_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </simple_fifo_0/S00_AXIS_LITE/S00_AXIS_LITE_reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_125M'
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /lowlevel_dac_intfc_0/data_in(2) and /axis_broadcaster_0/M00_AXIS(4)
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/lowlevel_dac_intfc_0/data_word'(16) to pin: '/axis_broadcaster_0/m_axis_tdata'(32) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/lowlevel_dac_intfc_0/data_word'(16) to pin: '/axis_broadcaster_0/m_axis_tdata'(32) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_mmu .
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:38 ; elapsed = 00:01:33 . Memory (MB): peak = 2096.930 ; gain = 43.453
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_0, cache-ID = 0952b3c9be1c2ad1; cache size = 38.427 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.930 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_simple_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e535202d6e52b00a; cache size = 38.427 MB.
catch { config_ip_cache -export [get_ips -all design_1_s00_mmu_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_mmu_0, cache-ID = ed25886839f4a9b5; cache size = 38.427 MB.
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_simple_fifo_0_0_synth_1 -jobs 6
[Wed Aug 17 18:02:36 2022] Launched design_1_simple_fifo_0_0_synth_1...
Run output will be captured here: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
assign_bd_address
Slave segment '/simple_fifo_0/S00_AXIS_LITE/S00_AXIS_LITE_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /lowlevel_dac_intfc_0/data_in(2) and /axis_broadcaster_0/M00_AXIS(4)
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2101.254 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.channels {2}] [get_bd_cells lowlevel_dac_intfc_0]
endgroup
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2101.254 ; gain = 0.000
startgroup
endgroup
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 2101.254 ; gain = 0.000
current_project edit_simple_fifo_v1_0
current_project radio_periph_lab
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block lowlevel_dac_intfc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 2161.484 ; gain = 12.914
catch { config_ip_cache -export [get_ips -all design_1_lowlevel_dac_intfc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_0, cache-ID = 0952b3c9be1c2ad1; cache size = 38.910 MB.
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2161.484 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e535202d6e52b00a; cache size = 38.910 MB.
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xbar_0_synth_1 design_1_lowlevel_dac_intfc_0_0_synth_1 -jobs 6
[Wed Aug 17 18:15:07 2022] Launched design_1_xbar_0_synth_1, design_1_lowlevel_dac_intfc_0_0_synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_xbar_0_synth_1/runme.log
design_1_lowlevel_dac_intfc_0_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_lowlevel_dac_intfc_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2161.484 ; gain = 0.000
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.S_TUSER_WIDTH.VALUE_SRC USER CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC USER CONFIG.HAS_TSTRB.VALUE_SRC USER CONFIG.TDEST_WIDTH.VALUE_SRC USER CONFIG.M_TUSER_WIDTH.VALUE_SRC USER CONFIG.TID_WIDTH.VALUE_SRC USER CONFIG.HAS_TREADY.VALUE_SRC USER CONFIG.HAS_TKEEP.VALUE_SRC USER] [get_bd_cells axis_broadcaster_0]
endgroup
startgroup
endgroup
startgroup
endgroup
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2161.484 ; gain = 0.000
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:01:10 . Memory (MB): peak = 2187.219 ; gain = 25.734
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_0, cache-ID = 0952b3c9be1c2ad1; cache size = 39.549 MB.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2187.219 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e535202d6e52b00a; cache size = 39.549 MB.
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Aug 17 18:26:43 2022] Launched synth_1...
Run output will be captured here: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/synth_1/runme.log
[Wed Aug 17 18:26:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/impl_1/runme.log
startgroup
endgroup
set_property offset 0x43C10000 [get_bd_addr_segs {processing_system7_0/Data/SEG_simple_fifo_0_S00_AXIS_LITE_reg}]
open_bd_design {C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name simple_fifo_v1_0_project -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2206.215 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2206.215 ; gain = 0.000
current_project edit_simple_fifo_v1_0
current_project simple_fifo_v1_0_project
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src
create_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2261.770 ; gain = 55.555
set_property -dict [list CONFIG.C_PROBE3_WIDTH {32} CONFIG.C_PROBE2_WIDTH {32} CONFIG.C_DATA_DEPTH {8192} CONFIG.C_NUM_OF_PROBES {4} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_ADV_TRIGGER {true} CONFIG.C_PROBE3_MU_CNT {2} CONFIG.C_PROBE2_MU_CNT {2} CONFIG.C_PROBE1_MU_CNT {2} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_ips ila_0]
generate_target {instantiation_template} [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2261.770 ; gain = 0.000
generate_target all [get_files  c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2261.770 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 6
[Wed Aug 17 22:34:35 2022] Launched ila_0_synth_1...
Run output will be captured here: c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/ila_0/ila_0.xci] -directory c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\simple_fifo_1.0\hdl\simple_fifo_v1_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\simple_fifo_1.0\hdl\simple_fifo_v1_0_S00_AXIS_LITE.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\simple_fifo_1.0\hdl\simple_fifo_v1_0.vhd:]
current_project edit_simple_fifo_v1_0
current_project simple_fifo_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5898] Updating the required XPM macros from 'XPM_CDC,XPM_FIFO' to 'XPM_CDC,XPM_FIFO,XPM_MEMORY'
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXIS_LITE': References existing memory map 'S00_AXIS_LITE'.
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\simple_fifo_1.0\ge.com_user_simple_fifo_1.0.zip} [ipx::current_core]
current_project edit_simple_fifo_v1_0
close_project
current_project radio_periph_lab
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.309 ; gain = 0.000
report_ip_status -name ip_status
current_project simple_fifo_v1_0_project
current_project radio_periph_lab
upgrade_ip -vlnv ge.com:user:simple_fifo:1.0 [get_ips  design_1_simple_fifo_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_simple_fifo_0_0 (simple_fifo_v1.0 1.0) from revision 4 to revision 5
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/212581463/work/labs_2021_2/lab7b/vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_simple_fifo_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
Wrote  : <C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_fifo_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:49 ; elapsed = 00:01:57 . Memory (MB): peak = 2348.980 ; gain = 34.672
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_0, cache-ID = 0952b3c9be1c2ad1; cache size = 39.549 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2374.961 ; gain = 25.980
catch { config_ip_cache -export [get_ips -all design_1_simple_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e535202d6e52b00a; cache size = 39.549 MB.
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_simple_fifo_0_0_synth_1 -jobs 6
[Wed Aug 17 22:55:59 2022] Launched design_1_simple_fifo_0_0_synth_1...
Run output will be captured here: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
Exporting to file c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
catch { config_ip_cache -export [get_ips -all design_1_simple_fifo_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_simple_fifo_0_0_synth_1 -jobs 6
[Wed Aug 17 22:57:55 2022] Launched design_1_simple_fifo_0_0_synth_1...
Run output will be captured here: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Aug 17 22:59:31 2022] Launched design_1_simple_fifo_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_simple_fifo_0_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1/runme.log
synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/synth_1/runme.log
[Wed Aug 17 22:59:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/impl_1/runme.log
current_project simple_fifo_v1_0_project
current_project radio_periph_lab
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Aug 17 23:01:38 2022] Launched design_1_simple_fifo_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_simple_fifo_0_0_synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1/runme.log
synth_1: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/synth_1/runme.log
[Wed Aug 17 23:01:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-16:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:3042 to hw_server at TCP:localhost:3121.
connect_hw_server: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 2391.059 ; gain = 6.824
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-16:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Failed to connect cs_server at TCP:localhost:3042 to hw_server at TCP:localhost:3121.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2391.059 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 18 17:45:25 2022...
