#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* B */
B__0__DR EQU CYREG_GPIO_PRT1_DR
B__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
B__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
B__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
B__0__HSIOM_MASK EQU 0x0000F000
B__0__HSIOM_SHIFT EQU 12
B__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
B__0__INTR EQU CYREG_GPIO_PRT1_INTR
B__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
B__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
B__0__MASK EQU 0x08
B__0__PC EQU CYREG_GPIO_PRT1_PC
B__0__PC2 EQU CYREG_GPIO_PRT1_PC2
B__0__PORT EQU 1
B__0__PS EQU CYREG_GPIO_PRT1_PS
B__0__SHIFT EQU 3
B__DR EQU CYREG_GPIO_PRT1_DR
B__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
B__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
B__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
B__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
B__INTR EQU CYREG_GPIO_PRT1_INTR
B__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
B__INTSTAT EQU CYREG_GPIO_PRT1_INTR
B__MASK EQU 0x08
B__PC EQU CYREG_GPIO_PRT1_PC
B__PC2 EQU CYREG_GPIO_PRT1_PC2
B__PORT EQU 1
B__PS EQU CYREG_GPIO_PRT1_PS
B__SHIFT EQU 3

/* G */
G__0__DR EQU CYREG_GPIO_PRT1_DR
G__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
G__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
G__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
G__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
G__0__HSIOM_MASK EQU 0x00000F00
G__0__HSIOM_SHIFT EQU 8
G__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
G__0__INTR EQU CYREG_GPIO_PRT1_INTR
G__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
G__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
G__0__MASK EQU 0x04
G__0__PC EQU CYREG_GPIO_PRT1_PC
G__0__PC2 EQU CYREG_GPIO_PRT1_PC2
G__0__PORT EQU 1
G__0__PS EQU CYREG_GPIO_PRT1_PS
G__0__SHIFT EQU 2
G__DR EQU CYREG_GPIO_PRT1_DR
G__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
G__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
G__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
G__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
G__INTR EQU CYREG_GPIO_PRT1_INTR
G__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
G__INTSTAT EQU CYREG_GPIO_PRT1_INTR
G__MASK EQU 0x04
G__PC EQU CYREG_GPIO_PRT1_PC
G__PC2 EQU CYREG_GPIO_PRT1_PC2
G__PORT EQU 1
G__PS EQU CYREG_GPIO_PRT1_PS
G__SHIFT EQU 2

/* R */
R__0__DR EQU CYREG_GPIO_PRT0_DR
R__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
R__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
R__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
R__0__HSIOM_MASK EQU 0x0F000000
R__0__HSIOM_SHIFT EQU 24
R__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
R__0__INTR EQU CYREG_GPIO_PRT0_INTR
R__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
R__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
R__0__MASK EQU 0x40
R__0__PC EQU CYREG_GPIO_PRT0_PC
R__0__PC2 EQU CYREG_GPIO_PRT0_PC2
R__0__PORT EQU 0
R__0__PS EQU CYREG_GPIO_PRT0_PS
R__0__SHIFT EQU 6
R__DR EQU CYREG_GPIO_PRT0_DR
R__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
R__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
R__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
R__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
R__INTR EQU CYREG_GPIO_PRT0_INTR
R__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
R__INTSTAT EQU CYREG_GPIO_PRT0_INTR
R__MASK EQU 0x40
R__PC EQU CYREG_GPIO_PRT0_PC
R__PC2 EQU CYREG_GPIO_PRT0_PC2
R__PORT EQU 0
R__PS EQU CYREG_GPIO_PRT0_PS
R__SHIFT EQU 6

/* I2C_SCB */
I2C_SCB__CTRL EQU CYREG_SCB_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB_INTR_S_SET
I2C_SCB__INTR_TX EQU CYREG_SCB_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB_RX_MATCH
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB_TX_FIFO_WR

/* I2C_SCB_IRQ */
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x20
I2C_SCB_IRQ__INTC_NUMBER EQU 5
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_SCBCLK */
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
I2C_SCBCLK__DIV_ID EQU 0x00000041
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* I2C_scl */
I2C_scl__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x000000F0
I2C_scl__0__HSIOM_SHIFT EQU 4
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_scl__0__MASK EQU 0x02
I2C_scl__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_scl__0__PORT EQU 3
I2C_scl__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_scl__0__SHIFT EQU 1
I2C_scl__DR EQU CYREG_GPIO_PRT3_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_scl__MASK EQU 0x02
I2C_scl__PC EQU CYREG_GPIO_PRT3_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_scl__PORT EQU 3
I2C_scl__PS EQU CYREG_GPIO_PRT3_PS
I2C_scl__SHIFT EQU 1

/* I2C_sda */
I2C_sda__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x0000000F
I2C_sda__0__HSIOM_SHIFT EQU 0
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_sda__0__MASK EQU 0x01
I2C_sda__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_sda__0__PORT EQU 3
I2C_sda__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_sda__0__SHIFT EQU 0
I2C_sda__DR EQU CYREG_GPIO_PRT3_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_sda__MASK EQU 0x01
I2C_sda__PC EQU CYREG_GPIO_PRT3_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_sda__PORT EQU 3
I2C_sda__PS EQU CYREG_GPIO_PRT3_PS
I2C_sda__SHIFT EQU 0

/* PWM_CLOCK */
PWM_CLOCK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
PWM_CLOCK__DIV_ID EQU 0x00000040
PWM_CLOCK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
PWM_CLOCK__PA_DIV_ID EQU 0x000000FF

/* PWM_cy_m0s8_tcpwm_1 */
PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT_CC
PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT_CC_BUFF
PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT_COUNTER
PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT_CTRL
PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT_INTR
PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT_INTR_MASK
PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT_INTR_MASKED
PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT_INTR_SET
PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT_PERIOD
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT_PERIOD_BUFF
PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT_STATUS
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT_TR_CTRL0
PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT_TR_CTRL1
PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT_TR_CTRL2

/* PWM_isr */
PWM_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PWM_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PWM_isr__INTC_MASK EQU 0x100
PWM_isr__INTC_NUMBER EQU 8
PWM_isr__INTC_PRIOR_MASK EQU 0xC0
PWM_isr__INTC_PRIOR_NUM EQU 3
PWM_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
PWM_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PWM_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* PWM_OUTPUT */
PWM_OUTPUT__0__DR EQU CYREG_GPIO_PRT1_DR
PWM_OUTPUT__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_OUTPUT__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_OUTPUT__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_OUTPUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_OUTPUT__0__HSIOM_MASK EQU 0x000000F0
PWM_OUTPUT__0__HSIOM_SHIFT EQU 4
PWM_OUTPUT__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_OUTPUT__0__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_OUTPUT__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_OUTPUT__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_OUTPUT__0__MASK EQU 0x02
PWM_OUTPUT__0__PC EQU CYREG_GPIO_PRT1_PC
PWM_OUTPUT__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_OUTPUT__0__PORT EQU 1
PWM_OUTPUT__0__PS EQU CYREG_GPIO_PRT1_PS
PWM_OUTPUT__0__SHIFT EQU 1
PWM_OUTPUT__DR EQU CYREG_GPIO_PRT1_DR
PWM_OUTPUT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_OUTPUT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_OUTPUT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_OUTPUT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_OUTPUT__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_OUTPUT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_OUTPUT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_OUTPUT__MASK EQU 0x02
PWM_OUTPUT__PC EQU CYREG_GPIO_PRT1_PC
PWM_OUTPUT__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_OUTPUT__PORT EQU 1
PWM_OUTPUT__PS EQU CYREG_GPIO_PRT1_PS
PWM_OUTPUT__SHIFT EQU 1

/* Mode */
Mode__0__DR EQU CYREG_GPIO_PRT0_DR
Mode__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Mode__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Mode__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Mode__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Mode__0__HSIOM_MASK EQU 0x000000F0
Mode__0__HSIOM_SHIFT EQU 4
Mode__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Mode__0__INTR EQU CYREG_GPIO_PRT0_INTR
Mode__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Mode__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Mode__0__MASK EQU 0x02
Mode__0__PC EQU CYREG_GPIO_PRT0_PC
Mode__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Mode__0__PORT EQU 0
Mode__0__PS EQU CYREG_GPIO_PRT0_PS
Mode__0__SHIFT EQU 1
Mode__DR EQU CYREG_GPIO_PRT0_DR
Mode__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Mode__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Mode__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Mode__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Mode__INTR EQU CYREG_GPIO_PRT0_INTR
Mode__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Mode__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Mode__MASK EQU 0x02
Mode__PC EQU CYREG_GPIO_PRT0_PC
Mode__PC2 EQU CYREG_GPIO_PRT0_PC2
Mode__PORT EQU 0
Mode__PS EQU CYREG_GPIO_PRT0_PS
Mode__SHIFT EQU 1

/* Time_Bit_0 */
Time_Bit_0__0__DR EQU CYREG_GPIO_PRT0_DR
Time_Bit_0__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Time_Bit_0__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Time_Bit_0__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Time_Bit_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Time_Bit_0__0__HSIOM_MASK EQU 0x00F00000
Time_Bit_0__0__HSIOM_SHIFT EQU 20
Time_Bit_0__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Time_Bit_0__0__INTR EQU CYREG_GPIO_PRT0_INTR
Time_Bit_0__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Time_Bit_0__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Time_Bit_0__0__MASK EQU 0x20
Time_Bit_0__0__PC EQU CYREG_GPIO_PRT0_PC
Time_Bit_0__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Time_Bit_0__0__PORT EQU 0
Time_Bit_0__0__PS EQU CYREG_GPIO_PRT0_PS
Time_Bit_0__0__SHIFT EQU 5
Time_Bit_0__DR EQU CYREG_GPIO_PRT0_DR
Time_Bit_0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Time_Bit_0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Time_Bit_0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Time_Bit_0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Time_Bit_0__INTR EQU CYREG_GPIO_PRT0_INTR
Time_Bit_0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Time_Bit_0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Time_Bit_0__MASK EQU 0x20
Time_Bit_0__PC EQU CYREG_GPIO_PRT0_PC
Time_Bit_0__PC2 EQU CYREG_GPIO_PRT0_PC2
Time_Bit_0__PORT EQU 0
Time_Bit_0__PS EQU CYREG_GPIO_PRT0_PS
Time_Bit_0__SHIFT EQU 5

/* Time_Bit_1 */
Time_Bit_1__0__DR EQU CYREG_GPIO_PRT1_DR
Time_Bit_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Time_Bit_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Time_Bit_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Time_Bit_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Time_Bit_1__0__HSIOM_MASK EQU 0x0F000000
Time_Bit_1__0__HSIOM_SHIFT EQU 24
Time_Bit_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Time_Bit_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Time_Bit_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Time_Bit_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Time_Bit_1__0__MASK EQU 0x40
Time_Bit_1__0__PC EQU CYREG_GPIO_PRT1_PC
Time_Bit_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Time_Bit_1__0__PORT EQU 1
Time_Bit_1__0__PS EQU CYREG_GPIO_PRT1_PS
Time_Bit_1__0__SHIFT EQU 6
Time_Bit_1__DR EQU CYREG_GPIO_PRT1_DR
Time_Bit_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Time_Bit_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Time_Bit_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Time_Bit_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Time_Bit_1__INTR EQU CYREG_GPIO_PRT1_INTR
Time_Bit_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Time_Bit_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Time_Bit_1__MASK EQU 0x40
Time_Bit_1__PC EQU CYREG_GPIO_PRT1_PC
Time_Bit_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Time_Bit_1__PORT EQU 1
Time_Bit_1__PS EQU CYREG_GPIO_PRT1_PS
Time_Bit_1__SHIFT EQU 6

/* Time_Bit_2 */
Time_Bit_2__0__DR EQU CYREG_GPIO_PRT1_DR
Time_Bit_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Time_Bit_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Time_Bit_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Time_Bit_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Time_Bit_2__0__HSIOM_MASK EQU 0xF0000000
Time_Bit_2__0__HSIOM_SHIFT EQU 28
Time_Bit_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Time_Bit_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
Time_Bit_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Time_Bit_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Time_Bit_2__0__MASK EQU 0x80
Time_Bit_2__0__PC EQU CYREG_GPIO_PRT1_PC
Time_Bit_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Time_Bit_2__0__PORT EQU 1
Time_Bit_2__0__PS EQU CYREG_GPIO_PRT1_PS
Time_Bit_2__0__SHIFT EQU 7
Time_Bit_2__DR EQU CYREG_GPIO_PRT1_DR
Time_Bit_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Time_Bit_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Time_Bit_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Time_Bit_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Time_Bit_2__INTR EQU CYREG_GPIO_PRT1_INTR
Time_Bit_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Time_Bit_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Time_Bit_2__MASK EQU 0x80
Time_Bit_2__PC EQU CYREG_GPIO_PRT1_PC
Time_Bit_2__PC2 EQU CYREG_GPIO_PRT1_PC2
Time_Bit_2__PORT EQU 1
Time_Bit_2__PS EQU CYREG_GPIO_PRT1_PS
Time_Bit_2__SHIFT EQU 7

/* Time_Bit_3 */
Time_Bit_3__0__DR EQU CYREG_GPIO_PRT2_DR
Time_Bit_3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Time_Bit_3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Time_Bit_3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Time_Bit_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Time_Bit_3__0__HSIOM_MASK EQU 0x0000000F
Time_Bit_3__0__HSIOM_SHIFT EQU 0
Time_Bit_3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Time_Bit_3__0__INTR EQU CYREG_GPIO_PRT2_INTR
Time_Bit_3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Time_Bit_3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Time_Bit_3__0__MASK EQU 0x01
Time_Bit_3__0__PC EQU CYREG_GPIO_PRT2_PC
Time_Bit_3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Time_Bit_3__0__PORT EQU 2
Time_Bit_3__0__PS EQU CYREG_GPIO_PRT2_PS
Time_Bit_3__0__SHIFT EQU 0
Time_Bit_3__DR EQU CYREG_GPIO_PRT2_DR
Time_Bit_3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Time_Bit_3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Time_Bit_3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Time_Bit_3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Time_Bit_3__INTR EQU CYREG_GPIO_PRT2_INTR
Time_Bit_3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Time_Bit_3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Time_Bit_3__MASK EQU 0x01
Time_Bit_3__PC EQU CYREG_GPIO_PRT2_PC
Time_Bit_3__PC2 EQU CYREG_GPIO_PRT2_PC2
Time_Bit_3__PORT EQU 2
Time_Bit_3__PS EQU CYREG_GPIO_PRT2_PS
Time_Bit_3__SHIFT EQU 0

/* SUPPLY_ENABLE */
SUPPLY_ENABLE__0__DR EQU CYREG_GPIO_PRT0_DR
SUPPLY_ENABLE__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SUPPLY_ENABLE__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SUPPLY_ENABLE__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SUPPLY_ENABLE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SUPPLY_ENABLE__0__HSIOM_MASK EQU 0x000F0000
SUPPLY_ENABLE__0__HSIOM_SHIFT EQU 16
SUPPLY_ENABLE__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SUPPLY_ENABLE__0__INTR EQU CYREG_GPIO_PRT0_INTR
SUPPLY_ENABLE__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SUPPLY_ENABLE__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SUPPLY_ENABLE__0__MASK EQU 0x10
SUPPLY_ENABLE__0__PC EQU CYREG_GPIO_PRT0_PC
SUPPLY_ENABLE__0__PC2 EQU CYREG_GPIO_PRT0_PC2
SUPPLY_ENABLE__0__PORT EQU 0
SUPPLY_ENABLE__0__PS EQU CYREG_GPIO_PRT0_PS
SUPPLY_ENABLE__0__SHIFT EQU 4
SUPPLY_ENABLE__DR EQU CYREG_GPIO_PRT0_DR
SUPPLY_ENABLE__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
SUPPLY_ENABLE__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
SUPPLY_ENABLE__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
SUPPLY_ENABLE__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
SUPPLY_ENABLE__INTR EQU CYREG_GPIO_PRT0_INTR
SUPPLY_ENABLE__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
SUPPLY_ENABLE__INTSTAT EQU CYREG_GPIO_PRT0_INTR
SUPPLY_ENABLE__MASK EQU 0x10
SUPPLY_ENABLE__PC EQU CYREG_GPIO_PRT0_PC
SUPPLY_ENABLE__PC2 EQU CYREG_GPIO_PRT0_PC2
SUPPLY_ENABLE__PORT EQU 0
SUPPLY_ENABLE__PS EQU CYREG_GPIO_PRT0_PS
SUPPLY_ENABLE__SHIFT EQU 4

/* Push_Button_isr */
Push_Button_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Push_Button_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Push_Button_isr__INTC_MASK EQU 0x01
Push_Button_isr__INTC_NUMBER EQU 0
Push_Button_isr__INTC_PRIOR_MASK EQU 0xC0
Push_Button_isr__INTC_PRIOR_NUM EQU 3
Push_Button_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Push_Button_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Push_Button_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* PUSH_BUTTON_INPUT */
PUSH_BUTTON_INPUT__0__DR EQU CYREG_GPIO_PRT0_DR
PUSH_BUTTON_INPUT__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PUSH_BUTTON_INPUT__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PUSH_BUTTON_INPUT__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PUSH_BUTTON_INPUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PUSH_BUTTON_INPUT__0__HSIOM_MASK EQU 0x00000F00
PUSH_BUTTON_INPUT__0__HSIOM_SHIFT EQU 8
PUSH_BUTTON_INPUT__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PUSH_BUTTON_INPUT__0__INTR EQU CYREG_GPIO_PRT0_INTR
PUSH_BUTTON_INPUT__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PUSH_BUTTON_INPUT__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PUSH_BUTTON_INPUT__0__MASK EQU 0x04
PUSH_BUTTON_INPUT__0__PC EQU CYREG_GPIO_PRT0_PC
PUSH_BUTTON_INPUT__0__PC2 EQU CYREG_GPIO_PRT0_PC2
PUSH_BUTTON_INPUT__0__PORT EQU 0
PUSH_BUTTON_INPUT__0__PS EQU CYREG_GPIO_PRT0_PS
PUSH_BUTTON_INPUT__0__SHIFT EQU 2
PUSH_BUTTON_INPUT__DR EQU CYREG_GPIO_PRT0_DR
PUSH_BUTTON_INPUT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PUSH_BUTTON_INPUT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PUSH_BUTTON_INPUT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PUSH_BUTTON_INPUT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PUSH_BUTTON_INPUT__INTR EQU CYREG_GPIO_PRT0_INTR
PUSH_BUTTON_INPUT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PUSH_BUTTON_INPUT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PUSH_BUTTON_INPUT__MASK EQU 0x04
PUSH_BUTTON_INPUT__PC EQU CYREG_GPIO_PRT0_PC
PUSH_BUTTON_INPUT__PC2 EQU CYREG_GPIO_PRT0_PC2
PUSH_BUTTON_INPUT__PORT EQU 0
PUSH_BUTTON_INPUT__PS EQU CYREG_GPIO_PRT0_PS
PUSH_BUTTON_INPUT__SHIFT EQU 2
PUSH_BUTTON_INPUT__SNAP EQU CYREG_GPIO_PRT0_INTR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 12000000
CYDEV_BCLK__HFCLK__KHZ EQU 12000
CYDEV_BCLK__HFCLK__MHZ EQU 12
CYDEV_BCLK__SYSCLK__HZ EQU 12000000
CYDEV_BCLK__SYSCLK__KHZ EQU 12000
CYDEV_BCLK__SYSCLK__MHZ EQU 12
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0A43119A
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4D
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4D_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0200
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
