OpenROAD v2.0-19149-g9ef9c213c 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/seaky/chip_design/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/tmp/routing/22-fill.odb'…
Reading design constraints file at '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/src/CPU_constraints.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net clk has 180 pins which may impact routing performance. Consider optimization.

Design:                   CPU
Die area:                 ( 0 0 ) ( 159815 170535 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3210
Number of terminals:      38
Number of snets:          2
Number of nets:           1267

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 141.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 40898.
[INFO DRT-0033] mcon shape region query size = 9096.
[INFO DRT-0033] met1 shape region query size = 8127.
[INFO DRT-0033] via shape region query size = 1100.
[INFO DRT-0033] met2 shape region query size = 681.
[INFO DRT-0033] via2 shape region query size = 880.
[INFO DRT-0033] met3 shape region query size = 675.
[INFO DRT-0033] via3 shape region query size = 880.
[INFO DRT-0033] met4 shape region query size = 268.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 960 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 141 unique inst patterns.
[INFO DRT-0084]   Complete 797 groups.
#scanned instances     = 3210
#unique  instances     = 141
#stdCellGenAp          = 3101
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2382
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3747
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:12, memory = 142.17 (MB), peak = 142.94 (MB)

[INFO DRT-0157] Number of guides:     7532

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 23 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 24 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2911.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2123.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 989.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 33.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 145.21 (MB), peak = 145.21 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 3901 vertical wires in 1 frboxes and 2156 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 295 vertical wires in 1 frboxes and 577 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 156.30 (MB), peak = 156.30 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 156.92 (MB), peak = 156.92 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 203.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 217.72 (MB).
    Completing 30% with 77 violations.
    elapsed time = 00:00:03, memory = 236.45 (MB).
    Completing 40% with 77 violations.
    elapsed time = 00:00:03, memory = 255.84 (MB).
    Completing 50% with 77 violations.
    elapsed time = 00:00:03, memory = 255.84 (MB).
    Completing 60% with 133 violations.
    elapsed time = 00:00:04, memory = 277.68 (MB).
    Completing 70% with 133 violations.
    elapsed time = 00:00:05, memory = 277.68 (MB).
    Completing 80% with 187 violations.
    elapsed time = 00:00:06, memory = 277.68 (MB).
    Completing 90% with 187 violations.
    elapsed time = 00:00:06, memory = 277.68 (MB).
    Completing 100% with 232 violations.
    elapsed time = 00:00:07, memory = 277.68 (MB).
[INFO DRT-0199]   Number of violations = 344.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Metal Spacing        0      0     63      0     17      5      0
Recheck              4      0     73      0     29      4      2
Short                2      1    130      1     13      0      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:07, memory = 572.32 (MB), peak = 572.32 (MB)
Total wire length = 22919 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11768 um.
Total wire length on LAYER met2 = 10641 um.
Total wire length on LAYER met3 = 510 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7159.
Up-via summary (total 7159):

-----------------------
 FR_MASTERSLICE       0
            li1    3803
           met1    3312
           met2      44
           met3       0
           met4       0
-----------------------
               7159


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 344 violations.
    elapsed time = 00:00:00, memory = 572.32 (MB).
    Completing 20% with 344 violations.
    elapsed time = 00:00:01, memory = 572.84 (MB).
    Completing 30% with 268 violations.
    elapsed time = 00:00:01, memory = 572.84 (MB).
    Completing 40% with 268 violations.
    elapsed time = 00:00:01, memory = 574.38 (MB).
    Completing 50% with 268 violations.
    elapsed time = 00:00:02, memory = 576.30 (MB).
    Completing 60% with 174 violations.
    elapsed time = 00:00:02, memory = 576.30 (MB).
    Completing 70% with 174 violations.
    elapsed time = 00:00:03, memory = 576.30 (MB).
    Completing 80% with 139 violations.
    elapsed time = 00:00:03, memory = 576.30 (MB).
    Completing 90% with 139 violations.
    elapsed time = 00:00:03, memory = 576.30 (MB).
    Completing 100% with 90 violations.
    elapsed time = 00:00:04, memory = 576.30 (MB).
[INFO DRT-0199]   Number of violations = 90.
Viol/Layer        mcon   met1   met3
Cut Spacing          1      0      0
Metal Spacing        0     18      2
Short                0     69      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 576.56 (MB), peak = 582.19 (MB)
Total wire length = 22689 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11662 um.
Total wire length on LAYER met2 = 10518 um.
Total wire length on LAYER met3 = 508 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7134.
Up-via summary (total 7134):

-----------------------
 FR_MASTERSLICE       0
            li1    3804
           met1    3286
           met2      44
           met3       0
           met4       0
-----------------------
               7134


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 90 violations.
    elapsed time = 00:00:00, memory = 576.56 (MB).
    Completing 20% with 90 violations.
    elapsed time = 00:00:00, memory = 576.56 (MB).
    Completing 30% with 90 violations.
    elapsed time = 00:00:00, memory = 576.56 (MB).
    Completing 40% with 90 violations.
    elapsed time = 00:00:00, memory = 576.56 (MB).
    Completing 50% with 90 violations.
    elapsed time = 00:00:01, memory = 576.56 (MB).
    Completing 60% with 69 violations.
    elapsed time = 00:00:01, memory = 576.56 (MB).
    Completing 70% with 69 violations.
    elapsed time = 00:00:02, memory = 576.56 (MB).
    Completing 80% with 69 violations.
    elapsed time = 00:00:02, memory = 576.56 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:03, memory = 576.56 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:04, memory = 576.56 (MB).
[INFO DRT-0199]   Number of violations = 43.
Viol/Layer        met1
Metal Spacing       13
Short               30
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 576.56 (MB), peak = 582.19 (MB)
Total wire length = 22663 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11608 um.
Total wire length on LAYER met2 = 10535 um.
Total wire length on LAYER met3 = 519 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7126.
Up-via summary (total 7126):

-----------------------
 FR_MASTERSLICE       0
            li1    3802
           met1    3278
           met2      46
           met3       0
           met4       0
-----------------------
               7126


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 43 violations.
    elapsed time = 00:00:00, memory = 576.56 (MB).
    Completing 20% with 43 violations.
    elapsed time = 00:00:00, memory = 576.56 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 576.56 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 576.56 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:01, memory = 576.56 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:01, memory = 576.56 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:01, memory = 576.56 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:01, memory = 576.56 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:01, memory = 576.56 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:01, memory = 576.56 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        3
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 576.56 (MB), peak = 582.19 (MB)
Total wire length = 22672 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11561 um.
Total wire length on LAYER met2 = 10559 um.
Total wire length on LAYER met3 = 552 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7151.
Up-via summary (total 7151):

-----------------------
 FR_MASTERSLICE       0
            li1    3804
           met1    3297
           met2      50
           met3       0
           met4       0
-----------------------
               7151


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:01, memory = 616.61 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:03, memory = 681.42 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:04, memory = 746.04 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:06, memory = 807.08 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:08, memory = 856.88 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:09, memory = 857.13 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:10, memory = 857.13 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:11, memory = 857.13 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:14, memory = 857.13 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:14, memory = 857.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:14, memory = 857.13 (MB), peak = 857.13 (MB)
Total wire length = 22671 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11556 um.
Total wire length on LAYER met2 = 10563 um.
Total wire length on LAYER met3 = 552 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7153.
Up-via summary (total 7153):

-----------------------
 FR_MASTERSLICE       0
            li1    3804
           met1    3299
           met2      50
           met3       0
           met4       0
-----------------------
               7153


[INFO DRT-0198] Complete detail routing.
Total wire length = 22671 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11556 um.
Total wire length on LAYER met2 = 10563 um.
Total wire length on LAYER met3 = 552 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7153.
Up-via summary (total 7153):

-----------------------
 FR_MASTERSLICE       0
            li1    3804
           met1    3299
           met2      50
           met3       0
           met4       0
-----------------------
               7153


[INFO DRT-0267] cpu time = 00:00:53, elapsed time = 00:00:32, memory = 857.13 (MB), peak = 857.13 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/results/routing/CPU.odb'…
Writing netlist to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/results/routing/CPU.nl.v'…
Writing powered netlist to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/results/routing/CPU.pnl.v'…
Writing layout to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/results/routing/CPU.def'…
