<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>dfeofdm: xdfeofdm_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">dfeofdm
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xdfeofdm__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xdfeofdm_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaeafab20b94b13688c3ba2ebb493529e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gaeafab20b94b13688c3ba2ebb493529e0">XDFEOFDM_VERSION_OFFSET</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gaeafab20b94b13688c3ba2ebb493529e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gaeafab20b94b13688c3ba2ebb493529e0">More...</a><br/></td></tr>
<tr class="separator:gaeafab20b94b13688c3ba2ebb493529e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6dac479582d5d7271bd42649efd571e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gaf6dac479582d5d7271bd42649efd571e">XDFEOFDM_RESET_OFFSET</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gaf6dac479582d5d7271bd42649efd571e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gaf6dac479582d5d7271bd42649efd571e">More...</a><br/></td></tr>
<tr class="separator:gaf6dac479582d5d7271bd42649efd571e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab8bc5d1f42caa7e8146da1c4d96977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga6ab8bc5d1f42caa7e8146da1c4d96977">XDFEOFDM_MODEL_PARAM_OFFSET</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga6ab8bc5d1f42caa7e8146da1c4d96977"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga6ab8bc5d1f42caa7e8146da1c4d96977">More...</a><br/></td></tr>
<tr class="separator:ga6ab8bc5d1f42caa7e8146da1c4d96977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf3aec320d4855767d6f32362b2b9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga5cf3aec320d4855767d6f32362b2b9dd">XDFEOFDM_DELAY_OFFSET</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga5cf3aec320d4855767d6f32362b2b9dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga5cf3aec320d4855767d6f32362b2b9dd">More...</a><br/></td></tr>
<tr class="separator:ga5cf3aec320d4855767d6f32362b2b9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e8eddb5f5f44f3cbf22a3126053f10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga2e8eddb5f5f44f3cbf22a3126053f10d">XDFEOFDM_DATA_LATENCY_OFFSET</a>&#160;&#160;&#160;0x14U</td></tr>
<tr class="memdesc:ga2e8eddb5f5f44f3cbf22a3126053f10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga2e8eddb5f5f44f3cbf22a3126053f10d">More...</a><br/></td></tr>
<tr class="separator:ga2e8eddb5f5f44f3cbf22a3126053f10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b292cc9c08f6866ebcd18fb8a89ea65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga6b292cc9c08f6866ebcd18fb8a89ea65">XDFEOFDM_STATE_OPERATIONAL_OFFSET</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga6b292cc9c08f6866ebcd18fb8a89ea65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga6b292cc9c08f6866ebcd18fb8a89ea65">More...</a><br/></td></tr>
<tr class="separator:ga6b292cc9c08f6866ebcd18fb8a89ea65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2dcbe1d468362b993722f835791fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga8c2dcbe1d468362b993722f835791fa1">XDFEOFDM_STATE_LOW_POWER_OFFSET</a>&#160;&#160;&#160;0x24U</td></tr>
<tr class="memdesc:ga8c2dcbe1d468362b993722f835791fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga8c2dcbe1d468362b993722f835791fa1">More...</a><br/></td></tr>
<tr class="separator:ga8c2dcbe1d468362b993722f835791fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea248a7cadbcf63b8acdc413c5162874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gaea248a7cadbcf63b8acdc413c5162874">XDFEOFDM_STATE_OFDM_ENABLE_OFFSET</a>&#160;&#160;&#160;0x28U</td></tr>
<tr class="memdesc:gaea248a7cadbcf63b8acdc413c5162874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gaea248a7cadbcf63b8acdc413c5162874">More...</a><br/></td></tr>
<tr class="separator:gaea248a7cadbcf63b8acdc413c5162874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f908b0a14027e8ea7b9d44fc6f17e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga23f908b0a14027e8ea7b9d44fc6f17e9">XDFEOFDM_TRIGGERS_ACTIVATE_OFFSET</a>&#160;&#160;&#160;0x30U</td></tr>
<tr class="memdesc:ga23f908b0a14027e8ea7b9d44fc6f17e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga23f908b0a14027e8ea7b9d44fc6f17e9">More...</a><br/></td></tr>
<tr class="separator:ga23f908b0a14027e8ea7b9d44fc6f17e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797f271a23a8cbd0eed39006d17db754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga797f271a23a8cbd0eed39006d17db754">XDFEOFDM_TRIGGERS_LOW_POWER_OFFSET</a>&#160;&#160;&#160;0x38U</td></tr>
<tr class="memdesc:ga797f271a23a8cbd0eed39006d17db754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga797f271a23a8cbd0eed39006d17db754">More...</a><br/></td></tr>
<tr class="separator:ga797f271a23a8cbd0eed39006d17db754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00da3a691a4c29db82ac73dc8cec19e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga00da3a691a4c29db82ac73dc8cec19e1">XDFEOFDM_TRIGGERS_CC_UPDATE_OFFSET</a>&#160;&#160;&#160;0x3CU</td></tr>
<tr class="memdesc:ga00da3a691a4c29db82ac73dc8cec19e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga00da3a691a4c29db82ac73dc8cec19e1">More...</a><br/></td></tr>
<tr class="separator:ga00da3a691a4c29db82ac73dc8cec19e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca5da23f0d94e8a3e1e1c2f6f5280cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gacca5da23f0d94e8a3e1e1c2f6f5280cf">XDFEOFDM_STATUS_ISR_OFFSET</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:gacca5da23f0d94e8a3e1e1c2f6f5280cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gacca5da23f0d94e8a3e1e1c2f6f5280cf">More...</a><br/></td></tr>
<tr class="separator:gacca5da23f0d94e8a3e1e1c2f6f5280cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfd3c5594caab967abdc33fdbfce0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga5bfd3c5594caab967abdc33fdbfce0dc">XDFEOFDM_STATUS_IER_OFFSET</a>&#160;&#160;&#160;0x44U</td></tr>
<tr class="memdesc:ga5bfd3c5594caab967abdc33fdbfce0dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga5bfd3c5594caab967abdc33fdbfce0dc">More...</a><br/></td></tr>
<tr class="separator:ga5bfd3c5594caab967abdc33fdbfce0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51dd6e1664ac317ccef183d0973d5337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga51dd6e1664ac317ccef183d0973d5337">XDFEOFDM_STATUS_IDR_OFFSET</a>&#160;&#160;&#160;0x48U</td></tr>
<tr class="memdesc:ga51dd6e1664ac317ccef183d0973d5337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga51dd6e1664ac317ccef183d0973d5337">More...</a><br/></td></tr>
<tr class="separator:ga51dd6e1664ac317ccef183d0973d5337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069b0f05a4563481ffc7983b9523a89b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga069b0f05a4563481ffc7983b9523a89b">XDFEOFDM_STATUS_IMR_OFFSET</a>&#160;&#160;&#160;0x4CU</td></tr>
<tr class="memdesc:ga069b0f05a4563481ffc7983b9523a89b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga069b0f05a4563481ffc7983b9523a89b">More...</a><br/></td></tr>
<tr class="separator:ga069b0f05a4563481ffc7983b9523a89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2e9858a4871fdb4416e7299e48c7ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga6f2e9858a4871fdb4416e7299e48c7ff">XDFEOFDM_STATUS_SATURATION_OFFSET</a>&#160;&#160;&#160;0x50U</td></tr>
<tr class="memdesc:ga6f2e9858a4871fdb4416e7299e48c7ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga6f2e9858a4871fdb4416e7299e48c7ff">More...</a><br/></td></tr>
<tr class="separator:ga6f2e9858a4871fdb4416e7299e48c7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328b7b3d83094cce8d3f2a29a4664ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga328b7b3d83094cce8d3f2a29a4664ebd">XDFEOFDM_TUSER_OUTFRAME_LOCATION_OFFSET</a>&#160;&#160;&#160;0x60U</td></tr>
<tr class="memdesc:ga328b7b3d83094cce8d3f2a29a4664ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga328b7b3d83094cce8d3f2a29a4664ebd">More...</a><br/></td></tr>
<tr class="separator:ga328b7b3d83094cce8d3f2a29a4664ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbba0c8c80b0eac239ccc29f06f65acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gabbba0c8c80b0eac239ccc29f06f65acf">XDFEOFDM_FT_SEQUENCE_LENGTH_CURRENT_OFFSET</a>&#160;&#160;&#160;0x1000U</td></tr>
<tr class="memdesc:gabbba0c8c80b0eac239ccc29f06f65acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gabbba0c8c80b0eac239ccc29f06f65acf">More...</a><br/></td></tr>
<tr class="separator:gabbba0c8c80b0eac239ccc29f06f65acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccf80de05caee9cbab2f53ad168fb9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gacccf80de05caee9cbab2f53ad168fb9c">XDFEOFDM_FT_SEQUENCE_LENGTH_NEXT_OFFSET</a>&#160;&#160;&#160;0x1004U</td></tr>
<tr class="memdesc:gacccf80de05caee9cbab2f53ad168fb9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gacccf80de05caee9cbab2f53ad168fb9c">More...</a><br/></td></tr>
<tr class="separator:gacccf80de05caee9cbab2f53ad168fb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac474ad3d13e38f25a68a5178afbf11dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gac474ad3d13e38f25a68a5178afbf11dd">XDFEOFDM_FT_SEQUENCE_CURRENT_OFFSET</a>(X)&#160;&#160;&#160;(0x1100U + (X &lt;&lt; 2U))</td></tr>
<tr class="memdesc:gac474ad3d13e38f25a68a5178afbf11dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gac474ad3d13e38f25a68a5178afbf11dd">More...</a><br/></td></tr>
<tr class="separator:gac474ad3d13e38f25a68a5178afbf11dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a024e83b3697ca03df7b4b38fd820e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga03a024e83b3697ca03df7b4b38fd820e">XDFEOFDM_FT_SEQUENCE_NEXT_OFFSET</a>(X)&#160;&#160;&#160;(0x1140U + (X &lt;&lt; 2U))</td></tr>
<tr class="memdesc:ga03a024e83b3697ca03df7b4b38fd820e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga03a024e83b3697ca03df7b4b38fd820e">More...</a><br/></td></tr>
<tr class="separator:ga03a024e83b3697ca03df7b4b38fd820e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5a2d3319a496412d5fd1f6748e36e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gabe5a2d3319a496412d5fd1f6748e36e7">XDFEOFDM_CC_SEQUENCE_LENGTH_CURRENT_OFFSET</a>&#160;&#160;&#160;0x1200U</td></tr>
<tr class="memdesc:gabe5a2d3319a496412d5fd1f6748e36e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gabe5a2d3319a496412d5fd1f6748e36e7">More...</a><br/></td></tr>
<tr class="separator:gabe5a2d3319a496412d5fd1f6748e36e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264b9a7d9a5bb357278d3543cb16cba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga264b9a7d9a5bb357278d3543cb16cba0">XDFEOFDM_CC_SEQUENCE_LENGTH_NEXT_OFFSET</a>&#160;&#160;&#160;0x1204U</td></tr>
<tr class="memdesc:ga264b9a7d9a5bb357278d3543cb16cba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga264b9a7d9a5bb357278d3543cb16cba0">More...</a><br/></td></tr>
<tr class="separator:ga264b9a7d9a5bb357278d3543cb16cba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77105f63fdec0adbc177206c0dec7955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga77105f63fdec0adbc177206c0dec7955">XDFEOFDM_CC_SEQUENCE_CURRENT_OFFSET</a>(X)&#160;&#160;&#160;(0x1300U + (X &lt;&lt; 2U))</td></tr>
<tr class="memdesc:ga77105f63fdec0adbc177206c0dec7955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga77105f63fdec0adbc177206c0dec7955">More...</a><br/></td></tr>
<tr class="separator:ga77105f63fdec0adbc177206c0dec7955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f35c98343c933671d832cd1b441fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gae5f35c98343c933671d832cd1b441fcd">XDFEOFDM_CC_SEQUENCE_NEXT_OFFSET</a>(X)&#160;&#160;&#160;(0x1340U + (X &lt;&lt; 2U))</td></tr>
<tr class="memdesc:gae5f35c98343c933671d832cd1b441fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gae5f35c98343c933671d832cd1b441fcd">More...</a><br/></td></tr>
<tr class="separator:gae5f35c98343c933671d832cd1b441fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb788e50ad0e7a13203cbbd862da3e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gaeb788e50ad0e7a13203cbbd862da3e28">XDFEOFDM_CARRIER_CONFIGURATION1_CURRENT_OFFSET</a>(X)&#160;&#160;&#160;(0x1400U + (X &lt;&lt; 2U))</td></tr>
<tr class="memdesc:gaeb788e50ad0e7a13203cbbd862da3e28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gaeb788e50ad0e7a13203cbbd862da3e28">More...</a><br/></td></tr>
<tr class="separator:gaeb788e50ad0e7a13203cbbd862da3e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26ec2f9895f4a72b4dead7e4137d581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gab26ec2f9895f4a72b4dead7e4137d581">XDFEOFDM_CARRIER_CONFIGURATION1_NEXT_OFFSET</a>(X)&#160;&#160;&#160;(0x1440U + (X &lt;&lt; 2U))</td></tr>
<tr class="memdesc:gab26ec2f9895f4a72b4dead7e4137d581"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gab26ec2f9895f4a72b4dead7e4137d581">More...</a><br/></td></tr>
<tr class="separator:gab26ec2f9895f4a72b4dead7e4137d581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5c1b64e9e842e2cfb41e80e582bc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga9b5c1b64e9e842e2cfb41e80e582bc8b">XDFEOFDM_CARRIER_CONFIGURATION2_CURRENT_OFFSET</a>(X)&#160;&#160;&#160;(0x1500U + (X &lt;&lt; 2U))</td></tr>
<tr class="memdesc:ga9b5c1b64e9e842e2cfb41e80e582bc8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga9b5c1b64e9e842e2cfb41e80e582bc8b">More...</a><br/></td></tr>
<tr class="separator:ga9b5c1b64e9e842e2cfb41e80e582bc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6658c280433797f9088bfded3e11bf92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#ga6658c280433797f9088bfded3e11bf92">XDFEOFDM_CARRIER_CONFIGURATION2_NEXT_OFFSET</a>(X)&#160;&#160;&#160;(0x1540U + (X &lt;&lt; 2U))</td></tr>
<tr class="memdesc:ga6658c280433797f9088bfded3e11bf92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#ga6658c280433797f9088bfded3e11bf92">More...</a><br/></td></tr>
<tr class="separator:ga6658c280433797f9088bfded3e11bf92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35ef67b2f64ae4e7e24f1ae65f9ebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gaf35ef67b2f64ae4e7e24f1ae65f9ebfa">XDFEOFDM_PHASE_COMPENSATION_CURRENT_OFFSET</a>(X)&#160;&#160;&#160;(0x2000U + (X &lt;&lt; 2U))</td></tr>
<tr class="memdesc:gaf35ef67b2f64ae4e7e24f1ae65f9ebfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gaf35ef67b2f64ae4e7e24f1ae65f9ebfa">More...</a><br/></td></tr>
<tr class="separator:gaf35ef67b2f64ae4e7e24f1ae65f9ebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac634ca59f051217073d77db51eae66c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dfeofdm.html#gac634ca59f051217073d77db51eae66c4">XDFEOFDM_PHASE_COMPENSATION_NEXT_OFFSET</a>(X)&#160;&#160;&#160;(0x3000U + (X &lt;&lt; 2U))</td></tr>
<tr class="memdesc:gac634ca59f051217073d77db51eae66c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset.  <a href="group__dfeofdm.html#gac634ca59f051217073d77db51eae66c4">More...</a><br/></td></tr>
<tr class="separator:gac634ca59f051217073d77db51eae66c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
