{
    "code": "```verilog\nmodule TopModule (\n    input wire clk,  // Clock input\n    input wire d,    // Data input\n    input wire r,    // Synchronous active high reset\n    output reg q     // Output\n);\n\n// Initial state\ninitial begin\n    q = 0;  // Initialize output to 0\nend\n\nalways @(posedge clk) begin\n    if (r) begin\n        q <= 0;  // Reset output to 0\n    end else begin\n        q <= d;  // Capture input data\n    end\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}