

================================================================
== Vitis HLS Report for 'ode_fpga'
================================================================
* Date:           Tue Jun 13 00:34:47 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  26.581 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1440|     1440|  72.000 us|  72.000 us|  1440|  1440|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_vel_der_fu_208              |vel_der              |      464|      464|  23.200 us|  23.200 us|  464|  464|       no|
        |grp_ode_fpga_Pipeline_1_fu_220  |ode_fpga_Pipeline_1  |        5|        5|   0.250 us|   0.250 us|    5|    5|       no|
        |grp_ode_fpga_Pipeline_2_fu_230  |ode_fpga_Pipeline_2  |        5|        5|   0.250 us|   0.250 us|    5|    5|       no|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |        6|        6|         2|          -|          -|     3|        no|
        |- Loop 2          |        6|        6|         2|          -|          -|     3|        no|
        |- Loop 3          |        6|        6|         2|          -|          -|     3|        no|
        |- Loop 4          |        6|        6|         2|          -|          -|     3|        no|
        |- update_vel_pos  |     1398|     1398|       466|          -|          -|     3|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    284|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   37|    3029|   3544|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    194|    -|
|Register         |        -|    -|    1865|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   37|    4894|   4022|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   16|       4|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |            Instance            |        Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |mux_32_100_1_1_U60              |mux_32_100_1_1       |        0|   0|     0|    14|    0|
    |mux_32_100_1_1_U61              |mux_32_100_1_1       |        0|   0|     0|    14|    0|
    |grp_ode_fpga_Pipeline_1_fu_220  |ode_fpga_Pipeline_1  |        0|   0|     4|    73|    0|
    |grp_ode_fpga_Pipeline_2_fu_230  |ode_fpga_Pipeline_2  |        0|   0|     4|    84|    0|
    |grp_vel_der_fu_208              |vel_der              |        0|  37|  3021|  3359|    0|
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |Total                           |                     |        0|  37|  3029|  3544|    0|
    +--------------------------------+---------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln101_fu_499_p2    |         +|   0|  0|   10|           2|           1|
    |add_ptr_sum_fu_347_p2  |         +|   0|  0|   11|           3|           2|
    |empty_79_fu_288_p2     |         +|   0|  0|   10|           2|           1|
    |empty_80_fu_294_p2     |         +|   0|  0|   17|          14|          14|
    |empty_81_fu_341_p2     |         +|   0|  0|   10|           2|           1|
    |empty_82_fu_357_p2     |         +|   0|  0|   17|          14|          14|
    |empty_83_fu_405_p2     |         +|   0|  0|   10|           2|           1|
    |empty_84_fu_448_p2     |         +|   0|  0|   10|           2|           1|
    |r_out_V_0_fu_610_p2    |         +|   0|  0|  107|         100|         100|
    |sum2_fu_454_p2         |         +|   0|  0|   11|           3|           2|
    |empty_78_fu_264_p2     |         -|   0|  0|   17|          14|          14|
    |empty_87_fu_563_p2     |         -|   0|  0|   14|           6|           6|
    |exitcond104_fu_442_p2  |      icmp|   0|  0|    8|           2|           2|
    |exitcond115_fu_399_p2  |      icmp|   0|  0|    8|           2|           2|
    |exitcond126_fu_335_p2  |      icmp|   0|  0|    8|           2|           2|
    |exitcond137_fu_282_p2  |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln101_fu_493_p2   |      icmp|   0|  0|    8|           2|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  284|         174|         167|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  65|         15|    1|         15|
    |c_address0             |  14|          3|    3|          9|
    |i_fu_120               |   9|          2|    2|          4|
    |in_r_address0          |  14|          3|   14|         42|
    |loop_index20_t_fu_104  |   9|          2|    2|          4|
    |loop_index23_t_fu_88   |   9|          2|    2|          4|
    |loop_index26_t_fu_72   |   9|          2|    2|          4|
    |loop_index29_t_fu_56   |   9|          2|    2|          4|
    |out_r_address0         |  14|          3|    6|         18|
    |out_r_ce0              |  14|          3|    1|          3|
    |out_r_d0               |  14|          3|  100|        300|
    |out_r_we0              |  14|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 194|         43|  136|        410|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+----+-----+-----------+
    |                     Name                    |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------+-----+----+-----+-----------+
    |add_ln101_reg_897                            |    2|   0|    2|          0|
    |ap_CS_fsm                                    |   14|   0|   14|          0|
    |cr_V_2_1_fu_96                               |  100|   0|  100|          0|
    |cr_V_2_2_fu_100                              |  100|   0|  100|          0|
    |cr_V_2_fu_92                                 |  100|   0|  100|          0|
    |cv_V_2_1_fu_112                              |  100|   0|  100|          0|
    |cv_V_2_2_fu_116                              |  100|   0|  100|          0|
    |cv_V_2_fu_108                                |  100|   0|  100|          0|
    |empty_78_reg_698                             |   13|   0|   14|          1|
    |empty_79_reg_711                             |    2|   0|    2|          0|
    |empty_81_reg_753                             |    2|   0|    2|          0|
    |empty_83_reg_795                             |    2|   0|    2|          0|
    |empty_84_reg_837                             |    2|   0|    2|          0|
    |empty_87_reg_935                             |    5|   0|    6|          1|
    |grp_ode_fpga_Pipeline_1_fu_220_ap_start_reg  |    1|   0|    1|          0|
    |grp_ode_fpga_Pipeline_2_fu_230_ap_start_reg  |    1|   0|    1|          0|
    |grp_vel_der_fu_208_ap_start_reg              |    1|   0|    1|          0|
    |i_9_reg_890                                  |    2|   0|    2|          0|
    |i_fu_120                                     |    2|   0|    2|          0|
    |loop_index20_t_fu_104                        |    2|   0|    2|          0|
    |loop_index20_t_load_reg_830                  |    2|   0|    2|          0|
    |loop_index23_t_fu_88                         |    2|   0|    2|          0|
    |loop_index23_t_load_reg_788                  |    2|   0|    2|          0|
    |loop_index26_t_fu_72                         |    2|   0|    2|          0|
    |loop_index26_t_load_reg_746                  |    2|   0|    2|          0|
    |loop_index29_t_fu_56                         |    2|   0|    2|          0|
    |loop_index29_t_load_reg_704                  |    2|   0|    2|          0|
    |r_in_V_2_1_fu_64                             |  100|   0|  100|          0|
    |r_in_V_2_2_fu_68                             |  100|   0|  100|          0|
    |r_in_V_2_fu_60                               |  100|   0|  100|          0|
    |r_out_V_2_1_fu_128                           |  100|   0|  100|          0|
    |r_out_V_2_2_fu_132                           |  100|   0|  100|          0|
    |r_out_V_2_fu_124                             |  100|   0|  100|          0|
    |v_in_V_2_1_fu_80                             |  100|   0|  100|          0|
    |v_in_V_2_2_fu_84                             |  100|   0|  100|          0|
    |v_in_V_2_fu_76                               |  100|   0|  100|          0|
    |v_out_V_2_1_fu_140                           |  100|   0|  100|          0|
    |v_out_V_2_2_fu_144                           |  100|   0|  100|          0|
    |v_out_V_2_fu_136                             |  100|   0|  100|          0|
    +---------------------------------------------+-----+----+-----+-----------+
    |Total                                        | 1865|   0| 1867|          2|
    +---------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|      ode_fpga|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|      ode_fpga|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|      ode_fpga|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|      ode_fpga|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|      ode_fpga|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|      ode_fpga|  return value|
|out_r_address0  |  out|    6|   ap_memory|         out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0        |  out|  100|   ap_memory|         out_r|         array|
|out_offset      |   in|   64|     ap_none|    out_offset|        scalar|
|in_r_address0   |  out|   14|   ap_memory|          in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0         |   in|  100|   ap_memory|          in_r|         array|
|in_offset       |   in|   64|     ap_none|     in_offset|        scalar|
|c_address0      |  out|    3|   ap_memory|             c|         array|
|c_ce0           |  out|    1|   ap_memory|             c|         array|
|c_q0            |   in|  100|   ap_memory|             c|         array|
|mu              |   in|  100|     ap_none|            mu|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

