
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.195 ; gain = 16.016 ; free physical = 4698 ; free virtual = 24133
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1534.883 ; gain = 35.688 ; free physical = 1197 ; free virtual = 20632
Command: synth_design -top bd_0_hls_inst_0 -part xczu5ev-sfvc784-2LV-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-2LV-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2420.996 ; gain = 0.000 ; free physical = 13907 ; free virtual = 33358
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc290' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:80]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_2_1' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_ap_fpext_0_no_dsp_32' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_ap_fpext_0_no_dsp_32' (11#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_2_1' (12#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (13#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (14#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (15#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (15#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (15#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (15#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:623]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc290' (16#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_1_proc290.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:94]
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:67]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.v:99]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 108 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3_rom' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 108 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3_rom.dat' is read successfully [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3_rom' (17#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3' (18#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 108 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V_rom' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 108 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V_rom.dat' is read successfully [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V_rom' (19#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V' (20#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_42_32_1_1' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mux_42_32_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_42_32_1_1' (21#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mux_42_32_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_6s_16s_21_1_1' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mul_mul_6s_16s_21_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_6s_16s_21_1_1_DSP48_0' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mul_mul_6s_16s_21_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_6s_16s_21_1_1_DSP48_0' (22#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mul_mul_6s_16s_21_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_6s_16s_21_1_1' (23#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mul_mul_6s_16s_21_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.v:761]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s' (24#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.v:128]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core' (25#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb' (26#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s' (27#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:598]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' (28#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s' (29#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:718]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s' (30#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:101]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.v:49]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 62 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.v:8]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 62 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core' (31#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi' (32#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.v:49]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1051]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1057]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1059]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1061]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1063]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1065]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1067]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1071]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1073]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1075]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1077]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1119]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s' (33#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:101]
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:69]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.v:117]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx_rom' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx_rom.dat' is read successfully [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx_rom' (34#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx' (35#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx.v:39]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V_rom' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V_rom.dat' is read successfully [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V_rom' (36#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V' (37#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.v:797]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s' (38#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:160]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_lbW' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_lbW.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 31 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_lbW_core' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_lbW.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_lbW_core' (39#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_lbW.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_lbW' (40#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_lbW.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s' (41#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:661]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s' (42#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s' (43#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:718]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s' (44#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:101]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde.v:49]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 29 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde_core' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde.v:8]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde_core' (45#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde' (46#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde.v:49]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1051]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1057]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1059]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1061]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1063]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1065]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1067]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1071]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1073]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1075]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1077]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1119]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s' (47#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_state4 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s.v:102]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:1613]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:39]
	Parameter DataWidth bound to: 96 - type: integer 
	Parameter AddressRange bound to: 196 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:6]
	Parameter DWIDTH bound to: 96 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 196 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom.dat' is read successfully [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom' (48#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V' (49#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_2568_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mux_2568_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 16 - type: integer 
	Parameter din129_WIDTH bound to: 16 - type: integer 
	Parameter din130_WIDTH bound to: 16 - type: integer 
	Parameter din131_WIDTH bound to: 16 - type: integer 
	Parameter din132_WIDTH bound to: 16 - type: integer 
	Parameter din133_WIDTH bound to: 16 - type: integer 
	Parameter din134_WIDTH bound to: 16 - type: integer 
	Parameter din135_WIDTH bound to: 16 - type: integer 
	Parameter din136_WIDTH bound to: 16 - type: integer 
	Parameter din137_WIDTH bound to: 16 - type: integer 
	Parameter din138_WIDTH bound to: 16 - type: integer 
	Parameter din139_WIDTH bound to: 16 - type: integer 
	Parameter din140_WIDTH bound to: 16 - type: integer 
	Parameter din141_WIDTH bound to: 16 - type: integer 
	Parameter din142_WIDTH bound to: 16 - type: integer 
	Parameter din143_WIDTH bound to: 16 - type: integer 
	Parameter din144_WIDTH bound to: 16 - type: integer 
	Parameter din145_WIDTH bound to: 16 - type: integer 
	Parameter din146_WIDTH bound to: 16 - type: integer 
	Parameter din147_WIDTH bound to: 16 - type: integer 
	Parameter din148_WIDTH bound to: 16 - type: integer 
	Parameter din149_WIDTH bound to: 16 - type: integer 
	Parameter din150_WIDTH bound to: 16 - type: integer 
	Parameter din151_WIDTH bound to: 16 - type: integer 
	Parameter din152_WIDTH bound to: 16 - type: integer 
	Parameter din153_WIDTH bound to: 16 - type: integer 
	Parameter din154_WIDTH bound to: 16 - type: integer 
	Parameter din155_WIDTH bound to: 16 - type: integer 
	Parameter din156_WIDTH bound to: 16 - type: integer 
	Parameter din157_WIDTH bound to: 16 - type: integer 
	Parameter din158_WIDTH bound to: 16 - type: integer 
	Parameter din159_WIDTH bound to: 16 - type: integer 
	Parameter din160_WIDTH bound to: 16 - type: integer 
	Parameter din161_WIDTH bound to: 16 - type: integer 
	Parameter din162_WIDTH bound to: 16 - type: integer 
	Parameter din163_WIDTH bound to: 16 - type: integer 
	Parameter din164_WIDTH bound to: 16 - type: integer 
	Parameter din165_WIDTH bound to: 16 - type: integer 
	Parameter din166_WIDTH bound to: 16 - type: integer 
	Parameter din167_WIDTH bound to: 16 - type: integer 
	Parameter din168_WIDTH bound to: 16 - type: integer 
	Parameter din169_WIDTH bound to: 16 - type: integer 
	Parameter din170_WIDTH bound to: 16 - type: integer 
	Parameter din171_WIDTH bound to: 16 - type: integer 
	Parameter din172_WIDTH bound to: 16 - type: integer 
	Parameter din173_WIDTH bound to: 16 - type: integer 
	Parameter din174_WIDTH bound to: 16 - type: integer 
	Parameter din175_WIDTH bound to: 16 - type: integer 
	Parameter din176_WIDTH bound to: 16 - type: integer 
	Parameter din177_WIDTH bound to: 16 - type: integer 
	Parameter din178_WIDTH bound to: 16 - type: integer 
	Parameter din179_WIDTH bound to: 16 - type: integer 
	Parameter din180_WIDTH bound to: 16 - type: integer 
	Parameter din181_WIDTH bound to: 16 - type: integer 
	Parameter din182_WIDTH bound to: 16 - type: integer 
	Parameter din183_WIDTH bound to: 16 - type: integer 
	Parameter din184_WIDTH bound to: 16 - type: integer 
	Parameter din185_WIDTH bound to: 16 - type: integer 
	Parameter din186_WIDTH bound to: 16 - type: integer 
	Parameter din187_WIDTH bound to: 16 - type: integer 
	Parameter din188_WIDTH bound to: 16 - type: integer 
	Parameter din189_WIDTH bound to: 16 - type: integer 
	Parameter din190_WIDTH bound to: 16 - type: integer 
	Parameter din191_WIDTH bound to: 16 - type: integer 
	Parameter din192_WIDTH bound to: 16 - type: integer 
	Parameter din193_WIDTH bound to: 16 - type: integer 
	Parameter din194_WIDTH bound to: 16 - type: integer 
	Parameter din195_WIDTH bound to: 16 - type: integer 
	Parameter din196_WIDTH bound to: 16 - type: integer 
	Parameter din197_WIDTH bound to: 16 - type: integer 
	Parameter din198_WIDTH bound to: 16 - type: integer 
	Parameter din199_WIDTH bound to: 16 - type: integer 
	Parameter din200_WIDTH bound to: 16 - type: integer 
	Parameter din201_WIDTH bound to: 16 - type: integer 
	Parameter din202_WIDTH bound to: 16 - type: integer 
	Parameter din203_WIDTH bound to: 16 - type: integer 
	Parameter din204_WIDTH bound to: 16 - type: integer 
	Parameter din205_WIDTH bound to: 16 - type: integer 
	Parameter din206_WIDTH bound to: 16 - type: integer 
	Parameter din207_WIDTH bound to: 16 - type: integer 
	Parameter din208_WIDTH bound to: 16 - type: integer 
	Parameter din209_WIDTH bound to: 16 - type: integer 
	Parameter din210_WIDTH bound to: 16 - type: integer 
	Parameter din211_WIDTH bound to: 16 - type: integer 
	Parameter din212_WIDTH bound to: 16 - type: integer 
	Parameter din213_WIDTH bound to: 16 - type: integer 
	Parameter din214_WIDTH bound to: 16 - type: integer 
	Parameter din215_WIDTH bound to: 16 - type: integer 
	Parameter din216_WIDTH bound to: 16 - type: integer 
	Parameter din217_WIDTH bound to: 16 - type: integer 
	Parameter din218_WIDTH bound to: 16 - type: integer 
	Parameter din219_WIDTH bound to: 16 - type: integer 
	Parameter din220_WIDTH bound to: 16 - type: integer 
	Parameter din221_WIDTH bound to: 16 - type: integer 
	Parameter din222_WIDTH bound to: 16 - type: integer 
	Parameter din223_WIDTH bound to: 16 - type: integer 
	Parameter din224_WIDTH bound to: 16 - type: integer 
	Parameter din225_WIDTH bound to: 16 - type: integer 
	Parameter din226_WIDTH bound to: 16 - type: integer 
	Parameter din227_WIDTH bound to: 16 - type: integer 
	Parameter din228_WIDTH bound to: 16 - type: integer 
	Parameter din229_WIDTH bound to: 16 - type: integer 
	Parameter din230_WIDTH bound to: 16 - type: integer 
	Parameter din231_WIDTH bound to: 16 - type: integer 
	Parameter din232_WIDTH bound to: 16 - type: integer 
	Parameter din233_WIDTH bound to: 16 - type: integer 
	Parameter din234_WIDTH bound to: 16 - type: integer 
	Parameter din235_WIDTH bound to: 16 - type: integer 
	Parameter din236_WIDTH bound to: 16 - type: integer 
	Parameter din237_WIDTH bound to: 16 - type: integer 
	Parameter din238_WIDTH bound to: 16 - type: integer 
	Parameter din239_WIDTH bound to: 16 - type: integer 
	Parameter din240_WIDTH bound to: 16 - type: integer 
	Parameter din241_WIDTH bound to: 16 - type: integer 
	Parameter din242_WIDTH bound to: 16 - type: integer 
	Parameter din243_WIDTH bound to: 16 - type: integer 
	Parameter din244_WIDTH bound to: 16 - type: integer 
	Parameter din245_WIDTH bound to: 16 - type: integer 
	Parameter din246_WIDTH bound to: 16 - type: integer 
	Parameter din247_WIDTH bound to: 16 - type: integer 
	Parameter din248_WIDTH bound to: 16 - type: integer 
	Parameter din249_WIDTH bound to: 16 - type: integer 
	Parameter din250_WIDTH bound to: 16 - type: integer 
	Parameter din251_WIDTH bound to: 16 - type: integer 
	Parameter din252_WIDTH bound to: 16 - type: integer 
	Parameter din253_WIDTH bound to: 16 - type: integer 
	Parameter din254_WIDTH bound to: 16 - type: integer 
	Parameter din255_WIDTH bound to: 16 - type: integer 
	Parameter din256_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_2568_16_1_1' (50#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mux_2568_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_6s_16s_22_1_1' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mul_mul_6s_16s_22_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_6s_16s_22_1_1_DSP48_1' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mul_mul_6s_16s_22_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_6s_16s_22_1_1_DSP48_1' (51#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mul_mul_6s_16s_22_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_6s_16s_22_1_1' (52#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mul_mul_6s_16s_22_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:34757]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (53#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s' (54#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s.v:101]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s.v:115]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1_rom' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1_rom.dat' is read successfully [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1_rom' (55#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1' (56#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1.v:39]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS_rom' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS_rom.dat' is read successfully [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS_rom' (57#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS' (58#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS.v:39]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s' (59#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s' (60#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3844_A' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d3844_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3844 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3844_A' (61#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d3844_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w6_d3844_A' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w6_d3844_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3844 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w6_d3844_A' (62#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w6_d3844_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d961_A' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d961_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 961 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d961_A' (63#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d961_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d841_A' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d841_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 841 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d841_A' (64#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d841_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w6_d841_A' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w6_d841_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 841 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w6_d841_A' (65#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w6_d841_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d196_A' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d196_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 196 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d196_A' (66#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d196_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_shiftReg' (67#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A' (68#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0_shiftReg' (69#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0' (70#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configyd2' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configyd2.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configyd2_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configyd2.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configyd2_shiftReg' (71#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configyd2.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configyd2' (72#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configyd2.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_shiftReg' (73#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0' (74#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0_shiftReg' (75#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0' (76#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configzec' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configzec.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configzec_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configzec.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configzec_shiftReg' (77#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configzec.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configzec' (78#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configzec.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0_shiftReg' (79#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0' (80#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0_shiftReg' (81#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0' (82#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (83#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_myproject_axi_exit44_proc' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Block_myproject_axi_exit44_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Block_myproject_axi_exit44_proc.v:87]
INFO: [Synth 8-6155] done synthesizing module 'Block_myproject_axi_exit44_proc' (84#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Block_myproject_axi_exit44_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_2_proc' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_2_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_2_proc.v:57]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_42_16_1_1' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mux_42_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_42_16_1_1' (85#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi_mux_42_16_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Loop_2_proc' (86#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_2_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d4096_A' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d4096_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d4096_A' (87#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d4096_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w1_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w1_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A_shiftReg' (88#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w1_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A' (89#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w1_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_x' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d1_A_x.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_x_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d1_A_x.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_x_shiftReg' (90#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d1_A_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_x' (91#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d1_A_x.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (92#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (93#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_myproject_U0' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_myproject_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_myproject_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_myproject_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_myproject_U0_shiftReg' (94#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_myproject_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_myproject_U0' (95#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_myproject_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_myproject_axi_exit44_proc_U0' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_Block_myproject_axi_exit44_proc_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_myproject_axi_exit44_proc_U0_shiftReg' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_Block_myproject_axi_exit44_proc_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_myproject_axi_exit44_proc_U0_shiftReg' (96#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_Block_myproject_axi_exit44_proc_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_myproject_axi_exit44_proc_U0' (97#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/start_for_Block_myproject_axi_exit44_proc_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi' (98#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (99#1) [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
WARNING: [Synth 8-3331] design fifo_w16_d1_A_x_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS has unconnected port reset
WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1 has unconnected port reset
WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde has unconnected port ce0
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_lbW has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_lbW has unconnected port ce0
WARNING: [Synth 8-3331] design dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V has unconnected port reset
WARNING: [Synth 8-3331] design dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi has unconnected port ce0
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb has unconnected port ce0
WARNING: [Synth 8-3331] design dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V has unconnected port reset
WARNING: [Synth 8-3331] design dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx3 has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv has unconnected port s_axis_b_tdata[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 2703.188 ; gain = 282.191 ; free physical = 13784 ; free virtual = 33240
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2718.031 ; gain = 297.035 ; free physical = 13832 ; free virtual = 33289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2718.031 ; gain = 297.035 ; free physical = 13832 ; free virtual = 33289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.031 ; gain = 0.000 ; free physical = 13711 ; free virtual = 33168
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2986.461 ; gain = 31.781 ; free physical = 13487 ; free virtual = 32952
Finished Parsing XDC File [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2986.461 ; gain = 0.000 ; free physical = 13488 ; free virtual = 32953
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2996.367 ; gain = 9.906 ; free physical = 13488 ; free virtual = 32953
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:01 ; elapsed = 00:01:19 . Memory (MB): peak = 2996.367 ; gain = 575.371 ; free physical = 13777 ; free virtual = 33242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu5ev-sfvc784-2LV-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:01 ; elapsed = 00:01:19 . Memory (MB): peak = 2996.367 ; gain = 575.371 ; free physical = 13777 ; free virtual = 33241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:19 . Memory (MB): peak = 2996.367 ; gain = 575.371 ; free physical = 13777 ; free virtual = 33241
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'pool_window_1_V_reg_1045_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1077]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_reg_1051_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1055]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_reg_1057_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1055]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_9_reg_1075_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1059]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_9_reg_1081_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1059]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_9_reg_1087_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1061]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_9_reg_1093_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1061]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_11_reg_1111_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1065]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_11_reg_1117_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1065]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_11_reg_1123_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1067]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_11_reg_1129_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1067]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_13_reg_1147_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1071]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_13_reg_1153_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1071]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_13_reg_1159_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1073]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_13_reg_1165_reg[9:0]' into 'pool_window_0_V_reg_1039_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v:1073]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'pool_window_1_V_reg_1043_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1077]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_reg_1049_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1065]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_reg_1055_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1065]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_2_reg_1073_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1069]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_2_reg_1079_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1069]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_2_reg_1085_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1071]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_2_reg_1091_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1071]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_4_reg_1109_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1075]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_4_reg_1115_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1075]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_4_reg_1121_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1055]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_4_reg_1127_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1055]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_6_reg_1145_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1059]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_6_reg_1151_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1059]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_6_reg_1157_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1061]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_6_reg_1163_reg[9:0]' into 'pool_window_0_V_reg_1037_reg[9:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v:1061]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d3844_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w6_d3844_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d961_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d841_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w6_d841_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d196_A.v:90]
INFO: [Synth 8-4471] merging register 'trunc_ln943_reg_546_reg[5:0]' into 'l_reg_541_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/Loop_2_proc.v:228]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/fifo_w16_d4096_A.v:90]
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d3844_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "fifo_w16_d3844_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "fifo_w16_d3844_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w6_d3844_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "fifo_w6_d3844_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d961_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d961_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d841_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d841_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w6_d841_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "fifo_w6_d841_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d196_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d196_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d4096_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "fifo_w16_d4096_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "fifo_w16_d4096_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:34 ; elapsed = 00:01:55 . Memory (MB): peak = 2996.367 ; gain = 575.371 ; free physical = 13649 ; free virtual = 33123
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc290_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc290_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc290_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc290_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc290_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc290_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                         |Replication |Instances |
+------+----------------------------------------------------------------------+------------+----------+
|1     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB0 |           1|     34800|
|2     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB1 |           1|     28816|
|3     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB2 |           1|     32336|
|4     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB3 |           1|     10882|
|5     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB4 |           1|      9378|
|6     |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s__GC0  |           1|     13882|
|7     |myproject__GC0                                                        |           1|     30344|
|8     |myproject_axi__GC0                                                    |           1|      7940|
+------+----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/in_local_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/in_local_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/in_local_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/in_local_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/in_local_V_data_1_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/in_local_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/in_local_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/in_local_V_data_2_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/in_local_V_data_2_V_U/mem_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Block_myproject_axi_exit44_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/ireg_reg[28]' (FDRE) to 'inst/i_1_0/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/ireg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/or_ln_i_reg_557_reg[0]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/icmp_ln958_reg_562_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_reg_557_reg[25] )
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[5]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[6]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[7]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[8]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[9]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[10]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[11]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[12]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[13]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[14]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[15]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[16]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[17]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[18]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[19]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[20]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[21]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[22]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[23]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[24]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[25]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[26]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[27]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[28]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[29]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[30]' (FDE) to 'inst/i_1_0/Loop_2_proc_U0/sub_ln944_reg_551_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/icmp_ln958_reg_562_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_1_0/Loop_2_proc_U0/regslice_both_out_data_U/obuf_inst/odata_reg[28]' (FDRE) to 'inst/i_1_0/Loop_2_proc_U0/regslice_both_out_data_U/obuf_inst/odata_reg[29]'
DSP Report: Generating DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_212/mul_ln728_reg_992_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_212/w2_V_U/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_V_rom_U/q0_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_212/mul_ln728_reg_992_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_212/ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_224_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_212/mul_ln728_reg_992_reg.
DSP Report: register grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_212/mul_ln728_reg_992_reg is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_212/mul_ln728_reg_992_reg.
DSP Report: operator grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_212/myproject_axi_mul_mul_6s_16s_21_1_1_U32/myproject_axi_mul_mul_6s_16s_21_1_1_DSP48_0_U/p is absorbed into DSP grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_212/mul_ln728_reg_992_reg.
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_2_0_0_U/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core_U/ShiftRegMem_reg[0][5:0]' into 'kernel_data_V_2_12_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_2_0_1_U/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core_U/ShiftRegMem_reg[0][5:0]' into 'kernel_data_V_2_13_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_2_0_2_U/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core_U/ShiftRegMem_reg[0][5:0]' into 'kernel_data_V_2_14_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_2_0_3_U/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core_U/ShiftRegMem_reg[0][5:0]' into 'kernel_data_V_2_15_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi.v:40]
DSP Report: Generating DSP mul_ln728_reg_1125_reg, operation Mode is: (A2*B2)'.
DSP Report: register w6_V_U/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_V_rom_U/q0_reg is absorbed into DSP mul_ln728_reg_1125_reg.
DSP Report: register ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_258_reg is absorbed into DSP mul_ln728_reg_1125_reg.
DSP Report: register mul_ln728_reg_1125_reg is absorbed into DSP mul_ln728_reg_1125_reg.
DSP Report: operator myproject_axi_mul_mul_6s_16s_21_1_1_U129/myproject_axi_mul_mul_6s_16s_21_1_1_DSP48_0_U/p is absorbed into DSP mul_ln728_reg_1125_reg.
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_3_0_0_U/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde_core_U/ShiftRegMem_reg[0][5:0]' into 'kernel_data_V_3_12_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_3_0_1_U/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde_core_U/ShiftRegMem_reg[0][5:0]' into 'kernel_data_V_3_13_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_3_0_2_U/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde_core_U/ShiftRegMem_reg[0][5:0]' into 'kernel_data_V_3_14_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde.v:40]
INFO: [Synth 8-4471] merging register 'line_buffer_Array_V_3_0_3_U/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde_core_U/ShiftRegMem_reg[0][5:0]' into 'kernel_data_V_3_15_reg[5:0]' [/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/18a6/hdl/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_btde.v:40]
DSP Report: Generating DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/grp_fu_266_p2, operation Mode is: A*B.
DSP Report: operator grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/grp_fu_266_p2 is absorbed into DSP grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/grp_fu_266_p2.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer2_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "layer2_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer2_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "layer2_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer2_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "layer2_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "layer4_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "layer4_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "layer4_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "layer4_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 6 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer5_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "layer5_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 6 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer5_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "layer5_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 6 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer5_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "layer5_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 6 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer5_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "layer5_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer6_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer6_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer6_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer6_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer8_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "layer8_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer8_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "layer8_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer8_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "layer8_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer8_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "layer8_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 6 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer9_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "layer9_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 6 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer9_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "layer9_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 6 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer9_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "layer9_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 6 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer9_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "layer9_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/\pool_window_0_V_reg_1039_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/\pool_window_0_V_reg_1039_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/\pool_window_0_V_reg_1039_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/\pool_window_0_V_reg_1039_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/\pool_window_0_V_reg_1039_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/\pool_window_0_V_reg_1039_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/\pool_window_0_V_reg_1039_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/\pool_window_0_V_reg_1039_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/\pool_window_0_V_reg_1039_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/\pool_window_0_V_reg_1039_reg[9] )
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_3_V_U/q_tmp_reg[10]' (FDRE) to 'layer5_out_V_data_3_V_U/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_2_V_U/q_tmp_reg[10]' (FDRE) to 'layer5_out_V_data_2_V_U/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_1_V_U/q_tmp_reg[10]' (FDRE) to 'layer5_out_V_data_1_V_U/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_0_V_U/q_tmp_reg[10]' (FDRE) to 'layer5_out_V_data_0_V_U/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_3_V_U/q_tmp_reg[11]' (FDRE) to 'layer5_out_V_data_3_V_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_2_V_U/q_tmp_reg[11]' (FDRE) to 'layer5_out_V_data_2_V_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_1_V_U/q_tmp_reg[11]' (FDRE) to 'layer5_out_V_data_1_V_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_0_V_U/q_tmp_reg[11]' (FDRE) to 'layer5_out_V_data_0_V_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_3_V_U/q_tmp_reg[12]' (FDRE) to 'layer5_out_V_data_3_V_U/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_2_V_U/q_tmp_reg[12]' (FDRE) to 'layer5_out_V_data_2_V_U/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_1_V_U/q_tmp_reg[12]' (FDRE) to 'layer5_out_V_data_1_V_U/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_0_V_U/q_tmp_reg[12]' (FDRE) to 'layer5_out_V_data_0_V_U/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_3_V_U/q_tmp_reg[13]' (FDRE) to 'layer5_out_V_data_3_V_U/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_2_V_U/q_tmp_reg[13]' (FDRE) to 'layer5_out_V_data_2_V_U/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_1_V_U/q_tmp_reg[13]' (FDRE) to 'layer5_out_V_data_1_V_U/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_0_V_U/q_tmp_reg[13]' (FDRE) to 'layer5_out_V_data_0_V_U/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_3_V_U/q_tmp_reg[14]' (FDRE) to 'layer5_out_V_data_3_V_U/q_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_2_V_U/q_tmp_reg[14]' (FDRE) to 'layer5_out_V_data_2_V_U/q_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_1_V_U/q_tmp_reg[14]' (FDRE) to 'layer5_out_V_data_1_V_U/q_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer5_out_V_data_0_V_U/q_tmp_reg[14]' (FDRE) to 'layer5_out_V_data_0_V_U/q_tmp_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_3_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_2_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_1_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_0_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_322/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[0]' (FD) to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[9]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[1]' (FD) to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[9]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[2]' (FD) to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[9]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[3]' (FD) to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[9]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[4]' (FD) to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[9]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[5]' (FD) to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[9]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[6]' (FD) to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[9]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[7]' (FD) to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[9]'
INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[8]' (FD) to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/pool_window_0_V_reg_1037_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/\pool_window_0_V_reg_1037_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_3_V_U/q_tmp_reg[10]' (FDRE) to 'layer9_out_V_data_3_V_U/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_3_V_U/q_tmp_reg[11]' (FDRE) to 'layer9_out_V_data_3_V_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_3_V_U/q_tmp_reg[12]' (FDRE) to 'layer9_out_V_data_3_V_U/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_3_V_U/q_tmp_reg[13]' (FDRE) to 'layer9_out_V_data_3_V_U/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_3_V_U/q_tmp_reg[14]' (FDRE) to 'layer9_out_V_data_3_V_U/q_tmp_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer9_out_V_data_3_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_2_V_U/q_tmp_reg[10]' (FDRE) to 'layer9_out_V_data_2_V_U/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_2_V_U/q_tmp_reg[11]' (FDRE) to 'layer9_out_V_data_2_V_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_2_V_U/q_tmp_reg[12]' (FDRE) to 'layer9_out_V_data_2_V_U/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_2_V_U/q_tmp_reg[13]' (FDRE) to 'layer9_out_V_data_2_V_U/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_2_V_U/q_tmp_reg[14]' (FDRE) to 'layer9_out_V_data_2_V_U/q_tmp_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer9_out_V_data_2_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_1_V_U/q_tmp_reg[10]' (FDRE) to 'layer9_out_V_data_1_V_U/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_1_V_U/q_tmp_reg[11]' (FDRE) to 'layer9_out_V_data_1_V_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_1_V_U/q_tmp_reg[12]' (FDRE) to 'layer9_out_V_data_1_V_U/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_1_V_U/q_tmp_reg[13]' (FDRE) to 'layer9_out_V_data_1_V_U/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_1_V_U/q_tmp_reg[14]' (FDRE) to 'layer9_out_V_data_1_V_U/q_tmp_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer9_out_V_data_1_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_0_V_U/q_tmp_reg[10]' (FDRE) to 'layer9_out_V_data_0_V_U/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_0_V_U/q_tmp_reg[11]' (FDRE) to 'layer9_out_V_data_0_V_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_0_V_U/q_tmp_reg[12]' (FDRE) to 'layer9_out_V_data_0_V_U/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_0_V_U/q_tmp_reg[13]' (FDRE) to 'layer9_out_V_data_0_V_U/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'layer9_out_V_data_0_V_U/q_tmp_reg[14]' (FDRE) to 'layer9_out_V_data_0_V_U/q_tmp_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer9_out_V_data_0_V_U/\q_tmp_reg[15] )
INFO: [Synth 8-3886] merging instance 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/sext_ln241_reg_1006_reg[13]' (FDE) to 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/sext_ln241_reg_1006_reg[14]'
INFO: [Synth 8-3886] merging instance 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/sext_ln241_reg_1006_reg[14]' (FDE) to 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/sext_ln241_reg_1006_reg[15]'
INFO: [Synth 8-3886] merging instance 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/sext_ln241_reg_1006_reg[15]' (FDE) to 'softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/sext_ln241_reg_1006_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_24_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_1236_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_17_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_1236_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_16_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_1236_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_15_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_0_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_26_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_0_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_25_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_24_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_1236_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_17_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_1236_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_16_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_1236_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_15_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_0_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_26_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_0_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_25_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_24_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_1236_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_17_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_1236_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_16_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_1236_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_15_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_0_2_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_26_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_0_1_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_25_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_274/line_buffer_Array_V_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[0][3]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_227/kernel_data_V_24_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\tmp_data_0_V_reg_421_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_35_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_34_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_33_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_32_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_35_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_34_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_33_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_32_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_35_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_34_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_33_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_32_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_35_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_34_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_33_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_32_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_35_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_34_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_33_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_32_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_35_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_34_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_33_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_32_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_31_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_30_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_29_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_28_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_31_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_30_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_29_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_28_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_31_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_30_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_29_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_28_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_31_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_30_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_29_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_28_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_31_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_30_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_29_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s_fu_265/kernel_data_V_1_28_reg[14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:05:10 . Memory (MB): peak = 2996.367 ; gain = 575.371 ; free physical = 8531 ; free virtual = 28100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                         |Replication |Instances |
+------+----------------------------------------------------------------------+------------+----------+
|1     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB0 |           1|     31120|
|2     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB1 |           1|     32624|
|3     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB2 |           1|     35579|
|4     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB3 |           1|      9869|
|5     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB4 |           1|      7599|
|6     |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s__GC0  |           1|     12956|
|7     |myproject__GC0                                                        |           1|     27015|
|8     |myproject_axi__GC0                                                    |           1|      4432|
+------+----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:29 ; elapsed = 00:06:39 . Memory (MB): peak = 3334.164 ; gain = 913.168 ; free physical = 7743 ; free virtual = 27411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/in_local_V_data_0_V_U/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/in_local_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/in_local_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/in_local_V_data_1_V_U/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/in_local_V_data_1_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/in_local_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/in_local_V_data_2_V_U/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/in_local_V_data_2_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/in_local_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/myproject_U0i_1_2/\myproject_U0/layer2_out_V_data_0_V_U /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/myproject_U0i_1_2/\myproject_U0/layer2_out_V_data_0_V_U /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/myproject_U0i_1_2/\myproject_U0/layer2_out_V_data_0_V_U /mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/myproject_U0i_1_2/\myproject_U0/layer2_out_V_data_1_V_U /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/myproject_U0i_1_2/\myproject_U0/layer2_out_V_data_1_V_U /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/myproject_U0i_1_2/\myproject_U0/layer2_out_V_data_1_V_U /mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/myproject_U0i_1_2/\myproject_U0/layer2_out_V_data_2_V_U /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/myproject_U0i_1_2/\myproject_U0/layer2_out_V_data_2_V_U /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/myproject_U0i_1_2/\myproject_U0/layer2_out_V_data_2_V_U /mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/myproject_U0i_1_2/\myproject_U0/layer2_out_V_data_3_V_U /mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/myproject_U0i_1_2/\myproject_U0/layer2_out_V_data_3_V_U /mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/myproject_U0i_1_2/\myproject_U0/layer2_out_V_data_3_V_U /mem_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:06 ; elapsed = 00:12:22 . Memory (MB): peak = 3725.742 ; gain = 1304.746 ; free physical = 7528 ; free virtual = 27182
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                         |Replication |Instances |
+------+----------------------------------------------------------------------+------------+----------+
|1     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB0 |           1|     29968|
|2     |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s__GC0  |           1|      8245|
|3     |myproject_axi__GC0                                                    |           1|      4432|
|4     |myproject_axi_GT0                                                     |           1|     25389|
|5     |myproject_axi_GT2                                                     |           1|      8098|
|6     |myproject_axi_GT4                                                     |           1|        16|
|7     |myproject_axi_GT0__2                                                  |           1|     11798|
|8     |myproject_axi_GT1                                                     |           1|      9136|
|9     |myproject_axi_GT2__1                                                  |           1|     59011|
|10    |myproject_axi_GT3                                                     |           1|        16|
+------+----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/i_1_0/in_local_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer2_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer2_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer4_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer5_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer5_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer6_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer6_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer6_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer6_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer8_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer8_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer8_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer9_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer9_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer9_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_1_2/myproject_U0/layer9_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_3/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0i_3/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:51 ; elapsed = 00:14:39 . Memory (MB): peak = 3737.668 ; gain = 1316.672 ; free physical = 4596 ; free virtual = 24264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                         |Replication |Instances |
+------+----------------------------------------------------------------------+------------+----------+
|1     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB0 |           1|      8330|
|2     |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config11_s__GC0  |           1|      8125|
|3     |myproject_axi__GC0                                                    |           1|      2107|
|4     |myproject_axi_GT0                                                     |           1|     18626|
|5     |myproject_axi_GT2                                                     |           1|      8099|
|6     |myproject_axi_GT4                                                     |           1|        16|
|7     |myproject_axi_GT0__2                                                  |           1|      6082|
|8     |myproject_axi_GT1                                                     |           1|      9136|
|9     |myproject_axi_GT2__1                                                  |           1|     24633|
|10    |myproject_axi_GT3                                                     |           1|        16|
+------+----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer2_out_V_data_3_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer4_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer5_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer6_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer6_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer6_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer6_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer8_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer8_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer8_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer9_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer9_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer9_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/layer9_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_exp_table1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_fu_128/invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config12_s_invert_txdS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/in_local_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/in_local_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/in_local_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/in_local_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/in_local_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/in_local_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop Loop_2_proc_U0/sub_ln944_reg_551_reg[2] is being inverted and renamed to Loop_2_proc_U0/sub_ln944_reg_551_reg[2]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:15 ; elapsed = 00:15:04 . Memory (MB): peak = 3737.668 ; gain = 1316.672 ; free physical = 4458 ; free virtual = 24201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:15 ; elapsed = 00:15:05 . Memory (MB): peak = 3737.668 ; gain = 1316.672 ; free physical = 4462 ; free virtual = 24205
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:29 ; elapsed = 00:15:18 . Memory (MB): peak = 3737.668 ; gain = 1316.672 ; free physical = 4416 ; free virtual = 24159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:29 ; elapsed = 00:15:19 . Memory (MB): peak = 3737.668 ; gain = 1316.672 ; free physical = 4402 ; free virtual = 24144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:42 ; elapsed = 00:15:32 . Memory (MB): peak = 3737.668 ; gain = 1316.672 ; free physical = 4416 ; free virtual = 24158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:43 ; elapsed = 00:15:32 . Memory (MB): peak = 3737.668 ; gain = 1316.672 ; free physical = 4416 ; free virtual = 24158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   289|
|2     |DSP_ALU_1       |    18|
|3     |DSP_A_B_DATA_1  |    17|
|4     |DSP_A_B_DATA_2  |     1|
|5     |DSP_C_DATA      |     1|
|6     |DSP_C_DATA_1    |    17|
|7     |DSP_MULTIPLIER  |    18|
|8     |DSP_M_DATA_1    |    18|
|9     |DSP_OUTPUT      |     1|
|10    |DSP_OUTPUT_1    |    17|
|11    |DSP_PREADD      |    18|
|12    |DSP_PREADD_DATA |    18|
|13    |LUT1            |   181|
|14    |LUT2            |  1645|
|15    |LUT3            | 12054|
|16    |LUT4            |  4958|
|17    |LUT5            | 10917|
|18    |LUT6            |  6411|
|19    |MUXCY           |     4|
|20    |MUXF7           |  1612|
|21    |MUXF8           |   424|
|22    |RAMB18E2_3      |     1|
|23    |RAMB18E2_4      |     1|
|24    |RAMB18E2_5      |    16|
|25    |RAMB36E2        |     4|
|26    |RAMB36E2_1      |    14|
|27    |SRLC32E         |   344|
|28    |FDRE            | 36252|
|29    |FDSE            |   214|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:43 ; elapsed = 00:15:32 . Memory (MB): peak = 3737.668 ; gain = 1316.672 ; free physical = 4416 ; free virtual = 24158
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:22 ; elapsed = 00:15:10 . Memory (MB): peak = 3737.668 ; gain = 1038.336 ; free physical = 12607 ; free virtual = 32350
Synthesis Optimization Complete : Time (s): cpu = 00:11:47 ; elapsed = 00:15:36 . Memory (MB): peak = 3737.668 ; gain = 1316.672 ; free physical = 12640 ; free virtual = 32350
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3737.668 ; gain = 0.000 ; free physical = 12612 ; free virtual = 32322
INFO: [Netlist 29-17] Analyzing 2347 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3781.770 ; gain = 0.000 ; free physical = 6616 ; free virtual = 26326
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  (CARRY4) => CARRY8: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
691 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:47 ; elapsed = 00:16:49 . Memory (MB): peak = 3781.770 ; gain = 2240.887 ; free physical = 5522 ; free virtual = 25231
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3781.770 ; gain = 0.000 ; free physical = 6244 ; free virtual = 25954
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3805.781 ; gain = 24.012 ; free physical = 12871 ; free virtual = 32588
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 24e399b5349eeb4a
INFO: [Coretcl 2-1174] Renamed 160 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3805.781 ; gain = 0.000 ; free physical = 12809 ; free virtual = 32585
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Suits/myproject_prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3805.781 ; gain = 0.000 ; free physical = 12821 ; free virtual = 32597
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 16:19:27 2024...
