set_property PACKAGE_PIN F21      [get_ports "CLK_125_N"] ;# Bank  47 VCCO - VCC3V3   - IO_L5N_HDGC_AD7N_47
set_property IOSTANDARD  LVDS_25  [get_ports "CLK_125_N"] ;# Bank  47 VCCO - VCC3V3   - IO_L5N_HDGC_AD7N_47
set_property PACKAGE_PIN G21      [get_ports "CLK_125_P"] ;# Bank  47 VCCO - VCC3V3   - IO_L5P_HDGC_AD7P_47
set_property IOSTANDARD  LVDS_25  [get_ports "CLK_125_P"] ;# Bank  47 VCCO - VCC3V3   - IO_L5P_HDGC_AD7P_47


set_property PACKAGE_PIN J15      [get_ports "L12N_AD8N_50_N"] ;# Bank  50 VCCO - VCC3V3   - IO_L12N_AD8N_50
set_property IOSTANDARD  LVCMOS33 [get_ports "L12N_AD8N_50_N"] ;# Bank  50 VCCO - VCC3V3   - IO_L12N_AD8N_50
set_property PACKAGE_PIN J16      [get_ports "L12P_AD8P_50_P"] ;# Bank  50 VCCO - VCC3V3   - IO_L12P_AD8P_50
set_property IOSTANDARD  LVCMOS33 [get_ports "L12P_AD8P_50_P"] ;# Bank  50 VCCO - VCC3V3   - IO_L12P_AD8P_50
set_property PACKAGE_PIN G16      [get_ports "L11N_AD9N_50_N"] ;# Bank  50 VCCO - VCC3V3   - IO_L11N_AD9N_50
set_property IOSTANDARD  LVCMOS33 [get_ports "L11N_AD9N_50_N"] ;# Bank  50 VCCO - VCC3V3   - IO_L11N_AD9N_50
set_property PACKAGE_PIN H16      [get_ports "L11P_AD9P_50_P"] ;# Bank  50 VCCO - VCC3V3   - IO_L11P_AD9P_50
set_property IOSTANDARD  LVCMOS33 [get_ports "L11P_AD9P_50_P"] ;# Bank  50 VCCO - VCC3V3   - IO_L11P_AD9P_50
set_property PACKAGE_PIN H14      [get_ports "L10N_AD10N_50_N"] ;# Bank  50 VCCO - VCC3V3   - IO_L10N_AD10N_50
set_property IOSTANDARD  LVCMOS33 [get_ports "L10N_AD10N_50_N"] ;# Bank  50 VCCO - VCC3V3   - IO_L10N_AD10N_50
set_property PACKAGE_PIN J14      [get_ports "L10P_AD10P_50_P"] ;# Bank  50 VCCO - VCC3V3   - IO_L10P_AD10P_50
set_property IOSTANDARD  LVCMOS33 [get_ports "L10P_AD10P_50_P"] ;# Bank  50 VCCO - VCC3V3   - IO_L10P_AD10P_50
set_property PACKAGE_PIN G14      [get_ports "L9N_AD11N_50_N"] ;# Bank  50 VCCO - VCC3V3   - IO_L9N_AD11N_50
set_property IOSTANDARD  LVCMOS33 [get_ports "L9N_AD11N_50_N"] ;# Bank  50 VCCO - VCC3V3   - IO_L9N_AD11N_50
set_property PACKAGE_PIN G15      [get_ports "L9P_AD11P_50_P"] ;# Bank  50 VCCO - VCC3V3   - IO_L9P_AD11P_50
set_property IOSTANDARD  LVCMOS33 [get_ports "L9P_AD11P_50_P"] ;# Bank  50 VCCO - VCC3V3   - IO_L9P_AD11P_50
set_property PACKAGE_PIN G13      [get_ports "L8N_HDGC_50_N"] ;# Bank  50 VCCO - VCC3V3   - IO_L8N_HDGC_50
set_property IOSTANDARD  LVCMOS33 [get_ports "L8N_HDGC_50_N"] ;# Bank  50 VCCO - VCC3V3   - IO_L8N_HDGC_50
set_property PACKAGE_PIN H13      [get_ports "L8P_HDGC_50_P"] ;# Bank  50 VCCO - VCC3V3   - IO_L8P_HDGC_50
set_property IOSTANDARD  LVCMOS33 [get_ports "L8P_HDGC_50_P"] ;# Bank  50 VCCO - VCC3V3   - IO_L8P_HDGC_50

set_property PACKAGE_PIN F12      [get_ports "34N8121"] ;# Bank  50 VCCO - VCC3V3   - IO_L6P_HDGC_50
set_property IOSTANDARD  LVCMOS33 [get_ports "34N8121"] ;# Bank  50 VCCO - VCC3V3   - IO_L6P_HDGC_50
set_property PACKAGE_PIN G11      [get_ports "34N8125"] ;# Bank  50 VCCO - VCC3V3   - IO_L5N_HDGC_50
set_property IOSTANDARD  LVCMOS33 [get_ports "34N8125"] ;# Bank  50 VCCO - VCC3V3   - IO_L5N_HDGC_50
set_property PACKAGE_PIN H11      [get_ports "34N8129"] ;# Bank  50 VCCO - VCC3V3   - IO_L5P_HDGC_50
set_property IOSTANDARD  LVCMOS33 [get_ports "34N8129"] ;# Bank  50 VCCO - VCC3V3   - IO_L5P_HDGC_50
#set_property PACKAGE_PIN D10      [get_ports "34N8133"] ;# Bank  50 VCCO - VCC3V3   - IO_L4N_AD12N_50
#set_property IOSTANDARD  LVCMOS33 [get_ports "34N8133"] ;# Bank  50 VCCO - VCC3V3   - IO_L4N_AD12N_50
set_property PACKAGE_PIN D11      [get_ports "MSP430_GPIO_PL_0"] ;# Bank  50 VCCO - VCC3V3   - IO_L4P_AD12P_50
set_property IOSTANDARD  LVCMOS33 [get_ports "MSP430_GPIO_PL_0"] ;# Bank  50 VCCO - VCC3V3   - IO_L4P_AD12P_50
set_property PACKAGE_PIN E10      [get_ports "MSP430_GPIO_PL_1"] ;# Bank  50 VCCO - VCC3V3   - IO_L3N_AD13N_50
set_property IOSTANDARD  LVCMOS33 [get_ports "MSP430_GPIO_PL_1"] ;# Bank  50 VCCO - VCC3V3   - IO_L3N_AD13N_50
set_property PACKAGE_PIN F10      [get_ports "MSP430_GPIO_PL_2"] ;# Bank  50 VCCO - VCC3V3   - IO_L3P_AD13P_50
set_property IOSTANDARD  LVCMOS33 [get_ports "MSP430_GPIO_PL_2"] ;# Bank  50 VCCO - VCC3V3   - IO_L3P_AD13P_50
set_property PACKAGE_PIN G10      [get_ports "MSP430_GPIO_PL_3"] ;# Bank  50 VCCO - VCC3V3   - IO_L2N_AD14N_50
set_property IOSTANDARD  LVCMOS33 [get_ports "MSP430_GPIO_PL_3"] ;# Bank  50 VCCO - VCC3V3   - IO_L2N_AD14N_50
set_property PACKAGE_PIN J10      [get_ports "PL_I2C0_SCL_LS"] ;# Bank  50 VCCO - VCC3V3   - IO_L1N_AD15N_50
set_property IOSTANDARD  LVCMOS33 [get_ports "PL_I2C0_SCL_LS"] ;# Bank  50 VCCO - VCC3V3   - IO_L1N_AD15N_50
set_property PACKAGE_PIN J11      [get_ports "PL_I2C0_SDA_LS"] ;# Bank  50 VCCO - VCC3V3   - IO_L1P_AD15P_50
set_property IOSTANDARD  LVCMOS33 [get_ports "PL_I2C0_SDA_LS"] ;# Bank  50 VCCO - VCC3V3   - IO_L1P_AD15P_50
set_property PACKAGE_PIN E13      [get_ports "UART2_TXD_O_FPGA_RXD"] ;# Bank  49 VCCO - VCC3V3   - IO_L12N_AD8N_49
set_property IOSTANDARD  LVCMOS33 [get_ports "UART2_TXD_O_FPGA_RXD"] ;# Bank  49 VCCO - VCC3V3   - IO_L12N_AD8N_49
set_property PACKAGE_PIN F13      [get_ports "UART2_RXD_I_FPGA_TXD"] ;# Bank  49 VCCO - VCC3V3   - IO_L12P_AD8P_49
set_property IOSTANDARD  LVCMOS33 [get_ports "UART2_RXD_I_FPGA_TXD"] ;# Bank  49 VCCO - VCC3V3   - IO_L12P_AD8P_49
set_property PACKAGE_PIN D12      [get_ports "UART2_RTS_O_B"] ;# Bank  49 VCCO - VCC3V3   - IO_L11N_AD9N_49
set_property IOSTANDARD  LVCMOS33 [get_ports "UART2_RTS_O_B"] ;# Bank  49 VCCO - VCC3V3   - IO_L11N_AD9N_49
set_property PACKAGE_PIN E12      [get_ports "UART2_CTS_I_B"] ;# Bank  49 VCCO - VCC3V3   - IO_L11P_AD9P_49
set_property IOSTANDARD  LVCMOS33 [get_ports "UART2_CTS_I_B"] ;# Bank  49 VCCO - VCC3V3   - IO_L11P_AD9P_49
set_property PACKAGE_PIN B12      [get_ports "MSP430_UCA1_TXD"] ;# Bank  49 VCCO - VCC3V3   - IO_L10N_AD10N_49
set_property IOSTANDARD  LVCMOS33 [get_ports "MSP430_UCA1_TXD"] ;# Bank  49 VCCO - VCC3V3   - IO_L10N_AD10N_49
set_property PACKAGE_PIN C12      [get_ports "MSP430_UCA1_RXD"] ;# Bank  49 VCCO - VCC3V3   - IO_L10P_AD10P_49
set_property IOSTANDARD  LVCMOS33 [get_ports "MSP430_UCA1_RXD"] ;# Bank  49 VCCO - VCC3V3   - IO_L10P_AD10P_49
set_property PACKAGE_PIN B14      [get_ports "SYSMON_SDA"] ;# Bank  49 VCCO - VCC3V3   - IO_L7N_HDGC_49
set_property IOSTANDARD  LVCMOS33 [get_ports "SYSMON_SDA"] ;# Bank  49 VCCO - VCC3V3   - IO_L7N_HDGC_49
set_property PACKAGE_PIN C14      [get_ports "SYSMON_SCL"] ;# Bank  49 VCCO - VCC3V3   - IO_L7P_HDGC_49
set_property IOSTANDARD  LVCMOS33 [get_ports "SYSMON_SCL"] ;# Bank  49 VCCO - VCC3V3   - IO_L7P_HDGC_49



set_property PACKAGE_PIN A29      [get_ports "MGTRREF_128"] ;# Bank 128 - MGTRREF_L
#Other net   PACKAGE_PIN A30      - MGTAVTT                   Bank 128 - MGTAVTTRCAL_L
set_property PACKAGE_PIN M29      [get_ports "SMA_MGT_TX_P"] ;# Bank 128 - MGTHTXP3_128
set_property PACKAGE_PIN M30      [get_ports "SMA_MGT_TX_N"] ;# Bank 128 - MGTHTXN3_128
set_property PACKAGE_PIN M33      [get_ports "SMA_MGT_RX_C_P"] ;# Bank 128 - MGTHRXP3_128
set_property PACKAGE_PIN M34      [get_ports "SMA_MGT_RX_C_N"] ;# Bank 128 - MGTHRXN3_128
set_property PACKAGE_PIN J28      [get_ports "USER_SMA_MGT_CLOCK_C_N"] ;# Bank 129 - MGTREFCLK1N_129
set_property PACKAGE_PIN J27      [get_ports "USER_SMA_MGT_CLOCK_C_P"] ;# Bank 129 - MGTREFCLK1P_129
set_property PACKAGE_PIN J28      [get_ports "USER_SMA_MGT_CLOCK_C_N"] ;# Bank 129 - MGTREFCLK1N_129
set_property PACKAGE_PIN J27      [get_ports "USER_SMA_MGT_CLOCK_C_P"] ;# Bank 129 - MGTREFCLK1P_129
set_property PACKAGE_PIN L28      [get_ports "USER_MGT_SI570_CLOCK1_C_N"] ;# Bank 129 - MGTREFCLK0N_129
set_property PACKAGE_PIN L27      [get_ports "USER_MGT_SI570_CLOCK1_C_P"] ;# Bank 129 - MGTREFCLK0P_129
set_property PACKAGE_PIN J7       [get_ports "38N7145"] ;# Bank 228 - MGTREFCLK1N_228
set_property PACKAGE_PIN J8       [get_ports "38N7142"] ;# Bank 228 - MGTREFCLK1P_228
set_property PACKAGE_PIN A6       [get_ports "38N2099"] ;# Bank 228 - MGTRREF_R
#Other net   PACKAGE_PIN A5       - MGTAVTT                   Bank 228 - MGTAVTTRCAL_R
set_property PACKAGE_PIN E7       [get_ports "38N7165"] ;# Bank 229 - MGTREFCLK1N_229
set_property PACKAGE_PIN E8       [get_ports "38N7162"] ;# Bank 229 - MGTREFCLK1P_229
set_property PACKAGE_PIN C7       [get_ports "USER_MGT_SI570_CLOCK2_C_N"] ;# Bank 230 - MGTREFCLK0N_230
set_property PACKAGE_PIN C8       [get_ports "USER_MGT_SI570_CLOCK2_C_P"] ;# Bank 230 - MGTREFCLK0P_230
set_property PACKAGE_PIN AL7      [get_ports "USER_SI570_N"] ;# Bank  64 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_64
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "USER_SI570_N"] ;# Bank  64 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_64
set_property PACKAGE_PIN AL8      [get_ports "USER_SI570_P"] ;# Bank  64 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_64
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "USER_SI570_P"] ;# Bank  64 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_64

set_property PACKAGE_PIN K20      [get_ports "PL_I2C1_SCL_LS"] ;# Bank  47 VCCO - VCC3V3   - IO_L1N_AD11N_47
set_property IOSTANDARD  LVCMOS33 [get_ports "PL_I2C1_SCL_LS"] ;# Bank  47 VCCO - VCC3V3   - IO_L1N_AD11N_47
set_property PACKAGE_PIN L20      [get_ports "PL_I2C1_SDA_LS"] ;# Bank  47 VCCO - VCC3V3   - IO_L1P_AD11P_47
set_property IOSTANDARD  LVCMOS33 [get_ports "PL_I2C1_SDA_LS"] ;# Bank  47 VCCO - VCC3V3   - IO_L1P_AD11P_47
set_property PACKAGE_PIN AK14     [get_ports "CLK_74_25_N"] ;# Bank  44 VCCO - VCC3V3   - IO_L5N_HDGC_AD7N_44
set_property IOSTANDARD  LVDS_25 [get_ports "CLK_74_25_N"] ;# Bank  44 VCCO - VCC3V3   - IO_L5N_HDGC_AD7N_44
set_property PACKAGE_PIN AK15     [get_ports "CLK_74_25_P"] ;# Bank  44 VCCO - VCC3V3   - IO_L5P_HDGC_AD7P_44
set_property IOSTANDARD  LVDS_25 [get_ports "CLK_74_25_P"] ;# Bank  44 VCCO - VCC3V3   - IO_L5P_HDGC_AD7P_44
set_property PACKAGE_PIN AM13     [get_ports "CPU_RESET"] ;# Bank  44 VCCO - VCC3V3   - IO_L4N_AD8N_44
set_property IOSTANDARD  LVCMOS33 [get_ports "CPU_RESET"] ;# Bank  44 VCCO - VCC3V3   - IO_L4N_AD8N_44


#Other net   PACKAGE_PIN AJ11     - 6N6772                    Bank  64 - VREF_64



