# Day 4

Day 4 focused on understanding the importance of gate-level simulation (GLS), the differences between blocking and non-blocking statements in Verilog, and how mistakes in RTL coding styles can result in simulation-synthesis mismatches.

