+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256
+ speed3d_r2c fftw float 256 256 256

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      256x256x256
MPI ranks:  128
Grids: (4, 4, 8)  (1, 8, 16)  (8, 1, 16)  (8, 16, 1)  (4, 4, 8)  
Time per run: 0.0154658 (s)
Performance:  130.175 GFlops/s
Memory usage: 4MB/rank
Tolerance:    0.0005
Max error:    1.37091e-06

Application 28483624 resources: utime ~76s, stime ~49s, Rss ~47020, inblocks ~210980, outblocks ~40
