<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="KGPminiRISC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="KGPminiRISC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="KGPminiRISC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="KGPminiRISC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="KGPminiRISC.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="KGPminiRISC.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="KGPminiRISC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="KGPminiRISC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="KGPminiRISC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="KGPminiRISC_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="KGPminiRISC_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="KGPminiRISC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="branch_control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="branch_control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="branch_control.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="branch_control_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="branch_control_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="data_path.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="data_path.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="data_path.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="data_path.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_path.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_path.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="data_path.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="data_path.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_path_1_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_path_1_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_path_2_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_path_2_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_path_3_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_path_3_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_path_4_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_path_4_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_path_5_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_path_5_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_path_6_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_path_6_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_path_7_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_path_7_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="data_path_7_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_path_7_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_path_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_path_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_path_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="data_path_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="data_path_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="diff.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="diff.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="diff.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="diff.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="diff.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="diff.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_tb_1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_tb_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="full_tb_1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_tb_1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_tb_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_tb_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1667791288" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1667791288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667900289" xil_pn:in_ck="3245776926106259761" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1667900289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGPminiRISC.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="branch_control.v"/>
      <outfile xil_pn:name="cla_16_bit.v"/>
      <outfile xil_pn:name="cla_32_bit.v"/>
      <outfile xil_pn:name="cla_4_bit.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="data_memory.v"/>
      <outfile xil_pn:name="data_path.v"/>
      <outfile xil_pn:name="diff.v"/>
      <outfile xil_pn:name="full_tb_1.v"/>
      <outfile xil_pn:name="full_tb_2.v"/>
      <outfile xil_pn:name="instruction_decoder.v"/>
      <outfile xil_pn:name="instruction_memory.v"/>
      <outfile xil_pn:name="lcu_16_bit.v"/>
      <outfile xil_pn:name="lcu_32_bit.v"/>
      <outfile xil_pn:name="mux_2x1.v"/>
      <outfile xil_pn:name="mux_4x1.v"/>
      <outfile xil_pn:name="program_counter.v"/>
      <outfile xil_pn:name="reg_file.v"/>
      <outfile xil_pn:name="sign_extend_15_32.v"/>
      <outfile xil_pn:name="sign_extend_16_32.v"/>
    </transform>
    <transform xil_pn:end_ts="1667900374" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6666034367789855409" xil_pn:start_ts="1667900374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667900374" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2206943742571182611" xil_pn:start_ts="1667900374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667905736" xil_pn:in_ck="3567571474787708070" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7588609778323754235" xil_pn:start_ts="1667905736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/data_memory_generator.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data_memory_generator.v"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory_generator.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory_generator.v"/>
    </transform>
    <transform xil_pn:end_ts="1667900292" xil_pn:in_ck="3245776926106259761" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1667900292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="KGPminiRISC.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="branch_control.v"/>
      <outfile xil_pn:name="cla_16_bit.v"/>
      <outfile xil_pn:name="cla_32_bit.v"/>
      <outfile xil_pn:name="cla_4_bit.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="data_memory.v"/>
      <outfile xil_pn:name="data_path.v"/>
      <outfile xil_pn:name="diff.v"/>
      <outfile xil_pn:name="full_tb_1.v"/>
      <outfile xil_pn:name="full_tb_2.v"/>
      <outfile xil_pn:name="instruction_decoder.v"/>
      <outfile xil_pn:name="instruction_memory.v"/>
      <outfile xil_pn:name="lcu_16_bit.v"/>
      <outfile xil_pn:name="lcu_32_bit.v"/>
      <outfile xil_pn:name="mux_2x1.v"/>
      <outfile xil_pn:name="mux_4x1.v"/>
      <outfile xil_pn:name="program_counter.v"/>
      <outfile xil_pn:name="reg_file.v"/>
      <outfile xil_pn:name="sign_extend_15_32.v"/>
      <outfile xil_pn:name="sign_extend_16_32.v"/>
    </transform>
    <transform xil_pn:end_ts="1667905738" xil_pn:in_ck="-4533906194731316049" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4945061002365845869" xil_pn:start_ts="1667905736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="full_tb_1_beh.prj"/>
      <outfile xil_pn:name="full_tb_1_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1667905738" xil_pn:in_ck="-2201818546470329652" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7076488134093179824" xil_pn:start_ts="1667905738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="full_tb_1_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1667791389" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1667791389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667840143" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6285458316645614763" xil_pn:start_ts="1667840143">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667889340" xil_pn:in_ck="3567571474787708070" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7588609778323754235" xil_pn:start_ts="1667889340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/data_memory_generator.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data_memory_generator.v"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory_generator.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instruction_memory_generator.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667840144" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7792356558011657783" xil_pn:start_ts="1667840144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667791389" xil_pn:in_ck="-5093441576572044124" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1667791389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1667840144" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2072168718979249339" xil_pn:start_ts="1667840144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1667889737" xil_pn:in_ck="-7456365612144376618" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="90458187645218520" xil_pn:start_ts="1667889720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="KGPminiRISC.lso"/>
      <outfile xil_pn:name="KGPminiRISC.ngc"/>
      <outfile xil_pn:name="KGPminiRISC.ngr"/>
      <outfile xil_pn:name="KGPminiRISC.prj"/>
      <outfile xil_pn:name="KGPminiRISC.stx"/>
      <outfile xil_pn:name="KGPminiRISC.syr"/>
      <outfile xil_pn:name="KGPminiRISC.xst"/>
      <outfile xil_pn:name="KGPminiRISC_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="data_path.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
