<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\ren'ren\Documents\fpga\fpgaProject\test1\impl\gwsynthesis\test1.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\ren'ren\Documents\fpga\fpgaProject\test1\src\test1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 29 14:36:57 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>21289</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14816</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>62</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>91</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>30</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50M</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>clk50M_ibuf/I </td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>camera_pclk_ibuf/I </td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>clk50M_ibuf/I</td>
<td>clk50M</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk50M_ibuf/I</td>
<td>clk50M</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.667</td>
<td>375.000
<td>0.000</td>
<td>1.333</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>camera_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>camera_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>camera_pll/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.000
<td>0.000</td>
<td>6.667</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>camera_pclk</td>
<td>100.000(MHz)</td>
<td>125.663(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>183.360(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>85.993(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>375.000(MHz)</td>
<td style="color: #FF0000;" class = "error">113.771(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>75.000(MHz)</td>
<td>98.475(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk50M!</h4>
<h4>No timing paths to get frequency of camera_pll/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-87.131</td>
<td>17</td>
</tr>
<tr>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.814</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.395</td>
<td>13.110</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.728</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.397</td>
<td>13.027</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.607</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.388</td>
<td>12.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.599</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.395</td>
<td>12.895</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.599</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.395</td>
<td>12.895</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.536</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.397</td>
<td>12.834</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.384</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.385</td>
<td>12.671</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.207</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.378</td>
<td>12.492</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.123</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst/D0</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.083</td>
<td>8.705</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.108</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst/D0</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.083</td>
<td>8.690</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.080</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst/D1</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.067</td>
<td>8.649</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.049</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst/D1</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.083</td>
<td>8.634</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.021</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst/D1</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.076</td>
<td>8.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.981</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.388</td>
<td>12.276</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.905</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.397</td>
<td>12.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.856</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst/D0</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.093</td>
<td>8.448</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.586</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst/D0</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.074</td>
<td>8.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.362</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst/D0</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.093</td>
<td>7.954</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.359</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst/D1</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.093</td>
<td>7.954</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.350</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst/D1</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.067</td>
<td>7.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.334</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst/D0</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.083</td>
<td>7.916</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.317</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst/D1</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.057</td>
<td>7.876</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.992</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst/D0</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.065</td>
<td>7.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.908</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst/D1</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.667</td>
<td>-0.067</td>
<td>7.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.828</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1/D</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.395</td>
<td>11.124</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.156</td>
<td>u_dvi_encoder/encg/dout_8_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.743</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.151</td>
<td>u_dvi_encoder/encg/dout_4_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.748</td>
<td>0.634</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.146</td>
<td>u_dvi_encoder/encg/dout_6_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.743</td>
<td>0.634</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.080</td>
<td>u_dvi_encoder/encg/dout_2_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.743</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.059</td>
<td>u_dvi_encoder/encr/dout_5_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.734</td>
<td>0.711</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.033</td>
<td>u_dvi_encoder/encg/dout_1_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.740</td>
<td>0.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.015</td>
<td>u_dvi_encoder/encr/dout_3_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.696</td>
<td>0.717</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.002</td>
<td>u_dvi_encoder/encg/dout_9_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.760</td>
<td>0.769</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.991</td>
<td>u_dvi_encoder/encg/dout_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.748</td>
<td>0.794</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.987</td>
<td>u_dvi_encoder/encg/dout_3_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.755</td>
<td>0.804</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.899</td>
<td>u_dvi_encoder/encr/dout_6_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.735</td>
<td>0.873</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.896</td>
<td>u_dvi_encoder/encr/dout_8_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.706</td>
<td>0.821</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.893</td>
<td>u_dvi_encoder/encg/dout_7_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.755</td>
<td>0.898</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.868</td>
<td>u_dvi_encoder/encg/dout_5_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.755</td>
<td>0.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.815</td>
<td>u_dvi_encoder/encb/dout_0_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.712</td>
<td>0.934</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.765</td>
<td>u_dvi_encoder/encr/dout_7_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.703</td>
<td>0.975</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.755</td>
<td>u_dvi_encoder/encr/dout_4_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.708</td>
<td>0.965</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.748</td>
<td>u_dvi_encoder/encb/dout_7_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.715</td>
<td>0.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.745</td>
<td>u_dvi_encoder/encb/dout_8_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.717</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.735</td>
<td>u_dvi_encoder/encb/dout_9_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.707</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.695</td>
<td>u_dvi_encoder/encb/dout_2_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.717</td>
<td>1.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.695</td>
<td>u_dvi_encoder/encb/dout_4_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.717</td>
<td>1.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.670</td>
<td>u_dvi_encoder/encb/dout_6_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.717</td>
<td>1.084</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.629</td>
<td>u_dvi_encoder/encb/dout_1_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.726</td>
<td>1.134</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.476</td>
<td>u_dvi_encoder/encr/dout_9_s0/Q</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.739</td>
<td>1.274</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.065</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.392</td>
<td>3.652</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.056</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.392</td>
<td>3.642</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.844</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.392</td>
<td>3.766</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.844</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.392</td>
<td>3.766</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.844</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.392</td>
<td>3.766</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.841</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.392</td>
<td>3.763</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.841</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.392</td>
<td>3.763</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.838</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.392</td>
<td>3.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.838</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.392</td>
<td>3.761</td>
</tr>
<tr>
<td>10</td>
<td>0.861</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.037</td>
<td>3.652</td>
</tr>
<tr>
<td>11</td>
<td>0.871</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.037</td>
<td>3.642</td>
</tr>
<tr>
<td>12</td>
<td>1.083</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.037</td>
<td>3.766</td>
</tr>
<tr>
<td>13</td>
<td>1.083</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.037</td>
<td>3.766</td>
</tr>
<tr>
<td>14</td>
<td>1.083</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.037</td>
<td>3.766</td>
</tr>
<tr>
<td>15</td>
<td>1.086</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.037</td>
<td>3.763</td>
</tr>
<tr>
<td>16</td>
<td>1.086</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.037</td>
<td>3.763</td>
</tr>
<tr>
<td>17</td>
<td>1.089</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.037</td>
<td>3.761</td>
</tr>
<tr>
<td>18</td>
<td>14.201</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>1.614</td>
<td>3.652</td>
</tr>
<tr>
<td>19</td>
<td>14.209</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>1.616</td>
<td>3.642</td>
</tr>
<tr>
<td>20</td>
<td>14.464</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>1.582</td>
<td>3.766</td>
</tr>
<tr>
<td>21</td>
<td>14.464</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>1.582</td>
<td>3.766</td>
</tr>
<tr>
<td>22</td>
<td>14.464</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>1.582</td>
<td>3.766</td>
</tr>
<tr>
<td>23</td>
<td>14.464</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>1.584</td>
<td>3.763</td>
</tr>
<tr>
<td>24</td>
<td>14.464</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>1.584</td>
<td>3.763</td>
</tr>
<tr>
<td>25</td>
<td>14.465</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>1.587</td>
<td>3.761</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.938</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wfifo_rst_h_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/reset_r_1_s0/PRESET</td>
<td>camera_pclk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.307</td>
<td>1.146</td>
</tr>
<tr>
<td>2</td>
<td>0.938</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wfifo_rst_h_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/reset_r_0_s0/PRESET</td>
<td>camera_pclk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.307</td>
<td>1.146</td>
</tr>
<tr>
<td>3</td>
<td>0.995</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/PRESET</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.090</td>
<td>0.986</td>
</tr>
<tr>
<td>4</td>
<td>0.995</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/PRESET</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.090</td>
<td>0.986</td>
</tr>
<tr>
<td>5</td>
<td>1.448</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.343</td>
<td>1.980</td>
</tr>
<tr>
<td>6</td>
<td>1.469</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.343</td>
<td>2.001</td>
</tr>
<tr>
<td>7</td>
<td>1.500</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.254</td>
<td>1.942</td>
</tr>
<tr>
<td>8</td>
<td>1.500</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.254</td>
<td>1.942</td>
</tr>
<tr>
<td>9</td>
<td>1.514</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.254</td>
<td>1.956</td>
</tr>
<tr>
<td>10</td>
<td>1.514</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.254</td>
<td>1.956</td>
</tr>
<tr>
<td>11</td>
<td>1.779</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>1.942</td>
</tr>
<tr>
<td>12</td>
<td>1.779</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>1.942</td>
</tr>
<tr>
<td>13</td>
<td>1.793</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>1.956</td>
</tr>
<tr>
<td>14</td>
<td>1.816</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>1.980</td>
</tr>
<tr>
<td>15</td>
<td>1.837</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>2.001</td>
</tr>
<tr>
<td>16</td>
<td>3.366</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.611</td>
<td>1.942</td>
</tr>
<tr>
<td>17</td>
<td>3.366</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.611</td>
<td>1.942</td>
</tr>
<tr>
<td>18</td>
<td>3.386</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.618</td>
<td>1.956</td>
</tr>
<tr>
<td>19</td>
<td>3.392</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.580</td>
<td>2.001</td>
</tr>
<tr>
<td>20</td>
<td>3.396</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.605</td>
<td>1.980</td>
</tr>
<tr>
<td>21</td>
<td>3.646</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.648</td>
<td>1.980</td>
</tr>
<tr>
<td>22</td>
<td>3.667</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.648</td>
<td>2.001</td>
</tr>
<tr>
<td>23</td>
<td>3.709</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.548</td>
<td>1.942</td>
</tr>
<tr>
<td>24</td>
<td>3.709</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.548</td>
<td>1.942</td>
</tr>
<tr>
<td>25</td>
<td>3.722</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-0.548</td>
<td>1.956</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-0.087</td>
<td>0.163</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0</td>
</tr>
<tr>
<td>2</td>
<td>-0.087</td>
<td>0.163</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>-0.087</td>
<td>0.163</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>-0.087</td>
<td>0.163</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_2_s1</td>
</tr>
<tr>
<td>5</td>
<td>-0.087</td>
<td>0.163</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>-0.087</td>
<td>0.163</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>-0.087</td>
<td>0.163</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>-0.084</td>
<td>0.166</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>-0.084</td>
<td>0.166</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>-0.084</td>
<td>0.166</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.595</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>21.988</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>28.496</td>
<td>6.508</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C67[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/I1</td>
</tr>
<tr>
<td>29.041</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C67[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/COUT</td>
</tr>
<tr>
<td>29.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/CIN</td>
</tr>
<tr>
<td>29.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/COUT</td>
</tr>
<tr>
<td>29.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/CIN</td>
</tr>
<tr>
<td>29.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/COUT</td>
</tr>
<tr>
<td>29.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/CIN</td>
</tr>
<tr>
<td>29.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/COUT</td>
</tr>
<tr>
<td>29.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/CIN</td>
</tr>
<tr>
<td>29.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/COUT</td>
</tr>
<tr>
<td>29.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/CIN</td>
</tr>
<tr>
<td>29.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/COUT</td>
</tr>
<tr>
<td>30.091</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C74[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/I1</td>
</tr>
<tr>
<td>30.380</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R63C74[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/F</td>
</tr>
<tr>
<td>31.176</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C71[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s0/I2</td>
</tr>
<tr>
<td>31.750</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C71[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s0/F</td>
</tr>
<tr>
<td>31.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C71[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.034</td>
<td>2.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C71[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0/CLK</td>
</tr>
<tr>
<td>24.999</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0</td>
</tr>
<tr>
<td>24.936</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C71[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.395</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.050, 15.641%; route: 8.104, 61.814%; tC2Q: 2.956, 22.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.950, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.595</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>22.001</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>29.676</td>
<td>7.675</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C70[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n207_s/I0</td>
</tr>
<tr>
<td>30.460</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C70[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n207_s/SUM</td>
</tr>
<tr>
<td>31.087</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C74[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n215_s0/I1</td>
</tr>
<tr>
<td>31.666</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C74[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n215_s0/F</td>
</tr>
<tr>
<td>31.666</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C74[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.037</td>
<td>2.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C74[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0/CLK</td>
</tr>
<tr>
<td>25.002</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0</td>
</tr>
<tr>
<td>24.938</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C74[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.768, 13.576%; route: 8.302, 63.735%; tC2Q: 2.956, 22.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.952, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.595</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>21.988</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>28.496</td>
<td>6.508</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C67[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/I1</td>
</tr>
<tr>
<td>29.041</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C67[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/COUT</td>
</tr>
<tr>
<td>29.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/CIN</td>
</tr>
<tr>
<td>29.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/COUT</td>
</tr>
<tr>
<td>29.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/CIN</td>
</tr>
<tr>
<td>29.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/COUT</td>
</tr>
<tr>
<td>29.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/CIN</td>
</tr>
<tr>
<td>29.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/COUT</td>
</tr>
<tr>
<td>29.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/CIN</td>
</tr>
<tr>
<td>29.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/COUT</td>
</tr>
<tr>
<td>29.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/CIN</td>
</tr>
<tr>
<td>29.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/COUT</td>
</tr>
<tr>
<td>30.091</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C74[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/I1</td>
</tr>
<tr>
<td>30.380</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R63C74[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/F</td>
</tr>
<tr>
<td>30.962</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C71[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0/I2</td>
</tr>
<tr>
<td>31.536</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C71[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0/F</td>
</tr>
<tr>
<td>31.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C71[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.027</td>
<td>2.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C71[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/CLK</td>
</tr>
<tr>
<td>24.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
<tr>
<td>24.929</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C71[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.388</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.050, 15.900%; route: 7.890, 61.181%; tC2Q: 2.956, 22.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.943, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.595</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>21.988</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>28.496</td>
<td>6.508</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C67[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/I1</td>
</tr>
<tr>
<td>29.041</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C67[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/COUT</td>
</tr>
<tr>
<td>29.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/CIN</td>
</tr>
<tr>
<td>29.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/COUT</td>
</tr>
<tr>
<td>29.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/CIN</td>
</tr>
<tr>
<td>29.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/COUT</td>
</tr>
<tr>
<td>29.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/CIN</td>
</tr>
<tr>
<td>29.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/COUT</td>
</tr>
<tr>
<td>29.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/CIN</td>
</tr>
<tr>
<td>29.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/COUT</td>
</tr>
<tr>
<td>29.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/CIN</td>
</tr>
<tr>
<td>29.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/COUT</td>
</tr>
<tr>
<td>30.091</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C74[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/I1</td>
</tr>
<tr>
<td>30.380</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R63C74[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/F</td>
</tr>
<tr>
<td>31.027</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C71[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n218_s0/I2</td>
</tr>
<tr>
<td>31.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C71[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n218_s0/F</td>
</tr>
<tr>
<td>31.535</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C71[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.034</td>
<td>2.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C71[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/CLK</td>
</tr>
<tr>
<td>24.999</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
<tr>
<td>24.936</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C71[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.395</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.984, 15.388%; route: 7.955, 61.691%; tC2Q: 2.956, 22.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.950, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.595</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>21.988</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>28.496</td>
<td>6.508</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C67[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/I1</td>
</tr>
<tr>
<td>29.041</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C67[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/COUT</td>
</tr>
<tr>
<td>29.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/CIN</td>
</tr>
<tr>
<td>29.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/COUT</td>
</tr>
<tr>
<td>29.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/CIN</td>
</tr>
<tr>
<td>29.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/COUT</td>
</tr>
<tr>
<td>29.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/CIN</td>
</tr>
<tr>
<td>29.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/COUT</td>
</tr>
<tr>
<td>29.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/CIN</td>
</tr>
<tr>
<td>29.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/COUT</td>
</tr>
<tr>
<td>29.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/CIN</td>
</tr>
<tr>
<td>29.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/COUT</td>
</tr>
<tr>
<td>30.091</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C74[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/I1</td>
</tr>
<tr>
<td>30.380</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R63C74[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/F</td>
</tr>
<tr>
<td>31.027</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C71[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n213_s0/I2</td>
</tr>
<tr>
<td>31.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C71[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n213_s0/F</td>
</tr>
<tr>
<td>31.535</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C71[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.034</td>
<td>2.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C71[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0/CLK</td>
</tr>
<tr>
<td>24.999</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0</td>
</tr>
<tr>
<td>24.936</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C71[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.395</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.984, 15.388%; route: 7.955, 61.691%; tC2Q: 2.956, 22.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.950, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.595</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>22.001</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[7]</td>
</tr>
<tr>
<td>29.812</td>
<td>7.811</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C72[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n245_s23/I0</td>
</tr>
<tr>
<td>30.407</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n245_s23/COUT</td>
</tr>
<tr>
<td>30.895</td>
<td>0.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C74[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n247_s2/I0</td>
</tr>
<tr>
<td>31.474</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C74[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n247_s2/F</td>
</tr>
<tr>
<td>31.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C74[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.037</td>
<td>2.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C74[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0/CLK</td>
</tr>
<tr>
<td>25.002</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0</td>
</tr>
<tr>
<td>24.938</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C74[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.580, 12.309%; route: 8.299, 64.662%; tC2Q: 2.956, 23.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.952, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.595</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>21.988</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>28.496</td>
<td>6.508</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C67[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/I1</td>
</tr>
<tr>
<td>29.041</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C67[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/COUT</td>
</tr>
<tr>
<td>29.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/CIN</td>
</tr>
<tr>
<td>29.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/COUT</td>
</tr>
<tr>
<td>29.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/CIN</td>
</tr>
<tr>
<td>29.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/COUT</td>
</tr>
<tr>
<td>29.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/CIN</td>
</tr>
<tr>
<td>29.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/COUT</td>
</tr>
<tr>
<td>29.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/CIN</td>
</tr>
<tr>
<td>29.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/COUT</td>
</tr>
<tr>
<td>29.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/CIN</td>
</tr>
<tr>
<td>29.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/COUT</td>
</tr>
<tr>
<td>30.091</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C74[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/I1</td>
</tr>
<tr>
<td>30.380</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R63C74[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/F</td>
</tr>
<tr>
<td>31.311</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C72[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.025</td>
<td>2.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C72[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0/CLK</td>
</tr>
<tr>
<td>24.990</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0</td>
</tr>
<tr>
<td>24.926</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C72[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.477, 11.654%; route: 8.239, 65.020%; tC2Q: 2.956, 23.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.940, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.925</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.595</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>21.988</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>28.496</td>
<td>6.508</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C67[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/I1</td>
</tr>
<tr>
<td>29.041</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C67[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/COUT</td>
</tr>
<tr>
<td>29.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/CIN</td>
</tr>
<tr>
<td>29.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/COUT</td>
</tr>
<tr>
<td>29.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/CIN</td>
</tr>
<tr>
<td>29.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/COUT</td>
</tr>
<tr>
<td>29.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/CIN</td>
</tr>
<tr>
<td>29.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/COUT</td>
</tr>
<tr>
<td>29.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/CIN</td>
</tr>
<tr>
<td>29.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/COUT</td>
</tr>
<tr>
<td>29.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/CIN</td>
</tr>
<tr>
<td>29.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/COUT</td>
</tr>
<tr>
<td>30.091</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C74[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/I1</td>
</tr>
<tr>
<td>30.380</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R63C74[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/F</td>
</tr>
<tr>
<td>30.813</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n217_s0/I2</td>
</tr>
<tr>
<td>31.132</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C72[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n217_s0/F</td>
</tr>
<tr>
<td>31.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C72[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.018</td>
<td>2.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/CLK</td>
</tr>
<tr>
<td>24.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
<tr>
<td>24.925</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.378</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.795, 14.373%; route: 7.741, 61.968%; tC2Q: 2.956, 23.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.933, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.319</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C127[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C127[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0/Q</td>
</tr>
<tr>
<td>16.064</td>
<td>7.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R108C53[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n148_s2/I0</td>
</tr>
<tr>
<td>16.643</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R108C53[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n148_s2/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB53[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.070</td>
<td>2.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB53[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.902</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB53[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 6.648%; route: 7.744, 88.958%; tC2Q: 0.382, 4.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.712, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.329</td>
<td>2.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[2][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/CLK</td>
</tr>
<tr>
<td>8.711</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C130[2][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/Q</td>
</tr>
<tr>
<td>16.130</td>
<td>7.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R108C56[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n150_s2/I0</td>
</tr>
<tr>
<td>16.638</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R108C56[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n150_s2/F</td>
</tr>
<tr>
<td>17.019</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.079</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.911</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB56[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 5.840%; route: 7.800, 89.758%; tC2Q: 0.382, 4.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.345</td>
<td>2.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/CLK</td>
</tr>
<tr>
<td>8.728</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C128[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/Q</td>
</tr>
<tr>
<td>16.034</td>
<td>7.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R108C56[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n146_s2/I0</td>
</tr>
<tr>
<td>16.613</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R108C56[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n146_s2/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.079</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.914</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB56[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[0].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.654, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 6.692%; route: 7.687, 88.886%; tC2Q: 0.382, 4.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.319</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C127[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C127[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0/Q</td>
</tr>
<tr>
<td>16.064</td>
<td>7.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R108C53[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n144_s2/I0</td>
</tr>
<tr>
<td>16.572</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R108C53[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n144_s2/F</td>
</tr>
<tr>
<td>16.953</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB53[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.070</td>
<td>2.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB53[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.905</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB53[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[2].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 5.878%; route: 7.744, 89.692%; tC2Q: 0.382, 4.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.712, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.336</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0/CLK</td>
</tr>
<tr>
<td>8.719</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C127[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0/Q</td>
</tr>
<tr>
<td>16.046</td>
<td>7.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R108C60[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n143_s2/I0</td>
</tr>
<tr>
<td>16.554</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R108C60[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n143_s2/F</td>
</tr>
<tr>
<td>16.935</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.079</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.914</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB60[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 5.902%; route: 7.709, 89.650%; tC2Q: 0.382, 4.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.595</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>21.988</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>28.496</td>
<td>6.508</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C67[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/I1</td>
</tr>
<tr>
<td>29.041</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C67[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/COUT</td>
</tr>
<tr>
<td>29.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/CIN</td>
</tr>
<tr>
<td>29.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/COUT</td>
</tr>
<tr>
<td>29.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/CIN</td>
</tr>
<tr>
<td>29.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/COUT</td>
</tr>
<tr>
<td>29.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/CIN</td>
</tr>
<tr>
<td>29.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/COUT</td>
</tr>
<tr>
<td>29.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/CIN</td>
</tr>
<tr>
<td>29.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/COUT</td>
</tr>
<tr>
<td>29.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/CIN</td>
</tr>
<tr>
<td>29.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/COUT</td>
</tr>
<tr>
<td>30.091</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C74[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/I1</td>
</tr>
<tr>
<td>30.380</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R63C74[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/F</td>
</tr>
<tr>
<td>30.597</td>
<td>0.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n216_s0/I2</td>
</tr>
<tr>
<td>30.916</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C73[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n216_s0/F</td>
</tr>
<tr>
<td>30.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C73[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.027</td>
<td>2.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/CLK</td>
</tr>
<tr>
<td>24.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
<tr>
<td>24.935</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.388</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.795, 14.626%; route: 7.525, 61.298%; tC2Q: 2.956, 24.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.943, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.595</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>21.988</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>28.496</td>
<td>6.508</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C67[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/I1</td>
</tr>
<tr>
<td>29.041</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C67[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/COUT</td>
</tr>
<tr>
<td>29.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/CIN</td>
</tr>
<tr>
<td>29.091</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/COUT</td>
</tr>
<tr>
<td>29.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/CIN</td>
</tr>
<tr>
<td>29.141</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/COUT</td>
</tr>
<tr>
<td>29.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/CIN</td>
</tr>
<tr>
<td>29.191</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/COUT</td>
</tr>
<tr>
<td>29.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C67[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/CIN</td>
</tr>
<tr>
<td>29.241</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C67[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/COUT</td>
</tr>
<tr>
<td>29.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/CIN</td>
</tr>
<tr>
<td>29.291</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R63C68[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/COUT</td>
</tr>
<tr>
<td>30.091</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C74[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/I1</td>
</tr>
<tr>
<td>30.380</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R63C74[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/F</td>
</tr>
<tr>
<td>30.387</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C74[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0/I2</td>
</tr>
<tr>
<td>30.843</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C74[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0/F</td>
</tr>
<tr>
<td>30.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C74[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.037</td>
<td>2.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C74[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/CLK</td>
</tr>
<tr>
<td>25.002</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
<tr>
<td>24.938</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C74[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.933, 15.840%; route: 7.315, 59.941%; tC2Q: 2.956, 24.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.952, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.319</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C127[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C127[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/Q</td>
</tr>
<tr>
<td>15.878</td>
<td>7.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R108C60[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n147_s2/I0</td>
</tr>
<tr>
<td>16.386</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R108C60[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n147_s2/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.079</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.911</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB60[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[3].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 6.008%; route: 7.557, 89.464%; tC2Q: 0.382, 4.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.329</td>
<td>2.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[2][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/CLK</td>
</tr>
<tr>
<td>8.711</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C130[2][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/Q</td>
</tr>
<tr>
<td>16.488</td>
<td>7.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.070</td>
<td>2.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.902</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB56[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.776, 95.312%; tC2Q: 0.382, 4.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.712, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.319</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C127[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C127[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_0_s0/Q</td>
</tr>
<tr>
<td>16.273</td>
<td>7.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB53[A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.079</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB53[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.911</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB53[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.571, 95.191%; tC2Q: 0.382, 4.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.319</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C127[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C127[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_0_s0/Q</td>
</tr>
<tr>
<td>16.273</td>
<td>7.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB53[A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.079</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB53[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.914</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB53[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[2].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.571, 95.191%; tC2Q: 0.382, 4.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.336</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0/CLK</td>
</tr>
<tr>
<td>8.719</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C127[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_0_s0/Q</td>
</tr>
<tr>
<td>16.255</td>
<td>7.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.070</td>
<td>2.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.905</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB60[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.536, 95.170%; tC2Q: 0.382, 4.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.712, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.319</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C127[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/CLK</td>
</tr>
<tr>
<td>8.702</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C127[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_0_s0/Q</td>
</tr>
<tr>
<td>16.236</td>
<td>7.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.070</td>
<td>2.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.902</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB60[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[3].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.534, 95.168%; tC2Q: 0.382, 4.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.712, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.345</td>
<td>2.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/CLK</td>
</tr>
<tr>
<td>8.728</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C128[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/Q</td>
</tr>
<tr>
<td>16.222</td>
<td>7.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.070</td>
<td>2.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB56[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.905</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB56[A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_1/oddr_gen[0].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.654, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 7.494, 95.144%; tC2Q: 0.382, 4.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.712, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.338</td>
<td>2.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/CLK</td>
</tr>
<tr>
<td>8.721</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C129[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/Q</td>
</tr>
<tr>
<td>15.004</td>
<td>6.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R108C85[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n149_s2/I0</td>
</tr>
<tr>
<td>15.512</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R108C85[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n149_s2/F</td>
</tr>
<tr>
<td>15.893</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB85[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.070</td>
<td>2.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB85[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.902</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB85[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.647, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 6.717%; route: 6.665, 88.220%; tC2Q: 0.382, 5.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.712, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.336</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0/CLK</td>
</tr>
<tr>
<td>8.719</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C127[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0/Q</td>
</tr>
<tr>
<td>14.852</td>
<td>6.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R108C85[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n145_s2/I0</td>
</tr>
<tr>
<td>15.431</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R108C85[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n145_s2/F</td>
</tr>
<tr>
<td>15.812</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB85[B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.358</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.070</td>
<td>2.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB85[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst/CLK</td>
</tr>
<tr>
<td>10.905</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB85[B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/Gowin_DDR_2/oddr_gen[1].oddr_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 7.741%; route: 6.515, 87.143%; tC2Q: 0.382, 5.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.712, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>21.595</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>22.001</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[3]</td>
</tr>
<tr>
<td>29.185</td>
<td>7.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C71[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n151_s0/I0</td>
</tr>
<tr>
<td>29.764</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C71[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n151_s0/F</td>
</tr>
<tr>
<td>29.764</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C71[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.034</td>
<td>2.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C71[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1/CLK</td>
</tr>
<tr>
<td>24.999</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1</td>
</tr>
<tr>
<td>24.936</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C71[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.395</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.985, 8.852%; route: 7.184, 64.578%; tC2Q: 2.956, 26.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.950, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.173</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][A]</td>
<td>u_dvi_encoder/encg/dout_8_s0/CLK</td>
</tr>
<tr>
<td>3.353</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_8_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C131[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.916</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C131[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_4_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_4_s0</td>
</tr>
<tr>
<td>6.927</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C131[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.178</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C127[1][A]</td>
<td>u_dvi_encoder/encg/dout_4_s0/CLK</td>
</tr>
<tr>
<td>3.358</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R49C127[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_4_s0/Q</td>
</tr>
<tr>
<td>3.620</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n71_s0/I0</td>
</tr>
<tr>
<td>3.811</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C129[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n71_s0/F</td>
</tr>
<tr>
<td>3.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C129[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.926</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_2_s0/CLK</td>
</tr>
<tr>
<td>6.961</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_2_s0</td>
</tr>
<tr>
<td>6.962</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C129[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.748</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 30.178%; route: 0.262, 41.420%; tC2Q: 0.180, 28.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C127[1][A]</td>
<td>u_dvi_encoder/encg/dout_6_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C127[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_6_s0/Q</td>
</tr>
<tr>
<td>3.625</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n70_s0/I0</td>
</tr>
<tr>
<td>3.816</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C129[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n70_s0/F</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C129[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.926</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0/CLK</td>
</tr>
<tr>
<td>6.961</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0</td>
</tr>
<tr>
<td>6.962</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C129[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 30.178%; route: 0.262, 41.420%; tC2Q: 0.180, 28.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C127[2][A]</td>
<td>u_dvi_encoder/encg/dout_2_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C127[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_2_s0/Q</td>
</tr>
<tr>
<td>3.625</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n72_s0/I0</td>
</tr>
<tr>
<td>3.883</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C129[1][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n72_s0/F</td>
</tr>
<tr>
<td>3.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C129[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.926</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_1_s0/CLK</td>
</tr>
<tr>
<td>6.961</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_1_s0</td>
</tr>
<tr>
<td>6.962</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C129[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.743</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 36.786%; route: 0.262, 37.500%; tC2Q: 0.180, 25.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.187</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C130[2][B]</td>
<td>u_dvi_encoder/encr/dout_5_s0/CLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C130[2][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_5_s0/Q</td>
</tr>
<tr>
<td>3.641</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n86_s0/I0</td>
</tr>
<tr>
<td>3.899</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C128[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n86_s0/F</td>
</tr>
<tr>
<td>3.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C128[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0/CLK</td>
</tr>
<tr>
<td>6.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0</td>
</tr>
<tr>
<td>6.957</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C128[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.734</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 36.204%; route: 0.274, 38.489%; tC2Q: 0.180, 25.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.188</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C127[3][A]</td>
<td>u_dvi_encoder/encg/dout_1_s0/CLK</td>
</tr>
<tr>
<td>3.368</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R51C127[3][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_1_s0/Q</td>
</tr>
<tr>
<td>3.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n78_s0/I0</td>
</tr>
<tr>
<td>3.930</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C127[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n78_s0/F</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C127[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.927</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0/CLK</td>
</tr>
<tr>
<td>6.962</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0</td>
</tr>
<tr>
<td>6.964</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C127[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 42.929%; route: 0.244, 32.828%; tC2Q: 0.180, 24.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.220</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C127[2][A]</td>
<td>u_dvi_encoder/encr/dout_3_s0/CLK</td>
</tr>
<tr>
<td>3.400</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C127[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_3_s0/Q</td>
</tr>
<tr>
<td>3.746</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C127[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n87_s0/I0</td>
</tr>
<tr>
<td>3.937</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C127[2][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n87_s0/F</td>
</tr>
<tr>
<td>3.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C127[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.916</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C127[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0</td>
</tr>
<tr>
<td>6.952</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C127[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 26.655%; route: 0.346, 48.258%; tC2Q: 0.180, 25.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.178</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C132[1][B]</td>
<td>u_dvi_encoder/encg/dout_9_s0/CLK</td>
</tr>
<tr>
<td>3.358</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C132[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_9_s0/Q</td>
</tr>
<tr>
<td>3.946</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C133[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.937</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C133[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0/CLK</td>
</tr>
<tr>
<td>6.972</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0</td>
</tr>
<tr>
<td>6.949</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C133[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.589, 76.585%; tC2Q: 0.180, 23.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.178</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C132[1][A]</td>
<td>u_dvi_encoder/encg/dout_0_s0/CLK</td>
</tr>
<tr>
<td>3.358</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C132[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_0_s0/Q</td>
</tr>
<tr>
<td>3.714</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n73_s0/I0</td>
</tr>
<tr>
<td>3.971</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n73_s0/F</td>
</tr>
<tr>
<td>3.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.926</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0/CLK</td>
</tr>
<tr>
<td>6.961</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0</td>
</tr>
<tr>
<td>6.962</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.748</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 32.441%; route: 0.356, 44.882%; tC2Q: 0.180, 22.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C127[2][B]</td>
<td>u_dvi_encoder/encg/dout_3_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C127[2][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_3_s0/Q</td>
</tr>
<tr>
<td>3.795</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C129[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n77_s0/I0</td>
</tr>
<tr>
<td>3.986</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C129[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n77_s0/F</td>
</tr>
<tr>
<td>3.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C129[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.937</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C129[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0/CLK</td>
</tr>
<tr>
<td>6.972</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C129[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 23.795%; route: 0.432, 53.810%; tC2Q: 0.180, 22.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.186</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>u_dvi_encoder/encr/dout_6_s0/CLK</td>
</tr>
<tr>
<td>3.366</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_6_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n80_s0/I0</td>
</tr>
<tr>
<td>4.058</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n80_s0/F</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0/CLK</td>
</tr>
<tr>
<td>6.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0</td>
</tr>
<tr>
<td>6.957</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C128[2][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.735</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 36.533%; route: 0.374, 42.837%; tC2Q: 0.180, 20.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.215</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[2][A]</td>
<td>u_dvi_encoder/encr/dout_8_s0/CLK</td>
</tr>
<tr>
<td>3.395</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C132[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_8_s0/Q</td>
</tr>
<tr>
<td>4.036</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C132[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C132[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0/CLK</td>
</tr>
<tr>
<td>6.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0</td>
</tr>
<tr>
<td>6.932</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C132[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.308, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.641, 78.082%; tC2Q: 0.180, 21.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C127[3][A]</td>
<td>u_dvi_encoder/encg/dout_7_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C127[3][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_7_s0/Q</td>
</tr>
<tr>
<td>3.889</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C129[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n75_s0/I0</td>
</tr>
<tr>
<td>4.080</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C129[0][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n75_s0/F</td>
</tr>
<tr>
<td>4.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C129[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.937</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C129[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0/CLK</td>
</tr>
<tr>
<td>6.972</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C129[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 21.309%; route: 0.526, 58.635%; tC2Q: 0.180, 20.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encg/dout_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.183</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C127[1][B]</td>
<td>u_dvi_encoder/encg/dout_5_s0/CLK</td>
</tr>
<tr>
<td>3.363</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C127[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encg/dout_5_s0/Q</td>
</tr>
<tr>
<td>3.795</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C129[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n76_s0/I0</td>
</tr>
<tr>
<td>4.105</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C129[1][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n76_s0/F</td>
</tr>
<tr>
<td>4.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C129[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.937</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C129[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0/CLK</td>
</tr>
<tr>
<td>6.972</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0</td>
</tr>
<tr>
<td>6.974</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C129[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 33.604%; route: 0.432, 46.883%; tC2Q: 0.180, 19.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.209</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][A]</td>
<td>u_dvi_encoder/encb/dout_0_s0/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C131[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_0_s0/Q</td>
</tr>
<tr>
<td>3.885</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[2][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n63_s0/I0</td>
</tr>
<tr>
<td>4.143</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C130[2][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n63_s0/F</td>
</tr>
<tr>
<td>4.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C130[2][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[2][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0/CLK</td>
</tr>
<tr>
<td>6.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0</td>
</tr>
<tr>
<td>6.957</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C130[2][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.712</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 27.577%; route: 0.496, 53.146%; tC2Q: 0.180, 19.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C127[3][A]</td>
<td>u_dvi_encoder/encr/dout_7_s0/CLK</td>
</tr>
<tr>
<td>3.398</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C127[3][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_7_s0/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n85_s0/I0</td>
</tr>
<tr>
<td>4.193</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C128[1][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n85_s0/F</td>
</tr>
<tr>
<td>4.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C128[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0/CLK</td>
</tr>
<tr>
<td>6.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0</td>
</tr>
<tr>
<td>6.957</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C128[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.703</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 31.795%; route: 0.485, 49.744%; tC2Q: 0.180, 18.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.213</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C128[2][B]</td>
<td>u_dvi_encoder/encr/dout_4_s0/CLK</td>
</tr>
<tr>
<td>3.393</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C128[2][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_4_s0/Q</td>
</tr>
<tr>
<td>3.840</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[3][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n81_s0/I0</td>
</tr>
<tr>
<td>4.178</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C128[3][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n81_s0/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[3][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[3][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0/CLK</td>
</tr>
<tr>
<td>6.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0</td>
</tr>
<tr>
<td>6.932</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C128[3][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 34.974%; route: 0.447, 46.373%; tC2Q: 0.180, 18.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.206</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td>u_dvi_encoder/encb/dout_7_s0/CLK</td>
</tr>
<tr>
<td>3.386</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C130[2][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_7_s0/Q</td>
</tr>
<tr>
<td>3.860</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[3][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n65_s0/I0</td>
</tr>
<tr>
<td>4.185</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C130[3][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n65_s0/F</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[3][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[3][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0/CLK</td>
</tr>
<tr>
<td>6.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0</td>
</tr>
<tr>
<td>6.932</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C130[3][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.715</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 33.206%; route: 0.474, 48.404%; tC2Q: 0.180, 18.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.204</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[1][B]</td>
<td>u_dvi_encoder/encb/dout_8_s0/CLK</td>
</tr>
<tr>
<td>3.384</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C130[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_8_s0/Q</td>
</tr>
<tr>
<td>4.188</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0/CLK</td>
</tr>
<tr>
<td>6.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0</td>
</tr>
<tr>
<td>6.932</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C130[0][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.717</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.804, 81.703%; tC2Q: 0.180, 18.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.209</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C131[3][A]</td>
<td>u_dvi_encoder/encb/dout_9_s0/CLK</td>
</tr>
<tr>
<td>3.389</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C131[3][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_9_s0/Q</td>
</tr>
<tr>
<td>4.193</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C131[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.916</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C131[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0/CLK</td>
</tr>
<tr>
<td>6.951</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0</td>
</tr>
<tr>
<td>6.927</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C131[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.707</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.303, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.804, 81.703%; tC2Q: 0.180, 18.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.204</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[2][A]</td>
<td>u_dvi_encoder/encb/dout_2_s0/CLK</td>
</tr>
<tr>
<td>3.384</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C130[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_2_s0/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n62_s0/I0</td>
</tr>
<tr>
<td>4.263</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C130[2][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n62_s0/F</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C130[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0/CLK</td>
</tr>
<tr>
<td>6.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0</td>
</tr>
<tr>
<td>6.957</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C130[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.717</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 24.321%; route: 0.621, 58.678%; tC2Q: 0.180, 17.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.204</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[0][B]</td>
<td>u_dvi_encoder/encb/dout_4_s0/CLK</td>
</tr>
<tr>
<td>3.384</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C130[0][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_4_s0/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n61_s0/I0</td>
</tr>
<tr>
<td>4.263</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C130[1][B]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n61_s0/F</td>
</tr>
<tr>
<td>4.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C130[1][B]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0/CLK</td>
</tr>
<tr>
<td>6.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0</td>
</tr>
<tr>
<td>6.957</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C130[1][B]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.717</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 24.321%; route: 0.621, 58.678%; tC2Q: 0.180, 17.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.957</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.204</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C130[0][A]</td>
<td>u_dvi_encoder/encb/dout_6_s0/CLK</td>
</tr>
<tr>
<td>3.384</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C130[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_6_s0/Q</td>
</tr>
<tr>
<td>3.978</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n60_s0/I0</td>
</tr>
<tr>
<td>4.288</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C130[1][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n60_s0/F</td>
</tr>
<tr>
<td>4.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C130[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.921</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0/CLK</td>
</tr>
<tr>
<td>6.956</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0</td>
</tr>
<tr>
<td>6.957</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C130[1][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0h_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.717</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 28.604%; route: 0.594, 54.787%; tC2Q: 0.180, 16.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encb/dout_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.206</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[1][A]</td>
<td>u_dvi_encoder/encb/dout_1_s0/CLK</td>
</tr>
<tr>
<td>3.386</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C128[1][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encb/dout_1_s0/Q</td>
</tr>
<tr>
<td>4.030</td>
<td>0.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/n68_s0/I0</td>
</tr>
<tr>
<td>4.340</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C128[0][A]</td>
<td style=" background: #97FFFF;">u_dvi_encoder/serdes_4b_10to1_inst/n68_s0/F</td>
</tr>
<tr>
<td>4.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C128[0][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.932</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0/CLK</td>
</tr>
<tr>
<td>6.967</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0</td>
</tr>
<tr>
<td>6.969</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C128[0][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_0l_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.343%; route: 0.644, 56.781%; tC2Q: 0.180, 15.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi_encoder/encr/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.906</td>
<td>1.906</td>
<td>tCL</td>
<td>RR</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.187</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C130[2][A]</td>
<td>u_dvi_encoder/encr/dout_9_s0/CLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R54C130[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/encr/dout_9_s0/Q</td>
</tr>
<tr>
<td>4.461</td>
<td>1.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[2][A]</td>
<td style=" font-weight:bold;">u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L[0]</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.926</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0/CLK</td>
</tr>
<tr>
<td>6.961</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0</td>
</tr>
<tr>
<td>6.937</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C129[2][A]</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.094, 85.868%; tC2Q: 0.180, 14.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.199</td>
<td>3.284</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R37C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.656</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.621</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.134</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.284, 89.937%; tC2Q: 0.368, 10.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.190</td>
<td>3.275</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R10C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.656</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.621</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.134</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 89.911%; tC2Q: 0.368, 10.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.313</td>
<td>3.399</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.656</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.621</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>8.470</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.399, 90.242%; tC2Q: 0.368, 9.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.313</td>
<td>3.399</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL92[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.656</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL92[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.621</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>8.470</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL92[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.399, 90.242%; tC2Q: 0.368, 9.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.313</td>
<td>3.399</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.656</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL74[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.621</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>8.470</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.399, 90.242%; tC2Q: 0.368, 9.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.311</td>
<td>3.396</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL92[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.656</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL92[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.621</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>8.470</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL92[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.396, 90.235%; tC2Q: 0.368, 9.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.311</td>
<td>3.396</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL56[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.656</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.621</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td>8.470</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.396, 90.235%; tC2Q: 0.368, 9.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.308</td>
<td>3.393</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.656</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.621</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>8.470</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.393, 90.228%; tC2Q: 0.368, 9.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.308</td>
<td>3.393</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL76[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.656</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL76[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.621</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>8.470</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL76[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.393, 90.228%; tC2Q: 0.368, 9.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.516, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.199</td>
<td>3.284</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R37C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.584</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>11.549</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>11.060</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.284, 89.937%; tC2Q: 0.368, 10.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.945, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.190</td>
<td>3.275</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R10C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.584</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>11.549</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>11.060</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 89.911%; tC2Q: 0.368, 10.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.945, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.313</td>
<td>3.399</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.584</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.549</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>11.396</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.399, 90.242%; tC2Q: 0.368, 9.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.945, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.313</td>
<td>3.399</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL92[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.584</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL92[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.549</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>11.396</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL92[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.399, 90.242%; tC2Q: 0.368, 9.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.945, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.313</td>
<td>3.399</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.584</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.549</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>11.396</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.399, 90.242%; tC2Q: 0.368, 9.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.945, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.311</td>
<td>3.396</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL92[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.584</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL92[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.549</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>11.396</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL92[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.396, 90.235%; tC2Q: 0.368, 9.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.945, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.311</td>
<td>3.396</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL56[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.584</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.549</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td>11.396</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.396, 90.235%; tC2Q: 0.368, 9.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.945, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.308</td>
<td>3.393</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.584</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.549</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>11.396</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.393, 90.228%; tC2Q: 0.368, 9.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.945, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.199</td>
<td>3.284</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R37C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>24.933</td>
<td>2.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>24.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>24.400</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.614</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.284, 89.937%; tC2Q: 0.368, 10.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.848, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.398</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.190</td>
<td>3.275</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R10C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>24.931</td>
<td>2.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>24.896</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>24.398</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.616</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 89.911%; tC2Q: 0.368, 10.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.847, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.313</td>
<td>3.399</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>24.965</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>24.930</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>24.777</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.582</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.399, 90.242%; tC2Q: 0.368, 9.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.313</td>
<td>3.399</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL92[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>24.965</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL92[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>24.930</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>24.777</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL92[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.582</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.399, 90.242%; tC2Q: 0.368, 9.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.313</td>
<td>3.399</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>24.965</td>
<td>2.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>24.930</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>24.777</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.582</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.399, 90.242%; tC2Q: 0.368, 9.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.881, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.311</td>
<td>3.396</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL92[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>24.963</td>
<td>2.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL92[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>24.928</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>24.775</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL92[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.584</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.396, 90.235%; tC2Q: 0.368, 9.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.878, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.311</td>
<td>3.396</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL56[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>24.963</td>
<td>2.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>24.928</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td>24.775</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.584</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.396, 90.235%; tC2Q: 0.368, 9.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.878, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.547</td>
<td>2.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.915</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.308</td>
<td>3.393</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>24.960</td>
<td>2.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>24.925</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>24.772</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.587</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.393, 90.228%; tC2Q: 0.368, 9.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.876, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR29[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.369</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>13.546</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>13.628</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C122[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/n2041_s1/I0</td>
</tr>
<tr>
<td>13.953</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R61C122[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/n2041_s1/F</td>
</tr>
<tr>
<td>14.516</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C117[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.085</td>
<td>2.085</td>
<td>tCL</td>
<td>FF</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.676</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C117[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>13.711</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>13.577</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C117[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.049%; route: 2.694, 79.951%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 28.353%; route: 0.645, 56.270%; tC2Q: 0.176, 15.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>101</td>
<td>IOR29[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.369</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>13.546</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>13.628</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C122[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/n2041_s1/I0</td>
</tr>
<tr>
<td>13.953</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R61C122[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/n2041_s1/F</td>
</tr>
<tr>
<td>14.516</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C117[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.085</td>
<td>2.085</td>
<td>tCL</td>
<td>FF</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.676</td>
<td>1.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C117[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>13.711</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>13.577</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C117[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.049%; route: 2.694, 79.951%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 28.353%; route: 0.645, 56.270%; tC2Q: 0.176, 15.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.381</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>23.561</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C126[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>23.685</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/n1996_s1/I0</td>
</tr>
<tr>
<td>24.010</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C126[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/n1996_s1/F</td>
</tr>
<tr>
<td>24.367</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C126[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.906</td>
<td>1.906</td>
<td>tCL</td>
<td>FF</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.471</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C126[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>23.506</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>23.372</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C126[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 32.953%; route: 0.481, 48.796%; tC2Q: 0.180, 18.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.381</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>23.561</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C126[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>23.685</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/n1996_s1/I0</td>
</tr>
<tr>
<td>24.010</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C126[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/n1996_s1/F</td>
</tr>
<tr>
<td>24.367</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C126[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.906</td>
<td>1.906</td>
<td>tCL</td>
<td>FF</td>
<td>198</td>
<td>LEFTSIDE[4]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.471</td>
<td>1.564</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C126[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>23.506</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>23.372</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C126[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 32.953%; route: 0.481, 48.796%; tC2Q: 0.180, 18.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.564, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.941</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.937</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.305</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.493</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.800, 90.908%; tC2Q: 0.180, 9.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 22.095%; route: 1.297, 77.905%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.493</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.962</td>
<td>1.821</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.937</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.305</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.493</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.821, 91.003%; tC2Q: 0.180, 8.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 22.095%; route: 1.297, 77.905%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.904</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.937</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.216</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>5.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>5.251</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>5.404</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 90.734%; tC2Q: 0.180, 9.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.279, 17.697%; route: 1.297, 82.303%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.904</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.937</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.216</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>5.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>5.251</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>5.404</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 90.734%; tC2Q: 0.180, 9.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.279, 17.697%; route: 1.297, 82.303%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.918</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL13[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.937</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.216</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>5.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL13[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>5.251</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>5.404</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL13[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 90.799%; tC2Q: 0.180, 9.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.279, 17.697%; route: 1.297, 82.303%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.918</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL31[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.937</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.216</td>
<td>0.279</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>5.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL31[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>5.251</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>5.404</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL31[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 90.799%; tC2Q: 0.180, 9.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.279, 17.697%; route: 1.297, 82.303%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.904</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.937</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>4.972</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>5.125</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 90.734%; tC2Q: 0.180, 9.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.904</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.937</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>4.972</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>5.125</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 90.734%; tC2Q: 0.180, 9.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.918</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL13[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.937</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL13[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>4.972</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>5.125</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL13[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 90.799%; tC2Q: 0.180, 9.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.941</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.937</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>4.972</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.125</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.800, 90.908%; tC2Q: 0.180, 9.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.125</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.962</td>
<td>1.821</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.937</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>4.972</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.125</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.821, 91.003%; tC2Q: 0.180, 8.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.904</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.350</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>3.538</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.611</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 90.734%; tC2Q: 0.180, 9.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.904</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.350</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>3.538</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.611</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 90.734%; tC2Q: 0.180, 9.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.918</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL13[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.344</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL13[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>3.379</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>3.532</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL13[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.618</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 90.799%; tC2Q: 0.180, 9.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.259, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.962</td>
<td>1.821</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.382</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>3.417</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>3.570</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.580</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.821, 91.003%; tC2Q: 0.180, 8.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.941</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>3897</td>
<td>LEFTSIDE[0]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.357</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>3.392</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>3.545</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.605</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.800, 90.908%; tC2Q: 0.180, 9.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.941</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.721</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.110</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>3.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL35[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>3.145</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>3.296</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.800, 90.908%; tC2Q: 0.180, 9.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 19.747%; route: 1.581, 80.253%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.962</td>
<td>1.821</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.721</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.110</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>3.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL4[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>3.145</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>3.296</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.821, 91.003%; tC2Q: 0.180, 8.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 19.747%; route: 1.581, 80.253%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.904</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.721</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.010</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL11[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>3.196</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 90.734%; tC2Q: 0.180, 9.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.289, 15.455%; route: 1.581, 84.545%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.904</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.721</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.010</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R37C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>3.196</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.762, 90.734%; tC2Q: 0.180, 9.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.289, 15.455%; route: 1.581, 84.545%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tCL</td>
<td>RR</td>
<td>139</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.962</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.142</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3097</td>
<td>R54C65[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.918</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL13[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.140</td>
<td>3.640</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>PLL_B[2]</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.721</td>
<td>1.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.010</td>
<td>0.289</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R10C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL13[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>3.196</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL13[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.322, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 90.799%; tC2Q: 0.180, 9.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.289, 15.455%; route: 1.581, 84.545%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.163</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.355</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.024</td>
<td>5.691</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.518</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_4_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.163</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.355</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.024</td>
<td>5.691</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.518</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.163</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.355</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.024</td>
<td>5.691</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.518</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3h_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.163</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.355</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.024</td>
<td>5.691</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.518</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_2_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.163</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.355</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.024</td>
<td>5.691</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.518</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_3l_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.163</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.355</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.024</td>
<td>5.691</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.518</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.163</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.355</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.024</td>
<td>5.691</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.518</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1l_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.084</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.166</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.338</td>
<td>2.647</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.024</td>
<td>5.691</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.504</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_2l_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.084</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.166</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.338</td>
<td>2.647</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.024</td>
<td>5.691</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.504</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.084</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.166</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.691</td>
<td>5.691</td>
<td>tCL</td>
<td>RR</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.338</td>
<td>2.647</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>camera_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.024</td>
<td>5.691</td>
<td>tCL</td>
<td>FF</td>
<td>camera_pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.504</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi_encoder/serdes_4b_10to1_inst/TMDS_shift_1h_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3897</td>
<td>ui_clk</td>
<td>-4.789</td>
<td>2.988</td>
</tr>
<tr>
<td>3097</td>
<td>ui_clk_sync_rst</td>
<td>-2.065</td>
<td>3.843</td>
</tr>
<tr>
<td>198</td>
<td>clk_vga</td>
<td>3.159</td>
<td>2.930</td>
</tr>
<tr>
<td>195</td>
<td>ddr_init_internal_rr</td>
<td>14.944</td>
<td>3.383</td>
</tr>
<tr>
<td>195</td>
<td>eye_calib_start_rr</td>
<td>14.860</td>
<td>4.114</td>
</tr>
<tr>
<td>180</td>
<td>eye_calib_start_rr[0]</td>
<td>12.972</td>
<td>5.779</td>
</tr>
<tr>
<td>148</td>
<td>dqsts1</td>
<td>15.928</td>
<td>2.813</td>
</tr>
<tr>
<td>147</td>
<td>dqs_reg</td>
<td>16.055</td>
<td>2.923</td>
</tr>
<tr>
<td>139</td>
<td>loc_clk50m</td>
<td>-2.065</td>
<td>2.939</td>
</tr>
<tr>
<td>129</td>
<td>phy_rddata_valid_d1</td>
<td>15.491</td>
<td>3.481</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R62C71</td>
<td>65.28%</td>
</tr>
<tr>
<td>R48C124</td>
<td>63.89%</td>
</tr>
<tr>
<td>R48C123</td>
<td>62.50%</td>
</tr>
<tr>
<td>R48C118</td>
<td>61.11%</td>
</tr>
<tr>
<td>R46C125</td>
<td>61.11%</td>
</tr>
<tr>
<td>R50C71</td>
<td>59.72%</td>
</tr>
<tr>
<td>R50C135</td>
<td>59.72%</td>
</tr>
<tr>
<td>R50C76</td>
<td>59.72%</td>
</tr>
<tr>
<td>R50C84</td>
<td>59.72%</td>
</tr>
<tr>
<td>R60C76</td>
<td>59.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
