<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="testbench/testbench/unsaved_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="testbench/testbench/unsaved_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="testbench/testbench/unsaved_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="testbench/testbench/unsaved_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="testbench/testbench/unsaved_tb/simulation/submodules/altera_up_rs232_counters.v"
   type="VERILOG"
   library="rs232_0" />
 <file
   path="testbench/testbench/unsaved_tb/simulation/submodules/altera_up_rs232_in_deserializer.v"
   type="VERILOG"
   library="rs232_0" />
 <file
   path="testbench/testbench/unsaved_tb/simulation/submodules/altera_up_rs232_out_serializer.v"
   type="VERILOG"
   library="rs232_0" />
 <file
   path="testbench/testbench/unsaved_tb/simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="rs232_0" />
 <file
   path="testbench/testbench/unsaved_tb/simulation/submodules/unsaved_rs232_0.v"
   type="VERILOG"
   library="rs232_0" />
 <file
   path="testbench/testbench/unsaved_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="unsaved_inst_reset_bfm" />
 <file
   path="testbench/testbench/unsaved_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="unsaved_inst_clk_bfm" />
 <file
   path="testbench/testbench/unsaved_tb/simulation/submodules/unsaved.v"
   type="VERILOG"
   library="unsaved_inst" />
 <file
   path="testbench/testbench/unsaved_tb/simulation/unsaved_tb.v"
   type="VERILOG" />
 <topLevel name="unsaved_tb" />
 <deviceFamily name="cycloneive" />
</simPackage>
