
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Digital/lab/Lab7Clock/pa.fromHdl.tcl
# create_project -name Lab7Clock -dir "D:/Digital/lab/Lab7Clock/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "resPin.ucf" [current_fileset -constrset]
Adding file 'D:/Digital/lab/Lab7Clock/resPin.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {div5.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {div2.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {div10_3.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Decoder.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SevenSeg.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Sec.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUXX.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Min.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DivideClk.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ClkForSeven.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ClkForDot.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {res.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top res $srcset
# add_files [list {resPin.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Digital/lab/Lab7Clock/res.vf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Digital/lab/Lab7Clock/resPin.ucf]
Finished Parsing UCF File [D:/Digital/lab/Lab7Clock/resPin.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4a276a7a
open_rtl_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 654.453 ; gain = 187.453
update_compile_order -fileset sim_1
startgroup
set_property package_pin P30 [get_ports {com[3]}]
endgroup
startgroup
set_property package_pin P33 [get_ports {com[2]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {com[1]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {com[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {com[0]}]]
startgroup
set_property package_pin P123 [get_ports Clk_P123]
endgroup
startgroup
set_property package_pin P48 [get_ports Reset_P48]
endgroup
startgroup
set_property package_pin P41 [get_ports SegA_P41]
endgroup
startgroup
set_property package_pin P40 [get_ports SegB_P40]
endgroup
startgroup
set_property package_pin P35 [get_ports SegC_P35]
endgroup
set_property package_pin "" [get_ports [list  SegD_P34]]
startgroup
set_property package_pin P34 [get_ports SegD_P34]
endgroup
startgroup
set_property package_pin P32 [get_ports SegE_P32]
endgroup
startgroup
set_property package_pin P29 [get_ports SegF_P29]
endgroup
startgroup
set_property package_pin P27 [get_ports SegG_P27]
endgroup
startgroup
set_property package_pin P26 [get_ports SegP_P26]
endgroup
startgroup
set_property package_pin P47 [get_ports Set_P47]
endgroup
set_property is_loc_fixed false [get_ports [list  Set_P47]]
set_property is_loc_fixed true [get_ports [list  Set_P47]]
set_property is_loc_fixed true [get_ports [list  {com[0]}]]
save_constraints
