Running: F:\Xilinx_ISE\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/lab5/test_isim_beh.exe -prj E:/lab5/test_beh.prj work.test work.glbl 
ISim M.70d (signature 0x36e8438f)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file \"E:/lab5/ipcore_dir/ROM.v\" into library work
Analyzing Verilog file \"E:/lab5/SignExtend26.v\" into library work
Analyzing Verilog file \"E:/lab5/SignExtend.v\" into library work
Analyzing Verilog file \"E:/lab5/Registers.v\" into library work
Analyzing Verilog file \"E:/lab5/ipcore_dir/RAM.v\" into library work
Analyzing Verilog file \"E:/lab5/ControlUnit.v\" into library work
Analyzing Verilog file \"E:/lab5/ALU.v\" into library work
Analyzing Verilog file \"E:/lab5/cpu.v\" into library work
Analyzing Verilog file \"E:/lab5/test.v\" into library work
Analyzing Verilog file \"F:/Xilinx_ISE/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 71348 KB
Fuse CPU Usage: 110 ms
Compiling module DIST_MEM_GEN_V5_1(C_FAMILY="spar...
Compiling module ROM
Compiling module ControlUnit
Compiling module DIST_MEM_GEN_V5_1(C_FAMILY="spar...
Compiling module RAM
Compiling module Registers
Compiling module ALU
Compiling module SignExtend16
Compiling module SignExtend26
Compiling module cpu
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 12 Verilog Units
Built simulation executable E:/lab5/test_isim_beh.exe
Fuse Memory Usage: 75832 KB
Fuse CPU Usage: 170 ms
