{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541997012404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541997012404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 01:30:12 2018 " "Processing started: Mon Nov 12 01:30:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541997012404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541997012404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog projeto3sd -c projeto3sd --vector_source=\"D:/OneDrive/Arquivos escolares/UFRN/SD/Unidade3/secador_graos_fpga/Waveform.vwf\" --testbench_file=./simulation/qsim/projeto3sd.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog projeto3sd -c projeto3sd --vector_source=\"D:/OneDrive/Arquivos escolares/UFRN/SD/Unidade3/secador_graos_fpga/Waveform.vwf\" --testbench_file=./simulation/qsim/projeto3sd.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541997012404 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto3sd EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"projeto3sd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541997012872 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida " "Can't find port \"saida\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida\[11\] " "Can't find port \"saida\[11\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida\[10\] " "Can't find port \"saida\[10\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida\[9\] " "Can't find port \"saida\[9\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida\[8\] " "Can't find port \"saida\[8\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida\[7\] " "Can't find port \"saida\[7\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida\[6\] " "Can't find port \"saida\[6\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida\[5\] " "Can't find port \"saida\[5\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida\[4\] " "Can't find port \"saida\[4\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida\[3\] " "Can't find port \"saida\[3\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida\[2\] " "Can't find port \"saida\[2\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida\[1\] " "Can't find port \"saida\[1\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "saida\[0\] " "Can't find port \"saida\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1541997013683 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "./simulation/qsim/projeto3sd.vt " "Generated Verilog Test Bench File ./simulation/qsim/projeto3sd.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "Quartus II" 0 -1 1541997013714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541997013823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 01:30:13 2018 " "Processing ended: Mon Nov 12 01:30:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541997013823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541997013823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541997013823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541997013823 ""}
