// Seed: 1947798473
module module_0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wor id_6,
    output uwire id_7,
    input tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    input supply1 id_11,
    input wor id_12,
    output wire id_13
);
  wire id_15;
  always @(posedge 1 or posedge id_11) id_6 = 1;
  module_0();
endmodule
