# Compile of dcache.v was successful.
# Compile of dcache_tb.v was successful.
# Compile of SRAM.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -onfinish stop -gui work.d_cache_test +notimingchecks
# vsim -onfinish stop -gui work.d_cache_test "+notimingchecks" 
# Start time: 09:15:16 on Dec 14,2024
# Loading work.d_cache_test
# Loading work.dcache
# Loading work.SRAM
run -all
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/dcache/dcache_tb.v(167)
#    Time: 4550 ns  Iteration: 1  Instance: /d_cache_test
# Break in Module d_cache_test at D:/SystemC/piyan-cpu/RV32I/dcache/dcache_tb.v line 167
add wave -position end sim:/d_cache_test/CACHE/*
add wave -position end sim:/d_cache_test/MEM/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: $finish    : D:/SystemC/piyan-cpu/RV32I/dcache/dcache_tb.v(167)
#    Time: 4550 ns  Iteration: 1  Instance: /d_cache_test
# Break in Module d_cache_test at D:/SystemC/piyan-cpu/RV32I/dcache/dcache_tb.v line 167
# End time: 09:15:53 on Dec 14,2024, Elapsed time: 0:00:37
# Errors: 0, Warnings: 1
