
first_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a08  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08003b98  08003b98  00013b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bf8  08003bf8  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08003bf8  08003bf8  00013bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c00  08003c00  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c00  08003c00  00013c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c04  08003c04  00013c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003c08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
 10 .bss          00003fd4  20000010  20000010  00020010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20003fe4  20003fe4  00020010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 14 .debug_info   000094a2  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001e23  00000000  00000000  00029525  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000960  00000000  00000000  0002b348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000701  00000000  00000000  0002bca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020939  00000000  00000000  0002c3a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000a775  00000000  00000000  0004cce2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c8008  00000000  00000000  00057457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000024ac  00000000  00000000  0011f460  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  0012190c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003b80 	.word	0x08003b80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08003b80 	.word	0x08003b80

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b970 	b.w	80004c8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9e08      	ldr	r6, [sp, #32]
 8000206:	460d      	mov	r5, r1
 8000208:	4604      	mov	r4, r0
 800020a:	460f      	mov	r7, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4694      	mov	ip, r2
 8000214:	d965      	bls.n	80002e2 <__udivmoddi4+0xe2>
 8000216:	fab2 f382 	clz	r3, r2
 800021a:	b143      	cbz	r3, 800022e <__udivmoddi4+0x2e>
 800021c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000220:	f1c3 0220 	rsb	r2, r3, #32
 8000224:	409f      	lsls	r7, r3
 8000226:	fa20 f202 	lsr.w	r2, r0, r2
 800022a:	4317      	orrs	r7, r2
 800022c:	409c      	lsls	r4, r3
 800022e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000232:	fa1f f58c 	uxth.w	r5, ip
 8000236:	fbb7 f1fe 	udiv	r1, r7, lr
 800023a:	0c22      	lsrs	r2, r4, #16
 800023c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000240:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000244:	fb01 f005 	mul.w	r0, r1, r5
 8000248:	4290      	cmp	r0, r2
 800024a:	d90a      	bls.n	8000262 <__udivmoddi4+0x62>
 800024c:	eb1c 0202 	adds.w	r2, ip, r2
 8000250:	f101 37ff 	add.w	r7, r1, #4294967295
 8000254:	f080 811c 	bcs.w	8000490 <__udivmoddi4+0x290>
 8000258:	4290      	cmp	r0, r2
 800025a:	f240 8119 	bls.w	8000490 <__udivmoddi4+0x290>
 800025e:	3902      	subs	r1, #2
 8000260:	4462      	add	r2, ip
 8000262:	1a12      	subs	r2, r2, r0
 8000264:	b2a4      	uxth	r4, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000272:	fb00 f505 	mul.w	r5, r0, r5
 8000276:	42a5      	cmp	r5, r4
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x90>
 800027a:	eb1c 0404 	adds.w	r4, ip, r4
 800027e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000282:	f080 8107 	bcs.w	8000494 <__udivmoddi4+0x294>
 8000286:	42a5      	cmp	r5, r4
 8000288:	f240 8104 	bls.w	8000494 <__udivmoddi4+0x294>
 800028c:	4464      	add	r4, ip
 800028e:	3802      	subs	r0, #2
 8000290:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000294:	1b64      	subs	r4, r4, r5
 8000296:	2100      	movs	r1, #0
 8000298:	b11e      	cbz	r6, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40dc      	lsrs	r4, r3
 800029c:	2300      	movs	r3, #0
 800029e:	e9c6 4300 	strd	r4, r3, [r6]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d908      	bls.n	80002bc <__udivmoddi4+0xbc>
 80002aa:	2e00      	cmp	r6, #0
 80002ac:	f000 80ed 	beq.w	800048a <__udivmoddi4+0x28a>
 80002b0:	2100      	movs	r1, #0
 80002b2:	e9c6 0500 	strd	r0, r5, [r6]
 80002b6:	4608      	mov	r0, r1
 80002b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002bc:	fab3 f183 	clz	r1, r3
 80002c0:	2900      	cmp	r1, #0
 80002c2:	d149      	bne.n	8000358 <__udivmoddi4+0x158>
 80002c4:	42ab      	cmp	r3, r5
 80002c6:	d302      	bcc.n	80002ce <__udivmoddi4+0xce>
 80002c8:	4282      	cmp	r2, r0
 80002ca:	f200 80f8 	bhi.w	80004be <__udivmoddi4+0x2be>
 80002ce:	1a84      	subs	r4, r0, r2
 80002d0:	eb65 0203 	sbc.w	r2, r5, r3
 80002d4:	2001      	movs	r0, #1
 80002d6:	4617      	mov	r7, r2
 80002d8:	2e00      	cmp	r6, #0
 80002da:	d0e2      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	e9c6 4700 	strd	r4, r7, [r6]
 80002e0:	e7df      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002e2:	b902      	cbnz	r2, 80002e6 <__udivmoddi4+0xe6>
 80002e4:	deff      	udf	#255	; 0xff
 80002e6:	fab2 f382 	clz	r3, r2
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8090 	bne.w	8000410 <__udivmoddi4+0x210>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2101      	movs	r1, #1
 80002fc:	fbb2 f5f7 	udiv	r5, r2, r7
 8000300:	fb07 2015 	mls	r0, r7, r5, r2
 8000304:	0c22      	lsrs	r2, r4, #16
 8000306:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800030a:	fb0e f005 	mul.w	r0, lr, r5
 800030e:	4290      	cmp	r0, r2
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x124>
 8000312:	eb1c 0202 	adds.w	r2, ip, r2
 8000316:	f105 38ff 	add.w	r8, r5, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x122>
 800031c:	4290      	cmp	r0, r2
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2b8>
 8000322:	4645      	mov	r5, r8
 8000324:	1a12      	subs	r2, r2, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb2 f0f7 	udiv	r0, r2, r7
 800032c:	fb07 2210 	mls	r2, r7, r0, r2
 8000330:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x14e>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 32ff 	add.w	r2, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x14c>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2c2>
 800034c:	4610      	mov	r0, r2
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000356:	e79f      	b.n	8000298 <__udivmoddi4+0x98>
 8000358:	f1c1 0720 	rsb	r7, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa05 f401 	lsl.w	r4, r5, r1
 800036a:	fa20 f307 	lsr.w	r3, r0, r7
 800036e:	40fd      	lsrs	r5, r7
 8000370:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000374:	4323      	orrs	r3, r4
 8000376:	fbb5 f8f9 	udiv	r8, r5, r9
 800037a:	fa1f fe8c 	uxth.w	lr, ip
 800037e:	fb09 5518 	mls	r5, r9, r8, r5
 8000382:	0c1c      	lsrs	r4, r3, #16
 8000384:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000388:	fb08 f50e 	mul.w	r5, r8, lr
 800038c:	42a5      	cmp	r5, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	fa00 f001 	lsl.w	r0, r0, r1
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b0>
 8000398:	eb1c 0404 	adds.w	r4, ip, r4
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2b4>
 80003a4:	42a5      	cmp	r5, r4
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2b4>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4464      	add	r4, ip
 80003b0:	1b64      	subs	r4, r4, r5
 80003b2:	b29d      	uxth	r5, r3
 80003b4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b8:	fb09 4413 	mls	r4, r9, r3, r4
 80003bc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003c0:	fb03 fe0e 	mul.w	lr, r3, lr
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1da>
 80003c8:	eb1c 0404 	adds.w	r4, ip, r4
 80003cc:	f103 35ff 	add.w	r5, r3, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2ac>
 80003d2:	45a6      	cmp	lr, r4
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2ac>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	4464      	add	r4, ip
 80003da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003de:	fba3 9502 	umull	r9, r5, r3, r2
 80003e2:	eba4 040e 	sub.w	r4, r4, lr
 80003e6:	42ac      	cmp	r4, r5
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46ae      	mov	lr, r5
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x29c>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x298>
 80003f0:	b156      	cbz	r6, 8000408 <__udivmoddi4+0x208>
 80003f2:	ebb0 0208 	subs.w	r2, r0, r8
 80003f6:	eb64 040e 	sbc.w	r4, r4, lr
 80003fa:	fa04 f707 	lsl.w	r7, r4, r7
 80003fe:	40ca      	lsrs	r2, r1
 8000400:	40cc      	lsrs	r4, r1
 8000402:	4317      	orrs	r7, r2
 8000404:	e9c6 7400 	strd	r7, r4, [r6]
 8000408:	4618      	mov	r0, r3
 800040a:	2100      	movs	r1, #0
 800040c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000410:	f1c3 0120 	rsb	r1, r3, #32
 8000414:	fa02 fc03 	lsl.w	ip, r2, r3
 8000418:	fa20 f201 	lsr.w	r2, r0, r1
 800041c:	fa25 f101 	lsr.w	r1, r5, r1
 8000420:	409d      	lsls	r5, r3
 8000422:	432a      	orrs	r2, r5
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000430:	fb07 1510 	mls	r5, r7, r0, r1
 8000434:	0c11      	lsrs	r1, r2, #16
 8000436:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800043a:	fb00 f50e 	mul.w	r5, r0, lr
 800043e:	428d      	cmp	r5, r1
 8000440:	fa04 f403 	lsl.w	r4, r4, r3
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x258>
 8000446:	eb1c 0101 	adds.w	r1, ip, r1
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000450:	428d      	cmp	r5, r1
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000454:	3802      	subs	r0, #2
 8000456:	4461      	add	r1, ip
 8000458:	1b49      	subs	r1, r1, r5
 800045a:	b292      	uxth	r2, r2
 800045c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000460:	fb07 1115 	mls	r1, r7, r5, r1
 8000464:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000468:	fb05 f10e 	mul.w	r1, r5, lr
 800046c:	4291      	cmp	r1, r2
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x282>
 8000470:	eb1c 0202 	adds.w	r2, ip, r2
 8000474:	f105 38ff 	add.w	r8, r5, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2a8>
 800047a:	4291      	cmp	r1, r2
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2a8>
 800047e:	3d02      	subs	r5, #2
 8000480:	4462      	add	r2, ip
 8000482:	1a52      	subs	r2, r2, r1
 8000484:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0xfc>
 800048a:	4631      	mov	r1, r6
 800048c:	4630      	mov	r0, r6
 800048e:	e708      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000490:	4639      	mov	r1, r7
 8000492:	e6e6      	b.n	8000262 <__udivmoddi4+0x62>
 8000494:	4610      	mov	r0, r2
 8000496:	e6fb      	b.n	8000290 <__udivmoddi4+0x90>
 8000498:	4548      	cmp	r0, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f0>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004a4:	3b01      	subs	r3, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f0>
 80004a8:	4645      	mov	r5, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x282>
 80004ac:	462b      	mov	r3, r5
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1da>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x258>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b0>
 80004b8:	3d02      	subs	r5, #2
 80004ba:	4462      	add	r2, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x124>
 80004be:	4608      	mov	r0, r1
 80004c0:	e70a      	b.n	80002d8 <__udivmoddi4+0xd8>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x14e>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004cc:	b480      	push	{r7}
 80004ce:	b085      	sub	sp, #20
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	60f8      	str	r0, [r7, #12]
 80004d4:	60b9      	str	r1, [r7, #8]
 80004d6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	4a07      	ldr	r2, [pc, #28]	; (80004f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80004dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004de:	68bb      	ldr	r3, [r7, #8]
 80004e0:	4a06      	ldr	r2, [pc, #24]	; (80004fc <vApplicationGetIdleTaskMemory+0x30>)
 80004e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	2280      	movs	r2, #128	; 0x80
 80004e8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004ea:	bf00      	nop
 80004ec:	3714      	adds	r7, #20
 80004ee:	46bd      	mov	sp, r7
 80004f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop
 80004f8:	2000002c 	.word	0x2000002c
 80004fc:	20000080 	.word	0x20000080

08000500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000500:	b5b0      	push	{r4, r5, r7, lr}
 8000502:	b090      	sub	sp, #64	; 0x40
 8000504:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000506:	f000 f9ed 	bl	80008e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800050a:	f000 f86f 	bl	80005ec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;//enabling clock
 800050e:	4b2f      	ldr	r3, [pc, #188]	; (80005cc <main+0xcc>)
 8000510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000512:	4a2e      	ldr	r2, [pc, #184]	; (80005cc <main+0xcc>)
 8000514:	f043 0301 	orr.w	r3, r3, #1
 8000518:	6313      	str	r3, [r2, #48]	; 0x30
  RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;//enabling clock
 800051a:	4b2c      	ldr	r3, [pc, #176]	; (80005cc <main+0xcc>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051e:	4a2b      	ldr	r2, [pc, #172]	; (80005cc <main+0xcc>)
 8000520:	f043 0310 	orr.w	r3, r3, #16
 8000524:	6313      	str	r3, [r2, #48]	; 0x30
  GPIOA->MODER |= GPIO_MODER_MODE6_0; //УРААААА!!!!! АЛЕ М�? ЙОМУ НІЧО НЕ ПОДАЄМ
 8000526:	4b2a      	ldr	r3, [pc, #168]	; (80005d0 <main+0xd0>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4a29      	ldr	r2, [pc, #164]	; (80005d0 <main+0xd0>)
 800052c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000530:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= GPIO_MODER_MODE7_0;
 8000532:	4b27      	ldr	r3, [pc, #156]	; (80005d0 <main+0xd0>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4a26      	ldr	r2, [pc, #152]	; (80005d0 <main+0xd0>)
 8000538:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800053c:	6013      	str	r3, [r2, #0]
  GPIOE->PUPDR |= GPIO_PUPDR_PUPD4_0 | GPIO_PUPDR_PUPD3_0;
 800053e:	4b25      	ldr	r3, [pc, #148]	; (80005d4 <main+0xd4>)
 8000540:	68db      	ldr	r3, [r3, #12]
 8000542:	4a24      	ldr	r2, [pc, #144]	; (80005d4 <main+0xd4>)
 8000544:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 8000548:	60d3      	str	r3, [r2, #12]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  GPIOA->BSRR |= GPIO_BSRR_BS7;
 800054a:	4b21      	ldr	r3, [pc, #132]	; (80005d0 <main+0xd0>)
 800054c:	699b      	ldr	r3, [r3, #24]
 800054e:	4a20      	ldr	r2, [pc, #128]	; (80005d0 <main+0xd0>)
 8000550:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000554:	6193      	str	r3, [r2, #24]
  GPIOA->BSRR |= GPIO_BSRR_BS6;
 8000556:	4b1e      	ldr	r3, [pc, #120]	; (80005d0 <main+0xd0>)
 8000558:	699b      	ldr	r3, [r3, #24]
 800055a:	4a1d      	ldr	r2, [pc, #116]	; (80005d0 <main+0xd0>)
 800055c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000560:	6193      	str	r3, [r2, #24]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of ButtonTasksSemaphore */
  osSemaphoreDef(ButtonTasksSemaphore);
 8000562:	2300      	movs	r3, #0
 8000564:	63bb      	str	r3, [r7, #56]	; 0x38
 8000566:	2300      	movs	r3, #0
 8000568:	63fb      	str	r3, [r7, #60]	; 0x3c
  ButtonTasksSemaphoreHandle = osSemaphoreCreate(osSemaphore(ButtonTasksSemaphore), 1);
 800056a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800056e:	2101      	movs	r1, #1
 8000570:	4618      	mov	r0, r3
 8000572:	f000 ffc4 	bl	80014fe <osSemaphoreCreate>
 8000576:	4603      	mov	r3, r0
 8000578:	4a17      	ldr	r2, [pc, #92]	; (80005d8 <main+0xd8>)
 800057a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task_K0 */
  osThreadDef(Task_K0, StartTask_K0, osPriorityNormal, 0, 128);
 800057c:	4b17      	ldr	r3, [pc, #92]	; (80005dc <main+0xdc>)
 800057e:	f107 041c 	add.w	r4, r7, #28
 8000582:	461d      	mov	r5, r3
 8000584:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000586:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000588:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800058c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_K0Handle = osThreadCreate(osThread(Task_K0), NULL);
 8000590:	f107 031c 	add.w	r3, r7, #28
 8000594:	2100      	movs	r1, #0
 8000596:	4618      	mov	r0, r3
 8000598:	f000 ff51 	bl	800143e <osThreadCreate>
 800059c:	4603      	mov	r3, r0
 800059e:	4a10      	ldr	r2, [pc, #64]	; (80005e0 <main+0xe0>)
 80005a0:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_K1 */
  osThreadDef(Task_K1, StartTask_K1, osPriorityNormal, 0, 128);
 80005a2:	4b10      	ldr	r3, [pc, #64]	; (80005e4 <main+0xe4>)
 80005a4:	463c      	mov	r4, r7
 80005a6:	461d      	mov	r5, r3
 80005a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_K1Handle = osThreadCreate(osThread(Task_K1), NULL);
 80005b4:	463b      	mov	r3, r7
 80005b6:	2100      	movs	r1, #0
 80005b8:	4618      	mov	r0, r3
 80005ba:	f000 ff40 	bl	800143e <osThreadCreate>
 80005be:	4603      	mov	r3, r0
 80005c0:	4a09      	ldr	r2, [pc, #36]	; (80005e8 <main+0xe8>)
 80005c2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005c4:	f000 ff34 	bl	8001430 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005c8:	e7fe      	b.n	80005c8 <main+0xc8>
 80005ca:	bf00      	nop
 80005cc:	40023800 	.word	0x40023800
 80005d0:	40020000 	.word	0x40020000
 80005d4:	40021000 	.word	0x40021000
 80005d8:	20000288 	.word	0x20000288
 80005dc:	08003ba0 	.word	0x08003ba0
 80005e0:	20000280 	.word	0x20000280
 80005e4:	08003bc4 	.word	0x08003bc4
 80005e8:	20000284 	.word	0x20000284

080005ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b094      	sub	sp, #80	; 0x50
 80005f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f2:	f107 0320 	add.w	r3, r7, #32
 80005f6:	2230      	movs	r2, #48	; 0x30
 80005f8:	2100      	movs	r1, #0
 80005fa:	4618      	mov	r0, r3
 80005fc:	f003 fa86 	bl	8003b0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000600:	f107 030c 	add.w	r3, r7, #12
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
 8000608:	605a      	str	r2, [r3, #4]
 800060a:	609a      	str	r2, [r3, #8]
 800060c:	60da      	str	r2, [r3, #12]
 800060e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000610:	2300      	movs	r3, #0
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	4b28      	ldr	r3, [pc, #160]	; (80006b8 <SystemClock_Config+0xcc>)
 8000616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000618:	4a27      	ldr	r2, [pc, #156]	; (80006b8 <SystemClock_Config+0xcc>)
 800061a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800061e:	6413      	str	r3, [r2, #64]	; 0x40
 8000620:	4b25      	ldr	r3, [pc, #148]	; (80006b8 <SystemClock_Config+0xcc>)
 8000622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000624:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000628:	60bb      	str	r3, [r7, #8]
 800062a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800062c:	2300      	movs	r3, #0
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	4b22      	ldr	r3, [pc, #136]	; (80006bc <SystemClock_Config+0xd0>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a21      	ldr	r2, [pc, #132]	; (80006bc <SystemClock_Config+0xd0>)
 8000636:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800063a:	6013      	str	r3, [r2, #0]
 800063c:	4b1f      	ldr	r3, [pc, #124]	; (80006bc <SystemClock_Config+0xd0>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000648:	2302      	movs	r3, #2
 800064a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800064c:	2301      	movs	r3, #1
 800064e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000650:	2310      	movs	r3, #16
 8000652:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000654:	2302      	movs	r3, #2
 8000656:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000658:	2300      	movs	r3, #0
 800065a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800065c:	2308      	movs	r3, #8
 800065e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000660:	23a8      	movs	r3, #168	; 0xa8
 8000662:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000664:	2302      	movs	r3, #2
 8000666:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000668:	2304      	movs	r3, #4
 800066a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066c:	f107 0320 	add.w	r3, r7, #32
 8000670:	4618      	mov	r0, r3
 8000672:	f000 fa8f 	bl	8000b94 <HAL_RCC_OscConfig>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800067c:	f000 f8a0 	bl	80007c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000680:	230f      	movs	r3, #15
 8000682:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000684:	2302      	movs	r3, #2
 8000686:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800068c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000690:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000692:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000696:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000698:	f107 030c 	add.w	r3, r7, #12
 800069c:	2105      	movs	r1, #5
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 fcf0 	bl	8001084 <HAL_RCC_ClockConfig>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006aa:	f000 f889 	bl	80007c0 <Error_Handler>
  }
}
 80006ae:	bf00      	nop
 80006b0:	3750      	adds	r7, #80	; 0x50
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	40023800 	.word	0x40023800
 80006bc:	40007000 	.word	0x40007000

080006c0 <StartTask_K0>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartTask_K0(void const * argument)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
		  if ( (~(GPIOE->IDR) & GPIO_IDR_ID4) &&
 80006c8:	4b1e      	ldr	r3, [pc, #120]	; (8000744 <StartTask_K0+0x84>)
 80006ca:	691b      	ldr	r3, [r3, #16]
 80006cc:	f003 0310 	and.w	r3, r3, #16
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d132      	bne.n	800073a <StartTask_K0+0x7a>
				  !osSemaphoreWait(ButtonTasksSemaphoreHandle , osWaitForever))
 80006d4:	4b1c      	ldr	r3, [pc, #112]	; (8000748 <StartTask_K0+0x88>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f04f 31ff 	mov.w	r1, #4294967295
 80006dc:	4618      	mov	r0, r3
 80006de:	f000 ff41 	bl	8001564 <osSemaphoreWait>
 80006e2:	4603      	mov	r3, r0
		  if ( (~(GPIOE->IDR) & GPIO_IDR_ID4) &&
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d128      	bne.n	800073a <StartTask_K0+0x7a>
		  {
			  GPIOA->BSRR |= GPIO_BSRR_BR6;
 80006e8:	4b18      	ldr	r3, [pc, #96]	; (800074c <StartTask_K0+0x8c>)
 80006ea:	699b      	ldr	r3, [r3, #24]
 80006ec:	4a17      	ldr	r2, [pc, #92]	; (800074c <StartTask_K0+0x8c>)
 80006ee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006f2:	6193      	str	r3, [r2, #24]
			  osDelay(1000);
 80006f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006f8:	f000 feed 	bl	80014d6 <osDelay>
			  GPIOA->BSRR |= GPIO_BSRR_BS6;
 80006fc:	4b13      	ldr	r3, [pc, #76]	; (800074c <StartTask_K0+0x8c>)
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	4a12      	ldr	r2, [pc, #72]	; (800074c <StartTask_K0+0x8c>)
 8000702:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000706:	6193      	str	r3, [r2, #24]
			  osDelay(1000);
 8000708:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800070c:	f000 fee3 	bl	80014d6 <osDelay>
			  GPIOA->BSRR |= GPIO_BSRR_BR6;
 8000710:	4b0e      	ldr	r3, [pc, #56]	; (800074c <StartTask_K0+0x8c>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	4a0d      	ldr	r2, [pc, #52]	; (800074c <StartTask_K0+0x8c>)
 8000716:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800071a:	6193      	str	r3, [r2, #24]
			  osDelay(1000);
 800071c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000720:	f000 fed9 	bl	80014d6 <osDelay>
			  GPIOA->BSRR |= GPIO_BSRR_BS6;
 8000724:	4b09      	ldr	r3, [pc, #36]	; (800074c <StartTask_K0+0x8c>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	4a08      	ldr	r2, [pc, #32]	; (800074c <StartTask_K0+0x8c>)
 800072a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800072e:	6193      	str	r3, [r2, #24]
			  osSemaphoreRelease(ButtonTasksSemaphoreHandle);
 8000730:	4b05      	ldr	r3, [pc, #20]	; (8000748 <StartTask_K0+0x88>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4618      	mov	r0, r3
 8000736:	f000 ff63 	bl	8001600 <osSemaphoreRelease>
		  }

	  osDelay(10);
 800073a:	200a      	movs	r0, #10
 800073c:	f000 fecb 	bl	80014d6 <osDelay>
		  if ( (~(GPIOE->IDR) & GPIO_IDR_ID4) &&
 8000740:	e7c2      	b.n	80006c8 <StartTask_K0+0x8>
 8000742:	bf00      	nop
 8000744:	40021000 	.word	0x40021000
 8000748:	20000288 	.word	0x20000288
 800074c:	40020000 	.word	0x40020000

08000750 <StartTask_K1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask_K1(void const * argument)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  //Button K1
		  if ( (~(GPIOE->IDR) & GPIO_IDR_ID3) &&
 8000758:	4b16      	ldr	r3, [pc, #88]	; (80007b4 <StartTask_K1+0x64>)
 800075a:	691b      	ldr	r3, [r3, #16]
 800075c:	f003 0308 	and.w	r3, r3, #8
 8000760:	2b00      	cmp	r3, #0
 8000762:	d122      	bne.n	80007aa <StartTask_K1+0x5a>
				  !osSemaphoreWait(ButtonTasksSemaphoreHandle , osWaitForever))
 8000764:	4b14      	ldr	r3, [pc, #80]	; (80007b8 <StartTask_K1+0x68>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f04f 31ff 	mov.w	r1, #4294967295
 800076c:	4618      	mov	r0, r3
 800076e:	f000 fef9 	bl	8001564 <osSemaphoreWait>
 8000772:	4603      	mov	r3, r0
		  if ( (~(GPIOE->IDR) & GPIO_IDR_ID3) &&
 8000774:	2b00      	cmp	r3, #0
 8000776:	d118      	bne.n	80007aa <StartTask_K1+0x5a>
		  {
			  GPIOA->BSRR |= GPIO_BSRR_BR7;
 8000778:	4b10      	ldr	r3, [pc, #64]	; (80007bc <StartTask_K1+0x6c>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	4a0f      	ldr	r2, [pc, #60]	; (80007bc <StartTask_K1+0x6c>)
 800077e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000782:	6193      	str	r3, [r2, #24]
			  osDelay(1000);
 8000784:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000788:	f000 fea5 	bl	80014d6 <osDelay>
			  GPIOA->BSRR |= GPIO_BSRR_BS7;
 800078c:	4b0b      	ldr	r3, [pc, #44]	; (80007bc <StartTask_K1+0x6c>)
 800078e:	699b      	ldr	r3, [r3, #24]
 8000790:	4a0a      	ldr	r2, [pc, #40]	; (80007bc <StartTask_K1+0x6c>)
 8000792:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000796:	6193      	str	r3, [r2, #24]
			  osDelay(1000);
 8000798:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800079c:	f000 fe9b 	bl	80014d6 <osDelay>
			  osSemaphoreRelease(ButtonTasksSemaphoreHandle);
 80007a0:	4b05      	ldr	r3, [pc, #20]	; (80007b8 <StartTask_K1+0x68>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4618      	mov	r0, r3
 80007a6:	f000 ff2b 	bl	8001600 <osSemaphoreRelease>
		  }

	  osDelay(10);
 80007aa:	200a      	movs	r0, #10
 80007ac:	f000 fe93 	bl	80014d6 <osDelay>
		  if ( (~(GPIOE->IDR) & GPIO_IDR_ID3) &&
 80007b0:	e7d2      	b.n	8000758 <StartTask_K1+0x8>
 80007b2:	bf00      	nop
 80007b4:	40021000 	.word	0x40021000
 80007b8:	20000288 	.word	0x20000288
 80007bc:	40020000 	.word	0x40020000

080007c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c4:	b672      	cpsid	i
}
 80007c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007c8:	e7fe      	b.n	80007c8 <Error_Handler+0x8>
	...

080007cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	607b      	str	r3, [r7, #4]
 80007d6:	4b12      	ldr	r3, [pc, #72]	; (8000820 <HAL_MspInit+0x54>)
 80007d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007da:	4a11      	ldr	r2, [pc, #68]	; (8000820 <HAL_MspInit+0x54>)
 80007dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007e0:	6453      	str	r3, [r2, #68]	; 0x44
 80007e2:	4b0f      	ldr	r3, [pc, #60]	; (8000820 <HAL_MspInit+0x54>)
 80007e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	603b      	str	r3, [r7, #0]
 80007f2:	4b0b      	ldr	r3, [pc, #44]	; (8000820 <HAL_MspInit+0x54>)
 80007f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f6:	4a0a      	ldr	r2, [pc, #40]	; (8000820 <HAL_MspInit+0x54>)
 80007f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007fc:	6413      	str	r3, [r2, #64]	; 0x40
 80007fe:	4b08      	ldr	r3, [pc, #32]	; (8000820 <HAL_MspInit+0x54>)
 8000800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000806:	603b      	str	r3, [r7, #0]
 8000808:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800080a:	2200      	movs	r2, #0
 800080c:	210f      	movs	r1, #15
 800080e:	f06f 0001 	mvn.w	r0, #1
 8000812:	f000 f996 	bl	8000b42 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000816:	bf00      	nop
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40023800 	.word	0x40023800

08000824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000828:	e7fe      	b.n	8000828 <NMI_Handler+0x4>

0800082a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800082a:	b480      	push	{r7}
 800082c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800082e:	e7fe      	b.n	800082e <HardFault_Handler+0x4>

08000830 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000834:	e7fe      	b.n	8000834 <MemManage_Handler+0x4>

08000836 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000836:	b480      	push	{r7}
 8000838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800083a:	e7fe      	b.n	800083a <BusFault_Handler+0x4>

0800083c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000840:	e7fe      	b.n	8000840 <UsageFault_Handler+0x4>

08000842 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000842:	b480      	push	{r7}
 8000844:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr

08000850 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000854:	f000 f898 	bl	8000988 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000858:	f002 fafc 	bl	8002e54 <xTaskGetSchedulerState>
 800085c:	4603      	mov	r3, r0
 800085e:	2b01      	cmp	r3, #1
 8000860:	d001      	beq.n	8000866 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000862:	f002 fed9 	bl	8003618 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
	...

0800086c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000870:	4b06      	ldr	r3, [pc, #24]	; (800088c <SystemInit+0x20>)
 8000872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000876:	4a05      	ldr	r2, [pc, #20]	; (800088c <SystemInit+0x20>)
 8000878:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800087c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000890:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000894:	480d      	ldr	r0, [pc, #52]	; (80008cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000896:	490e      	ldr	r1, [pc, #56]	; (80008d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000898:	4a0e      	ldr	r2, [pc, #56]	; (80008d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800089a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800089c:	e002      	b.n	80008a4 <LoopCopyDataInit>

0800089e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800089e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008a2:	3304      	adds	r3, #4

080008a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008a8:	d3f9      	bcc.n	800089e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008aa:	4a0b      	ldr	r2, [pc, #44]	; (80008d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80008ac:	4c0b      	ldr	r4, [pc, #44]	; (80008dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80008ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008b0:	e001      	b.n	80008b6 <LoopFillZerobss>

080008b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008b4:	3204      	adds	r2, #4

080008b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008b8:	d3fb      	bcc.n	80008b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80008ba:	f7ff ffd7 	bl	800086c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008be:	f003 f92d 	bl	8003b1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008c2:	f7ff fe1d 	bl	8000500 <main>
  bx  lr    
 80008c6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80008c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80008cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008d0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80008d4:	08003c08 	.word	0x08003c08
  ldr r2, =_sbss
 80008d8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80008dc:	20003fe4 	.word	0x20003fe4

080008e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008e0:	e7fe      	b.n	80008e0 <ADC_IRQHandler>
	...

080008e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80008e8:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <HAL_Init+0x40>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a0d      	ldr	r2, [pc, #52]	; (8000924 <HAL_Init+0x40>)
 80008ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80008f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80008f4:	4b0b      	ldr	r3, [pc, #44]	; (8000924 <HAL_Init+0x40>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a0a      	ldr	r2, [pc, #40]	; (8000924 <HAL_Init+0x40>)
 80008fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000900:	4b08      	ldr	r3, [pc, #32]	; (8000924 <HAL_Init+0x40>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a07      	ldr	r2, [pc, #28]	; (8000924 <HAL_Init+0x40>)
 8000906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800090a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800090c:	2003      	movs	r0, #3
 800090e:	f000 f90d 	bl	8000b2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000912:	200f      	movs	r0, #15
 8000914:	f000 f808 	bl	8000928 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000918:	f7ff ff58 	bl	80007cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800091c:	2300      	movs	r3, #0
}
 800091e:	4618      	mov	r0, r3
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40023c00 	.word	0x40023c00

08000928 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000930:	4b12      	ldr	r3, [pc, #72]	; (800097c <HAL_InitTick+0x54>)
 8000932:	681a      	ldr	r2, [r3, #0]
 8000934:	4b12      	ldr	r3, [pc, #72]	; (8000980 <HAL_InitTick+0x58>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	4619      	mov	r1, r3
 800093a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800093e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000942:	fbb2 f3f3 	udiv	r3, r2, r3
 8000946:	4618      	mov	r0, r3
 8000948:	f000 f917 	bl	8000b7a <HAL_SYSTICK_Config>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000952:	2301      	movs	r3, #1
 8000954:	e00e      	b.n	8000974 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	2b0f      	cmp	r3, #15
 800095a:	d80a      	bhi.n	8000972 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800095c:	2200      	movs	r2, #0
 800095e:	6879      	ldr	r1, [r7, #4]
 8000960:	f04f 30ff 	mov.w	r0, #4294967295
 8000964:	f000 f8ed 	bl	8000b42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000968:	4a06      	ldr	r2, [pc, #24]	; (8000984 <HAL_InitTick+0x5c>)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800096e:	2300      	movs	r3, #0
 8000970:	e000      	b.n	8000974 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000972:	2301      	movs	r3, #1
}
 8000974:	4618      	mov	r0, r3
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000000 	.word	0x20000000
 8000980:	20000008 	.word	0x20000008
 8000984:	20000004 	.word	0x20000004

08000988 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800098c:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <HAL_IncTick+0x20>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	461a      	mov	r2, r3
 8000992:	4b06      	ldr	r3, [pc, #24]	; (80009ac <HAL_IncTick+0x24>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4413      	add	r3, r2
 8000998:	4a04      	ldr	r2, [pc, #16]	; (80009ac <HAL_IncTick+0x24>)
 800099a:	6013      	str	r3, [r2, #0]
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	20000008 	.word	0x20000008
 80009ac:	2000028c 	.word	0x2000028c

080009b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  return uwTick;
 80009b4:	4b03      	ldr	r3, [pc, #12]	; (80009c4 <HAL_GetTick+0x14>)
 80009b6:	681b      	ldr	r3, [r3, #0]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr
 80009c2:	bf00      	nop
 80009c4:	2000028c 	.word	0x2000028c

080009c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b085      	sub	sp, #20
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	f003 0307 	and.w	r3, r3, #7
 80009d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009d8:	4b0c      	ldr	r3, [pc, #48]	; (8000a0c <__NVIC_SetPriorityGrouping+0x44>)
 80009da:	68db      	ldr	r3, [r3, #12]
 80009dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009de:	68ba      	ldr	r2, [r7, #8]
 80009e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009e4:	4013      	ands	r3, r2
 80009e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009fa:	4a04      	ldr	r2, [pc, #16]	; (8000a0c <__NVIC_SetPriorityGrouping+0x44>)
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	60d3      	str	r3, [r2, #12]
}
 8000a00:	bf00      	nop
 8000a02:	3714      	adds	r7, #20
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	e000ed00 	.word	0xe000ed00

08000a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a14:	4b04      	ldr	r3, [pc, #16]	; (8000a28 <__NVIC_GetPriorityGrouping+0x18>)
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	0a1b      	lsrs	r3, r3, #8
 8000a1a:	f003 0307 	and.w	r3, r3, #7
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	e000ed00 	.word	0xe000ed00

08000a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	6039      	str	r1, [r7, #0]
 8000a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	db0a      	blt.n	8000a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	b2da      	uxtb	r2, r3
 8000a44:	490c      	ldr	r1, [pc, #48]	; (8000a78 <__NVIC_SetPriority+0x4c>)
 8000a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a4a:	0112      	lsls	r2, r2, #4
 8000a4c:	b2d2      	uxtb	r2, r2
 8000a4e:	440b      	add	r3, r1
 8000a50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a54:	e00a      	b.n	8000a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	b2da      	uxtb	r2, r3
 8000a5a:	4908      	ldr	r1, [pc, #32]	; (8000a7c <__NVIC_SetPriority+0x50>)
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	f003 030f 	and.w	r3, r3, #15
 8000a62:	3b04      	subs	r3, #4
 8000a64:	0112      	lsls	r2, r2, #4
 8000a66:	b2d2      	uxtb	r2, r2
 8000a68:	440b      	add	r3, r1
 8000a6a:	761a      	strb	r2, [r3, #24]
}
 8000a6c:	bf00      	nop
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr
 8000a78:	e000e100 	.word	0xe000e100
 8000a7c:	e000ed00 	.word	0xe000ed00

08000a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b089      	sub	sp, #36	; 0x24
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	60f8      	str	r0, [r7, #12]
 8000a88:	60b9      	str	r1, [r7, #8]
 8000a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	f003 0307 	and.w	r3, r3, #7
 8000a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a94:	69fb      	ldr	r3, [r7, #28]
 8000a96:	f1c3 0307 	rsb	r3, r3, #7
 8000a9a:	2b04      	cmp	r3, #4
 8000a9c:	bf28      	it	cs
 8000a9e:	2304      	movcs	r3, #4
 8000aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aa2:	69fb      	ldr	r3, [r7, #28]
 8000aa4:	3304      	adds	r3, #4
 8000aa6:	2b06      	cmp	r3, #6
 8000aa8:	d902      	bls.n	8000ab0 <NVIC_EncodePriority+0x30>
 8000aaa:	69fb      	ldr	r3, [r7, #28]
 8000aac:	3b03      	subs	r3, #3
 8000aae:	e000      	b.n	8000ab2 <NVIC_EncodePriority+0x32>
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ab8:	69bb      	ldr	r3, [r7, #24]
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	43da      	mvns	r2, r3
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	401a      	ands	r2, r3
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ac8:	f04f 31ff 	mov.w	r1, #4294967295
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad2:	43d9      	mvns	r1, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ad8:	4313      	orrs	r3, r2
         );
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3724      	adds	r7, #36	; 0x24
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
	...

08000ae8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	3b01      	subs	r3, #1
 8000af4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000af8:	d301      	bcc.n	8000afe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000afa:	2301      	movs	r3, #1
 8000afc:	e00f      	b.n	8000b1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000afe:	4a0a      	ldr	r2, [pc, #40]	; (8000b28 <SysTick_Config+0x40>)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3b01      	subs	r3, #1
 8000b04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b06:	210f      	movs	r1, #15
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0c:	f7ff ff8e 	bl	8000a2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b10:	4b05      	ldr	r3, [pc, #20]	; (8000b28 <SysTick_Config+0x40>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b16:	4b04      	ldr	r3, [pc, #16]	; (8000b28 <SysTick_Config+0x40>)
 8000b18:	2207      	movs	r2, #7
 8000b1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b1c:	2300      	movs	r3, #0
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	e000e010 	.word	0xe000e010

08000b2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b34:	6878      	ldr	r0, [r7, #4]
 8000b36:	f7ff ff47 	bl	80009c8 <__NVIC_SetPriorityGrouping>
}
 8000b3a:	bf00      	nop
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}

08000b42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b42:	b580      	push	{r7, lr}
 8000b44:	b086      	sub	sp, #24
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	4603      	mov	r3, r0
 8000b4a:	60b9      	str	r1, [r7, #8]
 8000b4c:	607a      	str	r2, [r7, #4]
 8000b4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b50:	2300      	movs	r3, #0
 8000b52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b54:	f7ff ff5c 	bl	8000a10 <__NVIC_GetPriorityGrouping>
 8000b58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b5a:	687a      	ldr	r2, [r7, #4]
 8000b5c:	68b9      	ldr	r1, [r7, #8]
 8000b5e:	6978      	ldr	r0, [r7, #20]
 8000b60:	f7ff ff8e 	bl	8000a80 <NVIC_EncodePriority>
 8000b64:	4602      	mov	r2, r0
 8000b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b6a:	4611      	mov	r1, r2
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff ff5d 	bl	8000a2c <__NVIC_SetPriority>
}
 8000b72:	bf00      	nop
 8000b74:	3718      	adds	r7, #24
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}

08000b7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	b082      	sub	sp, #8
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f7ff ffb0 	bl	8000ae8 <SysTick_Config>
 8000b88:	4603      	mov	r3, r0
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
	...

08000b94 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b086      	sub	sp, #24
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d101      	bne.n	8000ba6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e267      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f003 0301 	and.w	r3, r3, #1
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d075      	beq.n	8000c9e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bb2:	4b88      	ldr	r3, [pc, #544]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000bb4:	689b      	ldr	r3, [r3, #8]
 8000bb6:	f003 030c 	and.w	r3, r3, #12
 8000bba:	2b04      	cmp	r3, #4
 8000bbc:	d00c      	beq.n	8000bd8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bbe:	4b85      	ldr	r3, [pc, #532]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bc6:	2b08      	cmp	r3, #8
 8000bc8:	d112      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bca:	4b82      	ldr	r3, [pc, #520]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000bd2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000bd6:	d10b      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bd8:	4b7e      	ldr	r3, [pc, #504]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d05b      	beq.n	8000c9c <HAL_RCC_OscConfig+0x108>
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d157      	bne.n	8000c9c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000bec:	2301      	movs	r3, #1
 8000bee:	e242      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bf8:	d106      	bne.n	8000c08 <HAL_RCC_OscConfig+0x74>
 8000bfa:	4b76      	ldr	r3, [pc, #472]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a75      	ldr	r2, [pc, #468]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000c00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c04:	6013      	str	r3, [r2, #0]
 8000c06:	e01d      	b.n	8000c44 <HAL_RCC_OscConfig+0xb0>
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c10:	d10c      	bne.n	8000c2c <HAL_RCC_OscConfig+0x98>
 8000c12:	4b70      	ldr	r3, [pc, #448]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a6f      	ldr	r2, [pc, #444]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000c18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c1c:	6013      	str	r3, [r2, #0]
 8000c1e:	4b6d      	ldr	r3, [pc, #436]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a6c      	ldr	r2, [pc, #432]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000c24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c28:	6013      	str	r3, [r2, #0]
 8000c2a:	e00b      	b.n	8000c44 <HAL_RCC_OscConfig+0xb0>
 8000c2c:	4b69      	ldr	r3, [pc, #420]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a68      	ldr	r2, [pc, #416]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000c32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c36:	6013      	str	r3, [r2, #0]
 8000c38:	4b66      	ldr	r3, [pc, #408]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a65      	ldr	r2, [pc, #404]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000c3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d013      	beq.n	8000c74 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c4c:	f7ff feb0 	bl	80009b0 <HAL_GetTick>
 8000c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c52:	e008      	b.n	8000c66 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c54:	f7ff feac 	bl	80009b0 <HAL_GetTick>
 8000c58:	4602      	mov	r2, r0
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	2b64      	cmp	r3, #100	; 0x64
 8000c60:	d901      	bls.n	8000c66 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000c62:	2303      	movs	r3, #3
 8000c64:	e207      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c66:	4b5b      	ldr	r3, [pc, #364]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d0f0      	beq.n	8000c54 <HAL_RCC_OscConfig+0xc0>
 8000c72:	e014      	b.n	8000c9e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c74:	f7ff fe9c 	bl	80009b0 <HAL_GetTick>
 8000c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c7a:	e008      	b.n	8000c8e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c7c:	f7ff fe98 	bl	80009b0 <HAL_GetTick>
 8000c80:	4602      	mov	r2, r0
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	2b64      	cmp	r3, #100	; 0x64
 8000c88:	d901      	bls.n	8000c8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	e1f3      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c8e:	4b51      	ldr	r3, [pc, #324]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d1f0      	bne.n	8000c7c <HAL_RCC_OscConfig+0xe8>
 8000c9a:	e000      	b.n	8000c9e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f003 0302 	and.w	r3, r3, #2
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d063      	beq.n	8000d72 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000caa:	4b4a      	ldr	r3, [pc, #296]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000cac:	689b      	ldr	r3, [r3, #8]
 8000cae:	f003 030c 	and.w	r3, r3, #12
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d00b      	beq.n	8000cce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cb6:	4b47      	ldr	r3, [pc, #284]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000cb8:	689b      	ldr	r3, [r3, #8]
 8000cba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000cbe:	2b08      	cmp	r3, #8
 8000cc0:	d11c      	bne.n	8000cfc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cc2:	4b44      	ldr	r3, [pc, #272]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d116      	bne.n	8000cfc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cce:	4b41      	ldr	r3, [pc, #260]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f003 0302 	and.w	r3, r3, #2
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d005      	beq.n	8000ce6 <HAL_RCC_OscConfig+0x152>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	68db      	ldr	r3, [r3, #12]
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d001      	beq.n	8000ce6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	e1c7      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ce6:	4b3b      	ldr	r3, [pc, #236]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	691b      	ldr	r3, [r3, #16]
 8000cf2:	00db      	lsls	r3, r3, #3
 8000cf4:	4937      	ldr	r1, [pc, #220]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cfa:	e03a      	b.n	8000d72 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d020      	beq.n	8000d46 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d04:	4b34      	ldr	r3, [pc, #208]	; (8000dd8 <HAL_RCC_OscConfig+0x244>)
 8000d06:	2201      	movs	r2, #1
 8000d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d0a:	f7ff fe51 	bl	80009b0 <HAL_GetTick>
 8000d0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d10:	e008      	b.n	8000d24 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d12:	f7ff fe4d 	bl	80009b0 <HAL_GetTick>
 8000d16:	4602      	mov	r2, r0
 8000d18:	693b      	ldr	r3, [r7, #16]
 8000d1a:	1ad3      	subs	r3, r2, r3
 8000d1c:	2b02      	cmp	r3, #2
 8000d1e:	d901      	bls.n	8000d24 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000d20:	2303      	movs	r3, #3
 8000d22:	e1a8      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d24:	4b2b      	ldr	r3, [pc, #172]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f003 0302 	and.w	r3, r3, #2
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d0f0      	beq.n	8000d12 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d30:	4b28      	ldr	r3, [pc, #160]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	691b      	ldr	r3, [r3, #16]
 8000d3c:	00db      	lsls	r3, r3, #3
 8000d3e:	4925      	ldr	r1, [pc, #148]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000d40:	4313      	orrs	r3, r2
 8000d42:	600b      	str	r3, [r1, #0]
 8000d44:	e015      	b.n	8000d72 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d46:	4b24      	ldr	r3, [pc, #144]	; (8000dd8 <HAL_RCC_OscConfig+0x244>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d4c:	f7ff fe30 	bl	80009b0 <HAL_GetTick>
 8000d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d52:	e008      	b.n	8000d66 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d54:	f7ff fe2c 	bl	80009b0 <HAL_GetTick>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	2b02      	cmp	r3, #2
 8000d60:	d901      	bls.n	8000d66 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000d62:	2303      	movs	r3, #3
 8000d64:	e187      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d66:	4b1b      	ldr	r3, [pc, #108]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d1f0      	bne.n	8000d54 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f003 0308 	and.w	r3, r3, #8
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d036      	beq.n	8000dec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	695b      	ldr	r3, [r3, #20]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d016      	beq.n	8000db4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d86:	4b15      	ldr	r3, [pc, #84]	; (8000ddc <HAL_RCC_OscConfig+0x248>)
 8000d88:	2201      	movs	r2, #1
 8000d8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d8c:	f7ff fe10 	bl	80009b0 <HAL_GetTick>
 8000d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d92:	e008      	b.n	8000da6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d94:	f7ff fe0c 	bl	80009b0 <HAL_GetTick>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	2b02      	cmp	r3, #2
 8000da0:	d901      	bls.n	8000da6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000da2:	2303      	movs	r3, #3
 8000da4:	e167      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000da6:	4b0b      	ldr	r3, [pc, #44]	; (8000dd4 <HAL_RCC_OscConfig+0x240>)
 8000da8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000daa:	f003 0302 	and.w	r3, r3, #2
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d0f0      	beq.n	8000d94 <HAL_RCC_OscConfig+0x200>
 8000db2:	e01b      	b.n	8000dec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000db4:	4b09      	ldr	r3, [pc, #36]	; (8000ddc <HAL_RCC_OscConfig+0x248>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dba:	f7ff fdf9 	bl	80009b0 <HAL_GetTick>
 8000dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dc0:	e00e      	b.n	8000de0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dc2:	f7ff fdf5 	bl	80009b0 <HAL_GetTick>
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	693b      	ldr	r3, [r7, #16]
 8000dca:	1ad3      	subs	r3, r2, r3
 8000dcc:	2b02      	cmp	r3, #2
 8000dce:	d907      	bls.n	8000de0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000dd0:	2303      	movs	r3, #3
 8000dd2:	e150      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	42470000 	.word	0x42470000
 8000ddc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000de0:	4b88      	ldr	r3, [pc, #544]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000de2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000de4:	f003 0302 	and.w	r3, r3, #2
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d1ea      	bne.n	8000dc2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f003 0304 	and.w	r3, r3, #4
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	f000 8097 	beq.w	8000f28 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000dfe:	4b81      	ldr	r3, [pc, #516]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d10f      	bne.n	8000e2a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60bb      	str	r3, [r7, #8]
 8000e0e:	4b7d      	ldr	r3, [pc, #500]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e12:	4a7c      	ldr	r2, [pc, #496]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000e14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e18:	6413      	str	r3, [r2, #64]	; 0x40
 8000e1a:	4b7a      	ldr	r3, [pc, #488]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e26:	2301      	movs	r3, #1
 8000e28:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e2a:	4b77      	ldr	r3, [pc, #476]	; (8001008 <HAL_RCC_OscConfig+0x474>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d118      	bne.n	8000e68 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e36:	4b74      	ldr	r3, [pc, #464]	; (8001008 <HAL_RCC_OscConfig+0x474>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a73      	ldr	r2, [pc, #460]	; (8001008 <HAL_RCC_OscConfig+0x474>)
 8000e3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e42:	f7ff fdb5 	bl	80009b0 <HAL_GetTick>
 8000e46:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e48:	e008      	b.n	8000e5c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e4a:	f7ff fdb1 	bl	80009b0 <HAL_GetTick>
 8000e4e:	4602      	mov	r2, r0
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	2b02      	cmp	r3, #2
 8000e56:	d901      	bls.n	8000e5c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	e10c      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e5c:	4b6a      	ldr	r3, [pc, #424]	; (8001008 <HAL_RCC_OscConfig+0x474>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d0f0      	beq.n	8000e4a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d106      	bne.n	8000e7e <HAL_RCC_OscConfig+0x2ea>
 8000e70:	4b64      	ldr	r3, [pc, #400]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e74:	4a63      	ldr	r2, [pc, #396]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000e76:	f043 0301 	orr.w	r3, r3, #1
 8000e7a:	6713      	str	r3, [r2, #112]	; 0x70
 8000e7c:	e01c      	b.n	8000eb8 <HAL_RCC_OscConfig+0x324>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	689b      	ldr	r3, [r3, #8]
 8000e82:	2b05      	cmp	r3, #5
 8000e84:	d10c      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x30c>
 8000e86:	4b5f      	ldr	r3, [pc, #380]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e8a:	4a5e      	ldr	r2, [pc, #376]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000e8c:	f043 0304 	orr.w	r3, r3, #4
 8000e90:	6713      	str	r3, [r2, #112]	; 0x70
 8000e92:	4b5c      	ldr	r3, [pc, #368]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e96:	4a5b      	ldr	r2, [pc, #364]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000e98:	f043 0301 	orr.w	r3, r3, #1
 8000e9c:	6713      	str	r3, [r2, #112]	; 0x70
 8000e9e:	e00b      	b.n	8000eb8 <HAL_RCC_OscConfig+0x324>
 8000ea0:	4b58      	ldr	r3, [pc, #352]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000ea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ea4:	4a57      	ldr	r2, [pc, #348]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000ea6:	f023 0301 	bic.w	r3, r3, #1
 8000eaa:	6713      	str	r3, [r2, #112]	; 0x70
 8000eac:	4b55      	ldr	r3, [pc, #340]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000eae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000eb0:	4a54      	ldr	r2, [pc, #336]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000eb2:	f023 0304 	bic.w	r3, r3, #4
 8000eb6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d015      	beq.n	8000eec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ec0:	f7ff fd76 	bl	80009b0 <HAL_GetTick>
 8000ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ec6:	e00a      	b.n	8000ede <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ec8:	f7ff fd72 	bl	80009b0 <HAL_GetTick>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	1ad3      	subs	r3, r2, r3
 8000ed2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d901      	bls.n	8000ede <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000eda:	2303      	movs	r3, #3
 8000edc:	e0cb      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ede:	4b49      	ldr	r3, [pc, #292]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000ee0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ee2:	f003 0302 	and.w	r3, r3, #2
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d0ee      	beq.n	8000ec8 <HAL_RCC_OscConfig+0x334>
 8000eea:	e014      	b.n	8000f16 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eec:	f7ff fd60 	bl	80009b0 <HAL_GetTick>
 8000ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ef2:	e00a      	b.n	8000f0a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ef4:	f7ff fd5c 	bl	80009b0 <HAL_GetTick>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d901      	bls.n	8000f0a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000f06:	2303      	movs	r3, #3
 8000f08:	e0b5      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f0a:	4b3e      	ldr	r3, [pc, #248]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f0e:	f003 0302 	and.w	r3, r3, #2
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d1ee      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000f16:	7dfb      	ldrb	r3, [r7, #23]
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d105      	bne.n	8000f28 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f1c:	4b39      	ldr	r3, [pc, #228]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f20:	4a38      	ldr	r2, [pc, #224]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000f22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f26:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	699b      	ldr	r3, [r3, #24]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	f000 80a1 	beq.w	8001074 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f32:	4b34      	ldr	r3, [pc, #208]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	f003 030c 	and.w	r3, r3, #12
 8000f3a:	2b08      	cmp	r3, #8
 8000f3c:	d05c      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	699b      	ldr	r3, [r3, #24]
 8000f42:	2b02      	cmp	r3, #2
 8000f44:	d141      	bne.n	8000fca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f46:	4b31      	ldr	r3, [pc, #196]	; (800100c <HAL_RCC_OscConfig+0x478>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4c:	f7ff fd30 	bl	80009b0 <HAL_GetTick>
 8000f50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f52:	e008      	b.n	8000f66 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f54:	f7ff fd2c 	bl	80009b0 <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	2b02      	cmp	r3, #2
 8000f60:	d901      	bls.n	8000f66 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000f62:	2303      	movs	r3, #3
 8000f64:	e087      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f66:	4b27      	ldr	r3, [pc, #156]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d1f0      	bne.n	8000f54 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	69da      	ldr	r2, [r3, #28]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6a1b      	ldr	r3, [r3, #32]
 8000f7a:	431a      	orrs	r2, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f80:	019b      	lsls	r3, r3, #6
 8000f82:	431a      	orrs	r2, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f88:	085b      	lsrs	r3, r3, #1
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	041b      	lsls	r3, r3, #16
 8000f8e:	431a      	orrs	r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f94:	061b      	lsls	r3, r3, #24
 8000f96:	491b      	ldr	r1, [pc, #108]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f9c:	4b1b      	ldr	r3, [pc, #108]	; (800100c <HAL_RCC_OscConfig+0x478>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fa2:	f7ff fd05 	bl	80009b0 <HAL_GetTick>
 8000fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fa8:	e008      	b.n	8000fbc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000faa:	f7ff fd01 	bl	80009b0 <HAL_GetTick>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	1ad3      	subs	r3, r2, r3
 8000fb4:	2b02      	cmp	r3, #2
 8000fb6:	d901      	bls.n	8000fbc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	e05c      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fbc:	4b11      	ldr	r3, [pc, #68]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d0f0      	beq.n	8000faa <HAL_RCC_OscConfig+0x416>
 8000fc8:	e054      	b.n	8001074 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fca:	4b10      	ldr	r3, [pc, #64]	; (800100c <HAL_RCC_OscConfig+0x478>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd0:	f7ff fcee 	bl	80009b0 <HAL_GetTick>
 8000fd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fd6:	e008      	b.n	8000fea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fd8:	f7ff fcea 	bl	80009b0 <HAL_GetTick>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d901      	bls.n	8000fea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	e045      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fea:	4b06      	ldr	r3, [pc, #24]	; (8001004 <HAL_RCC_OscConfig+0x470>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d1f0      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x444>
 8000ff6:	e03d      	b.n	8001074 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	699b      	ldr	r3, [r3, #24]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d107      	bne.n	8001010 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001000:	2301      	movs	r3, #1
 8001002:	e038      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
 8001004:	40023800 	.word	0x40023800
 8001008:	40007000 	.word	0x40007000
 800100c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001010:	4b1b      	ldr	r3, [pc, #108]	; (8001080 <HAL_RCC_OscConfig+0x4ec>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	699b      	ldr	r3, [r3, #24]
 800101a:	2b01      	cmp	r3, #1
 800101c:	d028      	beq.n	8001070 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001028:	429a      	cmp	r2, r3
 800102a:	d121      	bne.n	8001070 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001036:	429a      	cmp	r2, r3
 8001038:	d11a      	bne.n	8001070 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800103a:	68fa      	ldr	r2, [r7, #12]
 800103c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001040:	4013      	ands	r3, r2
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001046:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001048:	4293      	cmp	r3, r2
 800104a:	d111      	bne.n	8001070 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001056:	085b      	lsrs	r3, r3, #1
 8001058:	3b01      	subs	r3, #1
 800105a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800105c:	429a      	cmp	r2, r3
 800105e:	d107      	bne.n	8001070 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800106a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800106c:	429a      	cmp	r2, r3
 800106e:	d001      	beq.n	8001074 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	e000      	b.n	8001076 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3718      	adds	r7, #24
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40023800 	.word	0x40023800

08001084 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d101      	bne.n	8001098 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001094:	2301      	movs	r3, #1
 8001096:	e0cc      	b.n	8001232 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001098:	4b68      	ldr	r3, [pc, #416]	; (800123c <HAL_RCC_ClockConfig+0x1b8>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f003 0307 	and.w	r3, r3, #7
 80010a0:	683a      	ldr	r2, [r7, #0]
 80010a2:	429a      	cmp	r2, r3
 80010a4:	d90c      	bls.n	80010c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010a6:	4b65      	ldr	r3, [pc, #404]	; (800123c <HAL_RCC_ClockConfig+0x1b8>)
 80010a8:	683a      	ldr	r2, [r7, #0]
 80010aa:	b2d2      	uxtb	r2, r2
 80010ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ae:	4b63      	ldr	r3, [pc, #396]	; (800123c <HAL_RCC_ClockConfig+0x1b8>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f003 0307 	and.w	r3, r3, #7
 80010b6:	683a      	ldr	r2, [r7, #0]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d001      	beq.n	80010c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e0b8      	b.n	8001232 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d020      	beq.n	800110e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0304 	and.w	r3, r3, #4
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d005      	beq.n	80010e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010d8:	4b59      	ldr	r3, [pc, #356]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	4a58      	ldr	r2, [pc, #352]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 80010de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80010e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 0308 	and.w	r3, r3, #8
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d005      	beq.n	80010fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010f0:	4b53      	ldr	r3, [pc, #332]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	4a52      	ldr	r2, [pc, #328]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 80010f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80010fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010fc:	4b50      	ldr	r3, [pc, #320]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	494d      	ldr	r1, [pc, #308]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 800110a:	4313      	orrs	r3, r2
 800110c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	2b00      	cmp	r3, #0
 8001118:	d044      	beq.n	80011a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d107      	bne.n	8001132 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001122:	4b47      	ldr	r3, [pc, #284]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d119      	bne.n	8001162 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e07f      	b.n	8001232 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	2b02      	cmp	r3, #2
 8001138:	d003      	beq.n	8001142 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800113e:	2b03      	cmp	r3, #3
 8001140:	d107      	bne.n	8001152 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001142:	4b3f      	ldr	r3, [pc, #252]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800114a:	2b00      	cmp	r3, #0
 800114c:	d109      	bne.n	8001162 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	e06f      	b.n	8001232 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001152:	4b3b      	ldr	r3, [pc, #236]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	2b00      	cmp	r3, #0
 800115c:	d101      	bne.n	8001162 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	e067      	b.n	8001232 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001162:	4b37      	ldr	r3, [pc, #220]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	f023 0203 	bic.w	r2, r3, #3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	4934      	ldr	r1, [pc, #208]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 8001170:	4313      	orrs	r3, r2
 8001172:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001174:	f7ff fc1c 	bl	80009b0 <HAL_GetTick>
 8001178:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800117a:	e00a      	b.n	8001192 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800117c:	f7ff fc18 	bl	80009b0 <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	f241 3288 	movw	r2, #5000	; 0x1388
 800118a:	4293      	cmp	r3, r2
 800118c:	d901      	bls.n	8001192 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e04f      	b.n	8001232 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001192:	4b2b      	ldr	r3, [pc, #172]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	f003 020c 	and.w	r2, r3, #12
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d1eb      	bne.n	800117c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80011a4:	4b25      	ldr	r3, [pc, #148]	; (800123c <HAL_RCC_ClockConfig+0x1b8>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f003 0307 	and.w	r3, r3, #7
 80011ac:	683a      	ldr	r2, [r7, #0]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d20c      	bcs.n	80011cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011b2:	4b22      	ldr	r3, [pc, #136]	; (800123c <HAL_RCC_ClockConfig+0x1b8>)
 80011b4:	683a      	ldr	r2, [r7, #0]
 80011b6:	b2d2      	uxtb	r2, r2
 80011b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ba:	4b20      	ldr	r3, [pc, #128]	; (800123c <HAL_RCC_ClockConfig+0x1b8>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d001      	beq.n	80011cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011c8:	2301      	movs	r3, #1
 80011ca:	e032      	b.n	8001232 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 0304 	and.w	r3, r3, #4
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d008      	beq.n	80011ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011d8:	4b19      	ldr	r3, [pc, #100]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	4916      	ldr	r1, [pc, #88]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 80011e6:	4313      	orrs	r3, r2
 80011e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0308 	and.w	r3, r3, #8
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d009      	beq.n	800120a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011f6:	4b12      	ldr	r3, [pc, #72]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	691b      	ldr	r3, [r3, #16]
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	490e      	ldr	r1, [pc, #56]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 8001206:	4313      	orrs	r3, r2
 8001208:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800120a:	f000 f821 	bl	8001250 <HAL_RCC_GetSysClockFreq>
 800120e:	4602      	mov	r2, r0
 8001210:	4b0b      	ldr	r3, [pc, #44]	; (8001240 <HAL_RCC_ClockConfig+0x1bc>)
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	091b      	lsrs	r3, r3, #4
 8001216:	f003 030f 	and.w	r3, r3, #15
 800121a:	490a      	ldr	r1, [pc, #40]	; (8001244 <HAL_RCC_ClockConfig+0x1c0>)
 800121c:	5ccb      	ldrb	r3, [r1, r3]
 800121e:	fa22 f303 	lsr.w	r3, r2, r3
 8001222:	4a09      	ldr	r2, [pc, #36]	; (8001248 <HAL_RCC_ClockConfig+0x1c4>)
 8001224:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001226:	4b09      	ldr	r3, [pc, #36]	; (800124c <HAL_RCC_ClockConfig+0x1c8>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff fb7c 	bl	8000928 <HAL_InitTick>

  return HAL_OK;
 8001230:	2300      	movs	r3, #0
}
 8001232:	4618      	mov	r0, r3
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	40023c00 	.word	0x40023c00
 8001240:	40023800 	.word	0x40023800
 8001244:	08003be8 	.word	0x08003be8
 8001248:	20000000 	.word	0x20000000
 800124c:	20000004 	.word	0x20000004

08001250 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001250:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001254:	b090      	sub	sp, #64	; 0x40
 8001256:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001258:	2300      	movs	r3, #0
 800125a:	637b      	str	r3, [r7, #52]	; 0x34
 800125c:	2300      	movs	r3, #0
 800125e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001260:	2300      	movs	r3, #0
 8001262:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001264:	2300      	movs	r3, #0
 8001266:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001268:	4b59      	ldr	r3, [pc, #356]	; (80013d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	f003 030c 	and.w	r3, r3, #12
 8001270:	2b08      	cmp	r3, #8
 8001272:	d00d      	beq.n	8001290 <HAL_RCC_GetSysClockFreq+0x40>
 8001274:	2b08      	cmp	r3, #8
 8001276:	f200 80a1 	bhi.w	80013bc <HAL_RCC_GetSysClockFreq+0x16c>
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <HAL_RCC_GetSysClockFreq+0x34>
 800127e:	2b04      	cmp	r3, #4
 8001280:	d003      	beq.n	800128a <HAL_RCC_GetSysClockFreq+0x3a>
 8001282:	e09b      	b.n	80013bc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001284:	4b53      	ldr	r3, [pc, #332]	; (80013d4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001286:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001288:	e09b      	b.n	80013c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800128a:	4b53      	ldr	r3, [pc, #332]	; (80013d8 <HAL_RCC_GetSysClockFreq+0x188>)
 800128c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800128e:	e098      	b.n	80013c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001290:	4b4f      	ldr	r3, [pc, #316]	; (80013d0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001298:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800129a:	4b4d      	ldr	r3, [pc, #308]	; (80013d0 <HAL_RCC_GetSysClockFreq+0x180>)
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d028      	beq.n	80012f8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012a6:	4b4a      	ldr	r3, [pc, #296]	; (80013d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	099b      	lsrs	r3, r3, #6
 80012ac:	2200      	movs	r2, #0
 80012ae:	623b      	str	r3, [r7, #32]
 80012b0:	627a      	str	r2, [r7, #36]	; 0x24
 80012b2:	6a3b      	ldr	r3, [r7, #32]
 80012b4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80012b8:	2100      	movs	r1, #0
 80012ba:	4b47      	ldr	r3, [pc, #284]	; (80013d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80012bc:	fb03 f201 	mul.w	r2, r3, r1
 80012c0:	2300      	movs	r3, #0
 80012c2:	fb00 f303 	mul.w	r3, r0, r3
 80012c6:	4413      	add	r3, r2
 80012c8:	4a43      	ldr	r2, [pc, #268]	; (80013d8 <HAL_RCC_GetSysClockFreq+0x188>)
 80012ca:	fba0 1202 	umull	r1, r2, r0, r2
 80012ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80012d0:	460a      	mov	r2, r1
 80012d2:	62ba      	str	r2, [r7, #40]	; 0x28
 80012d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012d6:	4413      	add	r3, r2
 80012d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012dc:	2200      	movs	r2, #0
 80012de:	61bb      	str	r3, [r7, #24]
 80012e0:	61fa      	str	r2, [r7, #28]
 80012e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012e6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80012ea:	f7fe ff71 	bl	80001d0 <__aeabi_uldivmod>
 80012ee:	4602      	mov	r2, r0
 80012f0:	460b      	mov	r3, r1
 80012f2:	4613      	mov	r3, r2
 80012f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80012f6:	e053      	b.n	80013a0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012f8:	4b35      	ldr	r3, [pc, #212]	; (80013d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	099b      	lsrs	r3, r3, #6
 80012fe:	2200      	movs	r2, #0
 8001300:	613b      	str	r3, [r7, #16]
 8001302:	617a      	str	r2, [r7, #20]
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800130a:	f04f 0b00 	mov.w	fp, #0
 800130e:	4652      	mov	r2, sl
 8001310:	465b      	mov	r3, fp
 8001312:	f04f 0000 	mov.w	r0, #0
 8001316:	f04f 0100 	mov.w	r1, #0
 800131a:	0159      	lsls	r1, r3, #5
 800131c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001320:	0150      	lsls	r0, r2, #5
 8001322:	4602      	mov	r2, r0
 8001324:	460b      	mov	r3, r1
 8001326:	ebb2 080a 	subs.w	r8, r2, sl
 800132a:	eb63 090b 	sbc.w	r9, r3, fp
 800132e:	f04f 0200 	mov.w	r2, #0
 8001332:	f04f 0300 	mov.w	r3, #0
 8001336:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800133a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800133e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001342:	ebb2 0408 	subs.w	r4, r2, r8
 8001346:	eb63 0509 	sbc.w	r5, r3, r9
 800134a:	f04f 0200 	mov.w	r2, #0
 800134e:	f04f 0300 	mov.w	r3, #0
 8001352:	00eb      	lsls	r3, r5, #3
 8001354:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001358:	00e2      	lsls	r2, r4, #3
 800135a:	4614      	mov	r4, r2
 800135c:	461d      	mov	r5, r3
 800135e:	eb14 030a 	adds.w	r3, r4, sl
 8001362:	603b      	str	r3, [r7, #0]
 8001364:	eb45 030b 	adc.w	r3, r5, fp
 8001368:	607b      	str	r3, [r7, #4]
 800136a:	f04f 0200 	mov.w	r2, #0
 800136e:	f04f 0300 	mov.w	r3, #0
 8001372:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001376:	4629      	mov	r1, r5
 8001378:	028b      	lsls	r3, r1, #10
 800137a:	4621      	mov	r1, r4
 800137c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001380:	4621      	mov	r1, r4
 8001382:	028a      	lsls	r2, r1, #10
 8001384:	4610      	mov	r0, r2
 8001386:	4619      	mov	r1, r3
 8001388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800138a:	2200      	movs	r2, #0
 800138c:	60bb      	str	r3, [r7, #8]
 800138e:	60fa      	str	r2, [r7, #12]
 8001390:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001394:	f7fe ff1c 	bl	80001d0 <__aeabi_uldivmod>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	4613      	mov	r3, r2
 800139e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80013a0:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <HAL_RCC_GetSysClockFreq+0x180>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	0c1b      	lsrs	r3, r3, #16
 80013a6:	f003 0303 	and.w	r3, r3, #3
 80013aa:	3301      	adds	r3, #1
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80013b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80013b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80013ba:	e002      	b.n	80013c2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80013bc:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <HAL_RCC_GetSysClockFreq+0x184>)
 80013be:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80013c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3740      	adds	r7, #64	; 0x40
 80013c8:	46bd      	mov	sp, r7
 80013ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80013ce:	bf00      	nop
 80013d0:	40023800 	.word	0x40023800
 80013d4:	00f42400 	.word	0x00f42400
 80013d8:	017d7840 	.word	0x017d7840

080013dc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80013dc:	b480      	push	{r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80013ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ee:	2b84      	cmp	r3, #132	; 0x84
 80013f0:	d005      	beq.n	80013fe <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80013f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	4413      	add	r3, r2
 80013fa:	3303      	adds	r3, #3
 80013fc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80013fe:	68fb      	ldr	r3, [r7, #12]
}
 8001400:	4618      	mov	r0, r3
 8001402:	3714      	adds	r7, #20
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001412:	f3ef 8305 	mrs	r3, IPSR
 8001416:	607b      	str	r3, [r7, #4]
  return(result);
 8001418:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800141a:	2b00      	cmp	r3, #0
 800141c:	bf14      	ite	ne
 800141e:	2301      	movne	r3, #1
 8001420:	2300      	moveq	r3, #0
 8001422:	b2db      	uxtb	r3, r3
}
 8001424:	4618      	mov	r0, r3
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001434:	f001 f910 	bl	8002658 <vTaskStartScheduler>
  
  return osOK;
 8001438:	2300      	movs	r3, #0
}
 800143a:	4618      	mov	r0, r3
 800143c:	bd80      	pop	{r7, pc}

0800143e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800143e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001440:	b089      	sub	sp, #36	; 0x24
 8001442:	af04      	add	r7, sp, #16
 8001444:	6078      	str	r0, [r7, #4]
 8001446:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	695b      	ldr	r3, [r3, #20]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d020      	beq.n	8001492 <osThreadCreate+0x54>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d01c      	beq.n	8001492 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	685c      	ldr	r4, [r3, #4]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	691e      	ldr	r6, [r3, #16]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ffb6 	bl	80013dc <makeFreeRtosPriority>
 8001470:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800147a:	9202      	str	r2, [sp, #8]
 800147c:	9301      	str	r3, [sp, #4]
 800147e:	9100      	str	r1, [sp, #0]
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	4632      	mov	r2, r6
 8001484:	4629      	mov	r1, r5
 8001486:	4620      	mov	r0, r4
 8001488:	f000 ff1e 	bl	80022c8 <xTaskCreateStatic>
 800148c:	4603      	mov	r3, r0
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	e01c      	b.n	80014cc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685c      	ldr	r4, [r3, #4]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800149e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff ff98 	bl	80013dc <makeFreeRtosPriority>
 80014ac:	4602      	mov	r2, r0
 80014ae:	f107 030c 	add.w	r3, r7, #12
 80014b2:	9301      	str	r3, [sp, #4]
 80014b4:	9200      	str	r2, [sp, #0]
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	4632      	mov	r2, r6
 80014ba:	4629      	mov	r1, r5
 80014bc:	4620      	mov	r0, r4
 80014be:	f000 ff60 	bl	8002382 <xTaskCreate>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d001      	beq.n	80014cc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	e000      	b.n	80014ce <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80014cc:	68fb      	ldr	r3, [r7, #12]
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3714      	adds	r7, #20
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080014d6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b084      	sub	sp, #16
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <osDelay+0x16>
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	e000      	b.n	80014ee <osDelay+0x18>
 80014ec:	2301      	movs	r3, #1
 80014ee:	4618      	mov	r0, r3
 80014f0:	f001 f87e 	bl	80025f0 <vTaskDelay>
  
  return osOK;
 80014f4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80014fe:	b580      	push	{r7, lr}
 8001500:	b086      	sub	sp, #24
 8001502:	af02      	add	r7, sp, #8
 8001504:	6078      	str	r0, [r7, #4]
 8001506:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d00f      	beq.n	8001530 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d10a      	bne.n	800152c <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	2203      	movs	r2, #3
 800151c:	9200      	str	r2, [sp, #0]
 800151e:	2200      	movs	r2, #0
 8001520:	2100      	movs	r1, #0
 8001522:	2001      	movs	r0, #1
 8001524:	f000 f9be 	bl	80018a4 <xQueueGenericCreateStatic>
 8001528:	4603      	mov	r3, r0
 800152a:	e016      	b.n	800155a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800152c:	2300      	movs	r3, #0
 800152e:	e014      	b.n	800155a <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	2b01      	cmp	r3, #1
 8001534:	d110      	bne.n	8001558 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8001536:	2203      	movs	r2, #3
 8001538:	2100      	movs	r1, #0
 800153a:	2001      	movs	r0, #1
 800153c:	f000 fa2a 	bl	8001994 <xQueueGenericCreate>
 8001540:	60f8      	str	r0, [r7, #12]
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d005      	beq.n	8001554 <osSemaphoreCreate+0x56>
 8001548:	2300      	movs	r3, #0
 800154a:	2200      	movs	r2, #0
 800154c:	2100      	movs	r1, #0
 800154e:	68f8      	ldr	r0, [r7, #12]
 8001550:	f000 fa7a 	bl	8001a48 <xQueueGenericSend>
      return sema;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	e000      	b.n	800155a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8001558:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800155a:	4618      	mov	r0, r3
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
	...

08001564 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d101      	bne.n	800157c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8001578:	2380      	movs	r3, #128	; 0x80
 800157a:	e03a      	b.n	80015f2 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001586:	d103      	bne.n	8001590 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8001588:	f04f 33ff 	mov.w	r3, #4294967295
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	e009      	b.n	80015a4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d006      	beq.n	80015a4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d101      	bne.n	80015a4 <osSemaphoreWait+0x40>
      ticks = 1;
 80015a0:	2301      	movs	r3, #1
 80015a2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80015a4:	f7ff ff32 	bl	800140c <inHandlerMode>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d017      	beq.n	80015de <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	461a      	mov	r2, r3
 80015b4:	2100      	movs	r1, #0
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f000 fcde 	bl	8001f78 <xQueueReceiveFromISR>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d001      	beq.n	80015c6 <osSemaphoreWait+0x62>
      return osErrorOS;
 80015c2:	23ff      	movs	r3, #255	; 0xff
 80015c4:	e015      	b.n	80015f2 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d011      	beq.n	80015f0 <osSemaphoreWait+0x8c>
 80015cc:	4b0b      	ldr	r3, [pc, #44]	; (80015fc <osSemaphoreWait+0x98>)
 80015ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	f3bf 8f4f 	dsb	sy
 80015d8:	f3bf 8f6f 	isb	sy
 80015dc:	e008      	b.n	80015f0 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80015de:	68f9      	ldr	r1, [r7, #12]
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f000 fbbd 	bl	8001d60 <xQueueSemaphoreTake>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d001      	beq.n	80015f0 <osSemaphoreWait+0x8c>
    return osErrorOS;
 80015ec:	23ff      	movs	r3, #255	; 0xff
 80015ee:	e000      	b.n	80015f2 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	e000ed04 	.word	0xe000ed04

08001600 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8001608:	2300      	movs	r3, #0
 800160a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800160c:	2300      	movs	r3, #0
 800160e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8001610:	f7ff fefc 	bl	800140c <inHandlerMode>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d016      	beq.n	8001648 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800161a:	f107 0308 	add.w	r3, r7, #8
 800161e:	4619      	mov	r1, r3
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f000 fb0f 	bl	8001c44 <xQueueGiveFromISR>
 8001626:	4603      	mov	r3, r0
 8001628:	2b01      	cmp	r3, #1
 800162a:	d001      	beq.n	8001630 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800162c:	23ff      	movs	r3, #255	; 0xff
 800162e:	e017      	b.n	8001660 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d013      	beq.n	800165e <osSemaphoreRelease+0x5e>
 8001636:	4b0c      	ldr	r3, [pc, #48]	; (8001668 <osSemaphoreRelease+0x68>)
 8001638:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	f3bf 8f4f 	dsb	sy
 8001642:	f3bf 8f6f 	isb	sy
 8001646:	e00a      	b.n	800165e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8001648:	2300      	movs	r3, #0
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f000 f9fa 	bl	8001a48 <xQueueGenericSend>
 8001654:	4603      	mov	r3, r0
 8001656:	2b01      	cmp	r3, #1
 8001658:	d001      	beq.n	800165e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800165a:	23ff      	movs	r3, #255	; 0xff
 800165c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800165e:	68fb      	ldr	r3, [r7, #12]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	e000ed04 	.word	0xe000ed04

0800166c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f103 0208 	add.w	r2, r3, #8
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f04f 32ff 	mov.w	r2, #4294967295
 8001684:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f103 0208 	add.w	r2, r3, #8
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f103 0208 	add.w	r2, r3, #8
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80016c6:	b480      	push	{r7}
 80016c8:	b085      	sub	sp, #20
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
 80016ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	68fa      	ldr	r2, [r7, #12]
 80016da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	683a      	ldr	r2, [r7, #0]
 80016ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	683a      	ldr	r2, [r7, #0]
 80016f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	1c5a      	adds	r2, r3, #1
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	601a      	str	r2, [r3, #0]
}
 8001702:	bf00      	nop
 8001704:	3714      	adds	r7, #20
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800170e:	b480      	push	{r7}
 8001710:	b085      	sub	sp, #20
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
 8001716:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001724:	d103      	bne.n	800172e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	691b      	ldr	r3, [r3, #16]
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	e00c      	b.n	8001748 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	3308      	adds	r3, #8
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	e002      	b.n	800173c <vListInsert+0x2e>
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	68ba      	ldr	r2, [r7, #8]
 8001744:	429a      	cmp	r2, r3
 8001746:	d2f6      	bcs.n	8001736 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	685a      	ldr	r2, [r3, #4]
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	683a      	ldr	r2, [r7, #0]
 8001756:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	683a      	ldr	r2, [r7, #0]
 8001762:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	1c5a      	adds	r2, r3, #1
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	601a      	str	r2, [r3, #0]
}
 8001774:	bf00      	nop
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	691b      	ldr	r3, [r3, #16]
 800178c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	6892      	ldr	r2, [r2, #8]
 8001796:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	6852      	ldr	r2, [r2, #4]
 80017a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d103      	bne.n	80017b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	689a      	ldr	r2, [r3, #8]
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	1e5a      	subs	r2, r3, #1
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3714      	adds	r7, #20
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d10a      	bne.n	80017fe <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80017e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017ec:	f383 8811 	msr	BASEPRI, r3
 80017f0:	f3bf 8f6f 	isb	sy
 80017f4:	f3bf 8f4f 	dsb	sy
 80017f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80017fa:	bf00      	nop
 80017fc:	e7fe      	b.n	80017fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80017fe:	f001 fe79 	bl	80034f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800180a:	68f9      	ldr	r1, [r7, #12]
 800180c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800180e:	fb01 f303 	mul.w	r3, r1, r3
 8001812:	441a      	add	r2, r3
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2200      	movs	r2, #0
 800181c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800182e:	3b01      	subs	r3, #1
 8001830:	68f9      	ldr	r1, [r7, #12]
 8001832:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001834:	fb01 f303 	mul.w	r3, r1, r3
 8001838:	441a      	add	r2, r3
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	22ff      	movs	r2, #255	; 0xff
 8001842:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	22ff      	movs	r2, #255	; 0xff
 800184a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d114      	bne.n	800187e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	691b      	ldr	r3, [r3, #16]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d01a      	beq.n	8001892 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	3310      	adds	r3, #16
 8001860:	4618      	mov	r0, r3
 8001862:	f001 f93b 	bl	8002adc <xTaskRemoveFromEventList>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d012      	beq.n	8001892 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800186c:	4b0c      	ldr	r3, [pc, #48]	; (80018a0 <xQueueGenericReset+0xcc>)
 800186e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	f3bf 8f4f 	dsb	sy
 8001878:	f3bf 8f6f 	isb	sy
 800187c:	e009      	b.n	8001892 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	3310      	adds	r3, #16
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff fef2 	bl	800166c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	3324      	adds	r3, #36	; 0x24
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff feed 	bl	800166c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001892:	f001 fe5f 	bl	8003554 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001896:	2301      	movs	r3, #1
}
 8001898:	4618      	mov	r0, r3
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	e000ed04 	.word	0xe000ed04

080018a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08e      	sub	sp, #56	; 0x38
 80018a8:	af02      	add	r7, sp, #8
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	607a      	str	r2, [r7, #4]
 80018b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d10a      	bne.n	80018ce <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80018b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018bc:	f383 8811 	msr	BASEPRI, r3
 80018c0:	f3bf 8f6f 	isb	sy
 80018c4:	f3bf 8f4f 	dsb	sy
 80018c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80018ca:	bf00      	nop
 80018cc:	e7fe      	b.n	80018cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d10a      	bne.n	80018ea <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80018d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018d8:	f383 8811 	msr	BASEPRI, r3
 80018dc:	f3bf 8f6f 	isb	sy
 80018e0:	f3bf 8f4f 	dsb	sy
 80018e4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80018e6:	bf00      	nop
 80018e8:	e7fe      	b.n	80018e8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d002      	beq.n	80018f6 <xQueueGenericCreateStatic+0x52>
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <xQueueGenericCreateStatic+0x56>
 80018f6:	2301      	movs	r3, #1
 80018f8:	e000      	b.n	80018fc <xQueueGenericCreateStatic+0x58>
 80018fa:	2300      	movs	r3, #0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d10a      	bne.n	8001916 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8001900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001904:	f383 8811 	msr	BASEPRI, r3
 8001908:	f3bf 8f6f 	isb	sy
 800190c:	f3bf 8f4f 	dsb	sy
 8001910:	623b      	str	r3, [r7, #32]
}
 8001912:	bf00      	nop
 8001914:	e7fe      	b.n	8001914 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d102      	bne.n	8001922 <xQueueGenericCreateStatic+0x7e>
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d101      	bne.n	8001926 <xQueueGenericCreateStatic+0x82>
 8001922:	2301      	movs	r3, #1
 8001924:	e000      	b.n	8001928 <xQueueGenericCreateStatic+0x84>
 8001926:	2300      	movs	r3, #0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d10a      	bne.n	8001942 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800192c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001930:	f383 8811 	msr	BASEPRI, r3
 8001934:	f3bf 8f6f 	isb	sy
 8001938:	f3bf 8f4f 	dsb	sy
 800193c:	61fb      	str	r3, [r7, #28]
}
 800193e:	bf00      	nop
 8001940:	e7fe      	b.n	8001940 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001942:	2348      	movs	r3, #72	; 0x48
 8001944:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	2b48      	cmp	r3, #72	; 0x48
 800194a:	d00a      	beq.n	8001962 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800194c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001950:	f383 8811 	msr	BASEPRI, r3
 8001954:	f3bf 8f6f 	isb	sy
 8001958:	f3bf 8f4f 	dsb	sy
 800195c:	61bb      	str	r3, [r7, #24]
}
 800195e:	bf00      	nop
 8001960:	e7fe      	b.n	8001960 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001962:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8001968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800196a:	2b00      	cmp	r3, #0
 800196c:	d00d      	beq.n	800198a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800196e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001970:	2201      	movs	r2, #1
 8001972:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001976:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800197a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800197c:	9300      	str	r3, [sp, #0]
 800197e:	4613      	mov	r3, r2
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	68b9      	ldr	r1, [r7, #8]
 8001984:	68f8      	ldr	r0, [r7, #12]
 8001986:	f000 f83f 	bl	8001a08 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800198a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800198c:	4618      	mov	r0, r3
 800198e:	3730      	adds	r7, #48	; 0x30
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	; 0x28
 8001998:	af02      	add	r7, sp, #8
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	4613      	mov	r3, r2
 80019a0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d10a      	bne.n	80019be <xQueueGenericCreate+0x2a>
	__asm volatile
 80019a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019ac:	f383 8811 	msr	BASEPRI, r3
 80019b0:	f3bf 8f6f 	isb	sy
 80019b4:	f3bf 8f4f 	dsb	sy
 80019b8:	613b      	str	r3, [r7, #16]
}
 80019ba:	bf00      	nop
 80019bc:	e7fe      	b.n	80019bc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	68ba      	ldr	r2, [r7, #8]
 80019c2:	fb02 f303 	mul.w	r3, r2, r3
 80019c6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	3348      	adds	r3, #72	; 0x48
 80019cc:	4618      	mov	r0, r3
 80019ce:	f001 feb3 	bl	8003738 <pvPortMalloc>
 80019d2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80019d4:	69bb      	ldr	r3, [r7, #24]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d011      	beq.n	80019fe <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	3348      	adds	r3, #72	; 0x48
 80019e2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	2200      	movs	r2, #0
 80019e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80019ec:	79fa      	ldrb	r2, [r7, #7]
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	4613      	mov	r3, r2
 80019f4:	697a      	ldr	r2, [r7, #20]
 80019f6:	68b9      	ldr	r1, [r7, #8]
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f000 f805 	bl	8001a08 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80019fe:	69bb      	ldr	r3, [r7, #24]
	}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3720      	adds	r7, #32
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
 8001a14:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d103      	bne.n	8001a24 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	69ba      	ldr	r2, [r7, #24]
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	e002      	b.n	8001a2a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	68fa      	ldr	r2, [r7, #12]
 8001a2e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	68ba      	ldr	r2, [r7, #8]
 8001a34:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001a36:	2101      	movs	r1, #1
 8001a38:	69b8      	ldr	r0, [r7, #24]
 8001a3a:	f7ff fecb 	bl	80017d4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001a3e:	bf00      	nop
 8001a40:	3710      	adds	r7, #16
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
	...

08001a48 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b08e      	sub	sp, #56	; 0x38
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
 8001a54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001a56:	2300      	movs	r3, #0
 8001a58:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d10a      	bne.n	8001a7a <xQueueGenericSend+0x32>
	__asm volatile
 8001a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a68:	f383 8811 	msr	BASEPRI, r3
 8001a6c:	f3bf 8f6f 	isb	sy
 8001a70:	f3bf 8f4f 	dsb	sy
 8001a74:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8001a76:	bf00      	nop
 8001a78:	e7fe      	b.n	8001a78 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d103      	bne.n	8001a88 <xQueueGenericSend+0x40>
 8001a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d101      	bne.n	8001a8c <xQueueGenericSend+0x44>
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e000      	b.n	8001a8e <xQueueGenericSend+0x46>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d10a      	bne.n	8001aa8 <xQueueGenericSend+0x60>
	__asm volatile
 8001a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a96:	f383 8811 	msr	BASEPRI, r3
 8001a9a:	f3bf 8f6f 	isb	sy
 8001a9e:	f3bf 8f4f 	dsb	sy
 8001aa2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001aa4:	bf00      	nop
 8001aa6:	e7fe      	b.n	8001aa6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d103      	bne.n	8001ab6 <xQueueGenericSend+0x6e>
 8001aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d101      	bne.n	8001aba <xQueueGenericSend+0x72>
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e000      	b.n	8001abc <xQueueGenericSend+0x74>
 8001aba:	2300      	movs	r3, #0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d10a      	bne.n	8001ad6 <xQueueGenericSend+0x8e>
	__asm volatile
 8001ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ac4:	f383 8811 	msr	BASEPRI, r3
 8001ac8:	f3bf 8f6f 	isb	sy
 8001acc:	f3bf 8f4f 	dsb	sy
 8001ad0:	623b      	str	r3, [r7, #32]
}
 8001ad2:	bf00      	nop
 8001ad4:	e7fe      	b.n	8001ad4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001ad6:	f001 f9bd 	bl	8002e54 <xTaskGetSchedulerState>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d102      	bne.n	8001ae6 <xQueueGenericSend+0x9e>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d101      	bne.n	8001aea <xQueueGenericSend+0xa2>
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e000      	b.n	8001aec <xQueueGenericSend+0xa4>
 8001aea:	2300      	movs	r3, #0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d10a      	bne.n	8001b06 <xQueueGenericSend+0xbe>
	__asm volatile
 8001af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001af4:	f383 8811 	msr	BASEPRI, r3
 8001af8:	f3bf 8f6f 	isb	sy
 8001afc:	f3bf 8f4f 	dsb	sy
 8001b00:	61fb      	str	r3, [r7, #28]
}
 8001b02:	bf00      	nop
 8001b04:	e7fe      	b.n	8001b04 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001b06:	f001 fcf5 	bl	80034f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d302      	bcc.n	8001b1c <xQueueGenericSend+0xd4>
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d129      	bne.n	8001b70 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	68b9      	ldr	r1, [r7, #8]
 8001b20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b22:	f000 fac1 	bl	80020a8 <prvCopyDataToQueue>
 8001b26:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d010      	beq.n	8001b52 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b32:	3324      	adds	r3, #36	; 0x24
 8001b34:	4618      	mov	r0, r3
 8001b36:	f000 ffd1 	bl	8002adc <xTaskRemoveFromEventList>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d013      	beq.n	8001b68 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001b40:	4b3f      	ldr	r3, [pc, #252]	; (8001c40 <xQueueGenericSend+0x1f8>)
 8001b42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	f3bf 8f4f 	dsb	sy
 8001b4c:	f3bf 8f6f 	isb	sy
 8001b50:	e00a      	b.n	8001b68 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d007      	beq.n	8001b68 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001b58:	4b39      	ldr	r3, [pc, #228]	; (8001c40 <xQueueGenericSend+0x1f8>)
 8001b5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	f3bf 8f4f 	dsb	sy
 8001b64:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001b68:	f001 fcf4 	bl	8003554 <vPortExitCritical>
				return pdPASS;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e063      	b.n	8001c38 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d103      	bne.n	8001b7e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001b76:	f001 fced 	bl	8003554 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	e05c      	b.n	8001c38 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d106      	bne.n	8001b92 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001b84:	f107 0314 	add.w	r3, r7, #20
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f001 f809 	bl	8002ba0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001b92:	f001 fcdf 	bl	8003554 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001b96:	f000 fdbf 	bl	8002718 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001b9a:	f001 fcab 	bl	80034f4 <vPortEnterCritical>
 8001b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ba0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001ba4:	b25b      	sxtb	r3, r3
 8001ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001baa:	d103      	bne.n	8001bb4 <xQueueGenericSend+0x16c>
 8001bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001bba:	b25b      	sxtb	r3, r3
 8001bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc0:	d103      	bne.n	8001bca <xQueueGenericSend+0x182>
 8001bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001bca:	f001 fcc3 	bl	8003554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001bce:	1d3a      	adds	r2, r7, #4
 8001bd0:	f107 0314 	add.w	r3, r7, #20
 8001bd4:	4611      	mov	r1, r2
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 fff8 	bl	8002bcc <xTaskCheckForTimeOut>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d124      	bne.n	8001c2c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001be2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001be4:	f000 fb58 	bl	8002298 <prvIsQueueFull>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d018      	beq.n	8001c20 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bf0:	3310      	adds	r3, #16
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	4611      	mov	r1, r2
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f000 ff4c 	bl	8002a94 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001bfc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001bfe:	f000 fae3 	bl	80021c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001c02:	f000 fd97 	bl	8002734 <xTaskResumeAll>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f47f af7c 	bne.w	8001b06 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8001c0e:	4b0c      	ldr	r3, [pc, #48]	; (8001c40 <xQueueGenericSend+0x1f8>)
 8001c10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	f3bf 8f4f 	dsb	sy
 8001c1a:	f3bf 8f6f 	isb	sy
 8001c1e:	e772      	b.n	8001b06 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001c20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001c22:	f000 fad1 	bl	80021c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001c26:	f000 fd85 	bl	8002734 <xTaskResumeAll>
 8001c2a:	e76c      	b.n	8001b06 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001c2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001c2e:	f000 facb 	bl	80021c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001c32:	f000 fd7f 	bl	8002734 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001c36:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3738      	adds	r7, #56	; 0x38
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	e000ed04 	.word	0xe000ed04

08001c44 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b08e      	sub	sp, #56	; 0x38
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8001c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d10a      	bne.n	8001c6e <xQueueGiveFromISR+0x2a>
	__asm volatile
 8001c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c5c:	f383 8811 	msr	BASEPRI, r3
 8001c60:	f3bf 8f6f 	isb	sy
 8001c64:	f3bf 8f4f 	dsb	sy
 8001c68:	623b      	str	r3, [r7, #32]
}
 8001c6a:	bf00      	nop
 8001c6c:	e7fe      	b.n	8001c6c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8001c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d00a      	beq.n	8001c8c <xQueueGiveFromISR+0x48>
	__asm volatile
 8001c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c7a:	f383 8811 	msr	BASEPRI, r3
 8001c7e:	f3bf 8f6f 	isb	sy
 8001c82:	f3bf 8f4f 	dsb	sy
 8001c86:	61fb      	str	r3, [r7, #28]
}
 8001c88:	bf00      	nop
 8001c8a:	e7fe      	b.n	8001c8a <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8001c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d103      	bne.n	8001c9c <xQueueGiveFromISR+0x58>
 8001c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d101      	bne.n	8001ca0 <xQueueGiveFromISR+0x5c>
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e000      	b.n	8001ca2 <xQueueGiveFromISR+0x5e>
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d10a      	bne.n	8001cbc <xQueueGiveFromISR+0x78>
	__asm volatile
 8001ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001caa:	f383 8811 	msr	BASEPRI, r3
 8001cae:	f3bf 8f6f 	isb	sy
 8001cb2:	f3bf 8f4f 	dsb	sy
 8001cb6:	61bb      	str	r3, [r7, #24]
}
 8001cb8:	bf00      	nop
 8001cba:	e7fe      	b.n	8001cba <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001cbc:	f001 fcfc 	bl	80036b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001cc0:	f3ef 8211 	mrs	r2, BASEPRI
 8001cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cc8:	f383 8811 	msr	BASEPRI, r3
 8001ccc:	f3bf 8f6f 	isb	sy
 8001cd0:	f3bf 8f4f 	dsb	sy
 8001cd4:	617a      	str	r2, [r7, #20]
 8001cd6:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001cd8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001cda:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8001ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ce6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d22b      	bcs.n	8001d44 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001cf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf8:	1c5a      	adds	r2, r3, #1
 8001cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cfc:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001cfe:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d06:	d112      	bne.n	8001d2e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d016      	beq.n	8001d3e <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d12:	3324      	adds	r3, #36	; 0x24
 8001d14:	4618      	mov	r0, r3
 8001d16:	f000 fee1 	bl	8002adc <xTaskRemoveFromEventList>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d00e      	beq.n	8001d3e <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d00b      	beq.n	8001d3e <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	2201      	movs	r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	e007      	b.n	8001d3e <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001d2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001d32:	3301      	adds	r3, #1
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	b25a      	sxtb	r2, r3
 8001d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	637b      	str	r3, [r7, #52]	; 0x34
 8001d42:	e001      	b.n	8001d48 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	637b      	str	r3, [r7, #52]	; 0x34
 8001d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d4a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8001d52:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001d54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3738      	adds	r7, #56	; 0x38
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
	...

08001d60 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08e      	sub	sp, #56	; 0x38
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8001d72:	2300      	movs	r3, #0
 8001d74:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d10a      	bne.n	8001d92 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8001d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d80:	f383 8811 	msr	BASEPRI, r3
 8001d84:	f3bf 8f6f 	isb	sy
 8001d88:	f3bf 8f4f 	dsb	sy
 8001d8c:	623b      	str	r3, [r7, #32]
}
 8001d8e:	bf00      	nop
 8001d90:	e7fe      	b.n	8001d90 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8001d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d00a      	beq.n	8001db0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8001d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d9e:	f383 8811 	msr	BASEPRI, r3
 8001da2:	f3bf 8f6f 	isb	sy
 8001da6:	f3bf 8f4f 	dsb	sy
 8001daa:	61fb      	str	r3, [r7, #28]
}
 8001dac:	bf00      	nop
 8001dae:	e7fe      	b.n	8001dae <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001db0:	f001 f850 	bl	8002e54 <xTaskGetSchedulerState>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d102      	bne.n	8001dc0 <xQueueSemaphoreTake+0x60>
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d101      	bne.n	8001dc4 <xQueueSemaphoreTake+0x64>
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e000      	b.n	8001dc6 <xQueueSemaphoreTake+0x66>
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d10a      	bne.n	8001de0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8001dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dce:	f383 8811 	msr	BASEPRI, r3
 8001dd2:	f3bf 8f6f 	isb	sy
 8001dd6:	f3bf 8f4f 	dsb	sy
 8001dda:	61bb      	str	r3, [r7, #24]
}
 8001ddc:	bf00      	nop
 8001dde:	e7fe      	b.n	8001dde <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001de0:	f001 fb88 	bl	80034f4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8001de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001de8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8001dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d024      	beq.n	8001e3a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8001df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001df2:	1e5a      	subs	r2, r3, #1
 8001df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001df6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001df8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d104      	bne.n	8001e0a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8001e00:	f001 f9d0 	bl	80031a4 <pvTaskIncrementMutexHeldCount>
 8001e04:	4602      	mov	r2, r0
 8001e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e08:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e0c:	691b      	ldr	r3, [r3, #16]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d00f      	beq.n	8001e32 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e14:	3310      	adds	r3, #16
 8001e16:	4618      	mov	r0, r3
 8001e18:	f000 fe60 	bl	8002adc <xTaskRemoveFromEventList>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d007      	beq.n	8001e32 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001e22:	4b54      	ldr	r3, [pc, #336]	; (8001f74 <xQueueSemaphoreTake+0x214>)
 8001e24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	f3bf 8f4f 	dsb	sy
 8001e2e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001e32:	f001 fb8f 	bl	8003554 <vPortExitCritical>
				return pdPASS;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e097      	b.n	8001f6a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d111      	bne.n	8001e64 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8001e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00a      	beq.n	8001e5c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8001e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e4a:	f383 8811 	msr	BASEPRI, r3
 8001e4e:	f3bf 8f6f 	isb	sy
 8001e52:	f3bf 8f4f 	dsb	sy
 8001e56:	617b      	str	r3, [r7, #20]
}
 8001e58:	bf00      	nop
 8001e5a:	e7fe      	b.n	8001e5a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8001e5c:	f001 fb7a 	bl	8003554 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001e60:	2300      	movs	r3, #0
 8001e62:	e082      	b.n	8001f6a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d106      	bne.n	8001e78 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001e6a:	f107 030c 	add.w	r3, r7, #12
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f000 fe96 	bl	8002ba0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001e74:	2301      	movs	r3, #1
 8001e76:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001e78:	f001 fb6c 	bl	8003554 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001e7c:	f000 fc4c 	bl	8002718 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001e80:	f001 fb38 	bl	80034f4 <vPortEnterCritical>
 8001e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e86:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001e8a:	b25b      	sxtb	r3, r3
 8001e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e90:	d103      	bne.n	8001e9a <xQueueSemaphoreTake+0x13a>
 8001e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e94:	2200      	movs	r2, #0
 8001e96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e9c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ea0:	b25b      	sxtb	r3, r3
 8001ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea6:	d103      	bne.n	8001eb0 <xQueueSemaphoreTake+0x150>
 8001ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001eb0:	f001 fb50 	bl	8003554 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001eb4:	463a      	mov	r2, r7
 8001eb6:	f107 030c 	add.w	r3, r7, #12
 8001eba:	4611      	mov	r1, r2
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f000 fe85 	bl	8002bcc <xTaskCheckForTimeOut>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d132      	bne.n	8001f2e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001ec8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001eca:	f000 f9cf 	bl	800226c <prvIsQueueEmpty>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d026      	beq.n	8001f22 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d109      	bne.n	8001ef0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8001edc:	f001 fb0a 	bl	80034f4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f000 ffd3 	bl	8002e90 <xTaskPriorityInherit>
 8001eea:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8001eec:	f001 fb32 	bl	8003554 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ef2:	3324      	adds	r3, #36	; 0x24
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	4611      	mov	r1, r2
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f000 fdcb 	bl	8002a94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001efe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001f00:	f000 f962 	bl	80021c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001f04:	f000 fc16 	bl	8002734 <xTaskResumeAll>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	f47f af68 	bne.w	8001de0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8001f10:	4b18      	ldr	r3, [pc, #96]	; (8001f74 <xQueueSemaphoreTake+0x214>)
 8001f12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	f3bf 8f4f 	dsb	sy
 8001f1c:	f3bf 8f6f 	isb	sy
 8001f20:	e75e      	b.n	8001de0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8001f22:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001f24:	f000 f950 	bl	80021c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001f28:	f000 fc04 	bl	8002734 <xTaskResumeAll>
 8001f2c:	e758      	b.n	8001de0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8001f2e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001f30:	f000 f94a 	bl	80021c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001f34:	f000 fbfe 	bl	8002734 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001f38:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001f3a:	f000 f997 	bl	800226c <prvIsQueueEmpty>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	f43f af4d 	beq.w	8001de0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8001f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d00d      	beq.n	8001f68 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8001f4c:	f001 fad2 	bl	80034f4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8001f50:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001f52:	f000 f891 	bl	8002078 <prvGetDisinheritPriorityAfterTimeout>
 8001f56:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8001f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f001 f892 	bl	8003088 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8001f64:	f001 faf6 	bl	8003554 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001f68:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3738      	adds	r7, #56	; 0x38
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	e000ed04 	.word	0xe000ed04

08001f78 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08e      	sub	sp, #56	; 0x38
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d10a      	bne.n	8001fa4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8001f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f92:	f383 8811 	msr	BASEPRI, r3
 8001f96:	f3bf 8f6f 	isb	sy
 8001f9a:	f3bf 8f4f 	dsb	sy
 8001f9e:	623b      	str	r3, [r7, #32]
}
 8001fa0:	bf00      	nop
 8001fa2:	e7fe      	b.n	8001fa2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d103      	bne.n	8001fb2 <xQueueReceiveFromISR+0x3a>
 8001faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d101      	bne.n	8001fb6 <xQueueReceiveFromISR+0x3e>
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e000      	b.n	8001fb8 <xQueueReceiveFromISR+0x40>
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d10a      	bne.n	8001fd2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8001fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fc0:	f383 8811 	msr	BASEPRI, r3
 8001fc4:	f3bf 8f6f 	isb	sy
 8001fc8:	f3bf 8f4f 	dsb	sy
 8001fcc:	61fb      	str	r3, [r7, #28]
}
 8001fce:	bf00      	nop
 8001fd0:	e7fe      	b.n	8001fd0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001fd2:	f001 fb71 	bl	80036b8 <vPortValidateInterruptPriority>
	__asm volatile
 8001fd6:	f3ef 8211 	mrs	r2, BASEPRI
 8001fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fde:	f383 8811 	msr	BASEPRI, r3
 8001fe2:	f3bf 8f6f 	isb	sy
 8001fe6:	f3bf 8f4f 	dsb	sy
 8001fea:	61ba      	str	r2, [r7, #24]
 8001fec:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8001fee:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ff6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d02f      	beq.n	800205e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8001ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002000:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002004:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002008:	68b9      	ldr	r1, [r7, #8]
 800200a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800200c:	f000 f8b6 	bl	800217c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002012:	1e5a      	subs	r2, r3, #1
 8002014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002016:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8002018:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800201c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002020:	d112      	bne.n	8002048 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002024:	691b      	ldr	r3, [r3, #16]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d016      	beq.n	8002058 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800202a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800202c:	3310      	adds	r3, #16
 800202e:	4618      	mov	r0, r3
 8002030:	f000 fd54 	bl	8002adc <xTaskRemoveFromEventList>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00e      	beq.n	8002058 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d00b      	beq.n	8002058 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2201      	movs	r2, #1
 8002044:	601a      	str	r2, [r3, #0]
 8002046:	e007      	b.n	8002058 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8002048:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800204c:	3301      	adds	r3, #1
 800204e:	b2db      	uxtb	r3, r3
 8002050:	b25a      	sxtb	r2, r3
 8002052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002054:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8002058:	2301      	movs	r3, #1
 800205a:	637b      	str	r3, [r7, #52]	; 0x34
 800205c:	e001      	b.n	8002062 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800205e:	2300      	movs	r3, #0
 8002060:	637b      	str	r3, [r7, #52]	; 0x34
 8002062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002064:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	f383 8811 	msr	BASEPRI, r3
}
 800206c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800206e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002070:	4618      	mov	r0, r3
 8002072:	3738      	adds	r7, #56	; 0x38
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002084:	2b00      	cmp	r3, #0
 8002086:	d006      	beq.n	8002096 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f1c3 0307 	rsb	r3, r3, #7
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	e001      	b.n	800209a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002096:	2300      	movs	r3, #0
 8002098:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800209a:	68fb      	ldr	r3, [r7, #12]
	}
 800209c:	4618      	mov	r0, r3
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020bc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d10d      	bne.n	80020e2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d14d      	bne.n	800216a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f000 ff52 	bl	8002f7c <xTaskPriorityDisinherit>
 80020d8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	e043      	b.n	800216a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d119      	bne.n	800211c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	6858      	ldr	r0, [r3, #4]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f0:	461a      	mov	r2, r3
 80020f2:	68b9      	ldr	r1, [r7, #8]
 80020f4:	f001 fd36 	bl	8003b64 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002100:	441a      	add	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	685a      	ldr	r2, [r3, #4]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	429a      	cmp	r2, r3
 8002110:	d32b      	bcc.n	800216a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	e026      	b.n	800216a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	68d8      	ldr	r0, [r3, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002124:	461a      	mov	r2, r3
 8002126:	68b9      	ldr	r1, [r7, #8]
 8002128:	f001 fd1c 	bl	8003b64 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	68da      	ldr	r2, [r3, #12]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002134:	425b      	negs	r3, r3
 8002136:	441a      	add	r2, r3
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	68da      	ldr	r2, [r3, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d207      	bcs.n	8002158 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	689a      	ldr	r2, [r3, #8]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002150:	425b      	negs	r3, r3
 8002152:	441a      	add	r2, r3
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b02      	cmp	r3, #2
 800215c:	d105      	bne.n	800216a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d002      	beq.n	800216a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	3b01      	subs	r3, #1
 8002168:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1c5a      	adds	r2, r3, #1
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002172:	697b      	ldr	r3, [r7, #20]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	2b00      	cmp	r3, #0
 800218c:	d018      	beq.n	80021c0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	68da      	ldr	r2, [r3, #12]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	441a      	add	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d303      	bcc.n	80021b0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68d9      	ldr	r1, [r3, #12]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b8:	461a      	mov	r2, r3
 80021ba:	6838      	ldr	r0, [r7, #0]
 80021bc:	f001 fcd2 	bl	8003b64 <memcpy>
	}
}
 80021c0:	bf00      	nop
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80021d0:	f001 f990 	bl	80034f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80021da:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80021dc:	e011      	b.n	8002202 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d012      	beq.n	800220c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	3324      	adds	r3, #36	; 0x24
 80021ea:	4618      	mov	r0, r3
 80021ec:	f000 fc76 	bl	8002adc <xTaskRemoveFromEventList>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80021f6:	f000 fd4b 	bl	8002c90 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	3b01      	subs	r3, #1
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002206:	2b00      	cmp	r3, #0
 8002208:	dce9      	bgt.n	80021de <prvUnlockQueue+0x16>
 800220a:	e000      	b.n	800220e <prvUnlockQueue+0x46>
					break;
 800220c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	22ff      	movs	r2, #255	; 0xff
 8002212:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002216:	f001 f99d 	bl	8003554 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800221a:	f001 f96b 	bl	80034f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002224:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002226:	e011      	b.n	800224c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d012      	beq.n	8002256 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3310      	adds	r3, #16
 8002234:	4618      	mov	r0, r3
 8002236:	f000 fc51 	bl	8002adc <xTaskRemoveFromEventList>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002240:	f000 fd26 	bl	8002c90 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002244:	7bbb      	ldrb	r3, [r7, #14]
 8002246:	3b01      	subs	r3, #1
 8002248:	b2db      	uxtb	r3, r3
 800224a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800224c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002250:	2b00      	cmp	r3, #0
 8002252:	dce9      	bgt.n	8002228 <prvUnlockQueue+0x60>
 8002254:	e000      	b.n	8002258 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002256:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	22ff      	movs	r2, #255	; 0xff
 800225c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002260:	f001 f978 	bl	8003554 <vPortExitCritical>
}
 8002264:	bf00      	nop
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002274:	f001 f93e 	bl	80034f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800227c:	2b00      	cmp	r3, #0
 800227e:	d102      	bne.n	8002286 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002280:	2301      	movs	r3, #1
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	e001      	b.n	800228a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800228a:	f001 f963 	bl	8003554 <vPortExitCritical>

	return xReturn;
 800228e:	68fb      	ldr	r3, [r7, #12]
}
 8002290:	4618      	mov	r0, r3
 8002292:	3710      	adds	r7, #16
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80022a0:	f001 f928 	bl	80034f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d102      	bne.n	80022b6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80022b0:	2301      	movs	r3, #1
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	e001      	b.n	80022ba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80022ba:	f001 f94b 	bl	8003554 <vPortExitCritical>

	return xReturn;
 80022be:	68fb      	ldr	r3, [r7, #12]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08e      	sub	sp, #56	; 0x38
 80022cc:	af04      	add	r7, sp, #16
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
 80022d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80022d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10a      	bne.n	80022f2 <xTaskCreateStatic+0x2a>
	__asm volatile
 80022dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022e0:	f383 8811 	msr	BASEPRI, r3
 80022e4:	f3bf 8f6f 	isb	sy
 80022e8:	f3bf 8f4f 	dsb	sy
 80022ec:	623b      	str	r3, [r7, #32]
}
 80022ee:	bf00      	nop
 80022f0:	e7fe      	b.n	80022f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80022f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d10a      	bne.n	800230e <xTaskCreateStatic+0x46>
	__asm volatile
 80022f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022fc:	f383 8811 	msr	BASEPRI, r3
 8002300:	f3bf 8f6f 	isb	sy
 8002304:	f3bf 8f4f 	dsb	sy
 8002308:	61fb      	str	r3, [r7, #28]
}
 800230a:	bf00      	nop
 800230c:	e7fe      	b.n	800230c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800230e:	2354      	movs	r3, #84	; 0x54
 8002310:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	2b54      	cmp	r3, #84	; 0x54
 8002316:	d00a      	beq.n	800232e <xTaskCreateStatic+0x66>
	__asm volatile
 8002318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800231c:	f383 8811 	msr	BASEPRI, r3
 8002320:	f3bf 8f6f 	isb	sy
 8002324:	f3bf 8f4f 	dsb	sy
 8002328:	61bb      	str	r3, [r7, #24]
}
 800232a:	bf00      	nop
 800232c:	e7fe      	b.n	800232c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800232e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002332:	2b00      	cmp	r3, #0
 8002334:	d01e      	beq.n	8002374 <xTaskCreateStatic+0xac>
 8002336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002338:	2b00      	cmp	r3, #0
 800233a:	d01b      	beq.n	8002374 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800233c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800233e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002342:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002344:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002348:	2202      	movs	r2, #2
 800234a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800234e:	2300      	movs	r3, #0
 8002350:	9303      	str	r3, [sp, #12]
 8002352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002354:	9302      	str	r3, [sp, #8]
 8002356:	f107 0314 	add.w	r3, r7, #20
 800235a:	9301      	str	r3, [sp, #4]
 800235c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	68b9      	ldr	r1, [r7, #8]
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 f850 	bl	800240c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800236c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800236e:	f000 f8d5 	bl	800251c <prvAddNewTaskToReadyList>
 8002372:	e001      	b.n	8002378 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002378:	697b      	ldr	r3, [r7, #20]
	}
 800237a:	4618      	mov	r0, r3
 800237c:	3728      	adds	r7, #40	; 0x28
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002382:	b580      	push	{r7, lr}
 8002384:	b08c      	sub	sp, #48	; 0x30
 8002386:	af04      	add	r7, sp, #16
 8002388:	60f8      	str	r0, [r7, #12]
 800238a:	60b9      	str	r1, [r7, #8]
 800238c:	603b      	str	r3, [r7, #0]
 800238e:	4613      	mov	r3, r2
 8002390:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002392:	88fb      	ldrh	r3, [r7, #6]
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	4618      	mov	r0, r3
 8002398:	f001 f9ce 	bl	8003738 <pvPortMalloc>
 800239c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d00e      	beq.n	80023c2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80023a4:	2054      	movs	r0, #84	; 0x54
 80023a6:	f001 f9c7 	bl	8003738 <pvPortMalloc>
 80023aa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	697a      	ldr	r2, [r7, #20]
 80023b6:	631a      	str	r2, [r3, #48]	; 0x30
 80023b8:	e005      	b.n	80023c6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80023ba:	6978      	ldr	r0, [r7, #20]
 80023bc:	f001 fa88 	bl	80038d0 <vPortFree>
 80023c0:	e001      	b.n	80023c6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d017      	beq.n	80023fc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80023d4:	88fa      	ldrh	r2, [r7, #6]
 80023d6:	2300      	movs	r3, #0
 80023d8:	9303      	str	r3, [sp, #12]
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	9302      	str	r3, [sp, #8]
 80023de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023e0:	9301      	str	r3, [sp, #4]
 80023e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	68b9      	ldr	r1, [r7, #8]
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f000 f80e 	bl	800240c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80023f0:	69f8      	ldr	r0, [r7, #28]
 80023f2:	f000 f893 	bl	800251c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80023f6:	2301      	movs	r3, #1
 80023f8:	61bb      	str	r3, [r7, #24]
 80023fa:	e002      	b.n	8002402 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80023fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002400:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002402:	69bb      	ldr	r3, [r7, #24]
	}
 8002404:	4618      	mov	r0, r3
 8002406:	3720      	adds	r7, #32
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b088      	sub	sp, #32
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
 8002418:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800241a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800241c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002424:	3b01      	subs	r3, #1
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	4413      	add	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	f023 0307 	bic.w	r3, r3, #7
 8002432:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	f003 0307 	and.w	r3, r3, #7
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00a      	beq.n	8002454 <prvInitialiseNewTask+0x48>
	__asm volatile
 800243e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002442:	f383 8811 	msr	BASEPRI, r3
 8002446:	f3bf 8f6f 	isb	sy
 800244a:	f3bf 8f4f 	dsb	sy
 800244e:	617b      	str	r3, [r7, #20]
}
 8002450:	bf00      	nop
 8002452:	e7fe      	b.n	8002452 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d01f      	beq.n	800249a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800245a:	2300      	movs	r3, #0
 800245c:	61fb      	str	r3, [r7, #28]
 800245e:	e012      	b.n	8002486 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002460:	68ba      	ldr	r2, [r7, #8]
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	4413      	add	r3, r2
 8002466:	7819      	ldrb	r1, [r3, #0]
 8002468:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	4413      	add	r3, r2
 800246e:	3334      	adds	r3, #52	; 0x34
 8002470:	460a      	mov	r2, r1
 8002472:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	4413      	add	r3, r2
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d006      	beq.n	800248e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	3301      	adds	r3, #1
 8002484:	61fb      	str	r3, [r7, #28]
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	2b0f      	cmp	r3, #15
 800248a:	d9e9      	bls.n	8002460 <prvInitialiseNewTask+0x54>
 800248c:	e000      	b.n	8002490 <prvInitialiseNewTask+0x84>
			{
				break;
 800248e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002492:	2200      	movs	r2, #0
 8002494:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002498:	e003      	b.n	80024a2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800249a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80024a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024a4:	2b06      	cmp	r3, #6
 80024a6:	d901      	bls.n	80024ac <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80024a8:	2306      	movs	r3, #6
 80024aa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80024ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024b0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80024b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024b6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80024b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ba:	2200      	movs	r2, #0
 80024bc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80024be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024c0:	3304      	adds	r3, #4
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7ff f8f2 	bl	80016ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80024c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ca:	3318      	adds	r3, #24
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff f8ed 	bl	80016ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80024d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024da:	f1c3 0207 	rsb	r2, r3, #7
 80024de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80024e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024e6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80024e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ea:	2200      	movs	r2, #0
 80024ec:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80024ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	68f9      	ldr	r1, [r7, #12]
 80024fa:	69b8      	ldr	r0, [r7, #24]
 80024fc:	f000 fecc 	bl	8003298 <pxPortInitialiseStack>
 8002500:	4602      	mov	r2, r0
 8002502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002504:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002508:	2b00      	cmp	r3, #0
 800250a:	d002      	beq.n	8002512 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800250c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800250e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002510:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002512:	bf00      	nop
 8002514:	3720      	adds	r7, #32
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002524:	f000 ffe6 	bl	80034f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002528:	4b2a      	ldr	r3, [pc, #168]	; (80025d4 <prvAddNewTaskToReadyList+0xb8>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	3301      	adds	r3, #1
 800252e:	4a29      	ldr	r2, [pc, #164]	; (80025d4 <prvAddNewTaskToReadyList+0xb8>)
 8002530:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002532:	4b29      	ldr	r3, [pc, #164]	; (80025d8 <prvAddNewTaskToReadyList+0xbc>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d109      	bne.n	800254e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800253a:	4a27      	ldr	r2, [pc, #156]	; (80025d8 <prvAddNewTaskToReadyList+0xbc>)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002540:	4b24      	ldr	r3, [pc, #144]	; (80025d4 <prvAddNewTaskToReadyList+0xb8>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d110      	bne.n	800256a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002548:	f000 fbc6 	bl	8002cd8 <prvInitialiseTaskLists>
 800254c:	e00d      	b.n	800256a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800254e:	4b23      	ldr	r3, [pc, #140]	; (80025dc <prvAddNewTaskToReadyList+0xc0>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d109      	bne.n	800256a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002556:	4b20      	ldr	r3, [pc, #128]	; (80025d8 <prvAddNewTaskToReadyList+0xbc>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002560:	429a      	cmp	r2, r3
 8002562:	d802      	bhi.n	800256a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002564:	4a1c      	ldr	r2, [pc, #112]	; (80025d8 <prvAddNewTaskToReadyList+0xbc>)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800256a:	4b1d      	ldr	r3, [pc, #116]	; (80025e0 <prvAddNewTaskToReadyList+0xc4>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	3301      	adds	r3, #1
 8002570:	4a1b      	ldr	r2, [pc, #108]	; (80025e0 <prvAddNewTaskToReadyList+0xc4>)
 8002572:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002578:	2201      	movs	r2, #1
 800257a:	409a      	lsls	r2, r3
 800257c:	4b19      	ldr	r3, [pc, #100]	; (80025e4 <prvAddNewTaskToReadyList+0xc8>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4313      	orrs	r3, r2
 8002582:	4a18      	ldr	r2, [pc, #96]	; (80025e4 <prvAddNewTaskToReadyList+0xc8>)
 8002584:	6013      	str	r3, [r2, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800258a:	4613      	mov	r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4413      	add	r3, r2
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	4a15      	ldr	r2, [pc, #84]	; (80025e8 <prvAddNewTaskToReadyList+0xcc>)
 8002594:	441a      	add	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	3304      	adds	r3, #4
 800259a:	4619      	mov	r1, r3
 800259c:	4610      	mov	r0, r2
 800259e:	f7ff f892 	bl	80016c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80025a2:	f000 ffd7 	bl	8003554 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80025a6:	4b0d      	ldr	r3, [pc, #52]	; (80025dc <prvAddNewTaskToReadyList+0xc0>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d00e      	beq.n	80025cc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80025ae:	4b0a      	ldr	r3, [pc, #40]	; (80025d8 <prvAddNewTaskToReadyList+0xbc>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d207      	bcs.n	80025cc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80025bc:	4b0b      	ldr	r3, [pc, #44]	; (80025ec <prvAddNewTaskToReadyList+0xd0>)
 80025be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	f3bf 8f4f 	dsb	sy
 80025c8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80025cc:	bf00      	nop
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	20000390 	.word	0x20000390
 80025d8:	20000290 	.word	0x20000290
 80025dc:	2000039c 	.word	0x2000039c
 80025e0:	200003ac 	.word	0x200003ac
 80025e4:	20000398 	.word	0x20000398
 80025e8:	20000294 	.word	0x20000294
 80025ec:	e000ed04 	.word	0xe000ed04

080025f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80025f8:	2300      	movs	r3, #0
 80025fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d017      	beq.n	8002632 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002602:	4b13      	ldr	r3, [pc, #76]	; (8002650 <vTaskDelay+0x60>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00a      	beq.n	8002620 <vTaskDelay+0x30>
	__asm volatile
 800260a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800260e:	f383 8811 	msr	BASEPRI, r3
 8002612:	f3bf 8f6f 	isb	sy
 8002616:	f3bf 8f4f 	dsb	sy
 800261a:	60bb      	str	r3, [r7, #8]
}
 800261c:	bf00      	nop
 800261e:	e7fe      	b.n	800261e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002620:	f000 f87a 	bl	8002718 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002624:	2100      	movs	r1, #0
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f000 fdd0 	bl	80031cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800262c:	f000 f882 	bl	8002734 <xTaskResumeAll>
 8002630:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d107      	bne.n	8002648 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8002638:	4b06      	ldr	r3, [pc, #24]	; (8002654 <vTaskDelay+0x64>)
 800263a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	f3bf 8f4f 	dsb	sy
 8002644:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002648:	bf00      	nop
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	200003b8 	.word	0x200003b8
 8002654:	e000ed04 	.word	0xe000ed04

08002658 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08a      	sub	sp, #40	; 0x28
 800265c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800265e:	2300      	movs	r3, #0
 8002660:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002662:	2300      	movs	r3, #0
 8002664:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002666:	463a      	mov	r2, r7
 8002668:	1d39      	adds	r1, r7, #4
 800266a:	f107 0308 	add.w	r3, r7, #8
 800266e:	4618      	mov	r0, r3
 8002670:	f7fd ff2c 	bl	80004cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002674:	6839      	ldr	r1, [r7, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68ba      	ldr	r2, [r7, #8]
 800267a:	9202      	str	r2, [sp, #8]
 800267c:	9301      	str	r3, [sp, #4]
 800267e:	2300      	movs	r3, #0
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	2300      	movs	r3, #0
 8002684:	460a      	mov	r2, r1
 8002686:	491e      	ldr	r1, [pc, #120]	; (8002700 <vTaskStartScheduler+0xa8>)
 8002688:	481e      	ldr	r0, [pc, #120]	; (8002704 <vTaskStartScheduler+0xac>)
 800268a:	f7ff fe1d 	bl	80022c8 <xTaskCreateStatic>
 800268e:	4603      	mov	r3, r0
 8002690:	4a1d      	ldr	r2, [pc, #116]	; (8002708 <vTaskStartScheduler+0xb0>)
 8002692:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002694:	4b1c      	ldr	r3, [pc, #112]	; (8002708 <vTaskStartScheduler+0xb0>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d002      	beq.n	80026a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800269c:	2301      	movs	r3, #1
 800269e:	617b      	str	r3, [r7, #20]
 80026a0:	e001      	b.n	80026a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80026a2:	2300      	movs	r3, #0
 80026a4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d116      	bne.n	80026da <vTaskStartScheduler+0x82>
	__asm volatile
 80026ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026b0:	f383 8811 	msr	BASEPRI, r3
 80026b4:	f3bf 8f6f 	isb	sy
 80026b8:	f3bf 8f4f 	dsb	sy
 80026bc:	613b      	str	r3, [r7, #16]
}
 80026be:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80026c0:	4b12      	ldr	r3, [pc, #72]	; (800270c <vTaskStartScheduler+0xb4>)
 80026c2:	f04f 32ff 	mov.w	r2, #4294967295
 80026c6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80026c8:	4b11      	ldr	r3, [pc, #68]	; (8002710 <vTaskStartScheduler+0xb8>)
 80026ca:	2201      	movs	r2, #1
 80026cc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80026ce:	4b11      	ldr	r3, [pc, #68]	; (8002714 <vTaskStartScheduler+0xbc>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80026d4:	f000 fe6c 	bl	80033b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80026d8:	e00e      	b.n	80026f8 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e0:	d10a      	bne.n	80026f8 <vTaskStartScheduler+0xa0>
	__asm volatile
 80026e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026e6:	f383 8811 	msr	BASEPRI, r3
 80026ea:	f3bf 8f6f 	isb	sy
 80026ee:	f3bf 8f4f 	dsb	sy
 80026f2:	60fb      	str	r3, [r7, #12]
}
 80026f4:	bf00      	nop
 80026f6:	e7fe      	b.n	80026f6 <vTaskStartScheduler+0x9e>
}
 80026f8:	bf00      	nop
 80026fa:	3718      	adds	r7, #24
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	08003be0 	.word	0x08003be0
 8002704:	08002ca9 	.word	0x08002ca9
 8002708:	200003b4 	.word	0x200003b4
 800270c:	200003b0 	.word	0x200003b0
 8002710:	2000039c 	.word	0x2000039c
 8002714:	20000394 	.word	0x20000394

08002718 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800271c:	4b04      	ldr	r3, [pc, #16]	; (8002730 <vTaskSuspendAll+0x18>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	3301      	adds	r3, #1
 8002722:	4a03      	ldr	r2, [pc, #12]	; (8002730 <vTaskSuspendAll+0x18>)
 8002724:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002726:	bf00      	nop
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	200003b8 	.word	0x200003b8

08002734 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800273a:	2300      	movs	r3, #0
 800273c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800273e:	2300      	movs	r3, #0
 8002740:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002742:	4b41      	ldr	r3, [pc, #260]	; (8002848 <xTaskResumeAll+0x114>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10a      	bne.n	8002760 <xTaskResumeAll+0x2c>
	__asm volatile
 800274a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800274e:	f383 8811 	msr	BASEPRI, r3
 8002752:	f3bf 8f6f 	isb	sy
 8002756:	f3bf 8f4f 	dsb	sy
 800275a:	603b      	str	r3, [r7, #0]
}
 800275c:	bf00      	nop
 800275e:	e7fe      	b.n	800275e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002760:	f000 fec8 	bl	80034f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002764:	4b38      	ldr	r3, [pc, #224]	; (8002848 <xTaskResumeAll+0x114>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	3b01      	subs	r3, #1
 800276a:	4a37      	ldr	r2, [pc, #220]	; (8002848 <xTaskResumeAll+0x114>)
 800276c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800276e:	4b36      	ldr	r3, [pc, #216]	; (8002848 <xTaskResumeAll+0x114>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d161      	bne.n	800283a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002776:	4b35      	ldr	r3, [pc, #212]	; (800284c <xTaskResumeAll+0x118>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d05d      	beq.n	800283a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800277e:	e02e      	b.n	80027de <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002780:	4b33      	ldr	r3, [pc, #204]	; (8002850 <xTaskResumeAll+0x11c>)
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	3318      	adds	r3, #24
 800278c:	4618      	mov	r0, r3
 800278e:	f7fe fff7 	bl	8001780 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	3304      	adds	r3, #4
 8002796:	4618      	mov	r0, r3
 8002798:	f7fe fff2 	bl	8001780 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a0:	2201      	movs	r2, #1
 80027a2:	409a      	lsls	r2, r3
 80027a4:	4b2b      	ldr	r3, [pc, #172]	; (8002854 <xTaskResumeAll+0x120>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	4a2a      	ldr	r2, [pc, #168]	; (8002854 <xTaskResumeAll+0x120>)
 80027ac:	6013      	str	r3, [r2, #0]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027b2:	4613      	mov	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4413      	add	r3, r2
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	4a27      	ldr	r2, [pc, #156]	; (8002858 <xTaskResumeAll+0x124>)
 80027bc:	441a      	add	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	3304      	adds	r3, #4
 80027c2:	4619      	mov	r1, r3
 80027c4:	4610      	mov	r0, r2
 80027c6:	f7fe ff7e 	bl	80016c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027ce:	4b23      	ldr	r3, [pc, #140]	; (800285c <xTaskResumeAll+0x128>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d302      	bcc.n	80027de <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80027d8:	4b21      	ldr	r3, [pc, #132]	; (8002860 <xTaskResumeAll+0x12c>)
 80027da:	2201      	movs	r2, #1
 80027dc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80027de:	4b1c      	ldr	r3, [pc, #112]	; (8002850 <xTaskResumeAll+0x11c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1cc      	bne.n	8002780 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80027ec:	f000 fb12 	bl	8002e14 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80027f0:	4b1c      	ldr	r3, [pc, #112]	; (8002864 <xTaskResumeAll+0x130>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d010      	beq.n	800281e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80027fc:	f000 f836 	bl	800286c <xTaskIncrementTick>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d002      	beq.n	800280c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002806:	4b16      	ldr	r3, [pc, #88]	; (8002860 <xTaskResumeAll+0x12c>)
 8002808:	2201      	movs	r2, #1
 800280a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	3b01      	subs	r3, #1
 8002810:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1f1      	bne.n	80027fc <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8002818:	4b12      	ldr	r3, [pc, #72]	; (8002864 <xTaskResumeAll+0x130>)
 800281a:	2200      	movs	r2, #0
 800281c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800281e:	4b10      	ldr	r3, [pc, #64]	; (8002860 <xTaskResumeAll+0x12c>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d009      	beq.n	800283a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002826:	2301      	movs	r3, #1
 8002828:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800282a:	4b0f      	ldr	r3, [pc, #60]	; (8002868 <xTaskResumeAll+0x134>)
 800282c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	f3bf 8f4f 	dsb	sy
 8002836:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800283a:	f000 fe8b 	bl	8003554 <vPortExitCritical>

	return xAlreadyYielded;
 800283e:	68bb      	ldr	r3, [r7, #8]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	200003b8 	.word	0x200003b8
 800284c:	20000390 	.word	0x20000390
 8002850:	20000350 	.word	0x20000350
 8002854:	20000398 	.word	0x20000398
 8002858:	20000294 	.word	0x20000294
 800285c:	20000290 	.word	0x20000290
 8002860:	200003a4 	.word	0x200003a4
 8002864:	200003a0 	.word	0x200003a0
 8002868:	e000ed04 	.word	0xe000ed04

0800286c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002872:	2300      	movs	r3, #0
 8002874:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002876:	4b4e      	ldr	r3, [pc, #312]	; (80029b0 <xTaskIncrementTick+0x144>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2b00      	cmp	r3, #0
 800287c:	f040 808e 	bne.w	800299c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002880:	4b4c      	ldr	r3, [pc, #304]	; (80029b4 <xTaskIncrementTick+0x148>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	3301      	adds	r3, #1
 8002886:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002888:	4a4a      	ldr	r2, [pc, #296]	; (80029b4 <xTaskIncrementTick+0x148>)
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d120      	bne.n	80028d6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002894:	4b48      	ldr	r3, [pc, #288]	; (80029b8 <xTaskIncrementTick+0x14c>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00a      	beq.n	80028b4 <xTaskIncrementTick+0x48>
	__asm volatile
 800289e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028a2:	f383 8811 	msr	BASEPRI, r3
 80028a6:	f3bf 8f6f 	isb	sy
 80028aa:	f3bf 8f4f 	dsb	sy
 80028ae:	603b      	str	r3, [r7, #0]
}
 80028b0:	bf00      	nop
 80028b2:	e7fe      	b.n	80028b2 <xTaskIncrementTick+0x46>
 80028b4:	4b40      	ldr	r3, [pc, #256]	; (80029b8 <xTaskIncrementTick+0x14c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	4b40      	ldr	r3, [pc, #256]	; (80029bc <xTaskIncrementTick+0x150>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a3e      	ldr	r2, [pc, #248]	; (80029b8 <xTaskIncrementTick+0x14c>)
 80028c0:	6013      	str	r3, [r2, #0]
 80028c2:	4a3e      	ldr	r2, [pc, #248]	; (80029bc <xTaskIncrementTick+0x150>)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6013      	str	r3, [r2, #0]
 80028c8:	4b3d      	ldr	r3, [pc, #244]	; (80029c0 <xTaskIncrementTick+0x154>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	3301      	adds	r3, #1
 80028ce:	4a3c      	ldr	r2, [pc, #240]	; (80029c0 <xTaskIncrementTick+0x154>)
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	f000 fa9f 	bl	8002e14 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80028d6:	4b3b      	ldr	r3, [pc, #236]	; (80029c4 <xTaskIncrementTick+0x158>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d348      	bcc.n	8002972 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028e0:	4b35      	ldr	r3, [pc, #212]	; (80029b8 <xTaskIncrementTick+0x14c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d104      	bne.n	80028f4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028ea:	4b36      	ldr	r3, [pc, #216]	; (80029c4 <xTaskIncrementTick+0x158>)
 80028ec:	f04f 32ff 	mov.w	r2, #4294967295
 80028f0:	601a      	str	r2, [r3, #0]
					break;
 80028f2:	e03e      	b.n	8002972 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028f4:	4b30      	ldr	r3, [pc, #192]	; (80029b8 <xTaskIncrementTick+0x14c>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002904:	693a      	ldr	r2, [r7, #16]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	429a      	cmp	r2, r3
 800290a:	d203      	bcs.n	8002914 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800290c:	4a2d      	ldr	r2, [pc, #180]	; (80029c4 <xTaskIncrementTick+0x158>)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002912:	e02e      	b.n	8002972 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	3304      	adds	r3, #4
 8002918:	4618      	mov	r0, r3
 800291a:	f7fe ff31 	bl	8001780 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002922:	2b00      	cmp	r3, #0
 8002924:	d004      	beq.n	8002930 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	3318      	adds	r3, #24
 800292a:	4618      	mov	r0, r3
 800292c:	f7fe ff28 	bl	8001780 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002934:	2201      	movs	r2, #1
 8002936:	409a      	lsls	r2, r3
 8002938:	4b23      	ldr	r3, [pc, #140]	; (80029c8 <xTaskIncrementTick+0x15c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4313      	orrs	r3, r2
 800293e:	4a22      	ldr	r2, [pc, #136]	; (80029c8 <xTaskIncrementTick+0x15c>)
 8002940:	6013      	str	r3, [r2, #0]
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002946:	4613      	mov	r3, r2
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	4413      	add	r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	4a1f      	ldr	r2, [pc, #124]	; (80029cc <xTaskIncrementTick+0x160>)
 8002950:	441a      	add	r2, r3
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	3304      	adds	r3, #4
 8002956:	4619      	mov	r1, r3
 8002958:	4610      	mov	r0, r2
 800295a:	f7fe feb4 	bl	80016c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002962:	4b1b      	ldr	r3, [pc, #108]	; (80029d0 <xTaskIncrementTick+0x164>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002968:	429a      	cmp	r2, r3
 800296a:	d3b9      	bcc.n	80028e0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800296c:	2301      	movs	r3, #1
 800296e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002970:	e7b6      	b.n	80028e0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002972:	4b17      	ldr	r3, [pc, #92]	; (80029d0 <xTaskIncrementTick+0x164>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002978:	4914      	ldr	r1, [pc, #80]	; (80029cc <xTaskIncrementTick+0x160>)
 800297a:	4613      	mov	r3, r2
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4413      	add	r3, r2
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	440b      	add	r3, r1
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d901      	bls.n	800298e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800298a:	2301      	movs	r3, #1
 800298c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800298e:	4b11      	ldr	r3, [pc, #68]	; (80029d4 <xTaskIncrementTick+0x168>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d007      	beq.n	80029a6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8002996:	2301      	movs	r3, #1
 8002998:	617b      	str	r3, [r7, #20]
 800299a:	e004      	b.n	80029a6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800299c:	4b0e      	ldr	r3, [pc, #56]	; (80029d8 <xTaskIncrementTick+0x16c>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	3301      	adds	r3, #1
 80029a2:	4a0d      	ldr	r2, [pc, #52]	; (80029d8 <xTaskIncrementTick+0x16c>)
 80029a4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80029a6:	697b      	ldr	r3, [r7, #20]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3718      	adds	r7, #24
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	200003b8 	.word	0x200003b8
 80029b4:	20000394 	.word	0x20000394
 80029b8:	20000348 	.word	0x20000348
 80029bc:	2000034c 	.word	0x2000034c
 80029c0:	200003a8 	.word	0x200003a8
 80029c4:	200003b0 	.word	0x200003b0
 80029c8:	20000398 	.word	0x20000398
 80029cc:	20000294 	.word	0x20000294
 80029d0:	20000290 	.word	0x20000290
 80029d4:	200003a4 	.word	0x200003a4
 80029d8:	200003a0 	.word	0x200003a0

080029dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80029dc:	b480      	push	{r7}
 80029de:	b087      	sub	sp, #28
 80029e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80029e2:	4b27      	ldr	r3, [pc, #156]	; (8002a80 <vTaskSwitchContext+0xa4>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80029ea:	4b26      	ldr	r3, [pc, #152]	; (8002a84 <vTaskSwitchContext+0xa8>)
 80029ec:	2201      	movs	r2, #1
 80029ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80029f0:	e03f      	b.n	8002a72 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80029f2:	4b24      	ldr	r3, [pc, #144]	; (8002a84 <vTaskSwitchContext+0xa8>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029f8:	4b23      	ldr	r3, [pc, #140]	; (8002a88 <vTaskSwitchContext+0xac>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	fab3 f383 	clz	r3, r3
 8002a04:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002a06:	7afb      	ldrb	r3, [r7, #11]
 8002a08:	f1c3 031f 	rsb	r3, r3, #31
 8002a0c:	617b      	str	r3, [r7, #20]
 8002a0e:	491f      	ldr	r1, [pc, #124]	; (8002a8c <vTaskSwitchContext+0xb0>)
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	4613      	mov	r3, r2
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	4413      	add	r3, r2
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	440b      	add	r3, r1
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10a      	bne.n	8002a38 <vTaskSwitchContext+0x5c>
	__asm volatile
 8002a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a26:	f383 8811 	msr	BASEPRI, r3
 8002a2a:	f3bf 8f6f 	isb	sy
 8002a2e:	f3bf 8f4f 	dsb	sy
 8002a32:	607b      	str	r3, [r7, #4]
}
 8002a34:	bf00      	nop
 8002a36:	e7fe      	b.n	8002a36 <vTaskSwitchContext+0x5a>
 8002a38:	697a      	ldr	r2, [r7, #20]
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	4413      	add	r3, r2
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	4a12      	ldr	r2, [pc, #72]	; (8002a8c <vTaskSwitchContext+0xb0>)
 8002a44:	4413      	add	r3, r2
 8002a46:	613b      	str	r3, [r7, #16]
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	685a      	ldr	r2, [r3, #4]
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	605a      	str	r2, [r3, #4]
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	685a      	ldr	r2, [r3, #4]
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	3308      	adds	r3, #8
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d104      	bne.n	8002a68 <vTaskSwitchContext+0x8c>
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	685a      	ldr	r2, [r3, #4]
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	605a      	str	r2, [r3, #4]
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	4a08      	ldr	r2, [pc, #32]	; (8002a90 <vTaskSwitchContext+0xb4>)
 8002a70:	6013      	str	r3, [r2, #0]
}
 8002a72:	bf00      	nop
 8002a74:	371c      	adds	r7, #28
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	200003b8 	.word	0x200003b8
 8002a84:	200003a4 	.word	0x200003a4
 8002a88:	20000398 	.word	0x20000398
 8002a8c:	20000294 	.word	0x20000294
 8002a90:	20000290 	.word	0x20000290

08002a94 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d10a      	bne.n	8002aba <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8002aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa8:	f383 8811 	msr	BASEPRI, r3
 8002aac:	f3bf 8f6f 	isb	sy
 8002ab0:	f3bf 8f4f 	dsb	sy
 8002ab4:	60fb      	str	r3, [r7, #12]
}
 8002ab6:	bf00      	nop
 8002ab8:	e7fe      	b.n	8002ab8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002aba:	4b07      	ldr	r3, [pc, #28]	; (8002ad8 <vTaskPlaceOnEventList+0x44>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	3318      	adds	r3, #24
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7fe fe23 	bl	800170e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002ac8:	2101      	movs	r1, #1
 8002aca:	6838      	ldr	r0, [r7, #0]
 8002acc:	f000 fb7e 	bl	80031cc <prvAddCurrentTaskToDelayedList>
}
 8002ad0:	bf00      	nop
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	20000290 	.word	0x20000290

08002adc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d10a      	bne.n	8002b08 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8002af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002af6:	f383 8811 	msr	BASEPRI, r3
 8002afa:	f3bf 8f6f 	isb	sy
 8002afe:	f3bf 8f4f 	dsb	sy
 8002b02:	60fb      	str	r3, [r7, #12]
}
 8002b04:	bf00      	nop
 8002b06:	e7fe      	b.n	8002b06 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	3318      	adds	r3, #24
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fe fe37 	bl	8001780 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b12:	4b1d      	ldr	r3, [pc, #116]	; (8002b88 <xTaskRemoveFromEventList+0xac>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d11c      	bne.n	8002b54 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	3304      	adds	r3, #4
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fe fe2e 	bl	8001780 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b28:	2201      	movs	r2, #1
 8002b2a:	409a      	lsls	r2, r3
 8002b2c:	4b17      	ldr	r3, [pc, #92]	; (8002b8c <xTaskRemoveFromEventList+0xb0>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	4a16      	ldr	r2, [pc, #88]	; (8002b8c <xTaskRemoveFromEventList+0xb0>)
 8002b34:	6013      	str	r3, [r2, #0]
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	4413      	add	r3, r2
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	4a13      	ldr	r2, [pc, #76]	; (8002b90 <xTaskRemoveFromEventList+0xb4>)
 8002b44:	441a      	add	r2, r3
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	3304      	adds	r3, #4
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	4610      	mov	r0, r2
 8002b4e:	f7fe fdba 	bl	80016c6 <vListInsertEnd>
 8002b52:	e005      	b.n	8002b60 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	3318      	adds	r3, #24
 8002b58:	4619      	mov	r1, r3
 8002b5a:	480e      	ldr	r0, [pc, #56]	; (8002b94 <xTaskRemoveFromEventList+0xb8>)
 8002b5c:	f7fe fdb3 	bl	80016c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b64:	4b0c      	ldr	r3, [pc, #48]	; (8002b98 <xTaskRemoveFromEventList+0xbc>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d905      	bls.n	8002b7a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002b72:	4b0a      	ldr	r3, [pc, #40]	; (8002b9c <xTaskRemoveFromEventList+0xc0>)
 8002b74:	2201      	movs	r2, #1
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	e001      	b.n	8002b7e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002b7e:	697b      	ldr	r3, [r7, #20]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	200003b8 	.word	0x200003b8
 8002b8c:	20000398 	.word	0x20000398
 8002b90:	20000294 	.word	0x20000294
 8002b94:	20000350 	.word	0x20000350
 8002b98:	20000290 	.word	0x20000290
 8002b9c:	200003a4 	.word	0x200003a4

08002ba0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002ba8:	4b06      	ldr	r3, [pc, #24]	; (8002bc4 <vTaskInternalSetTimeOutState+0x24>)
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002bb0:	4b05      	ldr	r3, [pc, #20]	; (8002bc8 <vTaskInternalSetTimeOutState+0x28>)
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	605a      	str	r2, [r3, #4]
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr
 8002bc4:	200003a8 	.word	0x200003a8
 8002bc8:	20000394 	.word	0x20000394

08002bcc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b088      	sub	sp, #32
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d10a      	bne.n	8002bf2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8002bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002be0:	f383 8811 	msr	BASEPRI, r3
 8002be4:	f3bf 8f6f 	isb	sy
 8002be8:	f3bf 8f4f 	dsb	sy
 8002bec:	613b      	str	r3, [r7, #16]
}
 8002bee:	bf00      	nop
 8002bf0:	e7fe      	b.n	8002bf0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d10a      	bne.n	8002c0e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8002bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bfc:	f383 8811 	msr	BASEPRI, r3
 8002c00:	f3bf 8f6f 	isb	sy
 8002c04:	f3bf 8f4f 	dsb	sy
 8002c08:	60fb      	str	r3, [r7, #12]
}
 8002c0a:	bf00      	nop
 8002c0c:	e7fe      	b.n	8002c0c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8002c0e:	f000 fc71 	bl	80034f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002c12:	4b1d      	ldr	r3, [pc, #116]	; (8002c88 <xTaskCheckForTimeOut+0xbc>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c2a:	d102      	bne.n	8002c32 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	61fb      	str	r3, [r7, #28]
 8002c30:	e023      	b.n	8002c7a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	4b15      	ldr	r3, [pc, #84]	; (8002c8c <xTaskCheckForTimeOut+0xc0>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d007      	beq.n	8002c4e <xTaskCheckForTimeOut+0x82>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	69ba      	ldr	r2, [r7, #24]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d302      	bcc.n	8002c4e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	61fb      	str	r3, [r7, #28]
 8002c4c:	e015      	b.n	8002c7a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	697a      	ldr	r2, [r7, #20]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d20b      	bcs.n	8002c70 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	1ad2      	subs	r2, r2, r3
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f7ff ff9b 	bl	8002ba0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61fb      	str	r3, [r7, #28]
 8002c6e:	e004      	b.n	8002c7a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	2200      	movs	r2, #0
 8002c74:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002c76:	2301      	movs	r3, #1
 8002c78:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002c7a:	f000 fc6b 	bl	8003554 <vPortExitCritical>

	return xReturn;
 8002c7e:	69fb      	ldr	r3, [r7, #28]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3720      	adds	r7, #32
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	20000394 	.word	0x20000394
 8002c8c:	200003a8 	.word	0x200003a8

08002c90 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002c94:	4b03      	ldr	r3, [pc, #12]	; (8002ca4 <vTaskMissedYield+0x14>)
 8002c96:	2201      	movs	r2, #1
 8002c98:	601a      	str	r2, [r3, #0]
}
 8002c9a:	bf00      	nop
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr
 8002ca4:	200003a4 	.word	0x200003a4

08002ca8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002cb0:	f000 f852 	bl	8002d58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002cb4:	4b06      	ldr	r3, [pc, #24]	; (8002cd0 <prvIdleTask+0x28>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d9f9      	bls.n	8002cb0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002cbc:	4b05      	ldr	r3, [pc, #20]	; (8002cd4 <prvIdleTask+0x2c>)
 8002cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cc2:	601a      	str	r2, [r3, #0]
 8002cc4:	f3bf 8f4f 	dsb	sy
 8002cc8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002ccc:	e7f0      	b.n	8002cb0 <prvIdleTask+0x8>
 8002cce:	bf00      	nop
 8002cd0:	20000294 	.word	0x20000294
 8002cd4:	e000ed04 	.word	0xe000ed04

08002cd8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002cde:	2300      	movs	r3, #0
 8002ce0:	607b      	str	r3, [r7, #4]
 8002ce2:	e00c      	b.n	8002cfe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	4413      	add	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4a12      	ldr	r2, [pc, #72]	; (8002d38 <prvInitialiseTaskLists+0x60>)
 8002cf0:	4413      	add	r3, r2
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f7fe fcba 	bl	800166c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	607b      	str	r3, [r7, #4]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b06      	cmp	r3, #6
 8002d02:	d9ef      	bls.n	8002ce4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002d04:	480d      	ldr	r0, [pc, #52]	; (8002d3c <prvInitialiseTaskLists+0x64>)
 8002d06:	f7fe fcb1 	bl	800166c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002d0a:	480d      	ldr	r0, [pc, #52]	; (8002d40 <prvInitialiseTaskLists+0x68>)
 8002d0c:	f7fe fcae 	bl	800166c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002d10:	480c      	ldr	r0, [pc, #48]	; (8002d44 <prvInitialiseTaskLists+0x6c>)
 8002d12:	f7fe fcab 	bl	800166c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002d16:	480c      	ldr	r0, [pc, #48]	; (8002d48 <prvInitialiseTaskLists+0x70>)
 8002d18:	f7fe fca8 	bl	800166c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002d1c:	480b      	ldr	r0, [pc, #44]	; (8002d4c <prvInitialiseTaskLists+0x74>)
 8002d1e:	f7fe fca5 	bl	800166c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002d22:	4b0b      	ldr	r3, [pc, #44]	; (8002d50 <prvInitialiseTaskLists+0x78>)
 8002d24:	4a05      	ldr	r2, [pc, #20]	; (8002d3c <prvInitialiseTaskLists+0x64>)
 8002d26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002d28:	4b0a      	ldr	r3, [pc, #40]	; (8002d54 <prvInitialiseTaskLists+0x7c>)
 8002d2a:	4a05      	ldr	r2, [pc, #20]	; (8002d40 <prvInitialiseTaskLists+0x68>)
 8002d2c:	601a      	str	r2, [r3, #0]
}
 8002d2e:	bf00      	nop
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	20000294 	.word	0x20000294
 8002d3c:	20000320 	.word	0x20000320
 8002d40:	20000334 	.word	0x20000334
 8002d44:	20000350 	.word	0x20000350
 8002d48:	20000364 	.word	0x20000364
 8002d4c:	2000037c 	.word	0x2000037c
 8002d50:	20000348 	.word	0x20000348
 8002d54:	2000034c 	.word	0x2000034c

08002d58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d5e:	e019      	b.n	8002d94 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002d60:	f000 fbc8 	bl	80034f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d64:	4b10      	ldr	r3, [pc, #64]	; (8002da8 <prvCheckTasksWaitingTermination+0x50>)
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	3304      	adds	r3, #4
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7fe fd05 	bl	8001780 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002d76:	4b0d      	ldr	r3, [pc, #52]	; (8002dac <prvCheckTasksWaitingTermination+0x54>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	4a0b      	ldr	r2, [pc, #44]	; (8002dac <prvCheckTasksWaitingTermination+0x54>)
 8002d7e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002d80:	4b0b      	ldr	r3, [pc, #44]	; (8002db0 <prvCheckTasksWaitingTermination+0x58>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	3b01      	subs	r3, #1
 8002d86:	4a0a      	ldr	r2, [pc, #40]	; (8002db0 <prvCheckTasksWaitingTermination+0x58>)
 8002d88:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002d8a:	f000 fbe3 	bl	8003554 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 f810 	bl	8002db4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d94:	4b06      	ldr	r3, [pc, #24]	; (8002db0 <prvCheckTasksWaitingTermination+0x58>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1e1      	bne.n	8002d60 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002d9c:	bf00      	nop
 8002d9e:	bf00      	nop
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	20000364 	.word	0x20000364
 8002dac:	20000390 	.word	0x20000390
 8002db0:	20000378 	.word	0x20000378

08002db4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d108      	bne.n	8002dd8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f000 fd80 	bl	80038d0 <vPortFree>
				vPortFree( pxTCB );
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f000 fd7d 	bl	80038d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002dd6:	e018      	b.n	8002e0a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d103      	bne.n	8002dea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 fd74 	bl	80038d0 <vPortFree>
	}
 8002de8:	e00f      	b.n	8002e0a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d00a      	beq.n	8002e0a <prvDeleteTCB+0x56>
	__asm volatile
 8002df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002df8:	f383 8811 	msr	BASEPRI, r3
 8002dfc:	f3bf 8f6f 	isb	sy
 8002e00:	f3bf 8f4f 	dsb	sy
 8002e04:	60fb      	str	r3, [r7, #12]
}
 8002e06:	bf00      	nop
 8002e08:	e7fe      	b.n	8002e08 <prvDeleteTCB+0x54>
	}
 8002e0a:	bf00      	nop
 8002e0c:	3710      	adds	r7, #16
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
	...

08002e14 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e1a:	4b0c      	ldr	r3, [pc, #48]	; (8002e4c <prvResetNextTaskUnblockTime+0x38>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d104      	bne.n	8002e2e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002e24:	4b0a      	ldr	r3, [pc, #40]	; (8002e50 <prvResetNextTaskUnblockTime+0x3c>)
 8002e26:	f04f 32ff 	mov.w	r2, #4294967295
 8002e2a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002e2c:	e008      	b.n	8002e40 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e2e:	4b07      	ldr	r3, [pc, #28]	; (8002e4c <prvResetNextTaskUnblockTime+0x38>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	4a04      	ldr	r2, [pc, #16]	; (8002e50 <prvResetNextTaskUnblockTime+0x3c>)
 8002e3e:	6013      	str	r3, [r2, #0]
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr
 8002e4c:	20000348 	.word	0x20000348
 8002e50:	200003b0 	.word	0x200003b0

08002e54 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002e5a:	4b0b      	ldr	r3, [pc, #44]	; (8002e88 <xTaskGetSchedulerState+0x34>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d102      	bne.n	8002e68 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002e62:	2301      	movs	r3, #1
 8002e64:	607b      	str	r3, [r7, #4]
 8002e66:	e008      	b.n	8002e7a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e68:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <xTaskGetSchedulerState+0x38>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d102      	bne.n	8002e76 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002e70:	2302      	movs	r3, #2
 8002e72:	607b      	str	r3, [r7, #4]
 8002e74:	e001      	b.n	8002e7a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002e76:	2300      	movs	r3, #0
 8002e78:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002e7a:	687b      	ldr	r3, [r7, #4]
	}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr
 8002e88:	2000039c 	.word	0x2000039c
 8002e8c:	200003b8 	.word	0x200003b8

08002e90 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d05e      	beq.n	8002f64 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eaa:	4b31      	ldr	r3, [pc, #196]	; (8002f70 <xTaskPriorityInherit+0xe0>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d24e      	bcs.n	8002f52 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	db06      	blt.n	8002eca <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ebc:	4b2c      	ldr	r3, [pc, #176]	; (8002f70 <xTaskPriorityInherit+0xe0>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec2:	f1c3 0207 	rsb	r2, r3, #7
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	6959      	ldr	r1, [r3, #20]
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4413      	add	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4a26      	ldr	r2, [pc, #152]	; (8002f74 <xTaskPriorityInherit+0xe4>)
 8002edc:	4413      	add	r3, r2
 8002ede:	4299      	cmp	r1, r3
 8002ee0:	d12f      	bne.n	8002f42 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	3304      	adds	r3, #4
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7fe fc4a 	bl	8001780 <uxListRemove>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10a      	bne.n	8002f08 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	43da      	mvns	r2, r3
 8002efe:	4b1e      	ldr	r3, [pc, #120]	; (8002f78 <xTaskPriorityInherit+0xe8>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4013      	ands	r3, r2
 8002f04:	4a1c      	ldr	r2, [pc, #112]	; (8002f78 <xTaskPriorityInherit+0xe8>)
 8002f06:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002f08:	4b19      	ldr	r3, [pc, #100]	; (8002f70 <xTaskPriorityInherit+0xe0>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f16:	2201      	movs	r2, #1
 8002f18:	409a      	lsls	r2, r3
 8002f1a:	4b17      	ldr	r3, [pc, #92]	; (8002f78 <xTaskPriorityInherit+0xe8>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	4a15      	ldr	r2, [pc, #84]	; (8002f78 <xTaskPriorityInherit+0xe8>)
 8002f22:	6013      	str	r3, [r2, #0]
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f28:	4613      	mov	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4a10      	ldr	r2, [pc, #64]	; (8002f74 <xTaskPriorityInherit+0xe4>)
 8002f32:	441a      	add	r2, r3
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	3304      	adds	r3, #4
 8002f38:	4619      	mov	r1, r3
 8002f3a:	4610      	mov	r0, r2
 8002f3c:	f7fe fbc3 	bl	80016c6 <vListInsertEnd>
 8002f40:	e004      	b.n	8002f4c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002f42:	4b0b      	ldr	r3, [pc, #44]	; (8002f70 <xTaskPriorityInherit+0xe0>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	60fb      	str	r3, [r7, #12]
 8002f50:	e008      	b.n	8002f64 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f56:	4b06      	ldr	r3, [pc, #24]	; (8002f70 <xTaskPriorityInherit+0xe0>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d201      	bcs.n	8002f64 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8002f60:	2301      	movs	r3, #1
 8002f62:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002f64:	68fb      	ldr	r3, [r7, #12]
	}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	20000290 	.word	0x20000290
 8002f74:	20000294 	.word	0x20000294
 8002f78:	20000398 	.word	0x20000398

08002f7c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d06e      	beq.n	8003070 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002f92:	4b3a      	ldr	r3, [pc, #232]	; (800307c <xTaskPriorityDisinherit+0x100>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d00a      	beq.n	8002fb2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8002f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fa0:	f383 8811 	msr	BASEPRI, r3
 8002fa4:	f3bf 8f6f 	isb	sy
 8002fa8:	f3bf 8f4f 	dsb	sy
 8002fac:	60fb      	str	r3, [r7, #12]
}
 8002fae:	bf00      	nop
 8002fb0:	e7fe      	b.n	8002fb0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10a      	bne.n	8002fd0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8002fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fbe:	f383 8811 	msr	BASEPRI, r3
 8002fc2:	f3bf 8f6f 	isb	sy
 8002fc6:	f3bf 8f4f 	dsb	sy
 8002fca:	60bb      	str	r3, [r7, #8]
}
 8002fcc:	bf00      	nop
 8002fce:	e7fe      	b.n	8002fce <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fd4:	1e5a      	subs	r2, r3, #1
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d044      	beq.n	8003070 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d140      	bne.n	8003070 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	3304      	adds	r3, #4
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7fe fbc4 	bl	8001780 <uxListRemove>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d115      	bne.n	800302a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003002:	491f      	ldr	r1, [pc, #124]	; (8003080 <xTaskPriorityDisinherit+0x104>)
 8003004:	4613      	mov	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4413      	add	r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	440b      	add	r3, r1
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d10a      	bne.n	800302a <xTaskPriorityDisinherit+0xae>
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003018:	2201      	movs	r2, #1
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	43da      	mvns	r2, r3
 8003020:	4b18      	ldr	r3, [pc, #96]	; (8003084 <xTaskPriorityDisinherit+0x108>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4013      	ands	r3, r2
 8003026:	4a17      	ldr	r2, [pc, #92]	; (8003084 <xTaskPriorityDisinherit+0x108>)
 8003028:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003036:	f1c3 0207 	rsb	r2, r3, #7
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003042:	2201      	movs	r2, #1
 8003044:	409a      	lsls	r2, r3
 8003046:	4b0f      	ldr	r3, [pc, #60]	; (8003084 <xTaskPriorityDisinherit+0x108>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4313      	orrs	r3, r2
 800304c:	4a0d      	ldr	r2, [pc, #52]	; (8003084 <xTaskPriorityDisinherit+0x108>)
 800304e:	6013      	str	r3, [r2, #0]
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003054:	4613      	mov	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	4413      	add	r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	4a08      	ldr	r2, [pc, #32]	; (8003080 <xTaskPriorityDisinherit+0x104>)
 800305e:	441a      	add	r2, r3
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	3304      	adds	r3, #4
 8003064:	4619      	mov	r1, r3
 8003066:	4610      	mov	r0, r2
 8003068:	f7fe fb2d 	bl	80016c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800306c:	2301      	movs	r3, #1
 800306e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003070:	697b      	ldr	r3, [r7, #20]
	}
 8003072:	4618      	mov	r0, r3
 8003074:	3718      	adds	r7, #24
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	20000290 	.word	0x20000290
 8003080:	20000294 	.word	0x20000294
 8003084:	20000398 	.word	0x20000398

08003088 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8003088:	b580      	push	{r7, lr}
 800308a:	b088      	sub	sp, #32
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8003096:	2301      	movs	r3, #1
 8003098:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d077      	beq.n	8003190 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d10a      	bne.n	80030be <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80030a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ac:	f383 8811 	msr	BASEPRI, r3
 80030b0:	f3bf 8f6f 	isb	sy
 80030b4:	f3bf 8f4f 	dsb	sy
 80030b8:	60fb      	str	r3, [r7, #12]
}
 80030ba:	bf00      	nop
 80030bc:	e7fe      	b.n	80030bc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c2:	683a      	ldr	r2, [r7, #0]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d902      	bls.n	80030ce <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	61fb      	str	r3, [r7, #28]
 80030cc:	e002      	b.n	80030d4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d8:	69fa      	ldr	r2, [r7, #28]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d058      	beq.n	8003190 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030e2:	697a      	ldr	r2, [r7, #20]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d153      	bne.n	8003190 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80030e8:	4b2b      	ldr	r3, [pc, #172]	; (8003198 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d10a      	bne.n	8003108 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80030f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f6:	f383 8811 	msr	BASEPRI, r3
 80030fa:	f3bf 8f6f 	isb	sy
 80030fe:	f3bf 8f4f 	dsb	sy
 8003102:	60bb      	str	r3, [r7, #8]
}
 8003104:	bf00      	nop
 8003106:	e7fe      	b.n	8003106 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	69fa      	ldr	r2, [r7, #28]
 8003112:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	2b00      	cmp	r3, #0
 800311a:	db04      	blt.n	8003126 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	f1c3 0207 	rsb	r2, r3, #7
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	6959      	ldr	r1, [r3, #20]
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	4613      	mov	r3, r2
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	4413      	add	r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4a19      	ldr	r2, [pc, #100]	; (800319c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8003136:	4413      	add	r3, r2
 8003138:	4299      	cmp	r1, r3
 800313a:	d129      	bne.n	8003190 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	3304      	adds	r3, #4
 8003140:	4618      	mov	r0, r3
 8003142:	f7fe fb1d 	bl	8001780 <uxListRemove>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d10a      	bne.n	8003162 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003150:	2201      	movs	r2, #1
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	43da      	mvns	r2, r3
 8003158:	4b11      	ldr	r3, [pc, #68]	; (80031a0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4013      	ands	r3, r2
 800315e:	4a10      	ldr	r2, [pc, #64]	; (80031a0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003160:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003166:	2201      	movs	r2, #1
 8003168:	409a      	lsls	r2, r3
 800316a:	4b0d      	ldr	r3, [pc, #52]	; (80031a0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4313      	orrs	r3, r2
 8003170:	4a0b      	ldr	r2, [pc, #44]	; (80031a0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003172:	6013      	str	r3, [r2, #0]
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003178:	4613      	mov	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	4a06      	ldr	r2, [pc, #24]	; (800319c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8003182:	441a      	add	r2, r3
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	3304      	adds	r3, #4
 8003188:	4619      	mov	r1, r3
 800318a:	4610      	mov	r0, r2
 800318c:	f7fe fa9b 	bl	80016c6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003190:	bf00      	nop
 8003192:	3720      	adds	r7, #32
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	20000290 	.word	0x20000290
 800319c:	20000294 	.word	0x20000294
 80031a0:	20000398 	.word	0x20000398

080031a4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80031a8:	4b07      	ldr	r3, [pc, #28]	; (80031c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d004      	beq.n	80031ba <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80031b0:	4b05      	ldr	r3, [pc, #20]	; (80031c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80031b6:	3201      	adds	r2, #1
 80031b8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80031ba:	4b03      	ldr	r3, [pc, #12]	; (80031c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80031bc:	681b      	ldr	r3, [r3, #0]
	}
 80031be:	4618      	mov	r0, r3
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr
 80031c8:	20000290 	.word	0x20000290

080031cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80031d6:	4b29      	ldr	r3, [pc, #164]	; (800327c <prvAddCurrentTaskToDelayedList+0xb0>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80031dc:	4b28      	ldr	r3, [pc, #160]	; (8003280 <prvAddCurrentTaskToDelayedList+0xb4>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	3304      	adds	r3, #4
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7fe facc 	bl	8001780 <uxListRemove>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10b      	bne.n	8003206 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80031ee:	4b24      	ldr	r3, [pc, #144]	; (8003280 <prvAddCurrentTaskToDelayedList+0xb4>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f4:	2201      	movs	r2, #1
 80031f6:	fa02 f303 	lsl.w	r3, r2, r3
 80031fa:	43da      	mvns	r2, r3
 80031fc:	4b21      	ldr	r3, [pc, #132]	; (8003284 <prvAddCurrentTaskToDelayedList+0xb8>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4013      	ands	r3, r2
 8003202:	4a20      	ldr	r2, [pc, #128]	; (8003284 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003204:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800320c:	d10a      	bne.n	8003224 <prvAddCurrentTaskToDelayedList+0x58>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d007      	beq.n	8003224 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003214:	4b1a      	ldr	r3, [pc, #104]	; (8003280 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	3304      	adds	r3, #4
 800321a:	4619      	mov	r1, r3
 800321c:	481a      	ldr	r0, [pc, #104]	; (8003288 <prvAddCurrentTaskToDelayedList+0xbc>)
 800321e:	f7fe fa52 	bl	80016c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003222:	e026      	b.n	8003272 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003224:	68fa      	ldr	r2, [r7, #12]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4413      	add	r3, r2
 800322a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800322c:	4b14      	ldr	r3, [pc, #80]	; (8003280 <prvAddCurrentTaskToDelayedList+0xb4>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003234:	68ba      	ldr	r2, [r7, #8]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	429a      	cmp	r2, r3
 800323a:	d209      	bcs.n	8003250 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800323c:	4b13      	ldr	r3, [pc, #76]	; (800328c <prvAddCurrentTaskToDelayedList+0xc0>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4b0f      	ldr	r3, [pc, #60]	; (8003280 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	3304      	adds	r3, #4
 8003246:	4619      	mov	r1, r3
 8003248:	4610      	mov	r0, r2
 800324a:	f7fe fa60 	bl	800170e <vListInsert>
}
 800324e:	e010      	b.n	8003272 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003250:	4b0f      	ldr	r3, [pc, #60]	; (8003290 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	4b0a      	ldr	r3, [pc, #40]	; (8003280 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	3304      	adds	r3, #4
 800325a:	4619      	mov	r1, r3
 800325c:	4610      	mov	r0, r2
 800325e:	f7fe fa56 	bl	800170e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003262:	4b0c      	ldr	r3, [pc, #48]	; (8003294 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	429a      	cmp	r2, r3
 800326a:	d202      	bcs.n	8003272 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800326c:	4a09      	ldr	r2, [pc, #36]	; (8003294 <prvAddCurrentTaskToDelayedList+0xc8>)
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	6013      	str	r3, [r2, #0]
}
 8003272:	bf00      	nop
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	20000394 	.word	0x20000394
 8003280:	20000290 	.word	0x20000290
 8003284:	20000398 	.word	0x20000398
 8003288:	2000037c 	.word	0x2000037c
 800328c:	2000034c 	.word	0x2000034c
 8003290:	20000348 	.word	0x20000348
 8003294:	200003b0 	.word	0x200003b0

08003298 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	3b04      	subs	r3, #4
 80032a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80032b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	3b04      	subs	r3, #4
 80032b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	f023 0201 	bic.w	r2, r3, #1
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	3b04      	subs	r3, #4
 80032c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80032c8:	4a0c      	ldr	r2, [pc, #48]	; (80032fc <pxPortInitialiseStack+0x64>)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	3b14      	subs	r3, #20
 80032d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	3b04      	subs	r3, #4
 80032de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f06f 0202 	mvn.w	r2, #2
 80032e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	3b20      	subs	r3, #32
 80032ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80032ee:	68fb      	ldr	r3, [r7, #12]
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3714      	adds	r7, #20
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr
 80032fc:	08003301 	.word	0x08003301

08003300 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003306:	2300      	movs	r3, #0
 8003308:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800330a:	4b12      	ldr	r3, [pc, #72]	; (8003354 <prvTaskExitError+0x54>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003312:	d00a      	beq.n	800332a <prvTaskExitError+0x2a>
	__asm volatile
 8003314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003318:	f383 8811 	msr	BASEPRI, r3
 800331c:	f3bf 8f6f 	isb	sy
 8003320:	f3bf 8f4f 	dsb	sy
 8003324:	60fb      	str	r3, [r7, #12]
}
 8003326:	bf00      	nop
 8003328:	e7fe      	b.n	8003328 <prvTaskExitError+0x28>
	__asm volatile
 800332a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800332e:	f383 8811 	msr	BASEPRI, r3
 8003332:	f3bf 8f6f 	isb	sy
 8003336:	f3bf 8f4f 	dsb	sy
 800333a:	60bb      	str	r3, [r7, #8]
}
 800333c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800333e:	bf00      	nop
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d0fc      	beq.n	8003340 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003346:	bf00      	nop
 8003348:	bf00      	nop
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	2000000c 	.word	0x2000000c
	...

08003360 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003360:	4b07      	ldr	r3, [pc, #28]	; (8003380 <pxCurrentTCBConst2>)
 8003362:	6819      	ldr	r1, [r3, #0]
 8003364:	6808      	ldr	r0, [r1, #0]
 8003366:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800336a:	f380 8809 	msr	PSP, r0
 800336e:	f3bf 8f6f 	isb	sy
 8003372:	f04f 0000 	mov.w	r0, #0
 8003376:	f380 8811 	msr	BASEPRI, r0
 800337a:	4770      	bx	lr
 800337c:	f3af 8000 	nop.w

08003380 <pxCurrentTCBConst2>:
 8003380:	20000290 	.word	0x20000290
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003384:	bf00      	nop
 8003386:	bf00      	nop

08003388 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003388:	4808      	ldr	r0, [pc, #32]	; (80033ac <prvPortStartFirstTask+0x24>)
 800338a:	6800      	ldr	r0, [r0, #0]
 800338c:	6800      	ldr	r0, [r0, #0]
 800338e:	f380 8808 	msr	MSP, r0
 8003392:	f04f 0000 	mov.w	r0, #0
 8003396:	f380 8814 	msr	CONTROL, r0
 800339a:	b662      	cpsie	i
 800339c:	b661      	cpsie	f
 800339e:	f3bf 8f4f 	dsb	sy
 80033a2:	f3bf 8f6f 	isb	sy
 80033a6:	df00      	svc	0
 80033a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80033aa:	bf00      	nop
 80033ac:	e000ed08 	.word	0xe000ed08

080033b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80033b6:	4b46      	ldr	r3, [pc, #280]	; (80034d0 <xPortStartScheduler+0x120>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a46      	ldr	r2, [pc, #280]	; (80034d4 <xPortStartScheduler+0x124>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d10a      	bne.n	80033d6 <xPortStartScheduler+0x26>
	__asm volatile
 80033c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c4:	f383 8811 	msr	BASEPRI, r3
 80033c8:	f3bf 8f6f 	isb	sy
 80033cc:	f3bf 8f4f 	dsb	sy
 80033d0:	613b      	str	r3, [r7, #16]
}
 80033d2:	bf00      	nop
 80033d4:	e7fe      	b.n	80033d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80033d6:	4b3e      	ldr	r3, [pc, #248]	; (80034d0 <xPortStartScheduler+0x120>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a3f      	ldr	r2, [pc, #252]	; (80034d8 <xPortStartScheduler+0x128>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d10a      	bne.n	80033f6 <xPortStartScheduler+0x46>
	__asm volatile
 80033e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033e4:	f383 8811 	msr	BASEPRI, r3
 80033e8:	f3bf 8f6f 	isb	sy
 80033ec:	f3bf 8f4f 	dsb	sy
 80033f0:	60fb      	str	r3, [r7, #12]
}
 80033f2:	bf00      	nop
 80033f4:	e7fe      	b.n	80033f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80033f6:	4b39      	ldr	r3, [pc, #228]	; (80034dc <xPortStartScheduler+0x12c>)
 80033f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	22ff      	movs	r2, #255	; 0xff
 8003406:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	b2db      	uxtb	r3, r3
 800340e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003410:	78fb      	ldrb	r3, [r7, #3]
 8003412:	b2db      	uxtb	r3, r3
 8003414:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003418:	b2da      	uxtb	r2, r3
 800341a:	4b31      	ldr	r3, [pc, #196]	; (80034e0 <xPortStartScheduler+0x130>)
 800341c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800341e:	4b31      	ldr	r3, [pc, #196]	; (80034e4 <xPortStartScheduler+0x134>)
 8003420:	2207      	movs	r2, #7
 8003422:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003424:	e009      	b.n	800343a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8003426:	4b2f      	ldr	r3, [pc, #188]	; (80034e4 <xPortStartScheduler+0x134>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	3b01      	subs	r3, #1
 800342c:	4a2d      	ldr	r2, [pc, #180]	; (80034e4 <xPortStartScheduler+0x134>)
 800342e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003430:	78fb      	ldrb	r3, [r7, #3]
 8003432:	b2db      	uxtb	r3, r3
 8003434:	005b      	lsls	r3, r3, #1
 8003436:	b2db      	uxtb	r3, r3
 8003438:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800343a:	78fb      	ldrb	r3, [r7, #3]
 800343c:	b2db      	uxtb	r3, r3
 800343e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003442:	2b80      	cmp	r3, #128	; 0x80
 8003444:	d0ef      	beq.n	8003426 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003446:	4b27      	ldr	r3, [pc, #156]	; (80034e4 <xPortStartScheduler+0x134>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f1c3 0307 	rsb	r3, r3, #7
 800344e:	2b04      	cmp	r3, #4
 8003450:	d00a      	beq.n	8003468 <xPortStartScheduler+0xb8>
	__asm volatile
 8003452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003456:	f383 8811 	msr	BASEPRI, r3
 800345a:	f3bf 8f6f 	isb	sy
 800345e:	f3bf 8f4f 	dsb	sy
 8003462:	60bb      	str	r3, [r7, #8]
}
 8003464:	bf00      	nop
 8003466:	e7fe      	b.n	8003466 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003468:	4b1e      	ldr	r3, [pc, #120]	; (80034e4 <xPortStartScheduler+0x134>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	021b      	lsls	r3, r3, #8
 800346e:	4a1d      	ldr	r2, [pc, #116]	; (80034e4 <xPortStartScheduler+0x134>)
 8003470:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003472:	4b1c      	ldr	r3, [pc, #112]	; (80034e4 <xPortStartScheduler+0x134>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800347a:	4a1a      	ldr	r2, [pc, #104]	; (80034e4 <xPortStartScheduler+0x134>)
 800347c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	b2da      	uxtb	r2, r3
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003486:	4b18      	ldr	r3, [pc, #96]	; (80034e8 <xPortStartScheduler+0x138>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a17      	ldr	r2, [pc, #92]	; (80034e8 <xPortStartScheduler+0x138>)
 800348c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003490:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003492:	4b15      	ldr	r3, [pc, #84]	; (80034e8 <xPortStartScheduler+0x138>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a14      	ldr	r2, [pc, #80]	; (80034e8 <xPortStartScheduler+0x138>)
 8003498:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800349c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800349e:	f000 f8dd 	bl	800365c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80034a2:	4b12      	ldr	r3, [pc, #72]	; (80034ec <xPortStartScheduler+0x13c>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80034a8:	f000 f8fc 	bl	80036a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80034ac:	4b10      	ldr	r3, [pc, #64]	; (80034f0 <xPortStartScheduler+0x140>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a0f      	ldr	r2, [pc, #60]	; (80034f0 <xPortStartScheduler+0x140>)
 80034b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80034b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80034b8:	f7ff ff66 	bl	8003388 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80034bc:	f7ff fa8e 	bl	80029dc <vTaskSwitchContext>
	prvTaskExitError();
 80034c0:	f7ff ff1e 	bl	8003300 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3718      	adds	r7, #24
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	e000ed00 	.word	0xe000ed00
 80034d4:	410fc271 	.word	0x410fc271
 80034d8:	410fc270 	.word	0x410fc270
 80034dc:	e000e400 	.word	0xe000e400
 80034e0:	200003bc 	.word	0x200003bc
 80034e4:	200003c0 	.word	0x200003c0
 80034e8:	e000ed20 	.word	0xe000ed20
 80034ec:	2000000c 	.word	0x2000000c
 80034f0:	e000ef34 	.word	0xe000ef34

080034f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
	__asm volatile
 80034fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034fe:	f383 8811 	msr	BASEPRI, r3
 8003502:	f3bf 8f6f 	isb	sy
 8003506:	f3bf 8f4f 	dsb	sy
 800350a:	607b      	str	r3, [r7, #4]
}
 800350c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800350e:	4b0f      	ldr	r3, [pc, #60]	; (800354c <vPortEnterCritical+0x58>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	3301      	adds	r3, #1
 8003514:	4a0d      	ldr	r2, [pc, #52]	; (800354c <vPortEnterCritical+0x58>)
 8003516:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003518:	4b0c      	ldr	r3, [pc, #48]	; (800354c <vPortEnterCritical+0x58>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d10f      	bne.n	8003540 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003520:	4b0b      	ldr	r3, [pc, #44]	; (8003550 <vPortEnterCritical+0x5c>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00a      	beq.n	8003540 <vPortEnterCritical+0x4c>
	__asm volatile
 800352a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800352e:	f383 8811 	msr	BASEPRI, r3
 8003532:	f3bf 8f6f 	isb	sy
 8003536:	f3bf 8f4f 	dsb	sy
 800353a:	603b      	str	r3, [r7, #0]
}
 800353c:	bf00      	nop
 800353e:	e7fe      	b.n	800353e <vPortEnterCritical+0x4a>
	}
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr
 800354c:	2000000c 	.word	0x2000000c
 8003550:	e000ed04 	.word	0xe000ed04

08003554 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800355a:	4b12      	ldr	r3, [pc, #72]	; (80035a4 <vPortExitCritical+0x50>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d10a      	bne.n	8003578 <vPortExitCritical+0x24>
	__asm volatile
 8003562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003566:	f383 8811 	msr	BASEPRI, r3
 800356a:	f3bf 8f6f 	isb	sy
 800356e:	f3bf 8f4f 	dsb	sy
 8003572:	607b      	str	r3, [r7, #4]
}
 8003574:	bf00      	nop
 8003576:	e7fe      	b.n	8003576 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003578:	4b0a      	ldr	r3, [pc, #40]	; (80035a4 <vPortExitCritical+0x50>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	3b01      	subs	r3, #1
 800357e:	4a09      	ldr	r2, [pc, #36]	; (80035a4 <vPortExitCritical+0x50>)
 8003580:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003582:	4b08      	ldr	r3, [pc, #32]	; (80035a4 <vPortExitCritical+0x50>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d105      	bne.n	8003596 <vPortExitCritical+0x42>
 800358a:	2300      	movs	r3, #0
 800358c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	f383 8811 	msr	BASEPRI, r3
}
 8003594:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003596:	bf00      	nop
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	2000000c 	.word	0x2000000c
	...

080035b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80035b0:	f3ef 8009 	mrs	r0, PSP
 80035b4:	f3bf 8f6f 	isb	sy
 80035b8:	4b15      	ldr	r3, [pc, #84]	; (8003610 <pxCurrentTCBConst>)
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	f01e 0f10 	tst.w	lr, #16
 80035c0:	bf08      	it	eq
 80035c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80035c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035ca:	6010      	str	r0, [r2, #0]
 80035cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80035d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80035d4:	f380 8811 	msr	BASEPRI, r0
 80035d8:	f3bf 8f4f 	dsb	sy
 80035dc:	f3bf 8f6f 	isb	sy
 80035e0:	f7ff f9fc 	bl	80029dc <vTaskSwitchContext>
 80035e4:	f04f 0000 	mov.w	r0, #0
 80035e8:	f380 8811 	msr	BASEPRI, r0
 80035ec:	bc09      	pop	{r0, r3}
 80035ee:	6819      	ldr	r1, [r3, #0]
 80035f0:	6808      	ldr	r0, [r1, #0]
 80035f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035f6:	f01e 0f10 	tst.w	lr, #16
 80035fa:	bf08      	it	eq
 80035fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003600:	f380 8809 	msr	PSP, r0
 8003604:	f3bf 8f6f 	isb	sy
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	f3af 8000 	nop.w

08003610 <pxCurrentTCBConst>:
 8003610:	20000290 	.word	0x20000290
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003614:	bf00      	nop
 8003616:	bf00      	nop

08003618 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
	__asm volatile
 800361e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003622:	f383 8811 	msr	BASEPRI, r3
 8003626:	f3bf 8f6f 	isb	sy
 800362a:	f3bf 8f4f 	dsb	sy
 800362e:	607b      	str	r3, [r7, #4]
}
 8003630:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003632:	f7ff f91b 	bl	800286c <xTaskIncrementTick>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d003      	beq.n	8003644 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800363c:	4b06      	ldr	r3, [pc, #24]	; (8003658 <xPortSysTickHandler+0x40>)
 800363e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003642:	601a      	str	r2, [r3, #0]
 8003644:	2300      	movs	r3, #0
 8003646:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	f383 8811 	msr	BASEPRI, r3
}
 800364e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003650:	bf00      	nop
 8003652:	3708      	adds	r7, #8
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	e000ed04 	.word	0xe000ed04

0800365c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003660:	4b0b      	ldr	r3, [pc, #44]	; (8003690 <vPortSetupTimerInterrupt+0x34>)
 8003662:	2200      	movs	r2, #0
 8003664:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003666:	4b0b      	ldr	r3, [pc, #44]	; (8003694 <vPortSetupTimerInterrupt+0x38>)
 8003668:	2200      	movs	r2, #0
 800366a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800366c:	4b0a      	ldr	r3, [pc, #40]	; (8003698 <vPortSetupTimerInterrupt+0x3c>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a0a      	ldr	r2, [pc, #40]	; (800369c <vPortSetupTimerInterrupt+0x40>)
 8003672:	fba2 2303 	umull	r2, r3, r2, r3
 8003676:	099b      	lsrs	r3, r3, #6
 8003678:	4a09      	ldr	r2, [pc, #36]	; (80036a0 <vPortSetupTimerInterrupt+0x44>)
 800367a:	3b01      	subs	r3, #1
 800367c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800367e:	4b04      	ldr	r3, [pc, #16]	; (8003690 <vPortSetupTimerInterrupt+0x34>)
 8003680:	2207      	movs	r2, #7
 8003682:	601a      	str	r2, [r3, #0]
}
 8003684:	bf00      	nop
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	e000e010 	.word	0xe000e010
 8003694:	e000e018 	.word	0xe000e018
 8003698:	20000000 	.word	0x20000000
 800369c:	10624dd3 	.word	0x10624dd3
 80036a0:	e000e014 	.word	0xe000e014

080036a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80036a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80036b4 <vPortEnableVFP+0x10>
 80036a8:	6801      	ldr	r1, [r0, #0]
 80036aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80036ae:	6001      	str	r1, [r0, #0]
 80036b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80036b2:	bf00      	nop
 80036b4:	e000ed88 	.word	0xe000ed88

080036b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80036b8:	b480      	push	{r7}
 80036ba:	b085      	sub	sp, #20
 80036bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80036be:	f3ef 8305 	mrs	r3, IPSR
 80036c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2b0f      	cmp	r3, #15
 80036c8:	d914      	bls.n	80036f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80036ca:	4a17      	ldr	r2, [pc, #92]	; (8003728 <vPortValidateInterruptPriority+0x70>)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	4413      	add	r3, r2
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80036d4:	4b15      	ldr	r3, [pc, #84]	; (800372c <vPortValidateInterruptPriority+0x74>)
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	7afa      	ldrb	r2, [r7, #11]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d20a      	bcs.n	80036f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80036de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e2:	f383 8811 	msr	BASEPRI, r3
 80036e6:	f3bf 8f6f 	isb	sy
 80036ea:	f3bf 8f4f 	dsb	sy
 80036ee:	607b      	str	r3, [r7, #4]
}
 80036f0:	bf00      	nop
 80036f2:	e7fe      	b.n	80036f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80036f4:	4b0e      	ldr	r3, [pc, #56]	; (8003730 <vPortValidateInterruptPriority+0x78>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80036fc:	4b0d      	ldr	r3, [pc, #52]	; (8003734 <vPortValidateInterruptPriority+0x7c>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	429a      	cmp	r2, r3
 8003702:	d90a      	bls.n	800371a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8003704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003708:	f383 8811 	msr	BASEPRI, r3
 800370c:	f3bf 8f6f 	isb	sy
 8003710:	f3bf 8f4f 	dsb	sy
 8003714:	603b      	str	r3, [r7, #0]
}
 8003716:	bf00      	nop
 8003718:	e7fe      	b.n	8003718 <vPortValidateInterruptPriority+0x60>
	}
 800371a:	bf00      	nop
 800371c:	3714      	adds	r7, #20
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	e000e3f0 	.word	0xe000e3f0
 800372c:	200003bc 	.word	0x200003bc
 8003730:	e000ed0c 	.word	0xe000ed0c
 8003734:	200003c0 	.word	0x200003c0

08003738 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b08a      	sub	sp, #40	; 0x28
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003740:	2300      	movs	r3, #0
 8003742:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003744:	f7fe ffe8 	bl	8002718 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003748:	4b5b      	ldr	r3, [pc, #364]	; (80038b8 <pvPortMalloc+0x180>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003750:	f000 f920 	bl	8003994 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003754:	4b59      	ldr	r3, [pc, #356]	; (80038bc <pvPortMalloc+0x184>)
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	4013      	ands	r3, r2
 800375c:	2b00      	cmp	r3, #0
 800375e:	f040 8093 	bne.w	8003888 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d01d      	beq.n	80037a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003768:	2208      	movs	r2, #8
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4413      	add	r3, r2
 800376e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f003 0307 	and.w	r3, r3, #7
 8003776:	2b00      	cmp	r3, #0
 8003778:	d014      	beq.n	80037a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f023 0307 	bic.w	r3, r3, #7
 8003780:	3308      	adds	r3, #8
 8003782:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f003 0307 	and.w	r3, r3, #7
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00a      	beq.n	80037a4 <pvPortMalloc+0x6c>
	__asm volatile
 800378e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003792:	f383 8811 	msr	BASEPRI, r3
 8003796:	f3bf 8f6f 	isb	sy
 800379a:	f3bf 8f4f 	dsb	sy
 800379e:	617b      	str	r3, [r7, #20]
}
 80037a0:	bf00      	nop
 80037a2:	e7fe      	b.n	80037a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d06e      	beq.n	8003888 <pvPortMalloc+0x150>
 80037aa:	4b45      	ldr	r3, [pc, #276]	; (80038c0 <pvPortMalloc+0x188>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d869      	bhi.n	8003888 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80037b4:	4b43      	ldr	r3, [pc, #268]	; (80038c4 <pvPortMalloc+0x18c>)
 80037b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80037b8:	4b42      	ldr	r3, [pc, #264]	; (80038c4 <pvPortMalloc+0x18c>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80037be:	e004      	b.n	80037ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80037c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80037c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80037ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d903      	bls.n	80037dc <pvPortMalloc+0xa4>
 80037d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d1f1      	bne.n	80037c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80037dc:	4b36      	ldr	r3, [pc, #216]	; (80038b8 <pvPortMalloc+0x180>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d050      	beq.n	8003888 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80037e6:	6a3b      	ldr	r3, [r7, #32]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2208      	movs	r2, #8
 80037ec:	4413      	add	r3, r2
 80037ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80037f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	6a3b      	ldr	r3, [r7, #32]
 80037f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80037f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fa:	685a      	ldr	r2, [r3, #4]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	1ad2      	subs	r2, r2, r3
 8003800:	2308      	movs	r3, #8
 8003802:	005b      	lsls	r3, r3, #1
 8003804:	429a      	cmp	r2, r3
 8003806:	d91f      	bls.n	8003848 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003808:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4413      	add	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	f003 0307 	and.w	r3, r3, #7
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00a      	beq.n	8003830 <pvPortMalloc+0xf8>
	__asm volatile
 800381a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800381e:	f383 8811 	msr	BASEPRI, r3
 8003822:	f3bf 8f6f 	isb	sy
 8003826:	f3bf 8f4f 	dsb	sy
 800382a:	613b      	str	r3, [r7, #16]
}
 800382c:	bf00      	nop
 800382e:	e7fe      	b.n	800382e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	1ad2      	subs	r2, r2, r3
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800383c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003842:	69b8      	ldr	r0, [r7, #24]
 8003844:	f000 f908 	bl	8003a58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003848:	4b1d      	ldr	r3, [pc, #116]	; (80038c0 <pvPortMalloc+0x188>)
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	4a1b      	ldr	r2, [pc, #108]	; (80038c0 <pvPortMalloc+0x188>)
 8003854:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003856:	4b1a      	ldr	r3, [pc, #104]	; (80038c0 <pvPortMalloc+0x188>)
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	4b1b      	ldr	r3, [pc, #108]	; (80038c8 <pvPortMalloc+0x190>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d203      	bcs.n	800386a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003862:	4b17      	ldr	r3, [pc, #92]	; (80038c0 <pvPortMalloc+0x188>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a18      	ldr	r2, [pc, #96]	; (80038c8 <pvPortMalloc+0x190>)
 8003868:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800386a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	4b13      	ldr	r3, [pc, #76]	; (80038bc <pvPortMalloc+0x184>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	431a      	orrs	r2, r3
 8003874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003876:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387a:	2200      	movs	r2, #0
 800387c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800387e:	4b13      	ldr	r3, [pc, #76]	; (80038cc <pvPortMalloc+0x194>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	3301      	adds	r3, #1
 8003884:	4a11      	ldr	r2, [pc, #68]	; (80038cc <pvPortMalloc+0x194>)
 8003886:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003888:	f7fe ff54 	bl	8002734 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	f003 0307 	and.w	r3, r3, #7
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00a      	beq.n	80038ac <pvPortMalloc+0x174>
	__asm volatile
 8003896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800389a:	f383 8811 	msr	BASEPRI, r3
 800389e:	f3bf 8f6f 	isb	sy
 80038a2:	f3bf 8f4f 	dsb	sy
 80038a6:	60fb      	str	r3, [r7, #12]
}
 80038a8:	bf00      	nop
 80038aa:	e7fe      	b.n	80038aa <pvPortMalloc+0x172>
	return pvReturn;
 80038ac:	69fb      	ldr	r3, [r7, #28]
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3728      	adds	r7, #40	; 0x28
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	20003fcc 	.word	0x20003fcc
 80038bc:	20003fe0 	.word	0x20003fe0
 80038c0:	20003fd0 	.word	0x20003fd0
 80038c4:	20003fc4 	.word	0x20003fc4
 80038c8:	20003fd4 	.word	0x20003fd4
 80038cc:	20003fd8 	.word	0x20003fd8

080038d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b086      	sub	sp, #24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d04d      	beq.n	800397e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80038e2:	2308      	movs	r3, #8
 80038e4:	425b      	negs	r3, r3
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	4413      	add	r3, r2
 80038ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	685a      	ldr	r2, [r3, #4]
 80038f4:	4b24      	ldr	r3, [pc, #144]	; (8003988 <vPortFree+0xb8>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4013      	ands	r3, r2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d10a      	bne.n	8003914 <vPortFree+0x44>
	__asm volatile
 80038fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003902:	f383 8811 	msr	BASEPRI, r3
 8003906:	f3bf 8f6f 	isb	sy
 800390a:	f3bf 8f4f 	dsb	sy
 800390e:	60fb      	str	r3, [r7, #12]
}
 8003910:	bf00      	nop
 8003912:	e7fe      	b.n	8003912 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00a      	beq.n	8003932 <vPortFree+0x62>
	__asm volatile
 800391c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003920:	f383 8811 	msr	BASEPRI, r3
 8003924:	f3bf 8f6f 	isb	sy
 8003928:	f3bf 8f4f 	dsb	sy
 800392c:	60bb      	str	r3, [r7, #8]
}
 800392e:	bf00      	nop
 8003930:	e7fe      	b.n	8003930 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	685a      	ldr	r2, [r3, #4]
 8003936:	4b14      	ldr	r3, [pc, #80]	; (8003988 <vPortFree+0xb8>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4013      	ands	r3, r2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d01e      	beq.n	800397e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d11a      	bne.n	800397e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	4b0e      	ldr	r3, [pc, #56]	; (8003988 <vPortFree+0xb8>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	43db      	mvns	r3, r3
 8003952:	401a      	ands	r2, r3
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003958:	f7fe fede 	bl	8002718 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	4b0a      	ldr	r3, [pc, #40]	; (800398c <vPortFree+0xbc>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4413      	add	r3, r2
 8003966:	4a09      	ldr	r2, [pc, #36]	; (800398c <vPortFree+0xbc>)
 8003968:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800396a:	6938      	ldr	r0, [r7, #16]
 800396c:	f000 f874 	bl	8003a58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003970:	4b07      	ldr	r3, [pc, #28]	; (8003990 <vPortFree+0xc0>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	3301      	adds	r3, #1
 8003976:	4a06      	ldr	r2, [pc, #24]	; (8003990 <vPortFree+0xc0>)
 8003978:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800397a:	f7fe fedb 	bl	8002734 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800397e:	bf00      	nop
 8003980:	3718      	adds	r7, #24
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	20003fe0 	.word	0x20003fe0
 800398c:	20003fd0 	.word	0x20003fd0
 8003990:	20003fdc 	.word	0x20003fdc

08003994 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800399a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800399e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80039a0:	4b27      	ldr	r3, [pc, #156]	; (8003a40 <prvHeapInit+0xac>)
 80039a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f003 0307 	and.w	r3, r3, #7
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00c      	beq.n	80039c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	3307      	adds	r3, #7
 80039b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f023 0307 	bic.w	r3, r3, #7
 80039ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80039bc:	68ba      	ldr	r2, [r7, #8]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	4a1f      	ldr	r2, [pc, #124]	; (8003a40 <prvHeapInit+0xac>)
 80039c4:	4413      	add	r3, r2
 80039c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80039cc:	4a1d      	ldr	r2, [pc, #116]	; (8003a44 <prvHeapInit+0xb0>)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80039d2:	4b1c      	ldr	r3, [pc, #112]	; (8003a44 <prvHeapInit+0xb0>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	68ba      	ldr	r2, [r7, #8]
 80039dc:	4413      	add	r3, r2
 80039de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80039e0:	2208      	movs	r2, #8
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	1a9b      	subs	r3, r3, r2
 80039e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f023 0307 	bic.w	r3, r3, #7
 80039ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	4a15      	ldr	r2, [pc, #84]	; (8003a48 <prvHeapInit+0xb4>)
 80039f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80039f6:	4b14      	ldr	r3, [pc, #80]	; (8003a48 <prvHeapInit+0xb4>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2200      	movs	r2, #0
 80039fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80039fe:	4b12      	ldr	r3, [pc, #72]	; (8003a48 <prvHeapInit+0xb4>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2200      	movs	r2, #0
 8003a04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	1ad2      	subs	r2, r2, r3
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003a14:	4b0c      	ldr	r3, [pc, #48]	; (8003a48 <prvHeapInit+0xb4>)
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	4a0a      	ldr	r2, [pc, #40]	; (8003a4c <prvHeapInit+0xb8>)
 8003a22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	4a09      	ldr	r2, [pc, #36]	; (8003a50 <prvHeapInit+0xbc>)
 8003a2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003a2c:	4b09      	ldr	r3, [pc, #36]	; (8003a54 <prvHeapInit+0xc0>)
 8003a2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003a32:	601a      	str	r2, [r3, #0]
}
 8003a34:	bf00      	nop
 8003a36:	3714      	adds	r7, #20
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr
 8003a40:	200003c4 	.word	0x200003c4
 8003a44:	20003fc4 	.word	0x20003fc4
 8003a48:	20003fcc 	.word	0x20003fcc
 8003a4c:	20003fd4 	.word	0x20003fd4
 8003a50:	20003fd0 	.word	0x20003fd0
 8003a54:	20003fe0 	.word	0x20003fe0

08003a58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b085      	sub	sp, #20
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003a60:	4b28      	ldr	r3, [pc, #160]	; (8003b04 <prvInsertBlockIntoFreeList+0xac>)
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	e002      	b.n	8003a6c <prvInsertBlockIntoFreeList+0x14>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	60fb      	str	r3, [r7, #12]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d8f7      	bhi.n	8003a66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	68ba      	ldr	r2, [r7, #8]
 8003a80:	4413      	add	r3, r2
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d108      	bne.n	8003a9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	685a      	ldr	r2, [r3, #4]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	441a      	add	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	68ba      	ldr	r2, [r7, #8]
 8003aa4:	441a      	add	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d118      	bne.n	8003ae0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	4b15      	ldr	r3, [pc, #84]	; (8003b08 <prvInsertBlockIntoFreeList+0xb0>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d00d      	beq.n	8003ad6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685a      	ldr	r2, [r3, #4]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	441a      	add	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	e008      	b.n	8003ae8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003ad6:	4b0c      	ldr	r3, [pc, #48]	; (8003b08 <prvInsertBlockIntoFreeList+0xb0>)
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	e003      	b.n	8003ae8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d002      	beq.n	8003af6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003af6:	bf00      	nop
 8003af8:	3714      	adds	r7, #20
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	20003fc4 	.word	0x20003fc4
 8003b08:	20003fcc 	.word	0x20003fcc

08003b0c <memset>:
 8003b0c:	4402      	add	r2, r0
 8003b0e:	4603      	mov	r3, r0
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d100      	bne.n	8003b16 <memset+0xa>
 8003b14:	4770      	bx	lr
 8003b16:	f803 1b01 	strb.w	r1, [r3], #1
 8003b1a:	e7f9      	b.n	8003b10 <memset+0x4>

08003b1c <__libc_init_array>:
 8003b1c:	b570      	push	{r4, r5, r6, lr}
 8003b1e:	4d0d      	ldr	r5, [pc, #52]	; (8003b54 <__libc_init_array+0x38>)
 8003b20:	4c0d      	ldr	r4, [pc, #52]	; (8003b58 <__libc_init_array+0x3c>)
 8003b22:	1b64      	subs	r4, r4, r5
 8003b24:	10a4      	asrs	r4, r4, #2
 8003b26:	2600      	movs	r6, #0
 8003b28:	42a6      	cmp	r6, r4
 8003b2a:	d109      	bne.n	8003b40 <__libc_init_array+0x24>
 8003b2c:	4d0b      	ldr	r5, [pc, #44]	; (8003b5c <__libc_init_array+0x40>)
 8003b2e:	4c0c      	ldr	r4, [pc, #48]	; (8003b60 <__libc_init_array+0x44>)
 8003b30:	f000 f826 	bl	8003b80 <_init>
 8003b34:	1b64      	subs	r4, r4, r5
 8003b36:	10a4      	asrs	r4, r4, #2
 8003b38:	2600      	movs	r6, #0
 8003b3a:	42a6      	cmp	r6, r4
 8003b3c:	d105      	bne.n	8003b4a <__libc_init_array+0x2e>
 8003b3e:	bd70      	pop	{r4, r5, r6, pc}
 8003b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b44:	4798      	blx	r3
 8003b46:	3601      	adds	r6, #1
 8003b48:	e7ee      	b.n	8003b28 <__libc_init_array+0xc>
 8003b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b4e:	4798      	blx	r3
 8003b50:	3601      	adds	r6, #1
 8003b52:	e7f2      	b.n	8003b3a <__libc_init_array+0x1e>
 8003b54:	08003c00 	.word	0x08003c00
 8003b58:	08003c00 	.word	0x08003c00
 8003b5c:	08003c00 	.word	0x08003c00
 8003b60:	08003c04 	.word	0x08003c04

08003b64 <memcpy>:
 8003b64:	440a      	add	r2, r1
 8003b66:	4291      	cmp	r1, r2
 8003b68:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b6c:	d100      	bne.n	8003b70 <memcpy+0xc>
 8003b6e:	4770      	bx	lr
 8003b70:	b510      	push	{r4, lr}
 8003b72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b7a:	4291      	cmp	r1, r2
 8003b7c:	d1f9      	bne.n	8003b72 <memcpy+0xe>
 8003b7e:	bd10      	pop	{r4, pc}

08003b80 <_init>:
 8003b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b82:	bf00      	nop
 8003b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b86:	bc08      	pop	{r3}
 8003b88:	469e      	mov	lr, r3
 8003b8a:	4770      	bx	lr

08003b8c <_fini>:
 8003b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b8e:	bf00      	nop
 8003b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b92:	bc08      	pop	{r3}
 8003b94:	469e      	mov	lr, r3
 8003b96:	4770      	bx	lr
