[2025-09-17 18:35:06] START suite=cs trace=cloud9_phase5_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2569363 heartbeat IPC: 3.892 cumulative IPC: 3.892 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4928817 heartbeat IPC: 4.238 cumulative IPC: 4.058 (Simulation time: 00 hr 01 min 07 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4928817 cumulative IPC: 4.058 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4928817 cumulative IPC: 4.058 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 66817327 heartbeat IPC: 0.1616 cumulative IPC: 0.1616 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 78272068 heartbeat IPC: 0.873 cumulative IPC: 0.2727 (Simulation time: 00 hr 07 min 13 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core2.trace.xz")
Heartbeat CPU 0 instructions: 50000006 cycles: 90505810 heartbeat IPC: 0.8174 cumulative IPC: 0.3506 (Simulation time: 00 hr 08 min 23 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 102058770 heartbeat IPC: 0.8656 cumulative IPC: 0.4118 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 119127333 heartbeat IPC: 0.5859 cumulative IPC: 0.4378 (Simulation time: 00 hr 11 min 09 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 152791774 heartbeat IPC: 0.297 cumulative IPC: 0.4058 (Simulation time: 00 hr 14 min 04 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 164425766 heartbeat IPC: 0.8596 cumulative IPC: 0.4389 (Simulation time: 00 hr 15 min 13 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000012 cycles: 176624330 heartbeat IPC: 0.8198 cumulative IPC: 0.4659 (Simulation time: 00 hr 16 min 22 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 188187890 heartbeat IPC: 0.8648 cumulative IPC: 0.4911 (Simulation time: 00 hr 17 min 33 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 220127737 cumulative IPC: 0.4543 (Simulation time: 00 hr 20 min 21 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 220127737 cumulative IPC: 0.4543 (Simulation time: 00 hr 20 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4543 instructions: 100000000 cycles: 220127737
CPU 0 Branch Prediction Accuracy: 99.68% MPKI: 0.0573 Average ROB Occupancy at Mispredict: 2.318e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00198
BRANCH_INDIRECT: 0.00273
BRANCH_CONDITIONAL: 0.05259
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 949162
LQ_STALL: 26588
SQ_STALL: 74969


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 125.732025
REPLAY_LOAD: 80.16882
NON_REPLAY_LOAD: 36.7644

== Total ==
ADDR_TRANS: 134659
REPLAY_LOAD: 160979
NON_REPLAY_LOAD: 653524

== Counts ==
ADDR_TRANS: 1071
REPLAY_LOAD: 2008
NON_REPLAY_LOAD: 17776

cpu0->cpu0_STLB TOTAL        ACCESS:     768514 HIT:     521009 MISS:     247505 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     768514 HIT:     521009 MISS:     247505 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 282.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1812148 HIT:     624560 MISS:    1187588 MSHR_MERGE:      18342
cpu0->cpu0_L2C LOAD         ACCESS:    1007873 HIT:     328897 MISS:     678976 MSHR_MERGE:       1054
cpu0->cpu0_L2C RFO          ACCESS:      55461 HIT:      10846 MISS:      44615 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     102031 HIT:      21918 MISS:      80113 MSHR_MERGE:      17288
cpu0->cpu0_L2C WRITE        ACCESS:     257883 HIT:     257037 MISS:        846 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     388900 HIT:       5862 MISS:     383038 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      71177 ISSUED:      71177 USEFUL:      19128 USELESS:      20917
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 104.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9026134 HIT:    8715341 MISS:     310793 MSHR_MERGE:      61620
cpu0->cpu0_L1I LOAD         ACCESS:    9026134 HIT:    8715341 MISS:     310793 MSHR_MERGE:      61620
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.79 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20158633 HIT:   18599839 MISS:    1558794 MSHR_MERGE:     324869
cpu0->cpu0_L1D LOAD         ACCESS:   12391501 HIT:   11470978 MISS:     920523 MSHR_MERGE:     161823
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     155746 HIT:     117270 MISS:      38476 MSHR_MERGE:       7612
cpu0->cpu0_L1D WRITE        ACCESS:    7105077 HIT:    6895030 MISS:     210047 MSHR_MERGE:     154586
cpu0->cpu0_L1D TRANSLATION  ACCESS:     506309 HIT:     116561 MISS:     389748 MSHR_MERGE:        848
cpu0->cpu0_L1D PREFETCH REQUESTED:     167527 ISSUED:     155746 USEFUL:      10456 USELESS:      19569
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 103.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7655464 HIT:    7390351 MISS:     265113 MSHR_MERGE:     122239
cpu0->cpu0_ITLB LOAD         ACCESS:    7655464 HIT:    7390351 MISS:     265113 MSHR_MERGE:     122239
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.395 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19029142 HIT:   18250032 MISS:     779110 MSHR_MERGE:     153470
cpu0->cpu0_DTLB LOAD         ACCESS:   19029142 HIT:   18250032 MISS:     779110 MSHR_MERGE:     153470
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 115.2 cycles
cpu0->LLC TOTAL        ACCESS:    1394599 HIT:     294125 MISS:    1100474 MSHR_MERGE:        417
cpu0->LLC LOAD         ACCESS:     677922 HIT:      42022 MISS:     635900 MSHR_MERGE:         60
cpu0->LLC RFO          ACCESS:      44615 HIT:       3589 MISS:      41026 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      62825 HIT:       2875 MISS:      59950 MSHR_MERGE:        357
cpu0->LLC WRITE        ACCESS:     226199 HIT:     225652 MISS:        547 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     383038 HIT:      19987 MISS:     363051 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 95.49 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7683
  ROW_BUFFER_MISS:    1091814
  AVG DBUS CONGESTED CYCLE: 7.51
Channel 0 WQ ROW_BUFFER_HIT:      53370
  ROW_BUFFER_MISS:     167825
  FULL:          0
Channel 0 REFRESHES ISSUED:      18344

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       241516        38716        23896       102327
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           45         1033         5164       231275
  STLB miss resolved @ L2C                0          165          619         1430         7310
  STLB miss resolved @ LLC                0           64          679         4640        16488
  STLB miss resolved @ MEM                0          128         2639        15483       356744

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             237154         5829        19522           53          357
---------------------------------------------------------------
  STLB miss resolved @ L1D               10            0            0           17          215
  STLB miss resolved @ L2C                0            1            2            2           16
  STLB miss resolved @ LLC               22            0            2           34           62
  STLB miss resolved @ MEM               46            8            6           45          960
[2025-09-17 18:55:28] END   suite=cs trace=cloud9_phase5_core2 (rc=0)
