Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Thu Dec 12 10:51:24 2024
| Host         : LEPHUCUONG-6A1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vending_machiness2_timing_summary_routed.rpt -pb vending_machiness2_timing_summary_routed.pb -rpx vending_machiness2_timing_summary_routed.rpx -warn_on_violation
| Design       : vending_machiness2
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  350         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (350)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (811)
5. checking no_input_delay (13)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (350)
--------------------------
 There are 350 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (811)
--------------------------------------------------
 There are 811 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  841          inf        0.000                      0                  841           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           841 Endpoints
Min Delay           841 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_admin
                            (input port)
  Destination:            state_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.435ns  (logic 2.274ns (19.889%)  route 9.161ns (80.111%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  switch_admin (IN)
                         net (fo=0)                   0.000     0.000    switch_admin
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  switch_admin_IBUF_inst/O
                         net (fo=10, routed)          5.106     6.648    switch_admin_IBUF
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.152     6.800 r  state[4]_i_4/O
                         net (fo=4, routed)           1.129     7.929    state[4]_i_4_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.332     8.261 r  state[13]_i_17/O
                         net (fo=1, routed)           0.475     8.736    state[13]_i_17_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.860 r  state[13]_i_7/O
                         net (fo=1, routed)           0.986     9.846    state[13]_i_7_n_0
    SLICE_X87Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.970 r  state[13]_i_1/O
                         net (fo=14, routed)          1.465    11.435    state
    SLICE_X86Y42         FDRE                                         r  state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_admin
                            (input port)
  Destination:            state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.303ns  (logic 2.274ns (20.121%)  route 9.029ns (79.879%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  switch_admin (IN)
                         net (fo=0)                   0.000     0.000    switch_admin
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  switch_admin_IBUF_inst/O
                         net (fo=10, routed)          5.106     6.648    switch_admin_IBUF
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.152     6.800 r  state[4]_i_4/O
                         net (fo=4, routed)           1.129     7.929    state[4]_i_4_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.332     8.261 r  state[13]_i_17/O
                         net (fo=1, routed)           0.475     8.736    state[13]_i_17_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.860 r  state[13]_i_7/O
                         net (fo=1, routed)           0.986     9.846    state[13]_i_7_n_0
    SLICE_X87Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.970 r  state[13]_i_1/O
                         net (fo=14, routed)          1.333    11.303    state
    SLICE_X88Y42         FDRE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_admin
                            (input port)
  Destination:            state_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.153ns  (logic 2.274ns (20.391%)  route 8.879ns (79.609%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  switch_admin (IN)
                         net (fo=0)                   0.000     0.000    switch_admin
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  switch_admin_IBUF_inst/O
                         net (fo=10, routed)          5.106     6.648    switch_admin_IBUF
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.152     6.800 r  state[4]_i_4/O
                         net (fo=4, routed)           1.129     7.929    state[4]_i_4_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.332     8.261 r  state[13]_i_17/O
                         net (fo=1, routed)           0.475     8.736    state[13]_i_17_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.860 r  state[13]_i_7/O
                         net (fo=1, routed)           0.986     9.846    state[13]_i_7_n_0
    SLICE_X87Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.970 r  state[13]_i_1/O
                         net (fo=14, routed)          1.184    11.153    state
    SLICE_X88Y43         FDRE                                         r  state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_admin
                            (input port)
  Destination:            state_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.038ns  (logic 2.274ns (20.603%)  route 8.764ns (79.397%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  switch_admin (IN)
                         net (fo=0)                   0.000     0.000    switch_admin
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  switch_admin_IBUF_inst/O
                         net (fo=10, routed)          5.106     6.648    switch_admin_IBUF
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.152     6.800 r  state[4]_i_4/O
                         net (fo=4, routed)           1.129     7.929    state[4]_i_4_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.332     8.261 r  state[13]_i_17/O
                         net (fo=1, routed)           0.475     8.736    state[13]_i_17_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.860 r  state[13]_i_7/O
                         net (fo=1, routed)           0.986     9.846    state[13]_i_7_n_0
    SLICE_X87Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.970 r  state[13]_i_1/O
                         net (fo=14, routed)          1.069    11.038    state
    SLICE_X89Y45         FDRE                                         r  state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_admin
                            (input port)
  Destination:            state_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.038ns  (logic 2.274ns (20.603%)  route 8.764ns (79.397%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  switch_admin (IN)
                         net (fo=0)                   0.000     0.000    switch_admin
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  switch_admin_IBUF_inst/O
                         net (fo=10, routed)          5.106     6.648    switch_admin_IBUF
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.152     6.800 r  state[4]_i_4/O
                         net (fo=4, routed)           1.129     7.929    state[4]_i_4_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.332     8.261 r  state[13]_i_17/O
                         net (fo=1, routed)           0.475     8.736    state[13]_i_17_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.860 r  state[13]_i_7/O
                         net (fo=1, routed)           0.986     9.846    state[13]_i_7_n_0
    SLICE_X87Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.970 r  state[13]_i_1/O
                         net (fo=14, routed)          1.069    11.038    state
    SLICE_X89Y45         FDRE                                         r  state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_admin
                            (input port)
  Destination:            state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.038ns  (logic 2.274ns (20.603%)  route 8.764ns (79.397%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  switch_admin (IN)
                         net (fo=0)                   0.000     0.000    switch_admin
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  switch_admin_IBUF_inst/O
                         net (fo=10, routed)          5.106     6.648    switch_admin_IBUF
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.152     6.800 r  state[4]_i_4/O
                         net (fo=4, routed)           1.129     7.929    state[4]_i_4_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.332     8.261 r  state[13]_i_17/O
                         net (fo=1, routed)           0.475     8.736    state[13]_i_17_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.860 r  state[13]_i_7/O
                         net (fo=1, routed)           0.986     9.846    state[13]_i_7_n_0
    SLICE_X87Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.970 r  state[13]_i_1/O
                         net (fo=14, routed)          1.069    11.038    state
    SLICE_X89Y45         FDRE                                         r  state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_admin
                            (input port)
  Destination:            state_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.038ns  (logic 2.274ns (20.603%)  route 8.764ns (79.397%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  switch_admin (IN)
                         net (fo=0)                   0.000     0.000    switch_admin
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  switch_admin_IBUF_inst/O
                         net (fo=10, routed)          5.106     6.648    switch_admin_IBUF
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.152     6.800 r  state[4]_i_4/O
                         net (fo=4, routed)           1.129     7.929    state[4]_i_4_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.332     8.261 r  state[13]_i_17/O
                         net (fo=1, routed)           0.475     8.736    state[13]_i_17_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.860 r  state[13]_i_7/O
                         net (fo=1, routed)           0.986     9.846    state[13]_i_7_n_0
    SLICE_X87Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.970 r  state[13]_i_1/O
                         net (fo=14, routed)          1.069    11.038    state
    SLICE_X89Y45         FDRE                                         r  state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_admin
                            (input port)
  Destination:            state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.849ns  (logic 2.274ns (20.963%)  route 8.575ns (79.037%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  switch_admin (IN)
                         net (fo=0)                   0.000     0.000    switch_admin
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  switch_admin_IBUF_inst/O
                         net (fo=10, routed)          5.106     6.648    switch_admin_IBUF
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.152     6.800 r  state[4]_i_4/O
                         net (fo=4, routed)           1.129     7.929    state[4]_i_4_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.332     8.261 r  state[13]_i_17/O
                         net (fo=1, routed)           0.475     8.736    state[13]_i_17_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.860 r  state[13]_i_7/O
                         net (fo=1, routed)           0.986     9.846    state[13]_i_7_n_0
    SLICE_X87Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.970 r  state[13]_i_1/O
                         net (fo=14, routed)          0.880    10.849    state
    SLICE_X88Y45         FDRE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_admin
                            (input port)
  Destination:            state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.739ns  (logic 2.274ns (21.177%)  route 8.465ns (78.823%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  switch_admin (IN)
                         net (fo=0)                   0.000     0.000    switch_admin
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  switch_admin_IBUF_inst/O
                         net (fo=10, routed)          5.106     6.648    switch_admin_IBUF
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.152     6.800 r  state[4]_i_4/O
                         net (fo=4, routed)           1.129     7.929    state[4]_i_4_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.332     8.261 r  state[13]_i_17/O
                         net (fo=1, routed)           0.475     8.736    state[13]_i_17_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.860 r  state[13]_i_7/O
                         net (fo=1, routed)           0.986     9.846    state[13]_i_7_n_0
    SLICE_X87Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.970 r  state[13]_i_1/O
                         net (fo=14, routed)          0.770    10.739    state
    SLICE_X87Y45         FDRE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_admin
                            (input port)
  Destination:            state_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.565ns  (logic 2.274ns (21.526%)  route 8.291ns (78.474%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  switch_admin (IN)
                         net (fo=0)                   0.000     0.000    switch_admin
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  switch_admin_IBUF_inst/O
                         net (fo=10, routed)          5.106     6.648    switch_admin_IBUF
    SLICE_X88Y45         LUT3 (Prop_lut3_I2_O)        0.152     6.800 r  state[4]_i_4/O
                         net (fo=4, routed)           1.129     7.929    state[4]_i_4_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.332     8.261 r  state[13]_i_17/O
                         net (fo=1, routed)           0.475     8.736    state[13]_i_17_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.860 r  state[13]_i_7/O
                         net (fo=1, routed)           0.986     9.846    state[13]_i_7_n_0
    SLICE_X87Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.970 r  state[13]_i_1/O
                         net (fo=14, routed)          0.596    10.565    state
    SLICE_X85Y45         FDRE                                         r  state_reg[13]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 new_price_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            product_price_reg_r2_0_7_0_4/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y47         FDRE                         0.000     0.000 r  new_price_reg[4]/C
    SLICE_X83Y47         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  new_price_reg[4]/Q
                         net (fo=8, routed)           0.075     0.203    product_price_reg_r2_0_7_0_4/DIC0
    SLICE_X82Y47         RAMD32                                       r  product_price_reg_r2_0_7_0_4/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 new_price_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            product_price_reg_r2_0_7_0_4/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y47         FDRE                         0.000     0.000 r  new_price_reg[0]/C
    SLICE_X83Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  new_price_reg[0]/Q
                         net (fo=4, routed)           0.068     0.209    product_price_reg_r2_0_7_0_4/DIA0
    SLICE_X82Y47         RAMD32                                       r  product_price_reg_r2_0_7_0_4/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 payment/remaining_money_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y43         FDRE                         0.000     0.000 r  payment/remaining_money_reg[5]/C
    SLICE_X83Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  payment/remaining_money_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    remaining_money[5]
    SLICE_X82Y42         FDRE                                         r  change_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 payment/remaining_money_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y43         FDRE                         0.000     0.000 r  payment/remaining_money_reg[6]/C
    SLICE_X83Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  payment/remaining_money_reg[6]/Q
                         net (fo=1, routed)           0.110     0.251    remaining_money[6]
    SLICE_X82Y42         FDRE                                         r  change_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 payment/remaining_money_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y43         FDRE                         0.000     0.000 r  payment/remaining_money_reg[7]/C
    SLICE_X83Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  payment/remaining_money_reg[7]/Q
                         net (fo=1, routed)           0.110     0.251    remaining_money[7]
    SLICE_X82Y42         FDRE                                         r  change_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 insert_price_admin/new_price_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            new_price_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y48         FDRE                         0.000     0.000 r  insert_price_admin/new_price_reg[2]/C
    SLICE_X83Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  insert_price_admin/new_price_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    admin_price[2]
    SLICE_X83Y47         FDRE                                         r  new_price_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 insert_money/user_money_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_money_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE                         0.000     0.000 r  insert_money/user_money_reg[5]/C
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  insert_money/user_money_reg[5]/Q
                         net (fo=1, routed)           0.117     0.258    user_money[5]
    SLICE_X82Y49         FDRE                                         r  total_money_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 new_price_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            product_price_reg_r2_0_7_0_4/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y47         FDRE                         0.000     0.000 r  new_price_reg[3]/C
    SLICE_X83Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  new_price_reg[3]/Q
                         net (fo=8, routed)           0.122     0.263    product_price_reg_r2_0_7_0_4/DIB1
    SLICE_X82Y47         RAMD32                                       r  product_price_reg_r2_0_7_0_4/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 insert_money/user_money_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_money_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.341%)  route 0.128ns (47.659%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDRE                         0.000     0.000 r  insert_money/user_money_reg[4]/C
    SLICE_X80Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  insert_money/user_money_reg[4]/Q
                         net (fo=1, routed)           0.128     0.269    user_money[4]
    SLICE_X79Y48         FDRE                                         r  total_money_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 new_price_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            product_price_reg_r1_0_7_0_4/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.870%)  route 0.131ns (48.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y47         FDRE                         0.000     0.000 r  new_price_reg[0]/C
    SLICE_X83Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  new_price_reg[0]/Q
                         net (fo=4, routed)           0.131     0.272    product_price_reg_r1_0_7_0_4/DIA0
    SLICE_X82Y46         RAMD32                                       r  product_price_reg_r1_0_7_0_4/RAMA/I
  -------------------------------------------------------------------    -------------------





