<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>display-demo: include/regs/xmega_tc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>include/regs/xmega_tc.h File Reference</h1>
<p>XMEGA Timer/Counter register definitions.  
<a href="#_details">More...</a></p>
<code>#include &lt;<a class="el" href="cpu_2xmega_2include_2cpu_2io_8h_source.html">io.h</a>&gt;</code><br/>

<p><a href="xmega__tc_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp665a126a077bee4fbd71ca638bc0a265"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gadf334b589b4cc575c159ac3337363fb8">TC_CTRLA</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register A.  <a href="group__xmega__tc__regs__group.html#gadf334b589b4cc575c159ac3337363fb8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gadad87957cef2164831dc3abe02cd2cc3">TC_CTRLB</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register B.  <a href="group__xmega__tc__regs__group.html#gadad87957cef2164831dc3abe02cd2cc3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga559e8c876715991b7c966808878fc676">TC_CTRLC</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register C.  <a href="group__xmega__tc__regs__group.html#ga559e8c876715991b7c966808878fc676"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga2c801f9c15b5f01cc488ec8a67a51a79">TC_CTRLD</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register D.  <a href="group__xmega__tc__regs__group.html#ga2c801f9c15b5f01cc488ec8a67a51a79"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga264110af5d1174d398cd1a0492ba6d43">TC_CTRLE</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register E.  <a href="group__xmega__tc__regs__group.html#ga264110af5d1174d398cd1a0492ba6d43"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gac3be28924f7898741e67bb6818509dc5">TC_INTCTRLA</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Enable Register A.  <a href="group__xmega__tc__regs__group.html#gac3be28924f7898741e67bb6818509dc5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga548b31380e28c8754188251d1f5991ae">TC_INTCTRLB</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Enable Register B.  <a href="group__xmega__tc__regs__group.html#ga548b31380e28c8754188251d1f5991ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gae2fd13b74f7a224dbd6b91db3960b84b">TC_CTRLFCRL</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register F Clear.  <a href="group__xmega__tc__regs__group.html#gae2fd13b74f7a224dbd6b91db3960b84b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga6bc05b9201d4b99f634da3dfc9820657">TC_CTRLFSET</a>&nbsp;&nbsp;&nbsp;0x09</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register F Set.  <a href="group__xmega__tc__regs__group.html#ga6bc05b9201d4b99f634da3dfc9820657"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga8f3b82fb8e6dfb694c5058dcaa879830">TC_CTRLGCLR</a>&nbsp;&nbsp;&nbsp;0x0a</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register G Clear.  <a href="group__xmega__tc__regs__group.html#ga8f3b82fb8e6dfb694c5058dcaa879830"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga3087148a41d6ceb78cc4a3bc5c222884">TC_CTRLGSET</a>&nbsp;&nbsp;&nbsp;0x0b</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register G Set.  <a href="group__xmega__tc__regs__group.html#ga3087148a41d6ceb78cc4a3bc5c222884"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaf5fca1e876947cb52b45d07c8911419a">TC_INTFLAGS</a>&nbsp;&nbsp;&nbsp;0x0c</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Flag Register.  <a href="group__xmega__tc__regs__group.html#gaf5fca1e876947cb52b45d07c8911419a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga8b9a61fa5a21b823ca6fb8bd26f86f1c">TC_TEMP</a>&nbsp;&nbsp;&nbsp;0x0f</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Temporary Register for 16-bit Access.  <a href="group__xmega__tc__regs__group.html#ga8b9a61fa5a21b823ca6fb8bd26f86f1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga207e5308c491fdd200fd91b478f7172d">TC_CNTL</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter Register H.  <a href="group__xmega__tc__regs__group.html#ga207e5308c491fdd200fd91b478f7172d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gae2c4c7062fa0348b04ded0fcd5201e91">TC_CNTH</a>&nbsp;&nbsp;&nbsp;0x21</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter Register L.  <a href="group__xmega__tc__regs__group.html#gae2c4c7062fa0348b04ded0fcd5201e91"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga8f6b84f3965425a9a3bcecfebb27d943">TC_PERL</a>&nbsp;&nbsp;&nbsp;0x26</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Period Register H.  <a href="group__xmega__tc__regs__group.html#ga8f6b84f3965425a9a3bcecfebb27d943"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gadb6bc6edfa7a1c987c5ade76ead4e9e5">TC_PERH</a>&nbsp;&nbsp;&nbsp;0x27</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Period Register L.  <a href="group__xmega__tc__regs__group.html#gadb6bc6edfa7a1c987c5ade76ead4e9e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga681f634cabcad740a9b9d27c57453eac">TC_CCAL</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture Register A L.  <a href="group__xmega__tc__regs__group.html#ga681f634cabcad740a9b9d27c57453eac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga5a335bef6c0a498bfeec49da1b165c9d">TC_CCAH</a>&nbsp;&nbsp;&nbsp;0x29</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture Register A H.  <a href="group__xmega__tc__regs__group.html#ga5a335bef6c0a498bfeec49da1b165c9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga004dd86f3c935b898ebbd826907b7ac3">TC_CCBL</a>&nbsp;&nbsp;&nbsp;0x2a</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture Register B L.  <a href="group__xmega__tc__regs__group.html#ga004dd86f3c935b898ebbd826907b7ac3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga11efe42c8517475672e287f844aa63f0">TC_CCBH</a>&nbsp;&nbsp;&nbsp;0x2b</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture Register B H.  <a href="group__xmega__tc__regs__group.html#ga11efe42c8517475672e287f844aa63f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga8829e0ac8b9c9da1524f6e2d605f472e">TC_CCCL</a>&nbsp;&nbsp;&nbsp;0x2c</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture Register C L.  <a href="group__xmega__tc__regs__group.html#ga8829e0ac8b9c9da1524f6e2d605f472e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gad464b5875bbb82e5885cd544360d18d4">TC_CCCH</a>&nbsp;&nbsp;&nbsp;0x2d</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture Register C H.  <a href="group__xmega__tc__regs__group.html#gad464b5875bbb82e5885cd544360d18d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga33b8003d36c309ec127e5472f5004ffb">TC_CCDL</a>&nbsp;&nbsp;&nbsp;0x2e</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture Register D L.  <a href="group__xmega__tc__regs__group.html#ga33b8003d36c309ec127e5472f5004ffb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga47fc764712229422d2f5c5e62d80cbcb">TC_CCDH</a>&nbsp;&nbsp;&nbsp;0x2f</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture Register D H.  <a href="group__xmega__tc__regs__group.html#ga47fc764712229422d2f5c5e62d80cbcb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gad0be5f56af0f140150a9d85cd91cf87f">TC_PERBUFL</a>&nbsp;&nbsp;&nbsp;0x36</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/Counter Period Buffer L.  <a href="group__xmega__tc__regs__group.html#gad0be5f56af0f140150a9d85cd91cf87f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga9705233c1c9f911f4baa6f4d028d0f83">TC_PERBUFH</a>&nbsp;&nbsp;&nbsp;0x37</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/Counter Period Buffer H.  <a href="group__xmega__tc__regs__group.html#ga9705233c1c9f911f4baa6f4d028d0f83"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaaac6345b7553d40b55b92a11664b6ff9">TC_CCABUFL</a>&nbsp;&nbsp;&nbsp;0x38</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture A Buffer Register L.  <a href="group__xmega__tc__regs__group.html#gaaac6345b7553d40b55b92a11664b6ff9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaec31b862897cd871d7950e02fce287d2">TC_CCABUFH</a>&nbsp;&nbsp;&nbsp;0x39</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture A Buffer Register H.  <a href="group__xmega__tc__regs__group.html#gaec31b862897cd871d7950e02fce287d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga59313c53e5ffb883a136789b96515c6a">TC_CCBBUFL</a>&nbsp;&nbsp;&nbsp;0x3a</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture B Buffer Register L.  <a href="group__xmega__tc__regs__group.html#ga59313c53e5ffb883a136789b96515c6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaad3d22009274b163f32e92b1d86f0e14">TC_CCBBUFH</a>&nbsp;&nbsp;&nbsp;0x3b</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture B Buffer Register H.  <a href="group__xmega__tc__regs__group.html#gaad3d22009274b163f32e92b1d86f0e14"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga557d901b4329d715aa557551ac52dae2">TC_CCCBUFL</a>&nbsp;&nbsp;&nbsp;0x3c</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture C Buffer Register L.  <a href="group__xmega__tc__regs__group.html#ga557d901b4329d715aa557551ac52dae2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga9178399b6cc09168af4b5c42999bf482">TC_CCCBUFH</a>&nbsp;&nbsp;&nbsp;0x3d</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture C Buffer Register H.  <a href="group__xmega__tc__regs__group.html#ga9178399b6cc09168af4b5c42999bf482"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gad129504657d37b4c32f56745ca34b9fd">TC_CCDBUFL</a>&nbsp;&nbsp;&nbsp;0x3e</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture D Buffer Register L.  <a href="group__xmega__tc__regs__group.html#gad129504657d37b4c32f56745ca34b9fd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gab89b662f562f1365276ab5c6599419c2">TC_CCDBUFH</a>&nbsp;&nbsp;&nbsp;0x3f</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture D Buffer Register H.  <a href="group__xmega__tc__regs__group.html#gab89b662f562f1365276ab5c6599419c2"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLA register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp0932bcc555c163e99c3dba474c0f313e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gacdf9d99ea2958b100f6998e5df00bc63">TC_CTRLA_CLKSEL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Select.  <a href="group__xmega__tc__regs__group.html#gacdf9d99ea2958b100f6998e5df00bc63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaa859e6dc314e703e4b574fcc05a9b302">TC_CTRLA_CLKSEL_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Select.  <a href="group__xmega__tc__regs__group.html#gaa859e6dc314e703e4b574fcc05a9b302"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLB register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpaab21f170fd85a2cba3e98a32d569ae8"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gad585c29ad36e70ec0b9b539260f77e31">TC_CTRLB_WGMODE_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Waveform Generation Mode.  <a href="group__xmega__tc__regs__group.html#gad585c29ad36e70ec0b9b539260f77e31"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gac30e6edcbe8373ec01e9bc71d61b1ef1">TC_CTRLB_WGMODE_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Waveform Generation Mode.  <a href="group__xmega__tc__regs__group.html#gac30e6edcbe8373ec01e9bc71d61b1ef1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga28a22b1a5033458e62b73eb3b39e071e">TC_CTRLB_CCAEN_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture A Enable.  <a href="group__xmega__tc__regs__group.html#ga28a22b1a5033458e62b73eb3b39e071e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gad73e68f39c6c30dd0a11f2d295342b6a">TC_CTRLB_CCBEN_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture B Enable.  <a href="group__xmega__tc__regs__group.html#gad73e68f39c6c30dd0a11f2d295342b6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga0de3bc3d71ac5bad1d1567275a61ce3e">TC_CTRLB_CCCEN_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture C Enable.  <a href="group__xmega__tc__regs__group.html#ga0de3bc3d71ac5bad1d1567275a61ce3e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga43da4eec0ba0b657f9e14bda98fd4338">TC_CTRLB_CCDEN_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture D Enable.  <a href="group__xmega__tc__regs__group.html#ga43da4eec0ba0b657f9e14bda98fd4338"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLC register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4afc9bbca2c8031eafbebda137a6283f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga95a5ed92dc081bc70cd109cce0a39590">TC_CTRLC_CMPA_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare Output Value A.  <a href="group__xmega__tc__regs__group.html#ga95a5ed92dc081bc70cd109cce0a39590"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga770e29ee3886e1bd0d580f5ef7a9c297">TC_CTRLC_CMPB_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare Output Value B.  <a href="group__xmega__tc__regs__group.html#ga770e29ee3886e1bd0d580f5ef7a9c297"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga671aae6845ff489ed73dac42c6a05f01">TC_CTRLC_CMPC_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare Output Value C.  <a href="group__xmega__tc__regs__group.html#ga671aae6845ff489ed73dac42c6a05f01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga27936a470d7383a16f4565f8f1f5547c">TC_CTRLC_CMPD_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare Output Value D.  <a href="group__xmega__tc__regs__group.html#ga27936a470d7383a16f4565f8f1f5547c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLD register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp121db8b72bb700bcf9a246e9fb3f21e9"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaa635bfb85b161606289e1c0ab7a44d4a">TC_CTRLD_EVSEL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Source Select.  <a href="group__xmega__tc__regs__group.html#gaa635bfb85b161606289e1c0ab7a44d4a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga0751b36771f118ca782d0dff634095e0">TC_CTRLD_EVSEL_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Source Select.  <a href="group__xmega__tc__regs__group.html#ga0751b36771f118ca782d0dff634095e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga0f9e9d9ed608669a9826f789f15e3b87">TC_CTRLD_EVDLY_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer Delay Event.  <a href="group__xmega__tc__regs__group.html#ga0f9e9d9ed608669a9826f789f15e3b87"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaf18cad4b52bf4053cc30f21d0006b252">TC_CTRLD_EVACT_START</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Action.  <a href="group__xmega__tc__regs__group.html#gaf18cad4b52bf4053cc30f21d0006b252"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gadbde0bb78a2619741074504f60b80abd">TC_CTRLD_EVACT_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Action.  <a href="group__xmega__tc__regs__group.html#gadbde0bb78a2619741074504f60b80abd"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLE register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc3a1afa92f22ca4a46d9b13bbf5d25ce"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga7cc08cc05bb205c2cb41d4da3045481e">TC_CTRLE_BYTEM_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte Mode.  <a href="group__xmega__tc__regs__group.html#ga7cc08cc05bb205c2cb41d4da3045481e"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">INTCTRLA register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4f8b7997f526b810d1ee2f0e3956ba6b"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gac590dfe6044789aab73f781b107226ed">TC_INTCTRLA_OVFINTLVL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer Overflow/Underflow Interrupt Level.  <a href="group__xmega__tc__regs__group.html#gac590dfe6044789aab73f781b107226ed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaa396cf066bbef7c78fbd5428bc4f58bf">TC_INTCTRLA_OVFINTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer Overflow/Underflow Interrupt Level.  <a href="group__xmega__tc__regs__group.html#gaa396cf066bbef7c78fbd5428bc4f58bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gac7b0f7126d110175ba4827e0dcf7686e">TC_INTCTRLA_ERRINTLVL_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer Error Interrupt Level.  <a href="group__xmega__tc__regs__group.html#gac7b0f7126d110175ba4827e0dcf7686e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga5fcc921c2c8e4857571a5e2b72165b0b">TC_INTCTRLA_ERRINTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer Error Interrupt Level.  <a href="group__xmega__tc__regs__group.html#ga5fcc921c2c8e4857571a5e2b72165b0b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">INTCTRLB register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf2106d8867554380a91e1d6ba697098d"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga295a4a35536ae3e44cd3a339a0c8b7a5">TC_INTCTRLB_CCAINTLVL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture A Interrupt Level.  <a href="group__xmega__tc__regs__group.html#ga295a4a35536ae3e44cd3a339a0c8b7a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga1d93060712ff2e7c358ec4082c4e7997">TC_INTCTRLB_CCAINTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture A Interrupt Level.  <a href="group__xmega__tc__regs__group.html#ga1d93060712ff2e7c358ec4082c4e7997"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga664ff821630c94b3cec79d3de89f78a6">TC_INTCTRLB_CCBINTLVL_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture B Interrupt Level.  <a href="group__xmega__tc__regs__group.html#ga664ff821630c94b3cec79d3de89f78a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gac983ee5a1a9811f625749b088c024320">TC_INTCTRLB_CCBINTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture B Interrupt Level.  <a href="group__xmega__tc__regs__group.html#gac983ee5a1a9811f625749b088c024320"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga76045f8f8f3aadae5facf6d18754996a">TC_INTCTRLB_CCCINTLVL_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture C Interrupt Level.  <a href="group__xmega__tc__regs__group.html#ga76045f8f8f3aadae5facf6d18754996a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gab285f0bb24ee93ebb695b4342320c9dd">TC_INTCTRLB_CCCINTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture C Interrupt Level.  <a href="group__xmega__tc__regs__group.html#gab285f0bb24ee93ebb695b4342320c9dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga796a2e1776b2038423a55e7c0b7557d8">TC_INTCTRLB_CCDINTLVL_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture D Interrupt Level.  <a href="group__xmega__tc__regs__group.html#ga796a2e1776b2038423a55e7c0b7557d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga97cd86a731ec9313a6060b91eec7109f">TC_INTCTRLB_CCDINTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture D Interrupt Level.  <a href="group__xmega__tc__regs__group.html#ga97cd86a731ec9313a6060b91eec7109f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLFCLR and CTRLCSET register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp09a61bdbeb42ae99835aa850e0b64fb2"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga5de8338c537b4891b7358d45deb3cc50">TC_DIR_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter Direction.  <a href="group__xmega__tc__regs__group.html#ga5de8338c537b4891b7358d45deb3cc50"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga905dc26faff876a1ea089e1a924c08a2">TC_LUPD_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lock Update.  <a href="group__xmega__tc__regs__group.html#ga905dc26faff876a1ea089e1a924c08a2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaa979f74e74e30b09caf555406ed78059">TC_CMD_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/Counter Command.  <a href="group__xmega__tc__regs__group.html#gaa979f74e74e30b09caf555406ed78059"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga2e92f23d3df0b449c6470f165469deab">TC_CMD_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/Counter Command.  <a href="group__xmega__tc__regs__group.html#ga2e92f23d3df0b449c6470f165469deab"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLGCLR and CTRLGSET register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpaeece9445887abb670002f9c36565540"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga132194354728414e13dcf190bb1aea9e">TC_PERBV_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Period Buffer Valid.  <a href="group__xmega__tc__regs__group.html#ga132194354728414e13dcf190bb1aea9e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga65636166363ffe0c63c3273da0d82e3a">TC_CCABV_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture A Buffer Valid.  <a href="group__xmega__tc__regs__group.html#ga65636166363ffe0c63c3273da0d82e3a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga5c0be6b685f0d265597a8ddc0617e6be">TC_CCBBV_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture B Buffer Valid.  <a href="group__xmega__tc__regs__group.html#ga5c0be6b685f0d265597a8ddc0617e6be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga550e9bef81a4a50ee099d05715745d69">TC_CCCBV_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture C Buffer Valid.  <a href="group__xmega__tc__regs__group.html#ga550e9bef81a4a50ee099d05715745d69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga7ffda544b660c88c4432d0a855aa70c1">TC_CCDBV_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare or Capture D Buffer Valid.  <a href="group__xmega__tc__regs__group.html#ga7ffda544b660c88c4432d0a855aa70c1"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">INTFLAGS register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp55e58b6937730338e2b0b621bf237233"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga096238051fedafa7c7f5d09164e2bce5"></a><!-- doxytag: member="xmega_tc.h::TC_INTFLAGS_OVFIF_BIT" ref="ga096238051fedafa7c7f5d09164e2bce5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TC_INTFLAGS_OVFIF_BIT</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga634dcee6331ecb91860765cf5b053a0e"></a><!-- doxytag: member="xmega_tc.h::TC_INTFLAGS_ERRIF_BIT" ref="ga634dcee6331ecb91860765cf5b053a0e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TC_INTFLAGS_ERRIF_BIT</b>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga850e89e754e29be33009b4925fd6c08f"></a><!-- doxytag: member="xmega_tc.h::TC_INTFLAGS_CCAIF_BIT" ref="ga850e89e754e29be33009b4925fd6c08f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TC_INTFLAGS_CCAIF_BIT</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6187082af7d4446c5e69ceef104eb13a"></a><!-- doxytag: member="xmega_tc.h::TC_INTFLAGS_CCBIF_BIT" ref="ga6187082af7d4446c5e69ceef104eb13a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TC_INTFLAGS_CCBIF_BIT</b>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74590fc67a2d40d677b1ced3d00523e9"></a><!-- doxytag: member="xmega_tc.h::TC_INTFLAGS_CCCIF_BIT" ref="ga74590fc67a2d40d677b1ced3d00523e9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TC_INTFLAGS_CCCIF_BIT</b>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5075595152e0716413dd5a461b9c3adf"></a><!-- doxytag: member="xmega_tc.h::TC_INTFLAGS_CCDIF_BIT" ref="ga5075595152e0716413dd5a461b9c3adf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TC_INTFLAGS_CCDIF_BIT</b>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLA_CLKSEL Bitfield Values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpdb59ef46f6080c2ba16a35c93336bc49"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga289335b1009fac820acfbe671500e661">TC_CLKSEL_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">None, Timer/Counter is in off state.  <a href="group__xmega__tc__regs__group.html#ga289335b1009fac820acfbe671500e661"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga5cb53713f3f6ed1f445bdbf00f521c4c">TC_CLKSEL_DIV1</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler: clk.  <a href="group__xmega__tc__regs__group.html#ga5cb53713f3f6ed1f445bdbf00f521c4c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gacf4d2d778a3be879d10639bf0d08d378">TC_CLKSEL_DIV2</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler: clk/2.  <a href="group__xmega__tc__regs__group.html#gacf4d2d778a3be879d10639bf0d08d378"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga4fada63ad0093c93bab21f775f0897be">TC_CLKSEL_DIV4</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler: clk/4.  <a href="group__xmega__tc__regs__group.html#ga4fada63ad0093c93bab21f775f0897be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gab2c99cb1cc39eb7d18244421c8160c75">TC_CLKSEL_DIV8</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler: clk/8.  <a href="group__xmega__tc__regs__group.html#gab2c99cb1cc39eb7d18244421c8160c75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaf2f7fe46cd3d518ed20745e0b265b050">TC_CLKSEL_DIV64</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler: clk/64.  <a href="group__xmega__tc__regs__group.html#gaf2f7fe46cd3d518ed20745e0b265b050"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga81d3c5d2a470fd1432710fcdf388e33d">TC_CLKSEL_DIV256</a>&nbsp;&nbsp;&nbsp;0x6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler: clk/256.  <a href="group__xmega__tc__regs__group.html#ga81d3c5d2a470fd1432710fcdf388e33d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaf1c3eb0e11bb343850efee6f34f9fdd6">TC_CLKSEL_DIV1024</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescaler: clk/1024.  <a href="group__xmega__tc__regs__group.html#gaf1c3eb0e11bb343850efee6f34f9fdd6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga31e5d0f657c688c130a6949a93d2a70a">TC_CLKSEL_EVCHAN0</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Channel 0.  <a href="group__xmega__tc__regs__group.html#ga31e5d0f657c688c130a6949a93d2a70a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga077c5daf253d22198ca4e9c1c2c0b566">TC_CLKSEL_EVCHAN1</a>&nbsp;&nbsp;&nbsp;0x9</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Channel 1.  <a href="group__xmega__tc__regs__group.html#ga077c5daf253d22198ca4e9c1c2c0b566"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga5d549d829a337469a7aba922c5243071">TC_CLKSEL_EVCHAN2</a>&nbsp;&nbsp;&nbsp;0xa</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Channel 2.  <a href="group__xmega__tc__regs__group.html#ga5d549d829a337469a7aba922c5243071"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaaa28adc91c455efcf5c32198f7d17cc1">TC_CLKSEL_EVCHAN3</a>&nbsp;&nbsp;&nbsp;0xb</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Channel 3.  <a href="group__xmega__tc__regs__group.html#gaaa28adc91c455efcf5c32198f7d17cc1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gac80c14ef71b840f4bf42d0c0cec8211c">TC_CLKSEL_EVCHAN4</a>&nbsp;&nbsp;&nbsp;0xc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Channel 4.  <a href="group__xmega__tc__regs__group.html#gac80c14ef71b840f4bf42d0c0cec8211c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaadf1eecce62075006ed0182413b66db2">TC_CLKSEL_EVCHAN5</a>&nbsp;&nbsp;&nbsp;0xd</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Channel 5.  <a href="group__xmega__tc__regs__group.html#gaadf1eecce62075006ed0182413b66db2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga61f56da37e10b91c1bf05a81201016b3">TC_CLKSEL_EVCHAN6</a>&nbsp;&nbsp;&nbsp;0xe</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Channel 6.  <a href="group__xmega__tc__regs__group.html#ga61f56da37e10b91c1bf05a81201016b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga457ed14d32aacf836070080f5b440556">TC_CLKSEL_EVCHAN7</a>&nbsp;&nbsp;&nbsp;0xf</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event Channel 7.  <a href="group__xmega__tc__regs__group.html#ga457ed14d32aacf836070080f5b440556"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLB_WGMODE Bitfield Values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp0fca0d38cf5864085cb96deb0d0f38ed"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaf2e0eadaa6ff09b2f50d6f604d8eb41c">TC_WGMODE_NORMAL</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Normal.  <a href="group__xmega__tc__regs__group.html#gaf2e0eadaa6ff09b2f50d6f604d8eb41c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga368ac2c63f15baaebf4d8a456278463a">TC_WGMODE_FRQ</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frequency.  <a href="group__xmega__tc__regs__group.html#ga368ac2c63f15baaebf4d8a456278463a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga03f75bc4ea84cb26396b056eb2c035d6">TC_WGMODE_SS</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Single Slope PWM.  <a href="group__xmega__tc__regs__group.html#ga03f75bc4ea84cb26396b056eb2c035d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga60b313609b4c216e2b4915d5e7bd36e3">TC_WGMODE_DS_T</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dual Slope PWM, Event on TOP.  <a href="group__xmega__tc__regs__group.html#ga60b313609b4c216e2b4915d5e7bd36e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga3e756597e307fae774595cd1380c659b">TC_WGMODE_DS_TB</a>&nbsp;&nbsp;&nbsp;0x6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dual Slope PWM, Event on TOP and BOTTOM.  <a href="group__xmega__tc__regs__group.html#ga3e756597e307fae774595cd1380c659b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga12cc0ed5ce90af55ddfa9eb6c0a7819e">TC_WGMODE_DS_B</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dual Slope PWM, Event on BOTTOM.  <a href="group__xmega__tc__regs__group.html#ga12cc0ed5ce90af55ddfa9eb6c0a7819e"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLFCLR_CMD, CTRLFSET_CMD Bitfield Values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb352b2140a3aaa35c411e955d675a853"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga5bac87aa2c509c26431c4db09950478a">TC_CMD_NONE</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">None.  <a href="group__xmega__tc__regs__group.html#ga5bac87aa2c509c26431c4db09950478a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga73ca3a9620351db6bc1b703aa613e808">TC_CMD_UPDATE</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force Update.  <a href="group__xmega__tc__regs__group.html#ga73ca3a9620351db6bc1b703aa613e808"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga5c16e6c41b61b0b9390ef13436b82848">TC_CMD_RESTART</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force Restart.  <a href="group__xmega__tc__regs__group.html#ga5c16e6c41b61b0b9390ef13436b82848"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga63c9e7c8ebe3eb43bb9db9e3c7e7bb2a">TC_CMD_RESET</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force Hard Reset.  <a href="group__xmega__tc__regs__group.html#ga63c9e7c8ebe3eb43bb9db9e3c7e7bb2a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLD_EVACT Bitfield Values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp75c6f752dafe75fc16ac9720f1daca68"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaeefcb55257405dabf7ffdf0613aca432">TC_EVACT_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">None.  <a href="group__xmega__tc__regs__group.html#gaeefcb55257405dabf7ffdf0613aca432"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga55cb7933700013590259e22bdff184a4">TC_EVACT_CAPT</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input Capture.  <a href="group__xmega__tc__regs__group.html#ga55cb7933700013590259e22bdff184a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga30aba26a8dace5161cfe14e256f018fa">TC_EVACT_UPDOWN</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Externally Controlled Up/Down Count.  <a href="group__xmega__tc__regs__group.html#ga30aba26a8dace5161cfe14e256f018fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga5305eba1e3517aea7c5e83f520a94743">TC_EVACT_QDEC</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Quadrature Decode.  <a href="group__xmega__tc__regs__group.html#ga5305eba1e3517aea7c5e83f520a94743"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gabdb1b50a2a3d62d99ed7480a3c28e053">TC_EVACT_RESTART</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Restart Waveform Periode.  <a href="group__xmega__tc__regs__group.html#gabdb1b50a2a3d62d99ed7480a3c28e053"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gac933e8a244b0c88fae3c71fd2a287e9c">TC_EVACT_FRQ</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frequency Capture.  <a href="group__xmega__tc__regs__group.html#gac933e8a244b0c88fae3c71fd2a287e9c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gab0373c5aa3bd497402a2fdfc899ea049">TC_EVACT_PW</a>&nbsp;&nbsp;&nbsp;0x6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pulse Width Capture.  <a href="group__xmega__tc__regs__group.html#gab0373c5aa3bd497402a2fdfc899ea049"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLD_EVSEL Bitfield Values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe3608fdba19d97b320f17aa52c4ccc10"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga90915317a45733d7bd7c638d5ac69e20">TC_EVSEL_OFF</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Off.  <a href="group__xmega__tc__regs__group.html#ga90915317a45733d7bd7c638d5ac69e20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaae17be8c303e33a28894154d318f5611">TC_EVSEL_CH0</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0.  <a href="group__xmega__tc__regs__group.html#gaae17be8c303e33a28894154d318f5611"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaf7399d1997a9a45f97251c4d66e48aca">TC_EVSEL_CH1</a>&nbsp;&nbsp;&nbsp;0x9</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1.  <a href="group__xmega__tc__regs__group.html#gaf7399d1997a9a45f97251c4d66e48aca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga5ea32bc168fe7df524cc40adf7d0d35d">TC_EVSEL_CH2</a>&nbsp;&nbsp;&nbsp;0xa</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 2.  <a href="group__xmega__tc__regs__group.html#ga5ea32bc168fe7df524cc40adf7d0d35d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gacc9706848e156e0cf95acc34883b398e">TC_EVSEL_CH3</a>&nbsp;&nbsp;&nbsp;0xb</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 3.  <a href="group__xmega__tc__regs__group.html#gacc9706848e156e0cf95acc34883b398e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gad656de060cd2f0f5e0cb10450fd85341">TC_EVSEL_CH4</a>&nbsp;&nbsp;&nbsp;0xc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 4.  <a href="group__xmega__tc__regs__group.html#gad656de060cd2f0f5e0cb10450fd85341"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga4e35412eb8e7ac620f6fca591d7f9f79">TC_EVSEL_CH5</a>&nbsp;&nbsp;&nbsp;0xd</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 5.  <a href="group__xmega__tc__regs__group.html#ga4e35412eb8e7ac620f6fca591d7f9f79"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga1e8e8a8d3eb212c0558640826afdd816">TC_EVSEL_CH6</a>&nbsp;&nbsp;&nbsp;0xe</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 6.  <a href="group__xmega__tc__regs__group.html#ga1e8e8a8d3eb212c0558640826afdd816"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga17a0588274a3dac65c5b27a406249b72">TC_EVSEL_CH7</a>&nbsp;&nbsp;&nbsp;0xf</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 7.  <a href="group__xmega__tc__regs__group.html#ga17a0588274a3dac65c5b27a406249b72"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit manipulation macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga02f3af20b9122445fd2a4f2d65b32035">TC_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; TC_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="group__xmega__tc__regs__group.html#ga02f3af20b9122445fd2a4f2d65b32035"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga087e4a7535a509a325b564b5718eab61">TC_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; TC_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="group__xmega__tc__regs__group.html#ga087e4a7535a509a325b564b5718eab61"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gad60cd85e12886a41890666f14c45f6e9">TC_BFMASK</a>(name)&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; TC_##name##_SIZE) - 1) &lt;&lt; TC_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of bitfield with <em>name</em>.  <a href="group__xmega__tc__regs__group.html#gad60cd85e12886a41890666f14c45f6e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga42c02b3e41ed33681a8a00c0a385e21a">TC_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="group__xmega__tc__regs__group.html#ga42c02b3e41ed33681a8a00c0a385e21a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gadb8157a5f09275d55100be6ee86afe55">TC_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="group__xmega__tc__regs__group.html#gadb8157a5f09275d55100be6ee86afe55"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register access macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga9d4e5bbbfef015af0a76284ee3311920">tc_write_reg8</a>(tc, reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *) ((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(tc) + TC_##reg), value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to 8-bit TC register <em>reg</em>.  <a href="group__xmega__tc__regs__group.html#ga9d4e5bbbfef015af0a76284ee3311920"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga4007e106ccf168b3970c94b76e24a827">tc_read_reg8</a>(tc, reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *) ((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(tc) + TC_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of 8-bit TC register <em>reg</em>.  <a href="group__xmega__tc__regs__group.html#ga4007e106ccf168b3970c94b76e24a827"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#gaf8be71814c461215258449ad7128e77a">tc_write_reg16</a>(tc, reg, value)&nbsp;&nbsp;&nbsp;mmio_write16((void *) ((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(tc) + TC_##reg##L), value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to 16-bit TC register <em>reg</em>.  <a href="group__xmega__tc__regs__group.html#gaf8be71814c461215258449ad7128e77a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__tc__regs__group.html#ga924ee457bed115dc91fd09f8d5947aa5">tc_read_reg16</a>(tc, reg)&nbsp;&nbsp;&nbsp;mmio_read16((void *) ((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(tc) + TC_##reg##L))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of 16-bit TC register <em>reg</em>.  <a href="group__xmega__tc__regs__group.html#ga924ee457bed115dc91fd09f8d5947aa5"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>XMEGA Timer/Counter register definitions. </p>
<p>Copyright (C) 2009 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="xmega__tc_8h_source.html">xmega_tc.h</a>.</p>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:58 2010 for display-demo by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
