// ****************************************************************************** 
// Copyright     :  Copyright (C) 2018, Hisilicon Technologies Co. Ltd.
// File name     :  hipciec_nvme_global_reg_reg_offset_field.h
// Department    :  CAD Development Department
// Author        :  xxx
// Version       :  1.0
// Date          :  2017/10/24
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V4.2 
// History       :  xxx 2018/07/13 11:22:02 Create file
// ******************************************************************************

#ifndef __HIPCIEC_NVME_GLOBAL_REG_REG_OFFSET_FIELD_H__
#define __HIPCIEC_NVME_GLOBAL_REG_REG_OFFSET_FIELD_H__

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_0_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_0_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_0_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_0_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_0_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_0_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_0_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_0_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_0_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_0_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_0_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_0_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_1_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_1_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_1_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_1_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_1_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_1_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_1_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_1_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_1_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_1_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_1_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_1_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_0_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_0_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_0_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_0_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_0_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_0_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_0_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_0_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_0_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_0_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_0_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_0_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_1_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_1_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_1_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_1_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_1_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_1_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_1_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_1_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_1_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_1_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_1_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_1_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_2_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_2_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_2_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_2_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_2_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_2_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_2_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_2_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_2_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_2_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_2_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_2_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_3_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_3_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_3_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_3_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_3_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_3_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_3_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_3_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_3_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_3_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_3_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_3_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_4_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_4_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_4_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_4_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_4_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_4_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_4_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_4_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_4_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_4_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_4_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_4_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_5_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_5_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_5_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_5_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_5_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_5_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_5_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_5_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_5_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_5_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_5_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_5_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_6_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_6_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_6_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_6_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_6_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_6_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_6_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_6_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_6_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_6_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_6_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_6_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_7_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_7_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_7_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_7_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_7_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_7_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_7_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_7_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_7_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_7_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_7_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_7_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_8_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_8_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_8_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_8_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_8_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_8_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_8_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_8_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_8_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_8_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_8_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_8_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_9_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_9_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_9_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_9_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_9_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_9_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_9_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_9_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_9_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_9_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_9_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_9_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_10_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_10_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_10_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_10_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_10_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_10_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_10_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_10_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_10_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_10_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_10_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_10_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_11_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_11_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_11_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_11_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_11_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_11_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_11_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_11_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_11_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_11_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_11_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_11_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_12_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_12_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_12_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_12_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_12_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_12_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_12_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_12_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_12_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_12_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_12_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_12_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_13_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_13_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_13_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_13_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_13_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_13_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_13_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_13_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_13_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_13_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_13_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_13_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_14_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_14_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_14_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_14_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_14_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_14_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_14_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_14_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_14_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_14_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_14_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_14_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_15_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_15_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_15_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_15_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_15_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_15_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_15_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_15_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_15_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_15_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_15_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_15_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_16_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_16_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_16_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_16_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_16_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_16_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_16_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_16_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_16_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_16_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_16_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_16_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_17_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_17_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_17_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_17_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_17_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_17_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_17_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_17_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_17_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_17_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_17_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_17_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_18_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_18_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_18_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_18_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_18_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_18_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_18_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_18_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_18_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_18_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_18_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_18_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_19_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_19_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_19_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_19_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_19_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_19_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_19_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_19_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_19_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_19_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_19_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_19_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_20_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_20_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_20_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_20_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_20_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_20_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_20_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_20_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_20_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_20_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_20_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_20_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_21_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_21_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_21_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_21_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_21_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_21_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_21_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_21_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_21_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_21_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_21_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_21_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_22_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_22_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_22_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_22_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_22_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_22_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_22_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_22_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_22_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_22_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_22_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_22_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_23_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_23_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_23_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_23_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_23_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_23_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_23_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_23_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_23_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_23_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_23_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_23_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_24_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_24_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_24_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_24_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_24_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_24_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_24_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_24_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_24_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_24_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_24_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_24_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_25_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_25_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_25_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_25_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_25_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_25_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_25_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_25_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_25_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_25_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_25_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_25_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_26_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_26_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_26_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_26_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_26_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_26_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_26_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_26_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_26_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_26_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_26_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_26_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_27_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_27_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_27_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_27_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_27_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_27_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_27_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_27_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_27_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_27_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_27_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_27_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_28_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_28_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_28_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_28_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_28_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_28_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_28_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_28_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_28_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_28_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_28_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_28_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_29_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_29_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_29_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_29_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_29_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_29_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_29_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_29_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_29_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_29_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_29_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_29_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_30_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_30_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_30_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_30_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_30_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_30_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_30_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_30_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_30_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_30_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_30_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_30_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_31_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_31_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_31_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_31_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_31_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_31_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_31_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_31_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_31_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_31_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_31_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_31_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_32_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_32_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_32_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_32_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_32_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_32_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_32_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_32_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_32_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_32_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_32_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_32_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_33_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_33_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_33_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_33_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_33_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_33_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_33_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_33_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_33_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_33_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_33_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_33_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_34_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_34_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_34_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_34_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_34_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_34_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_34_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_34_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_34_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_34_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_34_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_34_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_35_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_35_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_35_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_35_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_35_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_35_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_35_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_35_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_35_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_35_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_35_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_35_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_36_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_36_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_36_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_36_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_36_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_36_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_36_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_36_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_36_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_36_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_36_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_36_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_37_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_37_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_37_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_37_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_37_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_37_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_37_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_37_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_37_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_37_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_37_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_37_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_38_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_38_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_38_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_38_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_38_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_38_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_38_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_38_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_38_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_38_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_38_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_38_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_39_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_39_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_39_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_39_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_39_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_39_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_39_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_39_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_39_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_39_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_39_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_39_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_40_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_40_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_40_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_40_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_40_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_40_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_40_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_40_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_40_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_40_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_40_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_40_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_41_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_41_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_41_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_41_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_41_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_41_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_41_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_41_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_41_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_41_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_41_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_41_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_42_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_42_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_42_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_42_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_42_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_42_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_42_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_42_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_42_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_42_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_42_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_42_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_43_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_43_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_43_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_43_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_43_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_43_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_43_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_43_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_43_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_43_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_43_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_43_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_44_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_44_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_44_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_44_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_44_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_44_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_44_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_44_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_44_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_44_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_44_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_44_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_45_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_45_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_45_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_45_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_45_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_45_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_45_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_45_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_45_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_45_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_45_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_45_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_46_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_46_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_46_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_46_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_46_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_46_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_46_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_46_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_46_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_46_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_46_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_46_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_47_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_47_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_47_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_47_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_47_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_47_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_47_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_47_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_47_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_47_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_47_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_47_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_48_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_48_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_48_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_48_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_48_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_48_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_48_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_48_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_48_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_48_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_48_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_48_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_49_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_49_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_49_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_49_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_49_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_49_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_49_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_49_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_49_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_49_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_49_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_49_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_50_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_50_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_50_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_50_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_50_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_50_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_50_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_50_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_50_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_50_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_50_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_50_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_51_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_51_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_51_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_51_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_51_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_51_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_51_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_51_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_51_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_51_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_51_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_51_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_52_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_52_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_52_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_52_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_52_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_52_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_52_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_52_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_52_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_52_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_52_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_52_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_53_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_53_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_53_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_53_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_53_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_53_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_53_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_53_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_53_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_53_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_53_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_53_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_54_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_54_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_54_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_54_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_54_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_54_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_54_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_54_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_54_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_54_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_54_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_54_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_55_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_55_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_55_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_55_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_55_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_55_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_55_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_55_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_55_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_55_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_55_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_55_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_56_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_56_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_56_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_56_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_56_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_56_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_56_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_56_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_56_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_56_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_56_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_56_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_57_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_57_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_57_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_57_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_57_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_57_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_57_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_57_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_57_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_57_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_57_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_57_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_58_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_58_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_58_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_58_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_58_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_58_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_58_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_58_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_58_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_58_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_58_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_58_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_59_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_59_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_59_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_59_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_59_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_59_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_59_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_59_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_59_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_59_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_59_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_59_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_60_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_60_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_60_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_60_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_60_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_60_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_60_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_60_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_60_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_60_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_60_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_60_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_61_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_61_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_61_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_61_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_61_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_61_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_61_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_61_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_61_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_61_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_61_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_61_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_62_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_62_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_62_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_62_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_62_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_62_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_62_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_62_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_62_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_62_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_62_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_62_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_63_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_63_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_63_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_63_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_63_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_63_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_63_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_63_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_63_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_63_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_63_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_63_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_64_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_64_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_64_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_64_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_64_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_64_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_64_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_64_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_64_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_64_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_64_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_64_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_65_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_65_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_65_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_65_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_65_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_65_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_65_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_65_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_65_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_65_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_65_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_65_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_66_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_66_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_66_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_66_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_66_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_66_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_66_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_66_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_66_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_66_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_66_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_66_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_67_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_67_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_67_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_67_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_67_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_67_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_67_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_67_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_67_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_67_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_67_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_67_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_68_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_68_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_68_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_68_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_68_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_68_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_68_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_68_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_68_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_68_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_68_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_68_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_69_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_69_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_69_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_69_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_69_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_69_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_69_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_69_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_69_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_69_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_69_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_69_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_70_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_70_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_70_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_70_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_70_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_70_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_70_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_70_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_70_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_70_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_70_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_70_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_71_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_71_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_71_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_71_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_71_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_71_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_71_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_71_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_71_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_71_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_71_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_71_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_72_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_72_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_72_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_72_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_72_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_72_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_72_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_72_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_72_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_72_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_72_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_72_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_73_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_73_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_73_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_73_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_73_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_73_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_73_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_73_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_73_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_73_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_73_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_73_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_74_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_74_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_74_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_74_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_74_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_74_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_74_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_74_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_74_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_74_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_74_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_74_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_75_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_75_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_75_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_75_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_75_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_75_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_75_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_75_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_75_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_75_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_75_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_75_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_76_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_76_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_76_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_76_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_76_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_76_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_76_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_76_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_76_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_76_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_76_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_76_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_77_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_77_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_77_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_77_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_77_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_77_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_77_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_77_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_77_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_77_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_77_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_77_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_78_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_78_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_78_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_78_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_78_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_78_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_78_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_78_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_78_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_78_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_78_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_78_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_79_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_79_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_79_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_79_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_79_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_79_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_79_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_79_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_79_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_79_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_79_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_79_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_80_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_80_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_80_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_80_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_80_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_80_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_80_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_80_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_80_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_80_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_80_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_80_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_81_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_81_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_81_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_81_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_81_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_81_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_81_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_81_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_81_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_81_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_81_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_81_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_82_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_82_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_82_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_82_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_82_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_82_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_82_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_82_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_82_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_82_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_82_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_82_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_83_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_83_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_83_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_83_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_83_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_83_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_83_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_83_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_83_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_83_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_83_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_83_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_84_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_84_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_84_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_84_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_84_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_84_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_84_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_84_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_84_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_84_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_84_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_84_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_85_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_85_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_85_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_85_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_85_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_85_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_85_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_85_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_85_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_85_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_85_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_85_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_86_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_86_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_86_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_86_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_86_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_86_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_86_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_86_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_86_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_86_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_86_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_86_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_87_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_87_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_87_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_87_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_87_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_87_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_87_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_87_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_87_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_87_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_87_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_87_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_88_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_88_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_88_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_88_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_88_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_88_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_88_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_88_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_88_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_88_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_88_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_88_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_89_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_89_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_89_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_89_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_89_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_89_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_89_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_89_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_89_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_89_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_89_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_89_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_90_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_90_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_90_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_90_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_90_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_90_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_90_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_90_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_90_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_90_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_90_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_90_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_91_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_91_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_91_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_91_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_91_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_91_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_91_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_91_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_91_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_91_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_91_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_91_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_92_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_92_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_92_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_92_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_92_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_92_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_92_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_92_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_92_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_92_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_92_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_92_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_93_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_93_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_93_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_93_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_93_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_93_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_93_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_93_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_93_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_93_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_93_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_93_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_94_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_94_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_94_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_94_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_94_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_94_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_94_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_94_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_94_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_94_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_94_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_94_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_95_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_95_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_95_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_95_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_95_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_95_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_95_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_95_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_95_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_95_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_95_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_95_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_96_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_96_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_96_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_96_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_96_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_96_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_96_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_96_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_96_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_96_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_96_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_96_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_97_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_97_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_97_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_97_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_97_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_97_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_97_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_97_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_97_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_97_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_97_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_97_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_98_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_98_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_98_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_98_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_98_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_98_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_98_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_98_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_98_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_98_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_98_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_98_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_99_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_99_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_99_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_99_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_99_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_99_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_99_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_99_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_99_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_99_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_99_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_99_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_100_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_100_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_100_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_100_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_100_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_100_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_100_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_100_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_100_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_100_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_100_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_100_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_101_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_101_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_101_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_101_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_101_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_101_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_101_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_101_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_101_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_101_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_101_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_101_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_102_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_102_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_102_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_102_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_102_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_102_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_102_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_102_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_102_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_102_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_102_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_102_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_103_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_103_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_103_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_103_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_103_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_103_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_103_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_103_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_103_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_103_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_103_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_103_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_104_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_104_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_104_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_104_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_104_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_104_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_104_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_104_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_104_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_104_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_104_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_104_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_105_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_105_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_105_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_105_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_105_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_105_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_105_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_105_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_105_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_105_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_105_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_105_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_106_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_106_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_106_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_106_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_106_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_106_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_106_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_106_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_106_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_106_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_106_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_106_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_107_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_107_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_107_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_107_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_107_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_107_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_107_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_107_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_107_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_107_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_107_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_107_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_108_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_108_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_108_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_108_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_108_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_108_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_108_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_108_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_108_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_108_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_108_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_108_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_109_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_109_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_109_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_109_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_109_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_109_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_109_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_109_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_109_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_109_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_109_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_109_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_110_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_110_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_110_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_110_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_110_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_110_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_110_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_110_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_110_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_110_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_110_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_110_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_111_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_111_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_111_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_111_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_111_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_111_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_111_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_111_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_111_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_111_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_111_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_111_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_112_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_112_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_112_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_112_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_112_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_112_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_112_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_112_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_112_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_112_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_112_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_112_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_113_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_113_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_113_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_113_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_113_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_113_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_113_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_113_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_113_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_113_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_113_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_113_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_114_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_114_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_114_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_114_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_114_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_114_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_114_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_114_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_114_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_114_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_114_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_114_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_115_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_115_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_115_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_115_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_115_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_115_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_115_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_115_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_115_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_115_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_115_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_115_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_116_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_116_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_116_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_116_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_116_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_116_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_116_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_116_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_116_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_116_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_116_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_116_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_117_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_117_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_117_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_117_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_117_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_117_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_117_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_117_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_117_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_117_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_117_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_117_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_118_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_118_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_118_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_118_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_118_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_118_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_118_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_118_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_118_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_118_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_118_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_118_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_119_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_119_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_119_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_119_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_119_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_119_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_119_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_119_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_119_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_119_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_119_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_119_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_120_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_120_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_120_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_120_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_120_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_120_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_120_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_120_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_120_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_120_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_120_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_120_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_121_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_121_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_121_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_121_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_121_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_121_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_121_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_121_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_121_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_121_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_121_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_121_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_122_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_122_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_122_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_122_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_122_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_122_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_122_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_122_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_122_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_122_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_122_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_122_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_123_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_123_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_123_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_123_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_123_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_123_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_123_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_123_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_123_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_123_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_123_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_123_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_124_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_124_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_124_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_124_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_124_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_124_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_124_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_124_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_124_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_124_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_124_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_124_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_125_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_125_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_125_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_125_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_125_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_125_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_125_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_125_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_125_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_125_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_125_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_125_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_126_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_MASK_126_OFFSET  7
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_126_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_MASK_126_OFFSET 6
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_126_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_MASK_126_OFFSET 5
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_126_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_WR_CC_INT_STS_126_OFFSET   3
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_126_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_AQA_INT_STS_126_OFFSET  2
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_126_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_WR_ASQ_INT_STS_126_OFFSET  1

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_EN_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_EN_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SRIOV_MODE_SEL_LEN    3
#define HIPCIEC_NVME_GLOBAL_REG_SRIOV_MODE_SEL_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_PF2_BAR0_DB_ATU_LOW_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_PF2_BAR0_DB_ATU_LOW_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_PF2_BAR0_DB_ATU_HIGH_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_PF2_BAR0_DB_ATU_HIGH_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_PF2_VF_BAR0_DB_ATU_LOW_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_PF2_VF_BAR0_DB_ATU_LOW_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_PF2_VF_BAR0_DB_ATU_HIGH_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_PF2_VF_BAR0_DB_ATU_HIGH_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_PF3_BAR0_DB_ATU_LOW_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_PF3_BAR0_DB_ATU_LOW_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_PF3_BAR0_DB_ATU_HIGH_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_PF3_BAR0_DB_ATU_HIGH_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_PF3_VF_BAR0_DB_ATU_LOW_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_PF3_VF_BAR0_DB_ATU_LOW_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_PF3_VF_BAR0_DB_ATU_HIGH_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_PF3_VF_BAR0_DB_ATU_HIGH_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_TIME_CNT_UNIT_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_TIME_CNT_UNIT_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_INT_COAL_MASK15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_MASK15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_PF3_CFG_INT_AGGRE_TIME_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_PF3_CFG_INT_AGGRE_TIME_OFFSET 24
#define HIPCIEC_NVME_GLOBAL_REG_PF3_CFG_INT_AGGRE_THR_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_PF3_CFG_INT_AGGRE_THR_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_PF2_CFG_INT_AGGRE_TIME_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_PF2_CFG_INT_AGGRE_TIME_OFFSET 8
#define HIPCIEC_NVME_GLOBAL_REG_PF2_CFG_INT_AGGRE_THR_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_PF2_CFG_INT_AGGRE_THR_OFFSET  0

#define HIPCIEC_NVME_GLOBAL_REG_ENG_WORK_MODE_SEL_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_ENG_WORK_MODE_SEL_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_MASK15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_INT_STS15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_STS15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_STS15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_MASK15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO0_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO0_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO1_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO1_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO2_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO2_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO3_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO3_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO4_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO4_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO5_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO5_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO6_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO6_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO7_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO7_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO8_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO8_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO9_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO9_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO10_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO10_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO11_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO11_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO12_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO12_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO13_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO13_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO14_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO14_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO15_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_RO15_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DOORBELL_SET15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO0_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO0_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO1_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO1_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO2_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO2_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO3_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO3_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO4_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO4_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO5_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO5_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO6_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO6_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO7_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO7_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO8_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO8_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO9_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO9_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO10_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO10_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO11_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO11_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO12_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO12_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO13_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO13_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO14_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO14_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO15_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_RO15_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DOORBELL_SET15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO0_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO0_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO1_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO1_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO2_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO2_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO3_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO3_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO4_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO4_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO5_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO5_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO6_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO6_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO7_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO7_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO8_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO8_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO9_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO9_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO10_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO10_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO11_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO11_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO12_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO12_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO13_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO13_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO14_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO14_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO15_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_RO15_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_DOORBELL_SET15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_NOMRAL_INT_MODE_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_NOMRAL_INT_MODE_OFFSET   1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_ABNORMAL_INT_MODE_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_ABNORMAL_INT_MODE_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_SQ_ERR_LEVEL_CFG_LEN        1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_SQ_ERR_LEVEL_CFG_OFFSET     3
#define HIPCIEC_NVME_GLOBAL_REG_NVME_2BIT_ECC_LEVEL_CFG_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_2BIT_ECC_LEVEL_CFG_OFFSET   2
#define HIPCIEC_NVME_GLOBAL_REG_NVME_1BIT_ECC_LEVEL_CFG_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_1BIT_ECC_LEVEL_CFG_OFFSET   1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_CQ_ERR_INT_LEVEL_CFG_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_CQ_ERR_INT_LEVEL_CFG_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_DEL_LEN        1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_DEL_OFFSET     8
#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_DEL_NUM_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_DEL_NUM_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQH_INT_STS_LEN           1
#define HIPCIEC_NVME_GLOBAL_REG_SQH_INT_STS_OFFSET        15
#define HIPCIEC_NVME_GLOBAL_REG_SQT_INT_STS_LEN           1
#define HIPCIEC_NVME_GLOBAL_REG_SQT_INT_STS_OFFSET        14
#define HIPCIEC_NVME_GLOBAL_REG_SQH_INT_MASK_LEN          1
#define HIPCIEC_NVME_GLOBAL_REG_SQH_INT_MASK_OFFSET       13
#define HIPCIEC_NVME_GLOBAL_REG_SQT_INT_MASK_LEN          1
#define HIPCIEC_NVME_GLOBAL_REG_SQT_INT_MASK_OFFSET       12
#define HIPCIEC_NVME_GLOBAL_REG_SQH_INT_RO_LEN            1
#define HIPCIEC_NVME_GLOBAL_REG_SQH_INT_RO_OFFSET         11
#define HIPCIEC_NVME_GLOBAL_REG_SQT_INT_RO_LEN            1
#define HIPCIEC_NVME_GLOBAL_REG_SQT_INT_RO_OFFSET         10
#define HIPCIEC_NVME_GLOBAL_REG_SQH_INT_SET_LEN           1
#define HIPCIEC_NVME_GLOBAL_REG_SQH_INT_SET_OFFSET        9
#define HIPCIEC_NVME_GLOBAL_REG_SQT_INT_SET_LEN           1
#define HIPCIEC_NVME_GLOBAL_REG_SQT_INT_SET_OFFSET        8
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_ERR_QUEUE_NUM_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_SQDB_ERR_QUEUE_NUM_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_ERR_HEAD_PTR_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_ERR_HEAD_PTR_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_ERR_TAIL_PTR_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_ERR_TAIL_PTR_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RO_CFG_LEN    3
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RO_CFG_OFFSET 3
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_RO_CFG_LEN     3
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_RO_CFG_OFFSET  0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_QUEUE_ENABLE15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN      16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET   16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN      16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET   16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN      16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET   16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN      16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET   16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN      16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET   16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN      16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET   16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN      16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET   16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN      16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET   16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN      16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET   16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN      16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET   16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN       16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN       16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN       16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN       16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN       16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_LEN       16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_STS_OFFSET    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_MASK15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO0_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO0_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO1_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO1_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO2_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO2_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO3_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO3_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO4_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO4_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO5_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO5_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO6_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO6_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO7_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO7_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO8_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO8_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO9_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO9_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO10_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO10_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO11_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO11_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO12_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO12_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO13_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO13_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO14_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO14_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO15_LEN     16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_RO15_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_INT_SET15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WR_PTR_BASE_ADDR_LOW_LEN    30
#define HIPCIEC_NVME_GLOBAL_REG_WR_PTR_BASE_ADDR_LOW_OFFSET 2

#define HIPCIEC_NVME_GLOBAL_REG_WR_PTR_BASE_ADDR_HIGH_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_WR_PTR_BASE_ADDR_HIGH_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_BASE_ADDR_LOW_LEN    26
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_BASE_ADDR_LOW_OFFSET 6

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_BASE_ADDR_HIGH_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_BASE_ADDR_HIGH_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_SPACE_LOW_LEN    4
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_SPACE_LOW_OFFSET 0



#define HIPCIEC_NVME_GLOBAL_REG_PF0_STRD_LEN       4
#define HIPCIEC_NVME_GLOBAL_REG_PF0_STRD_OFFSET    12
#define HIPCIEC_NVME_GLOBAL_REG_PF_1_STRD_LEN      4
#define HIPCIEC_NVME_GLOBAL_REG_PF_1_STRD_OFFSET   8
#define HIPCIEC_NVME_GLOBAL_REG_PF0_VF_STRD_LEN    4
#define HIPCIEC_NVME_GLOBAL_REG_PF0_VF_STRD_OFFSET 4
#define HIPCIEC_NVME_GLOBAL_REG_PF1_VF_STRD_LEN    4
#define HIPCIEC_NVME_GLOBAL_REG_PF1_VF_STRD_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VF_SIZE_LEN    6
#define HIPCIEC_NVME_GLOBAL_REG_VF_SIZE_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQE_RD_MAX_LEN    3
#define HIPCIEC_NVME_GLOBAL_REG_SQE_RD_MAX_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_RAM_INITAL_DONE_LEN    7
#define HIPCIEC_NVME_GLOBAL_REG_RAM_INITAL_DONE_OFFSET 7
#define HIPCIEC_NVME_GLOBAL_REG_RAM_INITIAL_LEN        7
#define HIPCIEC_NVME_GLOBAL_REG_RAM_INITIAL_OFFSET     0



#define HIPCIEC_NVME_GLOBAL_REG_DDR_WRPTR_STRD_LEN    4
#define HIPCIEC_NVME_GLOBAL_REG_DDR_WRPTR_STRD_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_PF_NUM_LEN          3
#define HIPCIEC_NVME_GLOBAL_REG_PF_NUM_OFFSET       24
#define HIPCIEC_NVME_GLOBAL_REG_VF_NUM_LEN          8
#define HIPCIEC_NVME_GLOBAL_REG_VF_NUM_OFFSET       16
#define HIPCIEC_NVME_GLOBAL_REG_INT_VECTOR_LEN      11
#define HIPCIEC_NVME_GLOBAL_REG_INT_VECTOR_OFFSET   2
#define HIPCIEC_NVME_GLOBAL_REG_INT_DEASSERT_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_INT_DEASSERT_OFFSET 1
#define HIPCIEC_NVME_GLOBAL_REG_REQ_SET_LEN         1
#define HIPCIEC_NVME_GLOBAL_REG_REQ_SET_OFFSET      0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_0_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_1_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_2_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_3_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_4_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_5_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_6_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_7_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_8_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_9_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_10_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_11_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_12_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_13_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_14_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_15_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_PENDING_15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_0_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_1_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_2_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_3_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_4_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_5_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_6_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_7_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_8_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_9_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_10_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_11_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_12_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_13_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_14_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_15_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_VECTOR_MASK_15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_0_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_0_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_1_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_1_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_2_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_2_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_3_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_3_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_4_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_4_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_5_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_5_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_6_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_6_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_7_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_7_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_8_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_8_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_9_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_9_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_10_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_10_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_11_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_11_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_12_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_12_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_13_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_13_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_14_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_14_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_15_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_15_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_16_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_16_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_16_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_16_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_17_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_17_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_17_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_17_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_18_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_18_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_18_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_18_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_19_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_19_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_19_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_19_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_20_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_20_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_20_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_20_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_21_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_21_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_21_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_21_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_22_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_22_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_22_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_22_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_23_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_23_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_23_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_23_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_24_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_24_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_24_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_24_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_25_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_25_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_25_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_25_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_26_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_26_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_26_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_26_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_27_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_27_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_27_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_27_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_28_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_28_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_28_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_28_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_29_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_29_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_29_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_29_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_30_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_30_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_30_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_30_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_31_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_31_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_31_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_31_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_32_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_32_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_32_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_32_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_33_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_33_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_33_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_33_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_34_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_34_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_34_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_34_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_35_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_35_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_35_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_35_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_36_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_36_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_36_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_36_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_37_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_37_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_37_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_37_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_38_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_38_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_38_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_38_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_39_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_39_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_39_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_39_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_40_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_40_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_40_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_40_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_41_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_41_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_41_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_41_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_42_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_42_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_42_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_42_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_43_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_43_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_43_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_43_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_44_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_44_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_44_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_44_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_45_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_45_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_45_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_45_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_46_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_46_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_46_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_46_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_47_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_47_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_47_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_47_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_48_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_48_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_48_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_48_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_49_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_49_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_49_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_49_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_50_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_50_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_50_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_50_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_51_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_51_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_51_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_51_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_52_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_52_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_52_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_52_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_53_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_53_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_53_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_53_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_54_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_54_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_54_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_54_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_55_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_55_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_55_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_55_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_56_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_56_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_56_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_56_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_57_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_57_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_57_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_57_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_58_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_58_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_58_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_58_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_59_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_59_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_59_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_59_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_60_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_60_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_60_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_60_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_61_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_61_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_61_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_61_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_62_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_62_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_62_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_62_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_63_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_63_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_63_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_63_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_64_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_64_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_64_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_64_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_65_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_65_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_65_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_65_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_66_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_66_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_66_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_66_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_67_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_67_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_67_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_67_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_68_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_68_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_68_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_68_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_69_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_69_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_69_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_69_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_70_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_70_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_70_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_70_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_71_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_71_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_71_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_71_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_72_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_72_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_72_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_72_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_73_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_73_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_73_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_73_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_74_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_74_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_74_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_74_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_75_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_75_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_75_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_75_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_76_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_76_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_76_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_76_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_77_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_77_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_77_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_77_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_78_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_78_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_78_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_78_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_79_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_79_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_79_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_79_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_80_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_80_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_80_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_80_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_81_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_81_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_81_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_81_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_82_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_82_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_82_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_82_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_83_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_83_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_83_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_83_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_84_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_84_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_84_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_84_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_85_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_85_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_85_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_85_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_86_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_86_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_86_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_86_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_87_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_87_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_87_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_87_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_88_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_88_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_88_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_88_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_89_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_89_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_89_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_89_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_90_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_90_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_90_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_90_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_91_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_91_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_91_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_91_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_92_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_92_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_92_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_92_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_93_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_93_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_93_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_93_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_94_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_94_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_94_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_94_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_95_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_95_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_95_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_95_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_96_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_96_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_96_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_96_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_97_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_97_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_97_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_97_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_98_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_98_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_98_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_98_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_99_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_99_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_99_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_99_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_100_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_100_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_100_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_100_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_101_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_101_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_101_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_101_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_102_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_102_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_102_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_102_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_103_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_103_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_103_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_103_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_104_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_104_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_104_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_104_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_105_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_105_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_105_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_105_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_106_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_106_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_106_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_106_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_107_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_107_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_107_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_107_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_108_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_108_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_108_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_108_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_109_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_109_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_109_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_109_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_110_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_110_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_110_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_110_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_111_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_111_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_111_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_111_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_112_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_112_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_112_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_112_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_113_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_113_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_113_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_113_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_114_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_114_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_114_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_114_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_115_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_115_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_115_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_115_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_116_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_116_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_116_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_116_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_117_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_117_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_117_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_117_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_118_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_118_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_118_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_118_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_119_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_119_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_119_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_119_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_120_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_120_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_120_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_120_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_121_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_121_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_121_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_121_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_122_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_122_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_122_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_122_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_123_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_123_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_123_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_123_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_124_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_124_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_124_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_124_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_125_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_125_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_125_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_125_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_126_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_126_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_126_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_126_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_127_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_127_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_127_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_127_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_128_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_128_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_128_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_128_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_129_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_129_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_129_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_129_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_130_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_130_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_130_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_130_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_131_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_131_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_131_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_131_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_132_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_132_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_132_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_132_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_133_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_133_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_133_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_133_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_134_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_134_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_134_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_134_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_135_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_135_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_135_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_135_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_136_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_136_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_136_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_136_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_137_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_137_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_137_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_137_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_138_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_138_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_138_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_138_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_139_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_139_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_139_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_139_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_140_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_140_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_140_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_140_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_141_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_141_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_141_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_141_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_142_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_142_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_142_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_142_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_143_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_143_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_143_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_143_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_144_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_144_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_144_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_144_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_145_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_145_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_145_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_145_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_146_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_146_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_146_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_146_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_147_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_147_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_147_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_147_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_148_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_148_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_148_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_148_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_149_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_149_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_149_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_149_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_150_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_150_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_150_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_150_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_151_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_151_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_151_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_151_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_152_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_152_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_152_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_152_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_153_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_153_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_153_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_153_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_154_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_154_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_154_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_154_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_155_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_155_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_155_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_155_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_156_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_156_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_156_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_156_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_157_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_157_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_157_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_157_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_158_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_158_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_158_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_158_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_159_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_159_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_159_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_159_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_160_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_160_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_160_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_160_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_161_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_161_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_161_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_161_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_162_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_162_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_162_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_162_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_163_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_163_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_163_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_163_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_164_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_164_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_164_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_164_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_165_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_165_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_165_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_165_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_166_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_166_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_166_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_166_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_167_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_167_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_167_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_167_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_168_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_168_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_168_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_168_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_169_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_169_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_169_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_169_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_170_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_170_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_170_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_170_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_171_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_171_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_171_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_171_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_172_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_172_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_172_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_172_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_173_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_173_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_173_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_173_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_174_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_174_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_174_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_174_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_175_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_175_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_175_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_175_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_176_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_176_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_176_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_176_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_177_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_177_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_177_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_177_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_178_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_178_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_178_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_178_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_179_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_179_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_179_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_179_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_180_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_180_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_180_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_180_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_181_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_181_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_181_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_181_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_182_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_182_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_182_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_182_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_183_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_183_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_183_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_183_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_184_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_184_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_184_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_184_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_185_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_185_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_185_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_185_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_186_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_186_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_186_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_186_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_187_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_187_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_187_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_187_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_188_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_188_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_188_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_188_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_189_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_189_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_189_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_189_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_190_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_190_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_190_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_190_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_191_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_191_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_191_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_191_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_192_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_192_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_192_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_192_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_193_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_193_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_193_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_193_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_194_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_194_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_194_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_194_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_195_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_195_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_195_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_195_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_196_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_196_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_196_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_196_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_197_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_197_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_197_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_197_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_198_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_198_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_198_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_198_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_199_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_199_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_199_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_199_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_200_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_200_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_200_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_200_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_201_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_201_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_201_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_201_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_202_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_202_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_202_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_202_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_203_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_203_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_203_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_203_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_204_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_204_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_204_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_204_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_205_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_205_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_205_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_205_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_206_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_206_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_206_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_206_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_207_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_207_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_207_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_207_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_208_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_208_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_208_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_208_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_209_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_209_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_209_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_209_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_210_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_210_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_210_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_210_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_211_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_211_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_211_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_211_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_212_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_212_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_212_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_212_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_213_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_213_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_213_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_213_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_214_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_214_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_214_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_214_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_215_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_215_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_215_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_215_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_216_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_216_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_216_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_216_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_217_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_217_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_217_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_217_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_218_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_218_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_218_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_218_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_219_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_219_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_219_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_219_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_220_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_220_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_220_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_220_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_221_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_221_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_221_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_221_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_222_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_222_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_222_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_222_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_223_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_223_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_223_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_223_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_224_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_224_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_224_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_224_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_225_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_225_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_225_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_225_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_226_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_226_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_226_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_226_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_227_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_227_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_227_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_227_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_228_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_228_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_228_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_228_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_229_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_229_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_229_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_229_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_230_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_230_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_230_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_230_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_231_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_231_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_231_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_231_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_232_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_232_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_232_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_232_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_233_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_233_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_233_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_233_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_234_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_234_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_234_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_234_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_235_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_235_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_235_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_235_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_236_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_236_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_236_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_236_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_237_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_237_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_237_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_237_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_238_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_238_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_238_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_238_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_239_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_239_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_239_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_239_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_240_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_240_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_240_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_240_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_241_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_241_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_241_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_241_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_242_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_242_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_242_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_242_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_243_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_243_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_243_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_243_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_244_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_244_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_244_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_244_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_245_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_245_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_245_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_245_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_246_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_246_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_246_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_246_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_247_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_247_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_247_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_247_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_248_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_248_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_248_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_248_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_249_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_249_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_249_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_249_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_250_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_250_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_250_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_250_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_251_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_251_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_251_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_251_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_252_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_252_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_252_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_252_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_253_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_253_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_253_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_253_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_254_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_254_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_254_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_254_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_255_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_COMPLETION_QUEUE_SIZE_255_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_255_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SUBMISSION_QUEUE_SIZE_255_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_0_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_1_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_2_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_3_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_4_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_5_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_6_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_7_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_8_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_9_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_10_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_11_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_12_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_13_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_14_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_15_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_16_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_16_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_17_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_17_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_18_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_18_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_19_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_19_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_20_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_20_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_21_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_21_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_22_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_22_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_23_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_23_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_24_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_24_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_25_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_25_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_26_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_26_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_27_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_27_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_28_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_28_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_29_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_29_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_30_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_30_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_31_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_31_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_32_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_32_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_33_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_33_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_34_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_34_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_35_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_35_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_36_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_36_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_37_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_37_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_38_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_38_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_39_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_39_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_40_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_40_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_41_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_41_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_42_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_42_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_43_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_43_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_44_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_44_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_45_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_45_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_46_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_46_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_47_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_47_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_48_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_48_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_49_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_49_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_50_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_50_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_51_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_51_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_52_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_52_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_53_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_53_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_54_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_54_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_55_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_55_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_56_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_56_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_57_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_57_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_58_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_58_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_59_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_59_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_60_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_60_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_61_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_61_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_62_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_62_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_63_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_63_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_64_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_64_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_65_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_65_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_66_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_66_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_67_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_67_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_68_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_68_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_69_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_69_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_70_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_70_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_71_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_71_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_72_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_72_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_73_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_73_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_74_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_74_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_75_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_75_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_76_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_76_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_77_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_77_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_78_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_78_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_79_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_79_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_80_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_80_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_81_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_81_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_82_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_82_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_83_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_83_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_84_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_84_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_85_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_85_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_86_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_86_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_87_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_87_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_88_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_88_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_89_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_89_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_90_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_90_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_91_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_91_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_92_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_92_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_93_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_93_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_94_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_94_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_95_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_95_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_96_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_96_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_97_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_97_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_98_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_98_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_99_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_99_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_100_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_100_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_101_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_101_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_102_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_102_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_103_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_103_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_104_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_104_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_105_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_105_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_106_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_106_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_107_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_107_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_108_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_108_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_109_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_109_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_110_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_110_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_111_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_111_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_112_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_112_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_113_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_113_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_114_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_114_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_115_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_115_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_116_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_116_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_117_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_117_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_118_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_118_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_119_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_119_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_120_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_120_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_121_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_121_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_122_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_122_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_123_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_123_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_124_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_124_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_125_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_125_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_126_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_126_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_127_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_127_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_128_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_128_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_129_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_129_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_130_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_130_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_131_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_131_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_132_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_132_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_133_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_133_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_134_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_134_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_135_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_135_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_136_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_136_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_137_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_137_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_138_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_138_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_139_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_139_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_140_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_140_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_141_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_141_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_142_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_142_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_143_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_143_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_144_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_144_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_145_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_145_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_146_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_146_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_147_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_147_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_148_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_148_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_149_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_149_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_150_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_150_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_151_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_151_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_152_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_152_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_153_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_153_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_154_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_154_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_155_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_155_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_156_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_156_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_157_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_157_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_158_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_158_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_159_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_159_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_160_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_160_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_161_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_161_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_162_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_162_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_163_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_163_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_164_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_164_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_165_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_165_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_166_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_166_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_167_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_167_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_168_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_168_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_169_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_169_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_170_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_170_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_171_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_171_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_172_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_172_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_173_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_173_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_174_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_174_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_175_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_175_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_176_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_176_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_177_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_177_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_178_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_178_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_179_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_179_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_180_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_180_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_181_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_181_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_182_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_182_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_183_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_183_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_184_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_184_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_185_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_185_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_186_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_186_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_187_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_187_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_188_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_188_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_189_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_189_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_190_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_190_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_191_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_191_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_192_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_192_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_193_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_193_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_194_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_194_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_195_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_195_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_196_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_196_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_197_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_197_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_198_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_198_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_199_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_199_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_200_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_200_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_201_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_201_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_202_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_202_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_203_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_203_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_204_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_204_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_205_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_205_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_206_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_206_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_207_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_207_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_208_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_208_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_209_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_209_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_210_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_210_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_211_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_211_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_212_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_212_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_213_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_213_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_214_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_214_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_215_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_215_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_216_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_216_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_217_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_217_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_218_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_218_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_219_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_219_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_220_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_220_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_221_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_221_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_222_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_222_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_223_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_223_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_224_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_224_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_225_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_225_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_226_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_226_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_227_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_227_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_228_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_228_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_229_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_229_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_230_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_230_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_231_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_231_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_232_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_232_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_233_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_233_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_234_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_234_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_235_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_235_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_236_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_236_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_237_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_237_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_238_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_238_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_239_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_239_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_240_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_240_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_241_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_241_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_242_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_242_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_243_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_243_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_244_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_244_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_245_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_245_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_246_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_246_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_247_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_247_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_248_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_248_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_249_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_249_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_250_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_250_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_251_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_251_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_252_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_252_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_253_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_253_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_254_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_254_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_255_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_LOW_255_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_0_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_1_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_2_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_3_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_4_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_5_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_6_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_7_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_8_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_9_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_10_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_11_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_12_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_13_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_14_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_15_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_16_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_16_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_17_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_17_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_18_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_18_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_19_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_19_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_20_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_20_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_21_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_21_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_22_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_22_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_23_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_23_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_24_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_24_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_25_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_25_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_26_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_26_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_27_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_27_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_28_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_28_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_29_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_29_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_30_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_30_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_31_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_31_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_32_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_32_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_33_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_33_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_34_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_34_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_35_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_35_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_36_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_36_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_37_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_37_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_38_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_38_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_39_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_39_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_40_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_40_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_41_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_41_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_42_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_42_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_43_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_43_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_44_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_44_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_45_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_45_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_46_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_46_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_47_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_47_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_48_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_48_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_49_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_49_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_50_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_50_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_51_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_51_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_52_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_52_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_53_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_53_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_54_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_54_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_55_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_55_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_56_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_56_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_57_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_57_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_58_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_58_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_59_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_59_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_60_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_60_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_61_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_61_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_62_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_62_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_63_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_63_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_64_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_64_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_65_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_65_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_66_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_66_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_67_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_67_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_68_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_68_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_69_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_69_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_70_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_70_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_71_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_71_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_72_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_72_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_73_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_73_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_74_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_74_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_75_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_75_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_76_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_76_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_77_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_77_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_78_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_78_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_79_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_79_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_80_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_80_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_81_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_81_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_82_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_82_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_83_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_83_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_84_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_84_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_85_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_85_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_86_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_86_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_87_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_87_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_88_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_88_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_89_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_89_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_90_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_90_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_91_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_91_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_92_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_92_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_93_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_93_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_94_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_94_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_95_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_95_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_96_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_96_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_97_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_97_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_98_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_98_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_99_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_99_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_100_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_100_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_101_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_101_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_102_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_102_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_103_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_103_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_104_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_104_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_105_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_105_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_106_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_106_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_107_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_107_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_108_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_108_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_109_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_109_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_110_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_110_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_111_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_111_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_112_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_112_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_113_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_113_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_114_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_114_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_115_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_115_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_116_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_116_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_117_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_117_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_118_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_118_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_119_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_119_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_120_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_120_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_121_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_121_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_122_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_122_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_123_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_123_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_124_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_124_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_125_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_125_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_126_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_126_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_127_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_127_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_128_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_128_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_129_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_129_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_130_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_130_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_131_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_131_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_132_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_132_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_133_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_133_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_134_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_134_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_135_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_135_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_136_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_136_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_137_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_137_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_138_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_138_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_139_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_139_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_140_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_140_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_141_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_141_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_142_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_142_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_143_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_143_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_144_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_144_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_145_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_145_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_146_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_146_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_147_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_147_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_148_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_148_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_149_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_149_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_150_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_150_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_151_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_151_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_152_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_152_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_153_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_153_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_154_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_154_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_155_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_155_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_156_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_156_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_157_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_157_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_158_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_158_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_159_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_159_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_160_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_160_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_161_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_161_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_162_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_162_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_163_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_163_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_164_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_164_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_165_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_165_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_166_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_166_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_167_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_167_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_168_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_168_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_169_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_169_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_170_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_170_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_171_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_171_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_172_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_172_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_173_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_173_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_174_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_174_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_175_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_175_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_176_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_176_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_177_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_177_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_178_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_178_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_179_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_179_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_180_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_180_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_181_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_181_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_182_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_182_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_183_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_183_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_184_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_184_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_185_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_185_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_186_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_186_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_187_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_187_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_188_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_188_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_189_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_189_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_190_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_190_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_191_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_191_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_192_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_192_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_193_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_193_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_194_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_194_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_195_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_195_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_196_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_196_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_197_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_197_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_198_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_198_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_199_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_199_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_200_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_200_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_201_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_201_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_202_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_202_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_203_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_203_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_204_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_204_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_205_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_205_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_206_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_206_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_207_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_207_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_208_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_208_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_209_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_209_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_210_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_210_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_211_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_211_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_212_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_212_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_213_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_213_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_214_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_214_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_215_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_215_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_216_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_216_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_217_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_217_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_218_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_218_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_219_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_219_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_220_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_220_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_221_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_221_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_222_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_222_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_223_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_223_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_224_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_224_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_225_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_225_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_226_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_226_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_227_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_227_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_228_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_228_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_229_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_229_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_230_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_230_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_231_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_231_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_232_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_232_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_233_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_233_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_234_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_234_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_235_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_235_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_236_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_236_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_237_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_237_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_238_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_238_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_239_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_239_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_240_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_240_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_241_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_241_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_242_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_242_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_243_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_243_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_244_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_244_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_245_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_245_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_246_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_246_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_247_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_247_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_248_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_248_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_249_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_249_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_250_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_250_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_251_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_251_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_252_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_252_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_253_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_253_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_254_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_254_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_255_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQR_BASE_ADDR_HIGH_255_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_0_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_1_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_2_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_3_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_4_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_5_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_6_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_7_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_7_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_8_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_8_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_9_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_9_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_10_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_10_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_11_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_11_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_12_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_12_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_13_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_13_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_14_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_14_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_15_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_15_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_16_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_16_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_17_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_17_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_18_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_18_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_19_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_19_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_20_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_20_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_21_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_21_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_22_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_22_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_23_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_23_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_24_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_24_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_25_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_25_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_26_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_26_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_27_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_27_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_28_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_28_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_29_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_29_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_30_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_30_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_31_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_31_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_32_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_32_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_33_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_33_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_34_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_34_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_35_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_35_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_36_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_36_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_37_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_37_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_38_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_38_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_39_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_39_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_40_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_40_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_41_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_41_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_42_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_42_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_43_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_43_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_44_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_44_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_45_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_45_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_46_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_46_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_47_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_47_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_48_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_48_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_49_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_49_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_50_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_50_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_51_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_51_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_52_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_52_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_53_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_53_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_54_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_54_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_55_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_55_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_56_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_56_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_57_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_57_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_58_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_58_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_59_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_59_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_60_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_60_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_61_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_61_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_62_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_62_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_63_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_63_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_64_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_64_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_65_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_65_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_66_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_66_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_67_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_67_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_68_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_68_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_69_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_69_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_70_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_70_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_71_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_71_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_72_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_72_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_73_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_73_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_74_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_74_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_75_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_75_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_76_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_76_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_77_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_77_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_78_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_78_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_79_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_79_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_80_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_80_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_81_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_81_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_82_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_82_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_83_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_83_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_84_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_84_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_85_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_85_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_86_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_86_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_87_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_87_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_88_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_88_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_89_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_89_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_90_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_90_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_91_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_91_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_92_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_92_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_93_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_93_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_94_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_94_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_95_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_95_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_96_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_96_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_97_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_97_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_98_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_98_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_99_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_99_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_100_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_100_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_101_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_101_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_102_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_102_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_103_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_103_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_104_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_104_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_105_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_105_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_106_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_106_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_107_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_107_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_108_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_108_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_109_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_109_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_110_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_110_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_111_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_111_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_112_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_112_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_113_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_113_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_114_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_114_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_115_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_115_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_116_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_116_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_117_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_117_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_118_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_118_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_119_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_119_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_120_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_120_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_121_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_121_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_122_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_122_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_123_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_123_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_124_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_124_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_125_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_125_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_126_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_126_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_127_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_127_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_128_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_128_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_129_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_129_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_130_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_130_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_131_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_131_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_132_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_132_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_133_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_133_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_134_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_134_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_135_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_135_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_136_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_136_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_137_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_137_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_138_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_138_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_139_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_139_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_140_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_140_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_141_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_141_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_142_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_142_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_143_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_143_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_144_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_144_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_145_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_145_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_146_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_146_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_147_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_147_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_148_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_148_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_149_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_149_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_150_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_150_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_151_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_151_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_152_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_152_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_153_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_153_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_154_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_154_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_155_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_155_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_156_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_156_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_157_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_157_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_158_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_158_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_159_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_159_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_160_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_160_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_161_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_161_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_162_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_162_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_163_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_163_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_164_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_164_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_165_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_165_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_166_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_166_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_167_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_167_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_168_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_168_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_169_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_169_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_170_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_170_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_171_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_171_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_172_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_172_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_173_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_173_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_174_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_174_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_175_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_175_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_176_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_176_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_177_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_177_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_178_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_178_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_179_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_179_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_180_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_180_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_181_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_181_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_182_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_182_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_183_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_183_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_184_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_184_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_185_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_185_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_186_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_186_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_187_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_187_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_188_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_188_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_189_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_189_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_190_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_190_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_191_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_191_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_192_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_192_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_193_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_193_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_194_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_194_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_195_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_195_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_196_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_196_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_197_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_197_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_198_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_198_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_199_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_199_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_200_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_200_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_201_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_201_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_202_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_202_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_203_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_203_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_204_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_204_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_205_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_205_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_206_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_206_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_207_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_207_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_208_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_208_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_209_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_209_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_210_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_210_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_211_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_211_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_212_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_212_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_213_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_213_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_214_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_214_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_215_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_215_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_216_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_216_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_217_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_217_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_218_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_218_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_219_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_219_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_220_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_220_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_221_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_221_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_222_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_222_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_223_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_223_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_224_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_224_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_225_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_225_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_226_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_226_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_227_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_227_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_228_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_228_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_229_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_229_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_230_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_230_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_231_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_231_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_232_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_232_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_233_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_233_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_234_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_234_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_235_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_235_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_236_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_236_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_237_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_237_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_238_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_238_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_239_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_239_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_240_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_240_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_241_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_241_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_242_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_242_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_243_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_243_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_244_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_244_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_245_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_245_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_246_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_246_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_247_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_247_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_248_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_248_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_249_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_249_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_250_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_250_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_251_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_251_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_252_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_252_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_253_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_253_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_254_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_254_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_255_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_MEMORY_RD_PTR_255_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_ECC_INJECT_LEN       2
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_ECC_INJECT_OFFSET    30
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_2BIT_ECC_RO_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_2BIT_ECC_RO_OFFSET   23
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_1BIT_ECC_RO_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_1BIT_ECC_RO_OFFSET   22
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_2BIT_ECC_STS_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_2BIT_ECC_STS_OFFSET  21
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_1BIT_ECC_STS_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_1BIT_ECC_STS_OFFSET  20
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_2BIT_ECC_MASK_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_2BIT_ECC_MASK_OFFSET 19
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_1BIT_ECC_MASK_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_1BIT_ECC_MASK_OFFSET 18
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_2BIT_ECC_SET_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_2BIT_ECC_SET_OFFSET  17
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_1BIT_ECC_SET_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_1BIT_ECC_SET_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_2BIT_ECC_CNT_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_2BIT_ECC_CNT_OFFSET  8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_1BIT_ECC_CNT_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_1BIT_ECC_CNT_OFFSET  0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_2BIT_ECC_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_2BIT_ECC_ADDR_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_1BIT_ECC_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_SIZE_RAM_1BIT_ECC_ADDR_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_ECC_INJECT_LEN       2
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_ECC_INJECT_OFFSET    30
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_2BIT_ECC_RO_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_2BIT_ECC_RO_OFFSET   23
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_1BIT_ECC_RO_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_1BIT_ECC_RO_OFFSET   22
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_2BIT_ECC_STS_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_2BIT_ECC_STS_OFFSET  21
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_1BIT_ECC_STS_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_1BIT_ECC_STS_OFFSET  20
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_2BIT_ECC_MASK_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_2BIT_ECC_MASK_OFFSET 19
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_1BIT_ECC_MASK_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_1BIT_ECC_MASK_OFFSET 18
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_2BIT_ECC_SET_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_2BIT_ECC_SET_OFFSET  17
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_1BIT_ECC_SET_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_1BIT_ECC_SET_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_2BIT_ECC_CNT_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_2BIT_ECC_CNT_OFFSET  8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_1BIT_ECC_CNT_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_1BIT_ECC_CNT_OFFSET  0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_2BIT_ECC_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_2BIT_ECC_ADDR_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_1BIT_ECC_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAL_RAM_1BIT_ECC_ADDR_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_ECC_INJECT_LEN       2
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_ECC_INJECT_OFFSET    30
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_2BIT_ECC_RO_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_2BIT_ECC_RO_OFFSET   23
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_1BIT_ECC_RO_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_1BIT_ECC_RO_OFFSET   22
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_2BIT_ECC_STS_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_2BIT_ECC_STS_OFFSET  21
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_1BIT_ECC_STS_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_1BIT_ECC_STS_OFFSET  20
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_2BIT_ECC_MASK_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_2BIT_ECC_MASK_OFFSET 19
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_1BIT_ECC_MASK_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_1BIT_ECC_MASK_OFFSET 18
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_2BIT_ECC_SET_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_2BIT_ECC_SET_OFFSET  17
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_1BIT_ECC_SET_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_1BIT_ECC_SET_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_2BIT_ECC_CNT_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_2BIT_ECC_CNT_OFFSET  8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_1BIT_ECC_CNT_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_1BIT_ECC_CNT_OFFSET  0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_2BIT_ECC_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_2BIT_ECC_ADDR_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_1BIT_ECC_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_BAH_RAM_1BIT_ECC_ADDR_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_ECC_INJECT_LEN       2
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_ECC_INJECT_OFFSET    30
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_2BIT_ECC_RO_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_2BIT_ECC_RO_OFFSET   23
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_1BIT_ECC_RO_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_1BIT_ECC_RO_OFFSET   22
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_2BIT_ECC_STS_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_2BIT_ECC_STS_OFFSET  21
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_1BIT_ECC_STS_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_1BIT_ECC_STS_OFFSET  20
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_2BIT_ECC_MASK_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_2BIT_ECC_MASK_OFFSET 19
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_1BIT_ECC_MASK_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_1BIT_ECC_MASK_OFFSET 18
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_2BIT_ECC_SET_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_2BIT_ECC_SET_OFFSET  17
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_1BIT_ECC_SET_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_1BIT_ECC_SET_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_2BIT_ECC_CNT_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_2BIT_ECC_CNT_OFFSET  8
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_1BIT_ECC_CNT_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_1BIT_ECC_CNT_OFFSET  0

#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_2BIT_ECC_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_2BIT_ECC_ADDR_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_1BIT_ECC_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_RD_PTR_RAM_1BIT_ECC_ADDR_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_ECC_INJECT_LEN       2
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_ECC_INJECT_OFFSET    30
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_2BIT_ECC_RO_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_2BIT_ECC_RO_OFFSET   23
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_1BIT_ECC_RO_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_1BIT_ECC_RO_OFFSET   22
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_2BIT_ECC_STS_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_2BIT_ECC_STS_OFFSET  21
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_1BIT_ECC_STS_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_1BIT_ECC_STS_OFFSET  20
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_2BIT_ECC_MASK_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_2BIT_ECC_MASK_OFFSET 19
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_1BIT_ECC_MASK_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_1BIT_ECC_MASK_OFFSET 18
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_2BIT_ECC_SET_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_2BIT_ECC_SET_OFFSET  17
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_1BIT_ECC_SET_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_1BIT_ECC_SET_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_2BIT_ECC_CNT_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_2BIT_ECC_CNT_OFFSET  8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_1BIT_ECC_CNT_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_1BIT_ECC_CNT_OFFSET  0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_2BIT_ECC_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_2BIT_ECC_ADDR_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_1BIT_ECC_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_1BIT_ECC_ADDR_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_ECC_INJECT_LEN       2
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_ECC_INJECT_OFFSET    30
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_2BIT_ECC_RO_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_2BIT_ECC_RO_OFFSET   23
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_1BIT_ECC_RO_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_1BIT_ECC_RO_OFFSET   22
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_2BIT_ECC_STS_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_2BIT_ECC_STS_OFFSET  21
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_1BIT_ECC_STS_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_1BIT_ECC_STS_OFFSET  20
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_2BIT_ECC_MASK_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_2BIT_ECC_MASK_OFFSET 19
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_1BIT_ECC_MASK_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_1BIT_ECC_MASK_OFFSET 18
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_2BIT_ECC_SET_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_2BIT_ECC_SET_OFFSET  17
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_1BIT_ECC_SET_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_1BIT_ECC_SET_OFFSET  16
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_2BIT_ECC_CNT_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_2BIT_ECC_CNT_OFFSET  8
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_1BIT_ECC_CNT_LEN     8
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_1BIT_ECC_CNT_OFFSET  0

#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_2BIT_ECC_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_2BIT_ECC_ADDR_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_1BIT_ECC_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_PREFETCH_FIFO_RAM_1BIT_ECC_ADDR_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_LINK_UP_STS_LEN              1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_LINK_UP_STS_OFFSET           31
#define HIPCIEC_NVME_GLOBAL_REG_NVME_LINK_DOWN_PRT_INITIAL_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_LINK_DOWN_PRT_INITIAL_OFFSET 15

#define HIPCIEC_NVME_GLOBAL_REG_NVME_FLR__PROC_CMPL_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_FLR__PROC_CMPL_OFFSET 1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_FLR_PTR_INITAL_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_FLR_PTR_INITAL_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_CQ_ERR_PTR_INITIAL_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_CQ_ERR_PTR_INITIAL_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_SQ_DES_CTRL_RAM_WR_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_SQ_DES_CTRL_RAM_WR_OFFSET   31
#define HIPCIEC_NVME_GLOBAL_REG_NVME_SQ_DES_CTRL_RAM_RD_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_NVME_SQ_DES_CTRL_RAM_RD_OFFSET   30
#define HIPCIEC_NVME_GLOBAL_REG_NVME_SQ_DES_CTRL_RAM_ADDR_LEN    8
#define HIPCIEC_NVME_GLOBAL_REG_NVME_SQ_DES_CTRL_RAM_ADDR_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_WR_PTR_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_WR_PTR_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_HD_PTR_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_HD_PTR_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_WR_PTR_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_WR_PTR_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_HD_PTR_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_RAM_HD_PTR_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_CTRL_FIFO_FULL_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_CTRL_FIFO_FULL_OFFSET  5
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_CTRL_FIFO_EMPTY_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_SQ_DES_CTRL_FIFO_EMPTY_OFFSET 4
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DES_CTRL_FIFO_FULL_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DES_CTRL_FIFO_FULL_OFFSET  3
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DES_CTRL_FIFO_EMPTY_LEN    1
#define HIPCIEC_NVME_GLOBAL_REG_CQ_DES_CTRL_FIFO_EMPTY_OFFSET 2
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_STS_FIFO_FULL_LEN      1
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_STS_FIFO_FULL_OFFSET   1
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_STS_FIFO_EMPTY_LEN     1
#define HIPCIEC_NVME_GLOBAL_REG_CQ_ERR_STS_FIFO_EMPTY_OFFSET  0

#define HIPCIEC_NVME_GLOBAL_REG_TAIL_RAM_FSM_STS_LEN     2
#define HIPCIEC_NVME_GLOBAL_REG_TAIL_RAM_FSM_STS_OFFSET  8
#define HIPCIEC_NVME_GLOBAL_REG_SQS_RAM_FSM_STS_LEN      2
#define HIPCIEC_NVME_GLOBAL_REG_SQS_RAM_FSM_STS_OFFSET   6
#define HIPCIEC_NVME_GLOBAL_REG_SQBAL_RAM_FSM_STS_LEN    2
#define HIPCIEC_NVME_GLOBAL_REG_SQBAL_RAM_FSM_STS_OFFSET 4
#define HIPCIEC_NVME_GLOBAL_REG_SQBAH_RAM_FSM_STS_LEN    2
#define HIPCIEC_NVME_GLOBAL_REG_SQBAH_RAM_FSM_STS_OFFSET 2
#define HIPCIEC_NVME_GLOBAL_REG_RDPTR_RAM_FSM_STS_LEN    2
#define HIPCIEC_NVME_GLOBAL_REG_RDPTR_RAM_FSM_STS_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_SQ_CNT_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_SQ_CNT_OFFSET 16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_CNT_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_CQ_CNT_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_REQ_CNT_LEN      16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_REQ_CNT_OFFSET   16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_BRESP_CNT_LEN    16
#define HIPCIEC_NVME_GLOBAL_REG_WRPTR_BRESP_CNT_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS0_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS0_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS1_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS1_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS2_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS2_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS3_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS3_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS4_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS4_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS5_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS5_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS6_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS6_OFFSET 0

#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS7_LEN    32
#define HIPCIEC_NVME_GLOBAL_REG_NVME_QUEUE_STS7_OFFSET 0

#endif // __HIPCIEC_NVME_GLOBAL_REG_REG_OFFSET_FIELD_H__
