--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    7.946(R)|      SLOW  |   -3.549(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.024(R)|      SLOW  |   -1.805(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.477(R)|      SLOW  |   -2.174(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         7.565(R)|      SLOW  |         4.405(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
GPIO1                      |        11.550(R)|      SLOW  |         7.234(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        10.873(R)|      SLOW  |         6.833(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.763(R)|      SLOW  |         6.743(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N                      |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.689(R)|      SLOW  |         6.397(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P                      |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.731(R)|      SLOW  |         6.413(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX                         |        10.670(R)|      SLOW  |         6.731(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        15.847(R)|      SLOW  |        10.047(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ads                      |        16.784(R)|      SLOW  |        10.591(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_col_vln_sh               |        15.922(R)|      SLOW  |        10.128(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_bias_sh             |        17.407(R)|      SLOW  |        11.050(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_dyn_pon             |        18.177(R)|      SLOW  |        11.492(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_en                 |        17.461(R)|      SLOW  |        11.176(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_hold               |        15.920(R)|      SLOW  |        10.104(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inc_one            |        16.072(R)|      SLOW  |        10.245(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inv_clk            |        15.682(R)|      SLOW  |         9.976(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_jc_shift_en        |        15.910(R)|      SLOW  |        10.143(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_clk            |        15.708(R)|      SLOW  |        10.037(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_en             |        15.580(R)|      SLOW  |         9.887(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_mem_wr             |        16.360(R)|      SLOW  |        10.361(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_rst                |        15.776(R)|      SLOW  |        10.044(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_updn               |        15.580(R)|      SLOW  |         9.887(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_digif_serial_rst         |        15.565(R)|      SLOW  |         9.902(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_clamp_en        |        17.013(R)|      SLOW  |        10.835(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        17.545(R)|      SLOW  |        11.169(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_rst        |        17.840(R)|      SLOW  |        11.379(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_sh              |        18.542(R)|      SLOW  |        11.787(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rs                   |        15.631(R)|      SLOW  |         9.934(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rst                  |        15.809(R)|      SLOW  |        10.053(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_tx                   |        15.494(R)|      SLOW  |         9.852(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shr                      |        18.809(R)|      SLOW  |        11.921(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shs                      |        17.666(R)|      SLOW  |        11.213(R)|      FAST  |GPIO2_OBUF        |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         9.099(R)|      SLOW  |         6.024(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.267(R)|      SLOW  |         5.402(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        10.491(R)|      SLOW  |         5.812(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         8.602(R)|      SLOW  |         5.352(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         8.852(R)|      SLOW  |         5.451(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |         9.960(R)|      SLOW  |         5.797(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.000(R)|      SLOW  |         5.795(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        10.762(R)|      SLOW  |         6.697(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        11.075(R)|      SLOW  |         6.697(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |         9.964(R)|      SLOW  |         5.844(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        11.385(R)|      SLOW  |         6.823(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        11.570(R)|      SLOW  |         6.894(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |         8.817(R)|      SLOW  |         4.812(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         8.299(R)|      SLOW  |         4.847(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         8.299(R)|      SLOW  |         4.857(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         8.269(R)|      SLOW  |         4.010(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         8.488(R)|      SLOW  |         4.249(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.392(R)|      SLOW  |         4.241(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         7.571(R)|      SLOW  |         4.081(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        10.716(R)|      SLOW  |         6.199(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         8.049(R)|      SLOW  |         4.053(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         7.939(R)|      SLOW  |         4.223(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |         9.812(R)|      SLOW  |         4.426(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         8.571(R)|      SLOW  |         4.396(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |         9.809(R)|      SLOW  |         4.991(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         9.917(R)|      SLOW  |         6.163(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |         9.107(R)|      SLOW  |         3.889(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         8.094(R)|      SLOW  |         3.812(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         7.623(R)|      SLOW  |         3.980(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |         9.600(R)|      SLOW  |         4.009(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |         9.055(R)|      SLOW  |         4.352(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |         9.548(R)|      SLOW  |         4.625(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        10.264(R)|      SLOW  |         4.634(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        10.261(R)|      SLOW  |         4.618(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         7.216(R)|      SLOW  |         4.755(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         5.966(R)|      SLOW  |         3.951(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        10.170(R)|      SLOW  |         6.525(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.567|         |         |         |
RESET          |   22.138|   22.138|   22.157|   22.157|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   12.944|         |         |         |
GPIFII_PCLK_IN |    8.525|         |         |         |
RESET          |    5.937|    5.937|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    1.154|         |
RESET          |         |         |    1.726|    1.726|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIO2          |   11.345|
---------------+---------------+---------+


Analysis completed Tue Nov  8 16:55:58 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 595 MB



