
Maik.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bbc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  08007d60  08007d60  00008d60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081b0  080081b0  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080081b0  080081b0  000091b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081b8  080081b8  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081b8  080081b8  000091b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081bc  080081bc  000091bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080081c0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b0  200001d4  08008394  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000584  08008394  0000a584  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e876  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022d2  00000000  00000000  00018a7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  0001ad50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a73  00000000  00000000  0001bac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001799d  00000000  00000000  0001c533  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fdf2  00000000  00000000  00033ed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009118d  00000000  00000000  00043cc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d4e4f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004afc  00000000  00000000  000d4e94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003b  00000000  00000000  000d9990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007d44 	.word	0x08007d44

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08007d44 	.word	0x08007d44

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2uiz>:
 8000b68:	004a      	lsls	r2, r1, #1
 8000b6a:	d211      	bcs.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d211      	bcs.n	8000b96 <__aeabi_d2uiz+0x2e>
 8000b72:	d50d      	bpl.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d40e      	bmi.n	8000b9c <__aeabi_d2uiz+0x34>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_d2uiz+0x3a>
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0000 	mov.w	r0, #0
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b9a0 	b.w	8000fa0 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f83c 	bl	8000ce4 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_d2lz>:
 8000c78:	b538      	push	{r3, r4, r5, lr}
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	4604      	mov	r4, r0
 8000c80:	460d      	mov	r5, r1
 8000c82:	f7ff ff33 	bl	8000aec <__aeabi_dcmplt>
 8000c86:	b928      	cbnz	r0, 8000c94 <__aeabi_d2lz+0x1c>
 8000c88:	4620      	mov	r0, r4
 8000c8a:	4629      	mov	r1, r5
 8000c8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c90:	f000 b80a 	b.w	8000ca8 <__aeabi_d2ulz>
 8000c94:	4620      	mov	r0, r4
 8000c96:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c9a:	f000 f805 	bl	8000ca8 <__aeabi_d2ulz>
 8000c9e:	4240      	negs	r0, r0
 8000ca0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca4:	bd38      	pop	{r3, r4, r5, pc}
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_d2ulz>:
 8000ca8:	b5d0      	push	{r4, r6, r7, lr}
 8000caa:	4b0c      	ldr	r3, [pc, #48]	@ (8000cdc <__aeabi_d2ulz+0x34>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	4606      	mov	r6, r0
 8000cb0:	460f      	mov	r7, r1
 8000cb2:	f7ff fca9 	bl	8000608 <__aeabi_dmul>
 8000cb6:	f7ff ff57 	bl	8000b68 <__aeabi_d2uiz>
 8000cba:	4604      	mov	r4, r0
 8000cbc:	f7ff fc2a 	bl	8000514 <__aeabi_ui2d>
 8000cc0:	4b07      	ldr	r3, [pc, #28]	@ (8000ce0 <__aeabi_d2ulz+0x38>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f7ff fca0 	bl	8000608 <__aeabi_dmul>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	460b      	mov	r3, r1
 8000ccc:	4630      	mov	r0, r6
 8000cce:	4639      	mov	r1, r7
 8000cd0:	f7ff fae2 	bl	8000298 <__aeabi_dsub>
 8000cd4:	f7ff ff48 	bl	8000b68 <__aeabi_d2uiz>
 8000cd8:	4621      	mov	r1, r4
 8000cda:	bdd0      	pop	{r4, r6, r7, pc}
 8000cdc:	3df00000 	.word	0x3df00000
 8000ce0:	41f00000 	.word	0x41f00000

08000ce4 <__udivmoddi4>:
 8000ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ce8:	9d08      	ldr	r5, [sp, #32]
 8000cea:	460c      	mov	r4, r1
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d14e      	bne.n	8000d8e <__udivmoddi4+0xaa>
 8000cf0:	4694      	mov	ip, r2
 8000cf2:	458c      	cmp	ip, r1
 8000cf4:	4686      	mov	lr, r0
 8000cf6:	fab2 f282 	clz	r2, r2
 8000cfa:	d962      	bls.n	8000dc2 <__udivmoddi4+0xde>
 8000cfc:	b14a      	cbz	r2, 8000d12 <__udivmoddi4+0x2e>
 8000cfe:	f1c2 0320 	rsb	r3, r2, #32
 8000d02:	4091      	lsls	r1, r2
 8000d04:	fa20 f303 	lsr.w	r3, r0, r3
 8000d08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d0c:	4319      	orrs	r1, r3
 8000d0e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f f68c 	uxth.w	r6, ip
 8000d1a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb07 1114 	mls	r1, r7, r4, r1
 8000d26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2a:	fb04 f106 	mul.w	r1, r4, r6
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x64>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d3a:	f080 8112 	bcs.w	8000f62 <__udivmoddi4+0x27e>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 810f 	bls.w	8000f62 <__udivmoddi4+0x27e>
 8000d44:	3c02      	subs	r4, #2
 8000d46:	4463      	add	r3, ip
 8000d48:	1a59      	subs	r1, r3, r1
 8000d4a:	fa1f f38e 	uxth.w	r3, lr
 8000d4e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d52:	fb07 1110 	mls	r1, r7, r0, r1
 8000d56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5a:	fb00 f606 	mul.w	r6, r0, r6
 8000d5e:	429e      	cmp	r6, r3
 8000d60:	d90a      	bls.n	8000d78 <__udivmoddi4+0x94>
 8000d62:	eb1c 0303 	adds.w	r3, ip, r3
 8000d66:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d6a:	f080 80fc 	bcs.w	8000f66 <__udivmoddi4+0x282>
 8000d6e:	429e      	cmp	r6, r3
 8000d70:	f240 80f9 	bls.w	8000f66 <__udivmoddi4+0x282>
 8000d74:	4463      	add	r3, ip
 8000d76:	3802      	subs	r0, #2
 8000d78:	1b9b      	subs	r3, r3, r6
 8000d7a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d7e:	2100      	movs	r1, #0
 8000d80:	b11d      	cbz	r5, 8000d8a <__udivmoddi4+0xa6>
 8000d82:	40d3      	lsrs	r3, r2
 8000d84:	2200      	movs	r2, #0
 8000d86:	e9c5 3200 	strd	r3, r2, [r5]
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d905      	bls.n	8000d9e <__udivmoddi4+0xba>
 8000d92:	b10d      	cbz	r5, 8000d98 <__udivmoddi4+0xb4>
 8000d94:	e9c5 0100 	strd	r0, r1, [r5]
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4608      	mov	r0, r1
 8000d9c:	e7f5      	b.n	8000d8a <__udivmoddi4+0xa6>
 8000d9e:	fab3 f183 	clz	r1, r3
 8000da2:	2900      	cmp	r1, #0
 8000da4:	d146      	bne.n	8000e34 <__udivmoddi4+0x150>
 8000da6:	42a3      	cmp	r3, r4
 8000da8:	d302      	bcc.n	8000db0 <__udivmoddi4+0xcc>
 8000daa:	4290      	cmp	r0, r2
 8000dac:	f0c0 80f0 	bcc.w	8000f90 <__udivmoddi4+0x2ac>
 8000db0:	1a86      	subs	r6, r0, r2
 8000db2:	eb64 0303 	sbc.w	r3, r4, r3
 8000db6:	2001      	movs	r0, #1
 8000db8:	2d00      	cmp	r5, #0
 8000dba:	d0e6      	beq.n	8000d8a <__udivmoddi4+0xa6>
 8000dbc:	e9c5 6300 	strd	r6, r3, [r5]
 8000dc0:	e7e3      	b.n	8000d8a <__udivmoddi4+0xa6>
 8000dc2:	2a00      	cmp	r2, #0
 8000dc4:	f040 8090 	bne.w	8000ee8 <__udivmoddi4+0x204>
 8000dc8:	eba1 040c 	sub.w	r4, r1, ip
 8000dcc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dd0:	fa1f f78c 	uxth.w	r7, ip
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dda:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dde:	fb08 4416 	mls	r4, r8, r6, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb07 f006 	mul.w	r0, r7, r6
 8000dea:	4298      	cmp	r0, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x11c>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x11a>
 8000df8:	4298      	cmp	r0, r3
 8000dfa:	f200 80cd 	bhi.w	8000f98 <__udivmoddi4+0x2b4>
 8000dfe:	4626      	mov	r6, r4
 8000e00:	1a1c      	subs	r4, r3, r0
 8000e02:	fa1f f38e 	uxth.w	r3, lr
 8000e06:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e0a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e12:	fb00 f707 	mul.w	r7, r0, r7
 8000e16:	429f      	cmp	r7, r3
 8000e18:	d908      	bls.n	8000e2c <__udivmoddi4+0x148>
 8000e1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x146>
 8000e24:	429f      	cmp	r7, r3
 8000e26:	f200 80b0 	bhi.w	8000f8a <__udivmoddi4+0x2a6>
 8000e2a:	4620      	mov	r0, r4
 8000e2c:	1bdb      	subs	r3, r3, r7
 8000e2e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e32:	e7a5      	b.n	8000d80 <__udivmoddi4+0x9c>
 8000e34:	f1c1 0620 	rsb	r6, r1, #32
 8000e38:	408b      	lsls	r3, r1
 8000e3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e3e:	431f      	orrs	r7, r3
 8000e40:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e44:	fa04 f301 	lsl.w	r3, r4, r1
 8000e48:	ea43 030c 	orr.w	r3, r3, ip
 8000e4c:	40f4      	lsrs	r4, r6
 8000e4e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e52:	0c38      	lsrs	r0, r7, #16
 8000e54:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e58:	fbb4 fef0 	udiv	lr, r4, r0
 8000e5c:	fa1f fc87 	uxth.w	ip, r7
 8000e60:	fb00 441e 	mls	r4, r0, lr, r4
 8000e64:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e68:	fb0e f90c 	mul.w	r9, lr, ip
 8000e6c:	45a1      	cmp	r9, r4
 8000e6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e72:	d90a      	bls.n	8000e8a <__udivmoddi4+0x1a6>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e7a:	f080 8084 	bcs.w	8000f86 <__udivmoddi4+0x2a2>
 8000e7e:	45a1      	cmp	r9, r4
 8000e80:	f240 8081 	bls.w	8000f86 <__udivmoddi4+0x2a2>
 8000e84:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	eba4 0409 	sub.w	r4, r4, r9
 8000e8e:	fa1f f983 	uxth.w	r9, r3
 8000e92:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e96:	fb00 4413 	mls	r4, r0, r3, r4
 8000e9a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e9e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ea2:	45a4      	cmp	ip, r4
 8000ea4:	d907      	bls.n	8000eb6 <__udivmoddi4+0x1d2>
 8000ea6:	193c      	adds	r4, r7, r4
 8000ea8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eac:	d267      	bcs.n	8000f7e <__udivmoddi4+0x29a>
 8000eae:	45a4      	cmp	ip, r4
 8000eb0:	d965      	bls.n	8000f7e <__udivmoddi4+0x29a>
 8000eb2:	3b02      	subs	r3, #2
 8000eb4:	443c      	add	r4, r7
 8000eb6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eba:	fba0 9302 	umull	r9, r3, r0, r2
 8000ebe:	eba4 040c 	sub.w	r4, r4, ip
 8000ec2:	429c      	cmp	r4, r3
 8000ec4:	46ce      	mov	lr, r9
 8000ec6:	469c      	mov	ip, r3
 8000ec8:	d351      	bcc.n	8000f6e <__udivmoddi4+0x28a>
 8000eca:	d04e      	beq.n	8000f6a <__udivmoddi4+0x286>
 8000ecc:	b155      	cbz	r5, 8000ee4 <__udivmoddi4+0x200>
 8000ece:	ebb8 030e 	subs.w	r3, r8, lr
 8000ed2:	eb64 040c 	sbc.w	r4, r4, ip
 8000ed6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eda:	40cb      	lsrs	r3, r1
 8000edc:	431e      	orrs	r6, r3
 8000ede:	40cc      	lsrs	r4, r1
 8000ee0:	e9c5 6400 	strd	r6, r4, [r5]
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	e750      	b.n	8000d8a <__udivmoddi4+0xa6>
 8000ee8:	f1c2 0320 	rsb	r3, r2, #32
 8000eec:	fa20 f103 	lsr.w	r1, r0, r3
 8000ef0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ef4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ef8:	4094      	lsls	r4, r2
 8000efa:	430c      	orrs	r4, r1
 8000efc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f00:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f04:	fa1f f78c 	uxth.w	r7, ip
 8000f08:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f0c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f10:	0c23      	lsrs	r3, r4, #16
 8000f12:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f16:	fb00 f107 	mul.w	r1, r0, r7
 8000f1a:	4299      	cmp	r1, r3
 8000f1c:	d908      	bls.n	8000f30 <__udivmoddi4+0x24c>
 8000f1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f22:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f26:	d22c      	bcs.n	8000f82 <__udivmoddi4+0x29e>
 8000f28:	4299      	cmp	r1, r3
 8000f2a:	d92a      	bls.n	8000f82 <__udivmoddi4+0x29e>
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	1a5b      	subs	r3, r3, r1
 8000f32:	b2a4      	uxth	r4, r4
 8000f34:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f38:	fb08 3311 	mls	r3, r8, r1, r3
 8000f3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f40:	fb01 f307 	mul.w	r3, r1, r7
 8000f44:	42a3      	cmp	r3, r4
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x276>
 8000f48:	eb1c 0404 	adds.w	r4, ip, r4
 8000f4c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f50:	d213      	bcs.n	8000f7a <__udivmoddi4+0x296>
 8000f52:	42a3      	cmp	r3, r4
 8000f54:	d911      	bls.n	8000f7a <__udivmoddi4+0x296>
 8000f56:	3902      	subs	r1, #2
 8000f58:	4464      	add	r4, ip
 8000f5a:	1ae4      	subs	r4, r4, r3
 8000f5c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f60:	e739      	b.n	8000dd6 <__udivmoddi4+0xf2>
 8000f62:	4604      	mov	r4, r0
 8000f64:	e6f0      	b.n	8000d48 <__udivmoddi4+0x64>
 8000f66:	4608      	mov	r0, r1
 8000f68:	e706      	b.n	8000d78 <__udivmoddi4+0x94>
 8000f6a:	45c8      	cmp	r8, r9
 8000f6c:	d2ae      	bcs.n	8000ecc <__udivmoddi4+0x1e8>
 8000f6e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f72:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f76:	3801      	subs	r0, #1
 8000f78:	e7a8      	b.n	8000ecc <__udivmoddi4+0x1e8>
 8000f7a:	4631      	mov	r1, r6
 8000f7c:	e7ed      	b.n	8000f5a <__udivmoddi4+0x276>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	e799      	b.n	8000eb6 <__udivmoddi4+0x1d2>
 8000f82:	4630      	mov	r0, r6
 8000f84:	e7d4      	b.n	8000f30 <__udivmoddi4+0x24c>
 8000f86:	46d6      	mov	lr, sl
 8000f88:	e77f      	b.n	8000e8a <__udivmoddi4+0x1a6>
 8000f8a:	4463      	add	r3, ip
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	e74d      	b.n	8000e2c <__udivmoddi4+0x148>
 8000f90:	4606      	mov	r6, r0
 8000f92:	4623      	mov	r3, r4
 8000f94:	4608      	mov	r0, r1
 8000f96:	e70f      	b.n	8000db8 <__udivmoddi4+0xd4>
 8000f98:	3e02      	subs	r6, #2
 8000f9a:	4463      	add	r3, ip
 8000f9c:	e730      	b.n	8000e00 <__udivmoddi4+0x11c>
 8000f9e:	bf00      	nop

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <buzzer_set_freq>:
#include "tim.h"
#include "buzzer.h"

void buzzer_set_freq(uint32_t freq_hz) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
    uint32_t clock = HAL_RCC_GetPCLK1Freq();
 8000fac:	f001 feac 	bl	8002d08 <HAL_RCC_GetPCLK1Freq>
 8000fb0:	6178      	str	r0, [r7, #20]
    uint32_t prescaler = htim2.Instance->PSC;
 8000fb2:	4b11      	ldr	r3, [pc, #68]	@ (8000ff8 <buzzer_set_freq+0x54>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fb8:	613b      	str	r3, [r7, #16]
    uint32_t period = (clock / ((prescaler + 1) * freq_hz)) - 1;
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	fb02 f303 	mul.w	r3, r2, r3
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_PRESCALER(&htim2, prescaler);
 8000fce:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff8 <buzzer_set_freq+0x54>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(&htim2, period);
 8000fd6:	4b08      	ldr	r3, [pc, #32]	@ (8000ff8 <buzzer_set_freq+0x54>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fde:	4a06      	ldr	r2, [pc, #24]	@ (8000ff8 <buzzer_set_freq+0x54>)
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, period / 2);
 8000fe4:	4b04      	ldr	r3, [pc, #16]	@ (8000ff8 <buzzer_set_freq+0x54>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	68fa      	ldr	r2, [r7, #12]
 8000fea:	0852      	lsrs	r2, r2, #1
 8000fec:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000fee:	bf00      	nop
 8000ff0:	3718      	adds	r7, #24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	2000030c 	.word	0x2000030c

08000ffc <buzzer_start>:

void buzzer_start() {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001000:	2104      	movs	r1, #4
 8001002:	4802      	ldr	r0, [pc, #8]	@ (800100c <buzzer_start+0x10>)
 8001004:	f001 ffe2 	bl	8002fcc <HAL_TIM_PWM_Start>
}
 8001008:	bf00      	nop
 800100a:	bd80      	pop	{r7, pc}
 800100c:	2000030c 	.word	0x2000030c

08001010 <buzzer_stop>:

void buzzer_stop() {
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8001014:	2104      	movs	r1, #4
 8001016:	4802      	ldr	r0, [pc, #8]	@ (8001020 <buzzer_stop+0x10>)
 8001018:	f002 f888 	bl	800312c <HAL_TIM_PWM_Stop>
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}
 8001020:	2000030c 	.word	0x2000030c

08001024 <GNSS_UART_Callback>:
    gnss_index = 0;
    memset(&gnss_data, 0, sizeof(gnss_data));
    HAL_UART_Receive_IT(&huart2, &gnss_rx_buffer[gnss_index], 1);
}

void GNSS_UART_Callback(void) {
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
    if (gnss_index >= GNSS_BUFFER_SIZE - 1) gnss_index = 0;
 8001028:	4b15      	ldr	r3, [pc, #84]	@ (8001080 <GNSS_UART_Callback+0x5c>)
 800102a:	881b      	ldrh	r3, [r3, #0]
 800102c:	2bfe      	cmp	r3, #254	@ 0xfe
 800102e:	d902      	bls.n	8001036 <GNSS_UART_Callback+0x12>
 8001030:	4b13      	ldr	r3, [pc, #76]	@ (8001080 <GNSS_UART_Callback+0x5c>)
 8001032:	2200      	movs	r2, #0
 8001034:	801a      	strh	r2, [r3, #0]
    
    //   
    if (gnss_rx_buffer[gnss_index] == '\n') {
 8001036:	4b12      	ldr	r3, [pc, #72]	@ (8001080 <GNSS_UART_Callback+0x5c>)
 8001038:	881b      	ldrh	r3, [r3, #0]
 800103a:	461a      	mov	r2, r3
 800103c:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <GNSS_UART_Callback+0x60>)
 800103e:	5c9b      	ldrb	r3, [r3, r2]
 8001040:	2b0a      	cmp	r3, #10
 8001042:	d10b      	bne.n	800105c <GNSS_UART_Callback+0x38>
        gnss_rx_buffer[gnss_index + 1] = '\0';
 8001044:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <GNSS_UART_Callback+0x5c>)
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	3301      	adds	r3, #1
 800104a:	4a0e      	ldr	r2, [pc, #56]	@ (8001084 <GNSS_UART_Callback+0x60>)
 800104c:	2100      	movs	r1, #0
 800104e:	54d1      	strb	r1, [r2, r3]
        GNSS_Process();
 8001050:	f000 f81e 	bl	8001090 <GNSS_Process>
        gnss_index = 0;
 8001054:	4b0a      	ldr	r3, [pc, #40]	@ (8001080 <GNSS_UART_Callback+0x5c>)
 8001056:	2200      	movs	r2, #0
 8001058:	801a      	strh	r2, [r3, #0]
 800105a:	e005      	b.n	8001068 <GNSS_UART_Callback+0x44>
    } else {
        gnss_index++;
 800105c:	4b08      	ldr	r3, [pc, #32]	@ (8001080 <GNSS_UART_Callback+0x5c>)
 800105e:	881b      	ldrh	r3, [r3, #0]
 8001060:	3301      	adds	r3, #1
 8001062:	b29a      	uxth	r2, r3
 8001064:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <GNSS_UART_Callback+0x5c>)
 8001066:	801a      	strh	r2, [r3, #0]
    }
    
    HAL_UART_Receive_IT(&huart2, &gnss_rx_buffer[gnss_index], 1);
 8001068:	4b05      	ldr	r3, [pc, #20]	@ (8001080 <GNSS_UART_Callback+0x5c>)
 800106a:	881b      	ldrh	r3, [r3, #0]
 800106c:	461a      	mov	r2, r3
 800106e:	4b05      	ldr	r3, [pc, #20]	@ (8001084 <GNSS_UART_Callback+0x60>)
 8001070:	4413      	add	r3, r2
 8001072:	2201      	movs	r2, #1
 8001074:	4619      	mov	r1, r3
 8001076:	4804      	ldr	r0, [pc, #16]	@ (8001088 <GNSS_UART_Callback+0x64>)
 8001078:	f002 ff08 	bl	8003e8c <HAL_UART_Receive_IT>
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20000308 	.word	0x20000308
 8001084:	20000208 	.word	0x20000208
 8001088:	200003e4 	.word	0x200003e4
 800108c:	00000000 	.word	0x00000000

08001090 <GNSS_Process>:

void GNSS_Process(void) {
 8001090:	b5b0      	push	{r4, r5, r7, lr}
 8001092:	b094      	sub	sp, #80	@ 0x50
 8001094:	af00      	add	r7, sp, #0
    char* nmea = (char*)gnss_rx_buffer;
 8001096:	4b96      	ldr	r3, [pc, #600]	@ (80012f0 <GNSS_Process+0x260>)
 8001098:	647b      	str	r3, [r7, #68]	@ 0x44
    
    //   GGA
    if (strstr(nmea, "$GPGGA")) {
 800109a:	4996      	ldr	r1, [pc, #600]	@ (80012f4 <GNSS_Process+0x264>)
 800109c:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800109e:	f004 fe3b 	bl	8005d18 <strstr>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	f000 811a 	beq.w	80012de <GNSS_Process+0x24e>
        char* tokens[15];
        uint8_t token_count = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        
        //   
        char* token = strtok(nmea, ",");
 80010b0:	4991      	ldr	r1, [pc, #580]	@ (80012f8 <GNSS_Process+0x268>)
 80010b2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80010b4:	f004 fdd4 	bl	8005c60 <strtok>
 80010b8:	64b8      	str	r0, [r7, #72]	@ 0x48
        while (token && token_count < 15) {
 80010ba:	e00f      	b.n	80010dc <GNSS_Process+0x4c>
            tokens[token_count++] = token;
 80010bc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80010c0:	1c5a      	adds	r2, r3, #1
 80010c2:	f887 204f 	strb.w	r2, [r7, #79]	@ 0x4f
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	3350      	adds	r3, #80	@ 0x50
 80010ca:	443b      	add	r3, r7
 80010cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80010ce:	f843 2c4c 	str.w	r2, [r3, #-76]
            token = strtok(NULL, ",");
 80010d2:	4989      	ldr	r1, [pc, #548]	@ (80012f8 <GNSS_Process+0x268>)
 80010d4:	2000      	movs	r0, #0
 80010d6:	f004 fdc3 	bl	8005c60 <strtok>
 80010da:	64b8      	str	r0, [r7, #72]	@ 0x48
        while (token && token_count < 15) {
 80010dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d003      	beq.n	80010ea <GNSS_Process+0x5a>
 80010e2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80010e6:	2b0e      	cmp	r3, #14
 80010e8:	d9e8      	bls.n	80010bc <GNSS_Process+0x2c>
        }

        if (token_count < 10) return;
 80010ea:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80010ee:	2b09      	cmp	r3, #9
 80010f0:	f240 80f4 	bls.w	80012dc <GNSS_Process+0x24c>

        //  
        if (strlen(tokens[1]) >= 6) {
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff f872 	bl	80001e0 <strlen>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b05      	cmp	r3, #5
 8001100:	d932      	bls.n	8001168 <GNSS_Process+0xd8>
            char time_buf[3] = {0};
 8001102:	4b7e      	ldr	r3, [pc, #504]	@ (80012fc <GNSS_Process+0x26c>)
 8001104:	881b      	ldrh	r3, [r3, #0]
 8001106:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800110a:	2300      	movs	r3, #0
 800110c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
            memcpy(time_buf, tokens[1], 2);
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	881b      	ldrh	r3, [r3, #0]
 8001114:	b29b      	uxth	r3, r3
 8001116:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            gnss_data.hour = atoi(time_buf);
 800111a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800111e:	4618      	mov	r0, r3
 8001120:	f003 fde5 	bl	8004cee <atoi>
 8001124:	4603      	mov	r3, r0
 8001126:	b2da      	uxtb	r2, r3
 8001128:	4b75      	ldr	r3, [pc, #468]	@ (8001300 <GNSS_Process+0x270>)
 800112a:	711a      	strb	r2, [r3, #4]
            memcpy(time_buf, tokens[1] + 2, 2);
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	3302      	adds	r3, #2
 8001130:	881b      	ldrh	r3, [r3, #0]
 8001132:	b29b      	uxth	r3, r3
 8001134:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            gnss_data.minute = atoi(time_buf);
 8001138:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800113c:	4618      	mov	r0, r3
 800113e:	f003 fdd6 	bl	8004cee <atoi>
 8001142:	4603      	mov	r3, r0
 8001144:	b2da      	uxtb	r2, r3
 8001146:	4b6e      	ldr	r3, [pc, #440]	@ (8001300 <GNSS_Process+0x270>)
 8001148:	715a      	strb	r2, [r3, #5]
            memcpy(time_buf, tokens[1] + 4, 2);
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	3304      	adds	r3, #4
 800114e:	881b      	ldrh	r3, [r3, #0]
 8001150:	b29b      	uxth	r3, r3
 8001152:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            gnss_data.second = atoi(time_buf);
 8001156:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800115a:	4618      	mov	r0, r3
 800115c:	f003 fdc7 	bl	8004cee <atoi>
 8001160:	4603      	mov	r3, r0
 8001162:	b2da      	uxtb	r2, r3
 8001164:	4b66      	ldr	r3, [pc, #408]	@ (8001300 <GNSS_Process+0x270>)
 8001166:	719a      	strb	r2, [r3, #6]
        }

        //  
        if (strlen(tokens[2]) > 0 && strlen(tokens[4]) > 0) {
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	f000 809b 	beq.w	80012a8 <GNSS_Process+0x218>
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	f000 8096 	beq.w	80012a8 <GNSS_Process+0x218>
            gnss_data.latitude = atof(tokens[2]);
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	4618      	mov	r0, r3
 8001180:	f003 fdb2 	bl	8004ce8 <atof>
 8001184:	ec53 2b10 	vmov	r2, r3, d0
 8001188:	4610      	mov	r0, r2
 800118a:	4619      	mov	r1, r3
 800118c:	f7ff fd0c 	bl	8000ba8 <__aeabi_d2f>
 8001190:	4603      	mov	r3, r0
 8001192:	4a5b      	ldr	r2, [pc, #364]	@ (8001300 <GNSS_Process+0x270>)
 8001194:	6093      	str	r3, [r2, #8]
            gnss_data.longitude = atof(tokens[4]);
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	4618      	mov	r0, r3
 800119a:	f003 fda5 	bl	8004ce8 <atof>
 800119e:	ec53 2b10 	vmov	r2, r3, d0
 80011a2:	4610      	mov	r0, r2
 80011a4:	4619      	mov	r1, r3
 80011a6:	f7ff fcff 	bl	8000ba8 <__aeabi_d2f>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4a54      	ldr	r2, [pc, #336]	@ (8001300 <GNSS_Process+0x270>)
 80011ae:	60d3      	str	r3, [r2, #12]
            
            //   DDMM.MMMM -> DD.DDDD
            gnss_data.latitude = (int)(gnss_data.latitude / 100) + 
 80011b0:	4b53      	ldr	r3, [pc, #332]	@ (8001300 <GNSS_Process+0x270>)
 80011b2:	ed93 7a02 	vldr	s14, [r3, #8]
 80011b6:	eddf 6a53 	vldr	s13, [pc, #332]	@ 8001304 <GNSS_Process+0x274>
 80011ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011c2:	ee17 0a90 	vmov	r0, s15
 80011c6:	f7ff f9b5 	bl	8000534 <__aeabi_i2d>
 80011ca:	4604      	mov	r4, r0
 80011cc:	460d      	mov	r5, r1
                                fmod(gnss_data.latitude, 100) / 60;
 80011ce:	4b4c      	ldr	r3, [pc, #304]	@ (8001300 <GNSS_Process+0x270>)
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f9c0 	bl	8000558 <__aeabi_f2d>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	ed9f 1b42 	vldr	d1, [pc, #264]	@ 80012e8 <GNSS_Process+0x258>
 80011e0:	ec43 2b10 	vmov	d0, r2, r3
 80011e4:	f006 fc76 	bl	8007ad4 <fmod>
 80011e8:	ec51 0b10 	vmov	r0, r1, d0
 80011ec:	f04f 0200 	mov.w	r2, #0
 80011f0:	4b45      	ldr	r3, [pc, #276]	@ (8001308 <GNSS_Process+0x278>)
 80011f2:	f7ff fb33 	bl	800085c <__aeabi_ddiv>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
            gnss_data.latitude = (int)(gnss_data.latitude / 100) + 
 80011fa:	4620      	mov	r0, r4
 80011fc:	4629      	mov	r1, r5
 80011fe:	f7ff f84d 	bl	800029c <__adddf3>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4610      	mov	r0, r2
 8001208:	4619      	mov	r1, r3
 800120a:	f7ff fccd 	bl	8000ba8 <__aeabi_d2f>
 800120e:	4603      	mov	r3, r0
 8001210:	4a3b      	ldr	r2, [pc, #236]	@ (8001300 <GNSS_Process+0x270>)
 8001212:	6093      	str	r3, [r2, #8]
            gnss_data.longitude = (int)(gnss_data.longitude / 100) + 
 8001214:	4b3a      	ldr	r3, [pc, #232]	@ (8001300 <GNSS_Process+0x270>)
 8001216:	ed93 7a03 	vldr	s14, [r3, #12]
 800121a:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8001304 <GNSS_Process+0x274>
 800121e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001222:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001226:	ee17 0a90 	vmov	r0, s15
 800122a:	f7ff f983 	bl	8000534 <__aeabi_i2d>
 800122e:	4604      	mov	r4, r0
 8001230:	460d      	mov	r5, r1
                                 fmod(gnss_data.longitude, 100) / 60;
 8001232:	4b33      	ldr	r3, [pc, #204]	@ (8001300 <GNSS_Process+0x270>)
 8001234:	68db      	ldr	r3, [r3, #12]
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff f98e 	bl	8000558 <__aeabi_f2d>
 800123c:	4602      	mov	r2, r0
 800123e:	460b      	mov	r3, r1
 8001240:	ed9f 1b29 	vldr	d1, [pc, #164]	@ 80012e8 <GNSS_Process+0x258>
 8001244:	ec43 2b10 	vmov	d0, r2, r3
 8001248:	f006 fc44 	bl	8007ad4 <fmod>
 800124c:	ec51 0b10 	vmov	r0, r1, d0
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	4b2c      	ldr	r3, [pc, #176]	@ (8001308 <GNSS_Process+0x278>)
 8001256:	f7ff fb01 	bl	800085c <__aeabi_ddiv>
 800125a:	4602      	mov	r2, r0
 800125c:	460b      	mov	r3, r1
            gnss_data.longitude = (int)(gnss_data.longitude / 100) + 
 800125e:	4620      	mov	r0, r4
 8001260:	4629      	mov	r1, r5
 8001262:	f7ff f81b 	bl	800029c <__adddf3>
 8001266:	4602      	mov	r2, r0
 8001268:	460b      	mov	r3, r1
 800126a:	4610      	mov	r0, r2
 800126c:	4619      	mov	r1, r3
 800126e:	f7ff fc9b 	bl	8000ba8 <__aeabi_d2f>
 8001272:	4603      	mov	r3, r0
 8001274:	4a22      	ldr	r2, [pc, #136]	@ (8001300 <GNSS_Process+0x270>)
 8001276:	60d3      	str	r3, [r2, #12]
            
            //  
            if (tokens[3][0] == 'S') gnss_data.latitude *= -1;
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b53      	cmp	r3, #83	@ 0x53
 800127e:	d107      	bne.n	8001290 <GNSS_Process+0x200>
 8001280:	4b1f      	ldr	r3, [pc, #124]	@ (8001300 <GNSS_Process+0x270>)
 8001282:	edd3 7a02 	vldr	s15, [r3, #8]
 8001286:	eef1 7a67 	vneg.f32	s15, s15
 800128a:	4b1d      	ldr	r3, [pc, #116]	@ (8001300 <GNSS_Process+0x270>)
 800128c:	edc3 7a02 	vstr	s15, [r3, #8]
            if (tokens[5][0] == 'W') gnss_data.longitude *= -1;
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b57      	cmp	r3, #87	@ 0x57
 8001296:	d107      	bne.n	80012a8 <GNSS_Process+0x218>
 8001298:	4b19      	ldr	r3, [pc, #100]	@ (8001300 <GNSS_Process+0x270>)
 800129a:	edd3 7a03 	vldr	s15, [r3, #12]
 800129e:	eef1 7a67 	vneg.f32	s15, s15
 80012a2:	4b17      	ldr	r3, [pc, #92]	@ (8001300 <GNSS_Process+0x270>)
 80012a4:	edc3 7a03 	vstr	s15, [r3, #12]
        }

        //  
        gnss_data.satellites = atoi(tokens[7]);
 80012a8:	6a3b      	ldr	r3, [r7, #32]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f003 fd1f 	bl	8004cee <atoi>
 80012b0:	4603      	mov	r3, r0
 80012b2:	b2da      	uxtb	r2, r3
 80012b4:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <GNSS_Process+0x270>)
 80012b6:	741a      	strb	r2, [r3, #16]
        
        // 
        if (strlen(tokens[9]) > 0) {
 80012b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d00e      	beq.n	80012de <GNSS_Process+0x24e>
            gnss_data.altitude = atof(tokens[9]);
 80012c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012c2:	4618      	mov	r0, r3
 80012c4:	f003 fd10 	bl	8004ce8 <atof>
 80012c8:	ec53 2b10 	vmov	r2, r3, d0
 80012cc:	4610      	mov	r0, r2
 80012ce:	4619      	mov	r1, r3
 80012d0:	f7ff fc6a 	bl	8000ba8 <__aeabi_d2f>
 80012d4:	4603      	mov	r3, r0
 80012d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001300 <GNSS_Process+0x270>)
 80012d8:	6153      	str	r3, [r2, #20]
 80012da:	e000      	b.n	80012de <GNSS_Process+0x24e>
        if (token_count < 10) return;
 80012dc:	bf00      	nop
               gnss_data.hour, gnss_data.minute, gnss_data.second,
               gnss_data.latitude, gnss_data.longitude,
               gnss_data.satellites, gnss_data.altitude);
        #endif
    }
 80012de:	3750      	adds	r7, #80	@ 0x50
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bdb0      	pop	{r4, r5, r7, pc}
 80012e4:	f3af 8000 	nop.w
 80012e8:	00000000 	.word	0x00000000
 80012ec:	40590000 	.word	0x40590000
 80012f0:	20000208 	.word	0x20000208
 80012f4:	08007d60 	.word	0x08007d60
 80012f8:	08007d68 	.word	0x08007d68
 80012fc:	08007d6c 	.word	0x08007d6c
 8001300:	200001f0 	.word	0x200001f0
 8001304:	42c80000 	.word	0x42c80000
 8001308:	404e0000 	.word	0x404e0000

0800130c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131a:	2b00      	cmp	r3, #0
 800131c:	db0b      	blt.n	8001336 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	f003 021f 	and.w	r2, r3, #31
 8001324:	4907      	ldr	r1, [pc, #28]	@ (8001344 <__NVIC_EnableIRQ+0x38>)
 8001326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132a:	095b      	lsrs	r3, r3, #5
 800132c:	2001      	movs	r0, #1
 800132e:	fa00 f202 	lsl.w	r2, r0, r2
 8001332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001336:	bf00      	nop
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	e000e100 	.word	0xe000e100

08001348 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800134e:	f000 fcd3 	bl	8001cf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001352:	f000 f845 	bl	80013e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001356:	f000 f9c7 	bl	80016e8 <MX_GPIO_Init>
  MX_TIM2_Init();
 800135a:	f000 f8a9 	bl	80014b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800135e:	f000 f91d 	bl	800159c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001362:	f000 f96d 	bl	8001640 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001366:	f000 f995 	bl	8001694 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  buzzer_set_freq(2000);
 800136a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800136e:	f7ff fe19 	bl	8000fa4 <buzzer_set_freq>

  __HAL_TIM_SET_COUNTER(&htim3, 0);
 8001372:	4b18      	ldr	r3, [pc, #96]	@ (80013d4 <main+0x8c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2200      	movs	r2, #0
 8001378:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_TIM_CLEAR_FLAG(&htim3, TIM_SR_UIF);
 800137a:	4b16      	ldr	r3, [pc, #88]	@ (80013d4 <main+0x8c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f06f 0201 	mvn.w	r2, #1
 8001382:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim3);
 8001384:	4813      	ldr	r0, [pc, #76]	@ (80013d4 <main+0x8c>)
 8001386:	f001 fd37 	bl	8002df8 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (sys_status == INIT) {
 800138a:	4b13      	ldr	r3, [pc, #76]	@ (80013d8 <main+0x90>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d102      	bne.n	8001398 <main+0x50>
      //  GPS
      if (...) {
        HAL_GPIO_WritePin(GPIOA, GPS, GPIO_PIN_SET);
      } */
      
      sys_status = WHILE;
 8001392:	4b11      	ldr	r3, [pc, #68]	@ (80013d8 <main+0x90>)
 8001394:	2201      	movs	r2, #1
 8001396:	701a      	strb	r2, [r3, #0]
    if (sys_status == WHILE) {
      //  
      
    }

    if (sys_status == RUN) {
 8001398:	4b0f      	ldr	r3, [pc, #60]	@ (80013d8 <main+0x90>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b02      	cmp	r3, #2
 800139e:	d1f4      	bne.n	800138a <main+0x42>
      buzzer_start();
 80013a0:	f7ff fe2c 	bl	8000ffc <buzzer_start>
      HAL_Delay(2000);
 80013a4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013a8:	f000 fd18 	bl	8001ddc <HAL_Delay>
      buzzer_stop();
 80013ac:	f7ff fe30 	bl	8001010 <buzzer_stop>
      HAL_Delay(2000);
 80013b0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013b4:	f000 fd12 	bl	8001ddc <HAL_Delay>

      // GPS
      float latitude = gnss_data.latitude;  //   
 80013b8:	4b08      	ldr	r3, [pc, #32]	@ (80013dc <main+0x94>)
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	60fb      	str	r3, [r7, #12]
      float longitude = gnss_data.longitude; //   
 80013be:	4b07      	ldr	r3, [pc, #28]	@ (80013dc <main+0x94>)
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	60bb      	str	r3, [r7, #8]
      float altitude = gnss_data.altitude;  //   
 80013c4:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <main+0x94>)
 80013c6:	695b      	ldr	r3, [r3, #20]
 80013c8:	607b      	str	r3, [r7, #4]
      uint8_t sats = gnss_data.satellites; //  ,    GPS-
 80013ca:	4b04      	ldr	r3, [pc, #16]	@ (80013dc <main+0x94>)
 80013cc:	7c1b      	ldrb	r3, [r3, #16]
 80013ce:	70fb      	strb	r3, [r7, #3]
    if (sys_status == INIT) {
 80013d0:	e7db      	b.n	800138a <main+0x42>
 80013d2:	bf00      	nop
 80013d4:	20000354 	.word	0x20000354
 80013d8:	2000042c 	.word	0x2000042c
 80013dc:	200001f0 	.word	0x200001f0

080013e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b094      	sub	sp, #80	@ 0x50
 80013e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013e6:	f107 0320 	add.w	r3, r7, #32
 80013ea:	2230      	movs	r2, #48	@ 0x30
 80013ec:	2100      	movs	r1, #0
 80013ee:	4618      	mov	r0, r3
 80013f0:	f004 fc1b 	bl	8005c2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f4:	f107 030c 	add.w	r3, r7, #12
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001404:	2300      	movs	r3, #0
 8001406:	60bb      	str	r3, [r7, #8]
 8001408:	4b27      	ldr	r3, [pc, #156]	@ (80014a8 <SystemClock_Config+0xc8>)
 800140a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140c:	4a26      	ldr	r2, [pc, #152]	@ (80014a8 <SystemClock_Config+0xc8>)
 800140e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001412:	6413      	str	r3, [r2, #64]	@ 0x40
 8001414:	4b24      	ldr	r3, [pc, #144]	@ (80014a8 <SystemClock_Config+0xc8>)
 8001416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001418:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800141c:	60bb      	str	r3, [r7, #8]
 800141e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001420:	2300      	movs	r3, #0
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	4b21      	ldr	r3, [pc, #132]	@ (80014ac <SystemClock_Config+0xcc>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a20      	ldr	r2, [pc, #128]	@ (80014ac <SystemClock_Config+0xcc>)
 800142a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800142e:	6013      	str	r3, [r2, #0]
 8001430:	4b1e      	ldr	r3, [pc, #120]	@ (80014ac <SystemClock_Config+0xcc>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001438:	607b      	str	r3, [r7, #4]
 800143a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800143c:	2302      	movs	r3, #2
 800143e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001440:	2301      	movs	r3, #1
 8001442:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001444:	2310      	movs	r3, #16
 8001446:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001448:	2302      	movs	r3, #2
 800144a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800144c:	2300      	movs	r3, #0
 800144e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001450:	2308      	movs	r3, #8
 8001452:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001454:	2354      	movs	r3, #84	@ 0x54
 8001456:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001458:	2302      	movs	r3, #2
 800145a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800145c:	2304      	movs	r3, #4
 800145e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001460:	f107 0320 	add.w	r3, r7, #32
 8001464:	4618      	mov	r0, r3
 8001466:	f001 f81f 	bl	80024a8 <HAL_RCC_OscConfig>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001470:	f000 f9b0 	bl	80017d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001474:	230f      	movs	r3, #15
 8001476:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001478:	2302      	movs	r3, #2
 800147a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001480:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001484:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001486:	2300      	movs	r3, #0
 8001488:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800148a:	f107 030c 	add.w	r3, r7, #12
 800148e:	2102      	movs	r1, #2
 8001490:	4618      	mov	r0, r3
 8001492:	f001 fa81 	bl	8002998 <HAL_RCC_ClockConfig>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800149c:	f000 f99a 	bl	80017d4 <Error_Handler>
  }
}
 80014a0:	bf00      	nop
 80014a2:	3750      	adds	r7, #80	@ 0x50
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40007000 	.word	0x40007000

080014b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08e      	sub	sp, #56	@ 0x38
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c4:	f107 0320 	add.w	r3, r7, #32
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014ce:	1d3b      	adds	r3, r7, #4
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
 80014dc:	615a      	str	r2, [r3, #20]
 80014de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001598 <MX_TIM2_Init+0xe8>)
 80014e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80014e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001598 <MX_TIM2_Init+0xe8>)
 80014ea:	2253      	movs	r2, #83	@ 0x53
 80014ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001598 <MX_TIM2_Init+0xe8>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80014f4:	4b28      	ldr	r3, [pc, #160]	@ (8001598 <MX_TIM2_Init+0xe8>)
 80014f6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80014fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014fc:	4b26      	ldr	r3, [pc, #152]	@ (8001598 <MX_TIM2_Init+0xe8>)
 80014fe:	2200      	movs	r2, #0
 8001500:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001502:	4b25      	ldr	r3, [pc, #148]	@ (8001598 <MX_TIM2_Init+0xe8>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001508:	4823      	ldr	r0, [pc, #140]	@ (8001598 <MX_TIM2_Init+0xe8>)
 800150a:	f001 fc25 	bl	8002d58 <HAL_TIM_Base_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001514:	f000 f95e 	bl	80017d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001518:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800151c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800151e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001522:	4619      	mov	r1, r3
 8001524:	481c      	ldr	r0, [pc, #112]	@ (8001598 <MX_TIM2_Init+0xe8>)
 8001526:	f002 f817 	bl	8003558 <HAL_TIM_ConfigClockSource>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001530:	f000 f950 	bl	80017d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001534:	4818      	ldr	r0, [pc, #96]	@ (8001598 <MX_TIM2_Init+0xe8>)
 8001536:	f001 fcf0 	bl	8002f1a <HAL_TIM_PWM_Init>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001540:	f000 f948 	bl	80017d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001544:	2300      	movs	r3, #0
 8001546:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001548:	2300      	movs	r3, #0
 800154a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800154c:	f107 0320 	add.w	r3, r7, #32
 8001550:	4619      	mov	r1, r3
 8001552:	4811      	ldr	r0, [pc, #68]	@ (8001598 <MX_TIM2_Init+0xe8>)
 8001554:	f002 fbc8 	bl	8003ce8 <HAL_TIMEx_MasterConfigSynchronization>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800155e:	f000 f939 	bl	80017d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001562:	2360      	movs	r3, #96	@ 0x60
 8001564:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001566:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800156a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800156c:	2300      	movs	r3, #0
 800156e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001574:	1d3b      	adds	r3, r7, #4
 8001576:	2204      	movs	r2, #4
 8001578:	4619      	mov	r1, r3
 800157a:	4807      	ldr	r0, [pc, #28]	@ (8001598 <MX_TIM2_Init+0xe8>)
 800157c:	f001 ff2a 	bl	80033d4 <HAL_TIM_PWM_ConfigChannel>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001586:	f000 f925 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800158a:	4803      	ldr	r0, [pc, #12]	@ (8001598 <MX_TIM2_Init+0xe8>)
 800158c:	f000 f994 	bl	80018b8 <HAL_TIM_MspPostInit>

}
 8001590:	bf00      	nop
 8001592:	3738      	adds	r7, #56	@ 0x38
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	2000030c 	.word	0x2000030c

0800159c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015a2:	f107 0308 	add.w	r3, r7, #8
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b0:	463b      	mov	r3, r7
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001638 <MX_TIM3_Init+0x9c>)
 80015ba:	4a20      	ldr	r2, [pc, #128]	@ (800163c <MX_TIM3_Init+0xa0>)
 80015bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 80015be:	4b1e      	ldr	r3, [pc, #120]	@ (8001638 <MX_TIM3_Init+0x9c>)
 80015c0:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80015c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001638 <MX_TIM3_Init+0x9c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 80015cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001638 <MX_TIM3_Init+0x9c>)
 80015ce:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80015d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015d4:	4b18      	ldr	r3, [pc, #96]	@ (8001638 <MX_TIM3_Init+0x9c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015da:	4b17      	ldr	r3, [pc, #92]	@ (8001638 <MX_TIM3_Init+0x9c>)
 80015dc:	2280      	movs	r2, #128	@ 0x80
 80015de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015e0:	4815      	ldr	r0, [pc, #84]	@ (8001638 <MX_TIM3_Init+0x9c>)
 80015e2:	f001 fbb9 	bl	8002d58 <HAL_TIM_Base_Init>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80015ec:	f000 f8f2 	bl	80017d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015f6:	f107 0308 	add.w	r3, r7, #8
 80015fa:	4619      	mov	r1, r3
 80015fc:	480e      	ldr	r0, [pc, #56]	@ (8001638 <MX_TIM3_Init+0x9c>)
 80015fe:	f001 ffab 	bl	8003558 <HAL_TIM_ConfigClockSource>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001608:	f000 f8e4 	bl	80017d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800160c:	2300      	movs	r3, #0
 800160e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001610:	2300      	movs	r3, #0
 8001612:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001614:	463b      	mov	r3, r7
 8001616:	4619      	mov	r1, r3
 8001618:	4807      	ldr	r0, [pc, #28]	@ (8001638 <MX_TIM3_Init+0x9c>)
 800161a:	f002 fb65 	bl	8003ce8 <HAL_TIMEx_MasterConfigSynchronization>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001624:	f000 f8d6 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  NVIC_EnableIRQ(TIM3_IRQn);
 8001628:	201d      	movs	r0, #29
 800162a:	f7ff fe6f 	bl	800130c <__NVIC_EnableIRQ>

  /* USER CODE END TIM3_Init 2 */

}
 800162e:	bf00      	nop
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	20000354 	.word	0x20000354
 800163c:	40000400 	.word	0x40000400

08001640 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001644:	4b11      	ldr	r3, [pc, #68]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 8001646:	4a12      	ldr	r2, [pc, #72]	@ (8001690 <MX_USART1_UART_Init+0x50>)
 8001648:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800164a:	4b10      	ldr	r3, [pc, #64]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 800164c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001650:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001652:	4b0e      	ldr	r3, [pc, #56]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 8001654:	2200      	movs	r2, #0
 8001656:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001658:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 800165a:	2200      	movs	r2, #0
 800165c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800165e:	4b0b      	ldr	r3, [pc, #44]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 8001660:	2200      	movs	r2, #0
 8001662:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001664:	4b09      	ldr	r3, [pc, #36]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 8001666:	220c      	movs	r2, #12
 8001668:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800166a:	4b08      	ldr	r3, [pc, #32]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 800166c:	2200      	movs	r2, #0
 800166e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001670:	4b06      	ldr	r3, [pc, #24]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 8001672:	2200      	movs	r2, #0
 8001674:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001676:	4805      	ldr	r0, [pc, #20]	@ (800168c <MX_USART1_UART_Init+0x4c>)
 8001678:	f002 fbb8 	bl	8003dec <HAL_UART_Init>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001682:	f000 f8a7 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	2000039c 	.word	0x2000039c
 8001690:	40011000 	.word	0x40011000

08001694 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001698:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 800169a:	4a12      	ldr	r2, [pc, #72]	@ (80016e4 <MX_USART2_UART_Init+0x50>)
 800169c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600 ;
 800169e:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016a0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80016a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016a6:	4b0e      	ldr	r3, [pc, #56]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016ac:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016b2:	4b0b      	ldr	r3, [pc, #44]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016b8:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016ba:	220c      	movs	r2, #12
 80016bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016be:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c4:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016ca:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <MX_USART2_UART_Init+0x4c>)
 80016cc:	f002 fb8e 	bl	8003dec <HAL_UART_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016d6:	f000 f87d 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	200003e4 	.word	0x200003e4
 80016e4:	40004400 	.word	0x40004400

080016e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b088      	sub	sp, #32
 80016ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ee:	f107 030c 	add.w	r3, r7, #12
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]
 80016fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	60bb      	str	r3, [r7, #8]
 8001702:	4b24      	ldr	r3, [pc, #144]	@ (8001794 <MX_GPIO_Init+0xac>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	4a23      	ldr	r2, [pc, #140]	@ (8001794 <MX_GPIO_Init+0xac>)
 8001708:	f043 0301 	orr.w	r3, r3, #1
 800170c:	6313      	str	r3, [r2, #48]	@ 0x30
 800170e:	4b21      	ldr	r3, [pc, #132]	@ (8001794 <MX_GPIO_Init+0xac>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	4b1d      	ldr	r3, [pc, #116]	@ (8001794 <MX_GPIO_Init+0xac>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	4a1c      	ldr	r2, [pc, #112]	@ (8001794 <MX_GPIO_Init+0xac>)
 8001724:	f043 0302 	orr.w	r3, r3, #2
 8001728:	6313      	str	r3, [r2, #48]	@ 0x30
 800172a:	4b1a      	ldr	r3, [pc, #104]	@ (8001794 <MX_GPIO_Init+0xac>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_9, GPIO_PIN_RESET);
 8001736:	2200      	movs	r2, #0
 8001738:	f44f 4132 	mov.w	r1, #45568	@ 0xb200
 800173c:	4816      	ldr	r0, [pc, #88]	@ (8001798 <MX_GPIO_Init+0xb0>)
 800173e:	f000 fe99 	bl	8002474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001742:	2200      	movs	r2, #0
 8001744:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001748:	4814      	ldr	r0, [pc, #80]	@ (800179c <MX_GPIO_Init+0xb4>)
 800174a:	f000 fe93 	bl	8002474 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB15 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_9;
 800174e:	f44f 4332 	mov.w	r3, #45568	@ 0xb200
 8001752:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001754:	2301      	movs	r3, #1
 8001756:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175c:	2300      	movs	r3, #0
 800175e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001760:	f107 030c 	add.w	r3, r7, #12
 8001764:	4619      	mov	r1, r3
 8001766:	480c      	ldr	r0, [pc, #48]	@ (8001798 <MX_GPIO_Init+0xb0>)
 8001768:	f000 fd00 	bl	800216c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800176c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001770:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001772:	2301      	movs	r3, #1
 8001774:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177a:	2300      	movs	r3, #0
 800177c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177e:	f107 030c 	add.w	r3, r7, #12
 8001782:	4619      	mov	r1, r3
 8001784:	4805      	ldr	r0, [pc, #20]	@ (800179c <MX_GPIO_Init+0xb4>)
 8001786:	f000 fcf1 	bl	800216c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800178a:	bf00      	nop
 800178c:	3720      	adds	r7, #32
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40023800 	.word	0x40023800
 8001798:	40020400 	.word	0x40020400
 800179c:	40020000 	.word	0x40020000

080017a0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a06      	ldr	r2, [pc, #24]	@ (80017c8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d105      	bne.n	80017be <HAL_TIM_PeriodElapsedCallback+0x1e>
  {
    HAL_TIM_Base_Stop_IT(&htim3);
 80017b2:	4806      	ldr	r0, [pc, #24]	@ (80017cc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80017b4:	f001 fb82 	bl	8002ebc <HAL_TIM_Base_Stop_IT>
    // HAL_GPIO_WritePin(GPIOB, RADIO, GPIO_PIN_SET);

    sys_status = RUN;
 80017b8:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80017ba:	2202      	movs	r2, #2
 80017bc:	701a      	strb	r2, [r3, #0]
  }
}
 80017be:	bf00      	nop
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40000400 	.word	0x40000400
 80017cc:	20000354 	.word	0x20000354
 80017d0:	2000042c 	.word	0x2000042c

080017d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d8:	b672      	cpsid	i
}
 80017da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <Error_Handler+0x8>

080017e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	4b10      	ldr	r3, [pc, #64]	@ (800182c <HAL_MspInit+0x4c>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ee:	4a0f      	ldr	r2, [pc, #60]	@ (800182c <HAL_MspInit+0x4c>)
 80017f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017f6:	4b0d      	ldr	r3, [pc, #52]	@ (800182c <HAL_MspInit+0x4c>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	603b      	str	r3, [r7, #0]
 8001806:	4b09      	ldr	r3, [pc, #36]	@ (800182c <HAL_MspInit+0x4c>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180a:	4a08      	ldr	r2, [pc, #32]	@ (800182c <HAL_MspInit+0x4c>)
 800180c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001810:	6413      	str	r3, [r2, #64]	@ 0x40
 8001812:	4b06      	ldr	r3, [pc, #24]	@ (800182c <HAL_MspInit+0x4c>)
 8001814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800181a:	603b      	str	r3, [r7, #0]
 800181c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800181e:	bf00      	nop
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800

08001830 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001840:	d116      	bne.n	8001870 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	60fb      	str	r3, [r7, #12]
 8001846:	4b1a      	ldr	r3, [pc, #104]	@ (80018b0 <HAL_TIM_Base_MspInit+0x80>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184a:	4a19      	ldr	r2, [pc, #100]	@ (80018b0 <HAL_TIM_Base_MspInit+0x80>)
 800184c:	f043 0301 	orr.w	r3, r3, #1
 8001850:	6413      	str	r3, [r2, #64]	@ 0x40
 8001852:	4b17      	ldr	r3, [pc, #92]	@ (80018b0 <HAL_TIM_Base_MspInit+0x80>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2100      	movs	r1, #0
 8001862:	201c      	movs	r0, #28
 8001864:	f000 fbb9 	bl	8001fda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001868:	201c      	movs	r0, #28
 800186a:	f000 fbd2 	bl	8002012 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800186e:	e01a      	b.n	80018a6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a0f      	ldr	r2, [pc, #60]	@ (80018b4 <HAL_TIM_Base_MspInit+0x84>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d115      	bne.n	80018a6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <HAL_TIM_Base_MspInit+0x80>)
 8001880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001882:	4a0b      	ldr	r2, [pc, #44]	@ (80018b0 <HAL_TIM_Base_MspInit+0x80>)
 8001884:	f043 0302 	orr.w	r3, r3, #2
 8001888:	6413      	str	r3, [r2, #64]	@ 0x40
 800188a:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <HAL_TIM_Base_MspInit+0x80>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	60bb      	str	r3, [r7, #8]
 8001894:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2100      	movs	r1, #0
 800189a:	201d      	movs	r0, #29
 800189c:	f000 fb9d 	bl	8001fda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80018a0:	201d      	movs	r0, #29
 80018a2:	f000 fbb6 	bl	8002012 <HAL_NVIC_EnableIRQ>
}
 80018a6:	bf00      	nop
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40023800 	.word	0x40023800
 80018b4:	40000400 	.word	0x40000400

080018b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b088      	sub	sp, #32
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 030c 	add.w	r3, r7, #12
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018d8:	d11d      	bne.n	8001916 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	60bb      	str	r3, [r7, #8]
 80018de:	4b10      	ldr	r3, [pc, #64]	@ (8001920 <HAL_TIM_MspPostInit+0x68>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001920 <HAL_TIM_MspPostInit+0x68>)
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001920 <HAL_TIM_MspPostInit+0x68>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	60bb      	str	r3, [r7, #8]
 80018f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018f6:	2302      	movs	r3, #2
 80018f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fa:	2302      	movs	r3, #2
 80018fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001902:	2300      	movs	r3, #0
 8001904:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001906:	2301      	movs	r3, #1
 8001908:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	4619      	mov	r1, r3
 8001910:	4804      	ldr	r0, [pc, #16]	@ (8001924 <HAL_TIM_MspPostInit+0x6c>)
 8001912:	f000 fc2b 	bl	800216c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001916:	bf00      	nop
 8001918:	3720      	adds	r7, #32
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40023800 	.word	0x40023800
 8001924:	40020000 	.word	0x40020000

08001928 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b08c      	sub	sp, #48	@ 0x30
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001930:	f107 031c 	add.w	r3, r7, #28
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a3f      	ldr	r2, [pc, #252]	@ (8001a44 <HAL_UART_MspInit+0x11c>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d13e      	bne.n	80019c8 <HAL_UART_MspInit+0xa0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	61bb      	str	r3, [r7, #24]
 800194e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a48 <HAL_UART_MspInit+0x120>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001952:	4a3d      	ldr	r2, [pc, #244]	@ (8001a48 <HAL_UART_MspInit+0x120>)
 8001954:	f043 0310 	orr.w	r3, r3, #16
 8001958:	6453      	str	r3, [r2, #68]	@ 0x44
 800195a:	4b3b      	ldr	r3, [pc, #236]	@ (8001a48 <HAL_UART_MspInit+0x120>)
 800195c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800195e:	f003 0310 	and.w	r3, r3, #16
 8001962:	61bb      	str	r3, [r7, #24]
 8001964:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	617b      	str	r3, [r7, #20]
 800196a:	4b37      	ldr	r3, [pc, #220]	@ (8001a48 <HAL_UART_MspInit+0x120>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196e:	4a36      	ldr	r2, [pc, #216]	@ (8001a48 <HAL_UART_MspInit+0x120>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	6313      	str	r3, [r2, #48]	@ 0x30
 8001976:	4b34      	ldr	r3, [pc, #208]	@ (8001a48 <HAL_UART_MspInit+0x120>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	617b      	str	r3, [r7, #20]
 8001980:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001982:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001988:	2302      	movs	r3, #2
 800198a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001990:	2303      	movs	r3, #3
 8001992:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001994:	2307      	movs	r3, #7
 8001996:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001998:	f107 031c 	add.w	r3, r7, #28
 800199c:	4619      	mov	r1, r3
 800199e:	482b      	ldr	r0, [pc, #172]	@ (8001a4c <HAL_UART_MspInit+0x124>)
 80019a0:	f000 fbe4 	bl	800216c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019aa:	2302      	movs	r3, #2
 80019ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ae:	2301      	movs	r3, #1
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b2:	2303      	movs	r3, #3
 80019b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019b6:	2307      	movs	r3, #7
 80019b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ba:	f107 031c 	add.w	r3, r7, #28
 80019be:	4619      	mov	r1, r3
 80019c0:	4822      	ldr	r0, [pc, #136]	@ (8001a4c <HAL_UART_MspInit+0x124>)
 80019c2:	f000 fbd3 	bl	800216c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019c6:	e038      	b.n	8001a3a <HAL_UART_MspInit+0x112>
  else if(huart->Instance==USART2)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a20      	ldr	r2, [pc, #128]	@ (8001a50 <HAL_UART_MspInit+0x128>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d133      	bne.n	8001a3a <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a48 <HAL_UART_MspInit+0x120>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	4a1b      	ldr	r2, [pc, #108]	@ (8001a48 <HAL_UART_MspInit+0x120>)
 80019dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019e2:	4b19      	ldr	r3, [pc, #100]	@ (8001a48 <HAL_UART_MspInit+0x120>)
 80019e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	4b15      	ldr	r3, [pc, #84]	@ (8001a48 <HAL_UART_MspInit+0x120>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	4a14      	ldr	r2, [pc, #80]	@ (8001a48 <HAL_UART_MspInit+0x120>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fe:	4b12      	ldr	r3, [pc, #72]	@ (8001a48 <HAL_UART_MspInit+0x120>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a0a:	230c      	movs	r3, #12
 8001a0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a16:	2303      	movs	r3, #3
 8001a18:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a1a:	2307      	movs	r3, #7
 8001a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1e:	f107 031c 	add.w	r3, r7, #28
 8001a22:	4619      	mov	r1, r3
 8001a24:	4809      	ldr	r0, [pc, #36]	@ (8001a4c <HAL_UART_MspInit+0x124>)
 8001a26:	f000 fba1 	bl	800216c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	2026      	movs	r0, #38	@ 0x26
 8001a30:	f000 fad3 	bl	8001fda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a34:	2026      	movs	r0, #38	@ 0x26
 8001a36:	f000 faec 	bl	8002012 <HAL_NVIC_EnableIRQ>
}
 8001a3a:	bf00      	nop
 8001a3c:	3730      	adds	r7, #48	@ 0x30
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40011000 	.word	0x40011000
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40020000 	.word	0x40020000
 8001a50:	40004400 	.word	0x40004400

08001a54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <NMI_Handler+0x4>

08001a5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <HardFault_Handler+0x4>

08001a64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a68:	bf00      	nop
 8001a6a:	e7fd      	b.n	8001a68 <MemManage_Handler+0x4>

08001a6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a70:	bf00      	nop
 8001a72:	e7fd      	b.n	8001a70 <BusFault_Handler+0x4>

08001a74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <UsageFault_Handler+0x4>

08001a7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr

08001a8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a8e:	bf00      	nop
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aaa:	f000 f977 	bl	8001d9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ab8:	4802      	ldr	r0, [pc, #8]	@ (8001ac4 <TIM2_IRQHandler+0x10>)
 8001aba:	f001 fb9b 	bl	80031f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	2000030c 	.word	0x2000030c

08001ac8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001acc:	4802      	ldr	r0, [pc, #8]	@ (8001ad8 <TIM3_IRQHandler+0x10>)
 8001ace:	f001 fb91 	bl	80031f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000354 	.word	0x20000354

08001adc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    extern void GNSS_UART_Callback(void);
    GNSS_UART_Callback();
 8001ae0:	f7ff faa0 	bl	8001024 <GNSS_UART_Callback>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ae4:	4802      	ldr	r0, [pc, #8]	@ (8001af0 <USART2_IRQHandler+0x14>)
 8001ae6:	f002 f9f7 	bl	8003ed8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200003e4 	.word	0x200003e4

08001af4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  return 1;
 8001af8:	2301      	movs	r3, #1
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <_kill>:

int _kill(int pid, int sig)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b0e:	f004 f95f 	bl	8005dd0 <__errno>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2216      	movs	r2, #22
 8001b16:	601a      	str	r2, [r3, #0]
  return -1;
 8001b18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <_exit>:

void _exit (int status)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff ffe7 	bl	8001b04 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b36:	bf00      	nop
 8001b38:	e7fd      	b.n	8001b36 <_exit+0x12>

08001b3a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b086      	sub	sp, #24
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	60f8      	str	r0, [r7, #12]
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b46:	2300      	movs	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]
 8001b4a:	e00a      	b.n	8001b62 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b4c:	f3af 8000 	nop.w
 8001b50:	4601      	mov	r1, r0
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	1c5a      	adds	r2, r3, #1
 8001b56:	60ba      	str	r2, [r7, #8]
 8001b58:	b2ca      	uxtb	r2, r1
 8001b5a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	617b      	str	r3, [r7, #20]
 8001b62:	697a      	ldr	r2, [r7, #20]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	dbf0      	blt.n	8001b4c <_read+0x12>
  }

  return len;
 8001b6a:	687b      	ldr	r3, [r7, #4]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3718      	adds	r7, #24
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	e009      	b.n	8001b9a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	1c5a      	adds	r2, r3, #1
 8001b8a:	60ba      	str	r2, [r7, #8]
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	3301      	adds	r3, #1
 8001b98:	617b      	str	r3, [r7, #20]
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	dbf1      	blt.n	8001b86 <_write+0x12>
  }
  return len;
 8001ba2:	687b      	ldr	r3, [r7, #4]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <_close>:

int _close(int file)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bd4:	605a      	str	r2, [r3, #4]
  return 0;
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <_isatty>:

int _isatty(int file)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bec:	2301      	movs	r3, #1
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b085      	sub	sp, #20
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c1c:	4a14      	ldr	r2, [pc, #80]	@ (8001c70 <_sbrk+0x5c>)
 8001c1e:	4b15      	ldr	r3, [pc, #84]	@ (8001c74 <_sbrk+0x60>)
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c28:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <_sbrk+0x64>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d102      	bne.n	8001c36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c30:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <_sbrk+0x64>)
 8001c32:	4a12      	ldr	r2, [pc, #72]	@ (8001c7c <_sbrk+0x68>)
 8001c34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c36:	4b10      	ldr	r3, [pc, #64]	@ (8001c78 <_sbrk+0x64>)
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d207      	bcs.n	8001c54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c44:	f004 f8c4 	bl	8005dd0 <__errno>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	220c      	movs	r2, #12
 8001c4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c52:	e009      	b.n	8001c68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c54:	4b08      	ldr	r3, [pc, #32]	@ (8001c78 <_sbrk+0x64>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c5a:	4b07      	ldr	r3, [pc, #28]	@ (8001c78 <_sbrk+0x64>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4413      	add	r3, r2
 8001c62:	4a05      	ldr	r2, [pc, #20]	@ (8001c78 <_sbrk+0x64>)
 8001c64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c66:	68fb      	ldr	r3, [r7, #12]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	20020000 	.word	0x20020000
 8001c74:	00000400 	.word	0x00000400
 8001c78:	20000430 	.word	0x20000430
 8001c7c:	20000588 	.word	0x20000588

08001c80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <SystemInit+0x20>)
 8001c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c8a:	4a05      	ldr	r2, [pc, #20]	@ (8001ca0 <SystemInit+0x20>)
 8001c8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ca4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cdc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ca8:	f7ff ffea 	bl	8001c80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cac:	480c      	ldr	r0, [pc, #48]	@ (8001ce0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cae:	490d      	ldr	r1, [pc, #52]	@ (8001ce4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ce8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cb4:	e002      	b.n	8001cbc <LoopCopyDataInit>

08001cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cba:	3304      	adds	r3, #4

08001cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cc0:	d3f9      	bcc.n	8001cb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cc2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cc4:	4c0a      	ldr	r4, [pc, #40]	@ (8001cf0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cc8:	e001      	b.n	8001cce <LoopFillZerobss>

08001cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ccc:	3204      	adds	r2, #4

08001cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cd0:	d3fb      	bcc.n	8001cca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cd2:	f004 f883 	bl	8005ddc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cd6:	f7ff fb37 	bl	8001348 <main>
  bx  lr    
 8001cda:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cdc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ce0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ce4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ce8:	080081c0 	.word	0x080081c0
  ldr r2, =_sbss
 8001cec:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001cf0:	20000584 	.word	0x20000584

08001cf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cf4:	e7fe      	b.n	8001cf4 <ADC_IRQHandler>
	...

08001cf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cfc:	4b0e      	ldr	r3, [pc, #56]	@ (8001d38 <HAL_Init+0x40>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a0d      	ldr	r2, [pc, #52]	@ (8001d38 <HAL_Init+0x40>)
 8001d02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d08:	4b0b      	ldr	r3, [pc, #44]	@ (8001d38 <HAL_Init+0x40>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d38 <HAL_Init+0x40>)
 8001d0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d14:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <HAL_Init+0x40>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a07      	ldr	r2, [pc, #28]	@ (8001d38 <HAL_Init+0x40>)
 8001d1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d20:	2003      	movs	r0, #3
 8001d22:	f000 f94f 	bl	8001fc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d26:	200f      	movs	r0, #15
 8001d28:	f000 f808 	bl	8001d3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d2c:	f7ff fd58 	bl	80017e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40023c00 	.word	0x40023c00

08001d3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d44:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <HAL_InitTick+0x54>)
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	4b12      	ldr	r3, [pc, #72]	@ (8001d94 <HAL_InitTick+0x58>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f000 f967 	bl	800202e <HAL_SYSTICK_Config>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e00e      	b.n	8001d88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2b0f      	cmp	r3, #15
 8001d6e:	d80a      	bhi.n	8001d86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d70:	2200      	movs	r2, #0
 8001d72:	6879      	ldr	r1, [r7, #4]
 8001d74:	f04f 30ff 	mov.w	r0, #4294967295
 8001d78:	f000 f92f 	bl	8001fda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d7c:	4a06      	ldr	r2, [pc, #24]	@ (8001d98 <HAL_InitTick+0x5c>)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d82:	2300      	movs	r3, #0
 8001d84:	e000      	b.n	8001d88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	20000000 	.word	0x20000000
 8001d94:	20000008 	.word	0x20000008
 8001d98:	20000004 	.word	0x20000004

08001d9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001da0:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <HAL_IncTick+0x20>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	461a      	mov	r2, r3
 8001da6:	4b06      	ldr	r3, [pc, #24]	@ (8001dc0 <HAL_IncTick+0x24>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4413      	add	r3, r2
 8001dac:	4a04      	ldr	r2, [pc, #16]	@ (8001dc0 <HAL_IncTick+0x24>)
 8001dae:	6013      	str	r3, [r2, #0]
}
 8001db0:	bf00      	nop
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	20000008 	.word	0x20000008
 8001dc0:	20000434 	.word	0x20000434

08001dc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dc8:	4b03      	ldr	r3, [pc, #12]	@ (8001dd8 <HAL_GetTick+0x14>)
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	20000434 	.word	0x20000434

08001ddc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001de4:	f7ff ffee 	bl	8001dc4 <HAL_GetTick>
 8001de8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df4:	d005      	beq.n	8001e02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001df6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e20 <HAL_Delay+0x44>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	4413      	add	r3, r2
 8001e00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e02:	bf00      	nop
 8001e04:	f7ff ffde 	bl	8001dc4 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d8f7      	bhi.n	8001e04 <HAL_Delay+0x28>
  {
  }
}
 8001e14:	bf00      	nop
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000008 	.word	0x20000008

08001e24 <__NVIC_SetPriorityGrouping>:
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e34:	4b0c      	ldr	r3, [pc, #48]	@ (8001e68 <__NVIC_SetPriorityGrouping+0x44>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e3a:	68ba      	ldr	r2, [r7, #8]
 8001e3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e40:	4013      	ands	r3, r2
 8001e42:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e56:	4a04      	ldr	r2, [pc, #16]	@ (8001e68 <__NVIC_SetPriorityGrouping+0x44>)
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	60d3      	str	r3, [r2, #12]
}
 8001e5c:	bf00      	nop
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	e000ed00 	.word	0xe000ed00

08001e6c <__NVIC_GetPriorityGrouping>:
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e70:	4b04      	ldr	r3, [pc, #16]	@ (8001e84 <__NVIC_GetPriorityGrouping+0x18>)
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	0a1b      	lsrs	r3, r3, #8
 8001e76:	f003 0307 	and.w	r3, r3, #7
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <__NVIC_EnableIRQ>:
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	db0b      	blt.n	8001eb2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	f003 021f 	and.w	r2, r3, #31
 8001ea0:	4907      	ldr	r1, [pc, #28]	@ (8001ec0 <__NVIC_EnableIRQ+0x38>)
 8001ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea6:	095b      	lsrs	r3, r3, #5
 8001ea8:	2001      	movs	r0, #1
 8001eaa:	fa00 f202 	lsl.w	r2, r0, r2
 8001eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	e000e100 	.word	0xe000e100

08001ec4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	6039      	str	r1, [r7, #0]
 8001ece:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	db0a      	blt.n	8001eee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	490c      	ldr	r1, [pc, #48]	@ (8001f10 <__NVIC_SetPriority+0x4c>)
 8001ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee2:	0112      	lsls	r2, r2, #4
 8001ee4:	b2d2      	uxtb	r2, r2
 8001ee6:	440b      	add	r3, r1
 8001ee8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001eec:	e00a      	b.n	8001f04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	b2da      	uxtb	r2, r3
 8001ef2:	4908      	ldr	r1, [pc, #32]	@ (8001f14 <__NVIC_SetPriority+0x50>)
 8001ef4:	79fb      	ldrb	r3, [r7, #7]
 8001ef6:	f003 030f 	and.w	r3, r3, #15
 8001efa:	3b04      	subs	r3, #4
 8001efc:	0112      	lsls	r2, r2, #4
 8001efe:	b2d2      	uxtb	r2, r2
 8001f00:	440b      	add	r3, r1
 8001f02:	761a      	strb	r2, [r3, #24]
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	e000e100 	.word	0xe000e100
 8001f14:	e000ed00 	.word	0xe000ed00

08001f18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b089      	sub	sp, #36	@ 0x24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	f003 0307 	and.w	r3, r3, #7
 8001f2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	f1c3 0307 	rsb	r3, r3, #7
 8001f32:	2b04      	cmp	r3, #4
 8001f34:	bf28      	it	cs
 8001f36:	2304      	movcs	r3, #4
 8001f38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	3304      	adds	r3, #4
 8001f3e:	2b06      	cmp	r3, #6
 8001f40:	d902      	bls.n	8001f48 <NVIC_EncodePriority+0x30>
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	3b03      	subs	r3, #3
 8001f46:	e000      	b.n	8001f4a <NVIC_EncodePriority+0x32>
 8001f48:	2300      	movs	r3, #0
 8001f4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	fa02 f303 	lsl.w	r3, r2, r3
 8001f56:	43da      	mvns	r2, r3
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	401a      	ands	r2, r3
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f60:	f04f 31ff 	mov.w	r1, #4294967295
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6a:	43d9      	mvns	r1, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f70:	4313      	orrs	r3, r2
         );
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3724      	adds	r7, #36	@ 0x24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
	...

08001f80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f90:	d301      	bcc.n	8001f96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f92:	2301      	movs	r3, #1
 8001f94:	e00f      	b.n	8001fb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f96:	4a0a      	ldr	r2, [pc, #40]	@ (8001fc0 <SysTick_Config+0x40>)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f9e:	210f      	movs	r1, #15
 8001fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa4:	f7ff ff8e 	bl	8001ec4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fa8:	4b05      	ldr	r3, [pc, #20]	@ (8001fc0 <SysTick_Config+0x40>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fae:	4b04      	ldr	r3, [pc, #16]	@ (8001fc0 <SysTick_Config+0x40>)
 8001fb0:	2207      	movs	r2, #7
 8001fb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	e000e010 	.word	0xe000e010

08001fc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	f7ff ff29 	bl	8001e24 <__NVIC_SetPriorityGrouping>
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b086      	sub	sp, #24
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	60b9      	str	r1, [r7, #8]
 8001fe4:	607a      	str	r2, [r7, #4]
 8001fe6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fec:	f7ff ff3e 	bl	8001e6c <__NVIC_GetPriorityGrouping>
 8001ff0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	68b9      	ldr	r1, [r7, #8]
 8001ff6:	6978      	ldr	r0, [r7, #20]
 8001ff8:	f7ff ff8e 	bl	8001f18 <NVIC_EncodePriority>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002002:	4611      	mov	r1, r2
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff ff5d 	bl	8001ec4 <__NVIC_SetPriority>
}
 800200a:	bf00      	nop
 800200c:	3718      	adds	r7, #24
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b082      	sub	sp, #8
 8002016:	af00      	add	r7, sp, #0
 8002018:	4603      	mov	r3, r0
 800201a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800201c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff ff31 	bl	8001e88 <__NVIC_EnableIRQ>
}
 8002026:	bf00      	nop
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b082      	sub	sp, #8
 8002032:	af00      	add	r7, sp, #0
 8002034:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f7ff ffa2 	bl	8001f80 <SysTick_Config>
 800203c:	4603      	mov	r3, r0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b084      	sub	sp, #16
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002052:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002054:	f7ff feb6 	bl	8001dc4 <HAL_GetTick>
 8002058:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002060:	b2db      	uxtb	r3, r3
 8002062:	2b02      	cmp	r3, #2
 8002064:	d008      	beq.n	8002078 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2280      	movs	r2, #128	@ 0x80
 800206a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e052      	b.n	800211e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f022 0216 	bic.w	r2, r2, #22
 8002086:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	695a      	ldr	r2, [r3, #20]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002096:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209c:	2b00      	cmp	r3, #0
 800209e:	d103      	bne.n	80020a8 <HAL_DMA_Abort+0x62>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d007      	beq.n	80020b8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f022 0208 	bic.w	r2, r2, #8
 80020b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f022 0201 	bic.w	r2, r2, #1
 80020c6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020c8:	e013      	b.n	80020f2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020ca:	f7ff fe7b 	bl	8001dc4 <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b05      	cmp	r3, #5
 80020d6:	d90c      	bls.n	80020f2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2220      	movs	r2, #32
 80020dc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2203      	movs	r2, #3
 80020e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e015      	b.n	800211e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0301 	and.w	r3, r3, #1
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d1e4      	bne.n	80020ca <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002104:	223f      	movs	r2, #63	@ 0x3f
 8002106:	409a      	lsls	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2201      	movs	r2, #1
 8002110:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	3710      	adds	r7, #16
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d004      	beq.n	8002144 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2280      	movs	r2, #128	@ 0x80
 800213e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e00c      	b.n	800215e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2205      	movs	r2, #5
 8002148:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f022 0201 	bic.w	r2, r2, #1
 800215a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
	...

0800216c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800216c:	b480      	push	{r7}
 800216e:	b089      	sub	sp, #36	@ 0x24
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002176:	2300      	movs	r3, #0
 8002178:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800217a:	2300      	movs	r3, #0
 800217c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800217e:	2300      	movs	r3, #0
 8002180:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002182:	2300      	movs	r3, #0
 8002184:	61fb      	str	r3, [r7, #28]
 8002186:	e159      	b.n	800243c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002188:	2201      	movs	r2, #1
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	697a      	ldr	r2, [r7, #20]
 8002198:	4013      	ands	r3, r2
 800219a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	f040 8148 	bne.w	8002436 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f003 0303 	and.w	r3, r3, #3
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d005      	beq.n	80021be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d130      	bne.n	8002220 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	2203      	movs	r2, #3
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43db      	mvns	r3, r3
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4013      	ands	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	68da      	ldr	r2, [r3, #12]
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	69ba      	ldr	r2, [r7, #24]
 80021ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021f4:	2201      	movs	r2, #1
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	43db      	mvns	r3, r3
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	4013      	ands	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	091b      	lsrs	r3, r3, #4
 800220a:	f003 0201 	and.w	r2, r3, #1
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	4313      	orrs	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f003 0303 	and.w	r3, r3, #3
 8002228:	2b03      	cmp	r3, #3
 800222a:	d017      	beq.n	800225c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	2203      	movs	r2, #3
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	43db      	mvns	r3, r3
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	4013      	ands	r3, r2
 8002242:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	689a      	ldr	r2, [r3, #8]
 8002248:	69fb      	ldr	r3, [r7, #28]
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4313      	orrs	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f003 0303 	and.w	r3, r3, #3
 8002264:	2b02      	cmp	r3, #2
 8002266:	d123      	bne.n	80022b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	08da      	lsrs	r2, r3, #3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	3208      	adds	r2, #8
 8002270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002274:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	f003 0307 	and.w	r3, r3, #7
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	220f      	movs	r2, #15
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	43db      	mvns	r3, r3
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	4013      	ands	r3, r2
 800228a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	691a      	ldr	r2, [r3, #16]
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	4313      	orrs	r3, r2
 80022a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	08da      	lsrs	r2, r3, #3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	3208      	adds	r2, #8
 80022aa:	69b9      	ldr	r1, [r7, #24]
 80022ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	2203      	movs	r2, #3
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	43db      	mvns	r3, r3
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	4013      	ands	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 0203 	and.w	r2, r3, #3
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	69ba      	ldr	r2, [r7, #24]
 80022da:	4313      	orrs	r3, r2
 80022dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	f000 80a2 	beq.w	8002436 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	60fb      	str	r3, [r7, #12]
 80022f6:	4b57      	ldr	r3, [pc, #348]	@ (8002454 <HAL_GPIO_Init+0x2e8>)
 80022f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022fa:	4a56      	ldr	r2, [pc, #344]	@ (8002454 <HAL_GPIO_Init+0x2e8>)
 80022fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002300:	6453      	str	r3, [r2, #68]	@ 0x44
 8002302:	4b54      	ldr	r3, [pc, #336]	@ (8002454 <HAL_GPIO_Init+0x2e8>)
 8002304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002306:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800230e:	4a52      	ldr	r2, [pc, #328]	@ (8002458 <HAL_GPIO_Init+0x2ec>)
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	089b      	lsrs	r3, r3, #2
 8002314:	3302      	adds	r3, #2
 8002316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800231a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	f003 0303 	and.w	r3, r3, #3
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	220f      	movs	r2, #15
 8002326:	fa02 f303 	lsl.w	r3, r2, r3
 800232a:	43db      	mvns	r3, r3
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	4013      	ands	r3, r2
 8002330:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a49      	ldr	r2, [pc, #292]	@ (800245c <HAL_GPIO_Init+0x2f0>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d019      	beq.n	800236e <HAL_GPIO_Init+0x202>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a48      	ldr	r2, [pc, #288]	@ (8002460 <HAL_GPIO_Init+0x2f4>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d013      	beq.n	800236a <HAL_GPIO_Init+0x1fe>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a47      	ldr	r2, [pc, #284]	@ (8002464 <HAL_GPIO_Init+0x2f8>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d00d      	beq.n	8002366 <HAL_GPIO_Init+0x1fa>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a46      	ldr	r2, [pc, #280]	@ (8002468 <HAL_GPIO_Init+0x2fc>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d007      	beq.n	8002362 <HAL_GPIO_Init+0x1f6>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a45      	ldr	r2, [pc, #276]	@ (800246c <HAL_GPIO_Init+0x300>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d101      	bne.n	800235e <HAL_GPIO_Init+0x1f2>
 800235a:	2304      	movs	r3, #4
 800235c:	e008      	b.n	8002370 <HAL_GPIO_Init+0x204>
 800235e:	2307      	movs	r3, #7
 8002360:	e006      	b.n	8002370 <HAL_GPIO_Init+0x204>
 8002362:	2303      	movs	r3, #3
 8002364:	e004      	b.n	8002370 <HAL_GPIO_Init+0x204>
 8002366:	2302      	movs	r3, #2
 8002368:	e002      	b.n	8002370 <HAL_GPIO_Init+0x204>
 800236a:	2301      	movs	r3, #1
 800236c:	e000      	b.n	8002370 <HAL_GPIO_Init+0x204>
 800236e:	2300      	movs	r3, #0
 8002370:	69fa      	ldr	r2, [r7, #28]
 8002372:	f002 0203 	and.w	r2, r2, #3
 8002376:	0092      	lsls	r2, r2, #2
 8002378:	4093      	lsls	r3, r2
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	4313      	orrs	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002380:	4935      	ldr	r1, [pc, #212]	@ (8002458 <HAL_GPIO_Init+0x2ec>)
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	089b      	lsrs	r3, r3, #2
 8002386:	3302      	adds	r3, #2
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800238e:	4b38      	ldr	r3, [pc, #224]	@ (8002470 <HAL_GPIO_Init+0x304>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	43db      	mvns	r3, r3
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	4013      	ands	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023b2:	4a2f      	ldr	r2, [pc, #188]	@ (8002470 <HAL_GPIO_Init+0x304>)
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002470 <HAL_GPIO_Init+0x304>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	43db      	mvns	r3, r3
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	4013      	ands	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d003      	beq.n	80023dc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	4313      	orrs	r3, r2
 80023da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023dc:	4a24      	ldr	r2, [pc, #144]	@ (8002470 <HAL_GPIO_Init+0x304>)
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023e2:	4b23      	ldr	r3, [pc, #140]	@ (8002470 <HAL_GPIO_Init+0x304>)
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	43db      	mvns	r3, r3
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	4013      	ands	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d003      	beq.n	8002406 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	4313      	orrs	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002406:	4a1a      	ldr	r2, [pc, #104]	@ (8002470 <HAL_GPIO_Init+0x304>)
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800240c:	4b18      	ldr	r3, [pc, #96]	@ (8002470 <HAL_GPIO_Init+0x304>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	43db      	mvns	r3, r3
 8002416:	69ba      	ldr	r2, [r7, #24]
 8002418:	4013      	ands	r3, r2
 800241a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d003      	beq.n	8002430 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	4313      	orrs	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002430:	4a0f      	ldr	r2, [pc, #60]	@ (8002470 <HAL_GPIO_Init+0x304>)
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	3301      	adds	r3, #1
 800243a:	61fb      	str	r3, [r7, #28]
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	2b0f      	cmp	r3, #15
 8002440:	f67f aea2 	bls.w	8002188 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002444:	bf00      	nop
 8002446:	bf00      	nop
 8002448:	3724      	adds	r7, #36	@ 0x24
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	40023800 	.word	0x40023800
 8002458:	40013800 	.word	0x40013800
 800245c:	40020000 	.word	0x40020000
 8002460:	40020400 	.word	0x40020400
 8002464:	40020800 	.word	0x40020800
 8002468:	40020c00 	.word	0x40020c00
 800246c:	40021000 	.word	0x40021000
 8002470:	40013c00 	.word	0x40013c00

08002474 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	460b      	mov	r3, r1
 800247e:	807b      	strh	r3, [r7, #2]
 8002480:	4613      	mov	r3, r2
 8002482:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002484:	787b      	ldrb	r3, [r7, #1]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800248a:	887a      	ldrh	r2, [r7, #2]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002490:	e003      	b.n	800249a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002492:	887b      	ldrh	r3, [r7, #2]
 8002494:	041a      	lsls	r2, r3, #16
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	619a      	str	r2, [r3, #24]
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
	...

080024a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e267      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d075      	beq.n	80025b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024c6:	4b88      	ldr	r3, [pc, #544]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 030c 	and.w	r3, r3, #12
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	d00c      	beq.n	80024ec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024d2:	4b85      	ldr	r3, [pc, #532]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80024da:	2b08      	cmp	r3, #8
 80024dc:	d112      	bne.n	8002504 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024de:	4b82      	ldr	r3, [pc, #520]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024ea:	d10b      	bne.n	8002504 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024ec:	4b7e      	ldr	r3, [pc, #504]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d05b      	beq.n	80025b0 <HAL_RCC_OscConfig+0x108>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d157      	bne.n	80025b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e242      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800250c:	d106      	bne.n	800251c <HAL_RCC_OscConfig+0x74>
 800250e:	4b76      	ldr	r3, [pc, #472]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a75      	ldr	r2, [pc, #468]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 8002514:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	e01d      	b.n	8002558 <HAL_RCC_OscConfig+0xb0>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002524:	d10c      	bne.n	8002540 <HAL_RCC_OscConfig+0x98>
 8002526:	4b70      	ldr	r3, [pc, #448]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a6f      	ldr	r2, [pc, #444]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 800252c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002530:	6013      	str	r3, [r2, #0]
 8002532:	4b6d      	ldr	r3, [pc, #436]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a6c      	ldr	r2, [pc, #432]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 8002538:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800253c:	6013      	str	r3, [r2, #0]
 800253e:	e00b      	b.n	8002558 <HAL_RCC_OscConfig+0xb0>
 8002540:	4b69      	ldr	r3, [pc, #420]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a68      	ldr	r2, [pc, #416]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 8002546:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800254a:	6013      	str	r3, [r2, #0]
 800254c:	4b66      	ldr	r3, [pc, #408]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a65      	ldr	r2, [pc, #404]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 8002552:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002556:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d013      	beq.n	8002588 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002560:	f7ff fc30 	bl	8001dc4 <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002568:	f7ff fc2c 	bl	8001dc4 <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b64      	cmp	r3, #100	@ 0x64
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e207      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800257a:	4b5b      	ldr	r3, [pc, #364]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d0f0      	beq.n	8002568 <HAL_RCC_OscConfig+0xc0>
 8002586:	e014      	b.n	80025b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002588:	f7ff fc1c 	bl	8001dc4 <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002590:	f7ff fc18 	bl	8001dc4 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b64      	cmp	r3, #100	@ 0x64
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e1f3      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025a2:	4b51      	ldr	r3, [pc, #324]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1f0      	bne.n	8002590 <HAL_RCC_OscConfig+0xe8>
 80025ae:	e000      	b.n	80025b2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d063      	beq.n	8002686 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025be:	4b4a      	ldr	r3, [pc, #296]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f003 030c 	and.w	r3, r3, #12
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d00b      	beq.n	80025e2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025ca:	4b47      	ldr	r3, [pc, #284]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80025d2:	2b08      	cmp	r3, #8
 80025d4:	d11c      	bne.n	8002610 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025d6:	4b44      	ldr	r3, [pc, #272]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d116      	bne.n	8002610 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025e2:	4b41      	ldr	r3, [pc, #260]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d005      	beq.n	80025fa <HAL_RCC_OscConfig+0x152>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d001      	beq.n	80025fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e1c7      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025fa:	4b3b      	ldr	r3, [pc, #236]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	691b      	ldr	r3, [r3, #16]
 8002606:	00db      	lsls	r3, r3, #3
 8002608:	4937      	ldr	r1, [pc, #220]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 800260a:	4313      	orrs	r3, r2
 800260c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800260e:	e03a      	b.n	8002686 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d020      	beq.n	800265a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002618:	4b34      	ldr	r3, [pc, #208]	@ (80026ec <HAL_RCC_OscConfig+0x244>)
 800261a:	2201      	movs	r2, #1
 800261c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261e:	f7ff fbd1 	bl	8001dc4 <HAL_GetTick>
 8002622:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002624:	e008      	b.n	8002638 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002626:	f7ff fbcd 	bl	8001dc4 <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b02      	cmp	r3, #2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e1a8      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002638:	4b2b      	ldr	r3, [pc, #172]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d0f0      	beq.n	8002626 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002644:	4b28      	ldr	r3, [pc, #160]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	00db      	lsls	r3, r3, #3
 8002652:	4925      	ldr	r1, [pc, #148]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 8002654:	4313      	orrs	r3, r2
 8002656:	600b      	str	r3, [r1, #0]
 8002658:	e015      	b.n	8002686 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800265a:	4b24      	ldr	r3, [pc, #144]	@ (80026ec <HAL_RCC_OscConfig+0x244>)
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002660:	f7ff fbb0 	bl	8001dc4 <HAL_GetTick>
 8002664:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002666:	e008      	b.n	800267a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002668:	f7ff fbac 	bl	8001dc4 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b02      	cmp	r3, #2
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e187      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800267a:	4b1b      	ldr	r3, [pc, #108]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0302 	and.w	r3, r3, #2
 8002682:	2b00      	cmp	r3, #0
 8002684:	d1f0      	bne.n	8002668 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0308 	and.w	r3, r3, #8
 800268e:	2b00      	cmp	r3, #0
 8002690:	d036      	beq.n	8002700 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d016      	beq.n	80026c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800269a:	4b15      	ldr	r3, [pc, #84]	@ (80026f0 <HAL_RCC_OscConfig+0x248>)
 800269c:	2201      	movs	r2, #1
 800269e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a0:	f7ff fb90 	bl	8001dc4 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026a8:	f7ff fb8c 	bl	8001dc4 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e167      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ba:	4b0b      	ldr	r3, [pc, #44]	@ (80026e8 <HAL_RCC_OscConfig+0x240>)
 80026bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d0f0      	beq.n	80026a8 <HAL_RCC_OscConfig+0x200>
 80026c6:	e01b      	b.n	8002700 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026c8:	4b09      	ldr	r3, [pc, #36]	@ (80026f0 <HAL_RCC_OscConfig+0x248>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ce:	f7ff fb79 	bl	8001dc4 <HAL_GetTick>
 80026d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d4:	e00e      	b.n	80026f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026d6:	f7ff fb75 	bl	8001dc4 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d907      	bls.n	80026f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e150      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
 80026e8:	40023800 	.word	0x40023800
 80026ec:	42470000 	.word	0x42470000
 80026f0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026f4:	4b88      	ldr	r3, [pc, #544]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 80026f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d1ea      	bne.n	80026d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0304 	and.w	r3, r3, #4
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 8097 	beq.w	800283c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800270e:	2300      	movs	r3, #0
 8002710:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002712:	4b81      	ldr	r3, [pc, #516]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002716:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10f      	bne.n	800273e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	60bb      	str	r3, [r7, #8]
 8002722:	4b7d      	ldr	r3, [pc, #500]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002726:	4a7c      	ldr	r2, [pc, #496]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 8002728:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800272c:	6413      	str	r3, [r2, #64]	@ 0x40
 800272e:	4b7a      	ldr	r3, [pc, #488]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002736:	60bb      	str	r3, [r7, #8]
 8002738:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800273a:	2301      	movs	r3, #1
 800273c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800273e:	4b77      	ldr	r3, [pc, #476]	@ (800291c <HAL_RCC_OscConfig+0x474>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002746:	2b00      	cmp	r3, #0
 8002748:	d118      	bne.n	800277c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800274a:	4b74      	ldr	r3, [pc, #464]	@ (800291c <HAL_RCC_OscConfig+0x474>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a73      	ldr	r2, [pc, #460]	@ (800291c <HAL_RCC_OscConfig+0x474>)
 8002750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002756:	f7ff fb35 	bl	8001dc4 <HAL_GetTick>
 800275a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800275c:	e008      	b.n	8002770 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800275e:	f7ff fb31 	bl	8001dc4 <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d901      	bls.n	8002770 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e10c      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002770:	4b6a      	ldr	r3, [pc, #424]	@ (800291c <HAL_RCC_OscConfig+0x474>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002778:	2b00      	cmp	r3, #0
 800277a:	d0f0      	beq.n	800275e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d106      	bne.n	8002792 <HAL_RCC_OscConfig+0x2ea>
 8002784:	4b64      	ldr	r3, [pc, #400]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 8002786:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002788:	4a63      	ldr	r2, [pc, #396]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 800278a:	f043 0301 	orr.w	r3, r3, #1
 800278e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002790:	e01c      	b.n	80027cc <HAL_RCC_OscConfig+0x324>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	2b05      	cmp	r3, #5
 8002798:	d10c      	bne.n	80027b4 <HAL_RCC_OscConfig+0x30c>
 800279a:	4b5f      	ldr	r3, [pc, #380]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 800279c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800279e:	4a5e      	ldr	r2, [pc, #376]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 80027a0:	f043 0304 	orr.w	r3, r3, #4
 80027a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80027a6:	4b5c      	ldr	r3, [pc, #368]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 80027a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027aa:	4a5b      	ldr	r2, [pc, #364]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80027b2:	e00b      	b.n	80027cc <HAL_RCC_OscConfig+0x324>
 80027b4:	4b58      	ldr	r3, [pc, #352]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 80027b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027b8:	4a57      	ldr	r2, [pc, #348]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 80027ba:	f023 0301 	bic.w	r3, r3, #1
 80027be:	6713      	str	r3, [r2, #112]	@ 0x70
 80027c0:	4b55      	ldr	r3, [pc, #340]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 80027c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027c4:	4a54      	ldr	r2, [pc, #336]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 80027c6:	f023 0304 	bic.w	r3, r3, #4
 80027ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d015      	beq.n	8002800 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d4:	f7ff faf6 	bl	8001dc4 <HAL_GetTick>
 80027d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027da:	e00a      	b.n	80027f2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027dc:	f7ff faf2 	bl	8001dc4 <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e0cb      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027f2:	4b49      	ldr	r3, [pc, #292]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 80027f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d0ee      	beq.n	80027dc <HAL_RCC_OscConfig+0x334>
 80027fe:	e014      	b.n	800282a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002800:	f7ff fae0 	bl	8001dc4 <HAL_GetTick>
 8002804:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002806:	e00a      	b.n	800281e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002808:	f7ff fadc 	bl	8001dc4 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002816:	4293      	cmp	r3, r2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e0b5      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800281e:	4b3e      	ldr	r3, [pc, #248]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 8002820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1ee      	bne.n	8002808 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800282a:	7dfb      	ldrb	r3, [r7, #23]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d105      	bne.n	800283c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002830:	4b39      	ldr	r3, [pc, #228]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 8002832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002834:	4a38      	ldr	r2, [pc, #224]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 8002836:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800283a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 80a1 	beq.w	8002988 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002846:	4b34      	ldr	r3, [pc, #208]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f003 030c 	and.w	r3, r3, #12
 800284e:	2b08      	cmp	r3, #8
 8002850:	d05c      	beq.n	800290c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	2b02      	cmp	r3, #2
 8002858:	d141      	bne.n	80028de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800285a:	4b31      	ldr	r3, [pc, #196]	@ (8002920 <HAL_RCC_OscConfig+0x478>)
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002860:	f7ff fab0 	bl	8001dc4 <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002866:	e008      	b.n	800287a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002868:	f7ff faac 	bl	8001dc4 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	2b02      	cmp	r3, #2
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e087      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800287a:	4b27      	ldr	r3, [pc, #156]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d1f0      	bne.n	8002868 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	69da      	ldr	r2, [r3, #28]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a1b      	ldr	r3, [r3, #32]
 800288e:	431a      	orrs	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002894:	019b      	lsls	r3, r3, #6
 8002896:	431a      	orrs	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800289c:	085b      	lsrs	r3, r3, #1
 800289e:	3b01      	subs	r3, #1
 80028a0:	041b      	lsls	r3, r3, #16
 80028a2:	431a      	orrs	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028a8:	061b      	lsls	r3, r3, #24
 80028aa:	491b      	ldr	r1, [pc, #108]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002920 <HAL_RCC_OscConfig+0x478>)
 80028b2:	2201      	movs	r2, #1
 80028b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b6:	f7ff fa85 	bl	8001dc4 <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028bc:	e008      	b.n	80028d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028be:	f7ff fa81 	bl	8001dc4 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d901      	bls.n	80028d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e05c      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028d0:	4b11      	ldr	r3, [pc, #68]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d0f0      	beq.n	80028be <HAL_RCC_OscConfig+0x416>
 80028dc:	e054      	b.n	8002988 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028de:	4b10      	ldr	r3, [pc, #64]	@ (8002920 <HAL_RCC_OscConfig+0x478>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e4:	f7ff fa6e 	bl	8001dc4 <HAL_GetTick>
 80028e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028ea:	e008      	b.n	80028fe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ec:	f7ff fa6a 	bl	8001dc4 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d901      	bls.n	80028fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e045      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028fe:	4b06      	ldr	r3, [pc, #24]	@ (8002918 <HAL_RCC_OscConfig+0x470>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1f0      	bne.n	80028ec <HAL_RCC_OscConfig+0x444>
 800290a:	e03d      	b.n	8002988 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	699b      	ldr	r3, [r3, #24]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d107      	bne.n	8002924 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e038      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
 8002918:	40023800 	.word	0x40023800
 800291c:	40007000 	.word	0x40007000
 8002920:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002924:	4b1b      	ldr	r3, [pc, #108]	@ (8002994 <HAL_RCC_OscConfig+0x4ec>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	2b01      	cmp	r3, #1
 8002930:	d028      	beq.n	8002984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800293c:	429a      	cmp	r2, r3
 800293e:	d121      	bne.n	8002984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800294a:	429a      	cmp	r2, r3
 800294c:	d11a      	bne.n	8002984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800294e:	68fa      	ldr	r2, [r7, #12]
 8002950:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002954:	4013      	ands	r3, r2
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800295a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800295c:	4293      	cmp	r3, r2
 800295e:	d111      	bne.n	8002984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800296a:	085b      	lsrs	r3, r3, #1
 800296c:	3b01      	subs	r3, #1
 800296e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002970:	429a      	cmp	r2, r3
 8002972:	d107      	bne.n	8002984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800297e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002980:	429a      	cmp	r2, r3
 8002982:	d001      	beq.n	8002988 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e000      	b.n	800298a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3718      	adds	r7, #24
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40023800 	.word	0x40023800

08002998 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e0cc      	b.n	8002b46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029ac:	4b68      	ldr	r3, [pc, #416]	@ (8002b50 <HAL_RCC_ClockConfig+0x1b8>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0307 	and.w	r3, r3, #7
 80029b4:	683a      	ldr	r2, [r7, #0]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d90c      	bls.n	80029d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ba:	4b65      	ldr	r3, [pc, #404]	@ (8002b50 <HAL_RCC_ClockConfig+0x1b8>)
 80029bc:	683a      	ldr	r2, [r7, #0]
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029c2:	4b63      	ldr	r3, [pc, #396]	@ (8002b50 <HAL_RCC_ClockConfig+0x1b8>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d001      	beq.n	80029d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e0b8      	b.n	8002b46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0302 	and.w	r3, r3, #2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d020      	beq.n	8002a22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0304 	and.w	r3, r3, #4
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d005      	beq.n	80029f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029ec:	4b59      	ldr	r3, [pc, #356]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	4a58      	ldr	r2, [pc, #352]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 80029f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80029f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0308 	and.w	r3, r3, #8
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d005      	beq.n	8002a10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a04:	4b53      	ldr	r3, [pc, #332]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	4a52      	ldr	r2, [pc, #328]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a10:	4b50      	ldr	r3, [pc, #320]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	494d      	ldr	r1, [pc, #308]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d044      	beq.n	8002ab8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d107      	bne.n	8002a46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a36:	4b47      	ldr	r3, [pc, #284]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d119      	bne.n	8002a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e07f      	b.n	8002b46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d003      	beq.n	8002a56 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a52:	2b03      	cmp	r3, #3
 8002a54:	d107      	bne.n	8002a66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a56:	4b3f      	ldr	r3, [pc, #252]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d109      	bne.n	8002a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e06f      	b.n	8002b46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a66:	4b3b      	ldr	r3, [pc, #236]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e067      	b.n	8002b46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a76:	4b37      	ldr	r3, [pc, #220]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f023 0203 	bic.w	r2, r3, #3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	4934      	ldr	r1, [pc, #208]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002a84:	4313      	orrs	r3, r2
 8002a86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a88:	f7ff f99c 	bl	8001dc4 <HAL_GetTick>
 8002a8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a8e:	e00a      	b.n	8002aa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a90:	f7ff f998 	bl	8001dc4 <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e04f      	b.n	8002b46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aa6:	4b2b      	ldr	r3, [pc, #172]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	f003 020c 	and.w	r2, r3, #12
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d1eb      	bne.n	8002a90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ab8:	4b25      	ldr	r3, [pc, #148]	@ (8002b50 <HAL_RCC_ClockConfig+0x1b8>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0307 	and.w	r3, r3, #7
 8002ac0:	683a      	ldr	r2, [r7, #0]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d20c      	bcs.n	8002ae0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ac6:	4b22      	ldr	r3, [pc, #136]	@ (8002b50 <HAL_RCC_ClockConfig+0x1b8>)
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	b2d2      	uxtb	r2, r2
 8002acc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ace:	4b20      	ldr	r3, [pc, #128]	@ (8002b50 <HAL_RCC_ClockConfig+0x1b8>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0307 	and.w	r3, r3, #7
 8002ad6:	683a      	ldr	r2, [r7, #0]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d001      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e032      	b.n	8002b46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d008      	beq.n	8002afe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002aec:	4b19      	ldr	r3, [pc, #100]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	4916      	ldr	r1, [pc, #88]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0308 	and.w	r3, r3, #8
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d009      	beq.n	8002b1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b0a:	4b12      	ldr	r3, [pc, #72]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	691b      	ldr	r3, [r3, #16]
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	490e      	ldr	r1, [pc, #56]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b1e:	f000 f821 	bl	8002b64 <HAL_RCC_GetSysClockFreq>
 8002b22:	4602      	mov	r2, r0
 8002b24:	4b0b      	ldr	r3, [pc, #44]	@ (8002b54 <HAL_RCC_ClockConfig+0x1bc>)
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	f003 030f 	and.w	r3, r3, #15
 8002b2e:	490a      	ldr	r1, [pc, #40]	@ (8002b58 <HAL_RCC_ClockConfig+0x1c0>)
 8002b30:	5ccb      	ldrb	r3, [r1, r3]
 8002b32:	fa22 f303 	lsr.w	r3, r2, r3
 8002b36:	4a09      	ldr	r2, [pc, #36]	@ (8002b5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002b3a:	4b09      	ldr	r3, [pc, #36]	@ (8002b60 <HAL_RCC_ClockConfig+0x1c8>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff f8fc 	bl	8001d3c <HAL_InitTick>

  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3710      	adds	r7, #16
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	40023c00 	.word	0x40023c00
 8002b54:	40023800 	.word	0x40023800
 8002b58:	08007d70 	.word	0x08007d70
 8002b5c:	20000000 	.word	0x20000000
 8002b60:	20000004 	.word	0x20000004

08002b64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b68:	b090      	sub	sp, #64	@ 0x40
 8002b6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002b70:	2300      	movs	r3, #0
 8002b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002b74:	2300      	movs	r3, #0
 8002b76:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b7c:	4b59      	ldr	r3, [pc, #356]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f003 030c 	and.w	r3, r3, #12
 8002b84:	2b08      	cmp	r3, #8
 8002b86:	d00d      	beq.n	8002ba4 <HAL_RCC_GetSysClockFreq+0x40>
 8002b88:	2b08      	cmp	r3, #8
 8002b8a:	f200 80a1 	bhi.w	8002cd0 <HAL_RCC_GetSysClockFreq+0x16c>
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d002      	beq.n	8002b98 <HAL_RCC_GetSysClockFreq+0x34>
 8002b92:	2b04      	cmp	r3, #4
 8002b94:	d003      	beq.n	8002b9e <HAL_RCC_GetSysClockFreq+0x3a>
 8002b96:	e09b      	b.n	8002cd0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b98:	4b53      	ldr	r3, [pc, #332]	@ (8002ce8 <HAL_RCC_GetSysClockFreq+0x184>)
 8002b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002b9c:	e09b      	b.n	8002cd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b9e:	4b53      	ldr	r3, [pc, #332]	@ (8002cec <HAL_RCC_GetSysClockFreq+0x188>)
 8002ba0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ba2:	e098      	b.n	8002cd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ba4:	4b4f      	ldr	r3, [pc, #316]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bae:	4b4d      	ldr	r3, [pc, #308]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d028      	beq.n	8002c0c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bba:	4b4a      	ldr	r3, [pc, #296]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	099b      	lsrs	r3, r3, #6
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	623b      	str	r3, [r7, #32]
 8002bc4:	627a      	str	r2, [r7, #36]	@ 0x24
 8002bc6:	6a3b      	ldr	r3, [r7, #32]
 8002bc8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002bcc:	2100      	movs	r1, #0
 8002bce:	4b47      	ldr	r3, [pc, #284]	@ (8002cec <HAL_RCC_GetSysClockFreq+0x188>)
 8002bd0:	fb03 f201 	mul.w	r2, r3, r1
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	fb00 f303 	mul.w	r3, r0, r3
 8002bda:	4413      	add	r3, r2
 8002bdc:	4a43      	ldr	r2, [pc, #268]	@ (8002cec <HAL_RCC_GetSysClockFreq+0x188>)
 8002bde:	fba0 1202 	umull	r1, r2, r0, r2
 8002be2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002be4:	460a      	mov	r2, r1
 8002be6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002be8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bea:	4413      	add	r3, r2
 8002bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	61bb      	str	r3, [r7, #24]
 8002bf4:	61fa      	str	r2, [r7, #28]
 8002bf6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bfa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002bfe:	f7fe f823 	bl	8000c48 <__aeabi_uldivmod>
 8002c02:	4602      	mov	r2, r0
 8002c04:	460b      	mov	r3, r1
 8002c06:	4613      	mov	r3, r2
 8002c08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c0a:	e053      	b.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c0c:	4b35      	ldr	r3, [pc, #212]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	099b      	lsrs	r3, r3, #6
 8002c12:	2200      	movs	r2, #0
 8002c14:	613b      	str	r3, [r7, #16]
 8002c16:	617a      	str	r2, [r7, #20]
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002c1e:	f04f 0b00 	mov.w	fp, #0
 8002c22:	4652      	mov	r2, sl
 8002c24:	465b      	mov	r3, fp
 8002c26:	f04f 0000 	mov.w	r0, #0
 8002c2a:	f04f 0100 	mov.w	r1, #0
 8002c2e:	0159      	lsls	r1, r3, #5
 8002c30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c34:	0150      	lsls	r0, r2, #5
 8002c36:	4602      	mov	r2, r0
 8002c38:	460b      	mov	r3, r1
 8002c3a:	ebb2 080a 	subs.w	r8, r2, sl
 8002c3e:	eb63 090b 	sbc.w	r9, r3, fp
 8002c42:	f04f 0200 	mov.w	r2, #0
 8002c46:	f04f 0300 	mov.w	r3, #0
 8002c4a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002c4e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002c52:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002c56:	ebb2 0408 	subs.w	r4, r2, r8
 8002c5a:	eb63 0509 	sbc.w	r5, r3, r9
 8002c5e:	f04f 0200 	mov.w	r2, #0
 8002c62:	f04f 0300 	mov.w	r3, #0
 8002c66:	00eb      	lsls	r3, r5, #3
 8002c68:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c6c:	00e2      	lsls	r2, r4, #3
 8002c6e:	4614      	mov	r4, r2
 8002c70:	461d      	mov	r5, r3
 8002c72:	eb14 030a 	adds.w	r3, r4, sl
 8002c76:	603b      	str	r3, [r7, #0]
 8002c78:	eb45 030b 	adc.w	r3, r5, fp
 8002c7c:	607b      	str	r3, [r7, #4]
 8002c7e:	f04f 0200 	mov.w	r2, #0
 8002c82:	f04f 0300 	mov.w	r3, #0
 8002c86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c8a:	4629      	mov	r1, r5
 8002c8c:	028b      	lsls	r3, r1, #10
 8002c8e:	4621      	mov	r1, r4
 8002c90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c94:	4621      	mov	r1, r4
 8002c96:	028a      	lsls	r2, r1, #10
 8002c98:	4610      	mov	r0, r2
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	60bb      	str	r3, [r7, #8]
 8002ca2:	60fa      	str	r2, [r7, #12]
 8002ca4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ca8:	f7fd ffce 	bl	8000c48 <__aeabi_uldivmod>
 8002cac:	4602      	mov	r2, r0
 8002cae:	460b      	mov	r3, r1
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	0c1b      	lsrs	r3, r3, #16
 8002cba:	f003 0303 	and.w	r3, r3, #3
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002cc4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ccc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002cce:	e002      	b.n	8002cd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002cd0:	4b05      	ldr	r3, [pc, #20]	@ (8002ce8 <HAL_RCC_GetSysClockFreq+0x184>)
 8002cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002cd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3740      	adds	r7, #64	@ 0x40
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ce2:	bf00      	nop
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	00f42400 	.word	0x00f42400
 8002cec:	017d7840 	.word	0x017d7840

08002cf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cf4:	4b03      	ldr	r3, [pc, #12]	@ (8002d04 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	20000000 	.word	0x20000000

08002d08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d0c:	f7ff fff0 	bl	8002cf0 <HAL_RCC_GetHCLKFreq>
 8002d10:	4602      	mov	r2, r0
 8002d12:	4b05      	ldr	r3, [pc, #20]	@ (8002d28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	0a9b      	lsrs	r3, r3, #10
 8002d18:	f003 0307 	and.w	r3, r3, #7
 8002d1c:	4903      	ldr	r1, [pc, #12]	@ (8002d2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d1e:	5ccb      	ldrb	r3, [r1, r3]
 8002d20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	40023800 	.word	0x40023800
 8002d2c:	08007d80 	.word	0x08007d80

08002d30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d34:	f7ff ffdc 	bl	8002cf0 <HAL_RCC_GetHCLKFreq>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	4b05      	ldr	r3, [pc, #20]	@ (8002d50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	0b5b      	lsrs	r3, r3, #13
 8002d40:	f003 0307 	and.w	r3, r3, #7
 8002d44:	4903      	ldr	r1, [pc, #12]	@ (8002d54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d46:	5ccb      	ldrb	r3, [r1, r3]
 8002d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	40023800 	.word	0x40023800
 8002d54:	08007d80 	.word	0x08007d80

08002d58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e041      	b.n	8002dee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d106      	bne.n	8002d84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7fe fd56 	bl	8001830 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2202      	movs	r2, #2
 8002d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	3304      	adds	r3, #4
 8002d94:	4619      	mov	r1, r3
 8002d96:	4610      	mov	r0, r2
 8002d98:	f000 fcce 	bl	8003738 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
	...

08002df8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b085      	sub	sp, #20
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d001      	beq.n	8002e10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e044      	b.n	8002e9a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2202      	movs	r2, #2
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	68da      	ldr	r2, [r3, #12]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f042 0201 	orr.w	r2, r2, #1
 8002e26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a1e      	ldr	r2, [pc, #120]	@ (8002ea8 <HAL_TIM_Base_Start_IT+0xb0>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d018      	beq.n	8002e64 <HAL_TIM_Base_Start_IT+0x6c>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e3a:	d013      	beq.n	8002e64 <HAL_TIM_Base_Start_IT+0x6c>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a1a      	ldr	r2, [pc, #104]	@ (8002eac <HAL_TIM_Base_Start_IT+0xb4>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d00e      	beq.n	8002e64 <HAL_TIM_Base_Start_IT+0x6c>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a19      	ldr	r2, [pc, #100]	@ (8002eb0 <HAL_TIM_Base_Start_IT+0xb8>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d009      	beq.n	8002e64 <HAL_TIM_Base_Start_IT+0x6c>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a17      	ldr	r2, [pc, #92]	@ (8002eb4 <HAL_TIM_Base_Start_IT+0xbc>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d004      	beq.n	8002e64 <HAL_TIM_Base_Start_IT+0x6c>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a16      	ldr	r2, [pc, #88]	@ (8002eb8 <HAL_TIM_Base_Start_IT+0xc0>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d111      	bne.n	8002e88 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2b06      	cmp	r3, #6
 8002e74:	d010      	beq.n	8002e98 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f042 0201 	orr.w	r2, r2, #1
 8002e84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e86:	e007      	b.n	8002e98 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f042 0201 	orr.w	r2, r2, #1
 8002e96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3714      	adds	r7, #20
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	40010000 	.word	0x40010000
 8002eac:	40000400 	.word	0x40000400
 8002eb0:	40000800 	.word	0x40000800
 8002eb4:	40000c00 	.word	0x40000c00
 8002eb8:	40014000 	.word	0x40014000

08002ebc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	68da      	ldr	r2, [r3, #12]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f022 0201 	bic.w	r2, r2, #1
 8002ed2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6a1a      	ldr	r2, [r3, #32]
 8002eda:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002ede:	4013      	ands	r3, r2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d10f      	bne.n	8002f04 <HAL_TIM_Base_Stop_IT+0x48>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6a1a      	ldr	r2, [r3, #32]
 8002eea:	f240 4344 	movw	r3, #1092	@ 0x444
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d107      	bne.n	8002f04 <HAL_TIM_Base_Stop_IT+0x48>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 0201 	bic.w	r2, r2, #1
 8002f02:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr

08002f1a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b082      	sub	sp, #8
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d101      	bne.n	8002f2c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e041      	b.n	8002fb0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d106      	bne.n	8002f46 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 f839 	bl	8002fb8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2202      	movs	r2, #2
 8002f4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	3304      	adds	r3, #4
 8002f56:	4619      	mov	r1, r3
 8002f58:	4610      	mov	r0, r2
 8002f5a:	f000 fbed 	bl	8003738 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2201      	movs	r2, #1
 8002f72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2201      	movs	r2, #1
 8002f92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2201      	movs	r2, #1
 8002f9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3708      	adds	r7, #8
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d109      	bne.n	8002ff0 <HAL_TIM_PWM_Start+0x24>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	bf14      	ite	ne
 8002fe8:	2301      	movne	r3, #1
 8002fea:	2300      	moveq	r3, #0
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	e022      	b.n	8003036 <HAL_TIM_PWM_Start+0x6a>
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	2b04      	cmp	r3, #4
 8002ff4:	d109      	bne.n	800300a <HAL_TIM_PWM_Start+0x3e>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	bf14      	ite	ne
 8003002:	2301      	movne	r3, #1
 8003004:	2300      	moveq	r3, #0
 8003006:	b2db      	uxtb	r3, r3
 8003008:	e015      	b.n	8003036 <HAL_TIM_PWM_Start+0x6a>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	2b08      	cmp	r3, #8
 800300e:	d109      	bne.n	8003024 <HAL_TIM_PWM_Start+0x58>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2b01      	cmp	r3, #1
 800301a:	bf14      	ite	ne
 800301c:	2301      	movne	r3, #1
 800301e:	2300      	moveq	r3, #0
 8003020:	b2db      	uxtb	r3, r3
 8003022:	e008      	b.n	8003036 <HAL_TIM_PWM_Start+0x6a>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800302a:	b2db      	uxtb	r3, r3
 800302c:	2b01      	cmp	r3, #1
 800302e:	bf14      	ite	ne
 8003030:	2301      	movne	r3, #1
 8003032:	2300      	moveq	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e068      	b.n	8003110 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d104      	bne.n	800304e <HAL_TIM_PWM_Start+0x82>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2202      	movs	r2, #2
 8003048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800304c:	e013      	b.n	8003076 <HAL_TIM_PWM_Start+0xaa>
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	2b04      	cmp	r3, #4
 8003052:	d104      	bne.n	800305e <HAL_TIM_PWM_Start+0x92>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2202      	movs	r2, #2
 8003058:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800305c:	e00b      	b.n	8003076 <HAL_TIM_PWM_Start+0xaa>
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	2b08      	cmp	r3, #8
 8003062:	d104      	bne.n	800306e <HAL_TIM_PWM_Start+0xa2>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2202      	movs	r2, #2
 8003068:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800306c:	e003      	b.n	8003076 <HAL_TIM_PWM_Start+0xaa>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2202      	movs	r2, #2
 8003072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2201      	movs	r2, #1
 800307c:	6839      	ldr	r1, [r7, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f000 fe0c 	bl	8003c9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a23      	ldr	r2, [pc, #140]	@ (8003118 <HAL_TIM_PWM_Start+0x14c>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d107      	bne.n	800309e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800309c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a1d      	ldr	r2, [pc, #116]	@ (8003118 <HAL_TIM_PWM_Start+0x14c>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d018      	beq.n	80030da <HAL_TIM_PWM_Start+0x10e>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030b0:	d013      	beq.n	80030da <HAL_TIM_PWM_Start+0x10e>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a19      	ldr	r2, [pc, #100]	@ (800311c <HAL_TIM_PWM_Start+0x150>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d00e      	beq.n	80030da <HAL_TIM_PWM_Start+0x10e>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a17      	ldr	r2, [pc, #92]	@ (8003120 <HAL_TIM_PWM_Start+0x154>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d009      	beq.n	80030da <HAL_TIM_PWM_Start+0x10e>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a16      	ldr	r2, [pc, #88]	@ (8003124 <HAL_TIM_PWM_Start+0x158>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d004      	beq.n	80030da <HAL_TIM_PWM_Start+0x10e>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a14      	ldr	r2, [pc, #80]	@ (8003128 <HAL_TIM_PWM_Start+0x15c>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d111      	bne.n	80030fe <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2b06      	cmp	r3, #6
 80030ea:	d010      	beq.n	800310e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0201 	orr.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030fc:	e007      	b.n	800310e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f042 0201 	orr.w	r2, r2, #1
 800310c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3710      	adds	r7, #16
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40010000 	.word	0x40010000
 800311c:	40000400 	.word	0x40000400
 8003120:	40000800 	.word	0x40000800
 8003124:	40000c00 	.word	0x40000c00
 8003128:	40014000 	.word	0x40014000

0800312c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2200      	movs	r2, #0
 800313c:	6839      	ldr	r1, [r7, #0]
 800313e:	4618      	mov	r0, r3
 8003140:	f000 fdac 	bl	8003c9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a29      	ldr	r2, [pc, #164]	@ (80031f0 <HAL_TIM_PWM_Stop+0xc4>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d117      	bne.n	800317e <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	6a1a      	ldr	r2, [r3, #32]
 8003154:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003158:	4013      	ands	r3, r2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10f      	bne.n	800317e <HAL_TIM_PWM_Stop+0x52>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6a1a      	ldr	r2, [r3, #32]
 8003164:	f240 4344 	movw	r3, #1092	@ 0x444
 8003168:	4013      	ands	r3, r2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d107      	bne.n	800317e <HAL_TIM_PWM_Stop+0x52>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800317c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	6a1a      	ldr	r2, [r3, #32]
 8003184:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003188:	4013      	ands	r3, r2
 800318a:	2b00      	cmp	r3, #0
 800318c:	d10f      	bne.n	80031ae <HAL_TIM_PWM_Stop+0x82>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6a1a      	ldr	r2, [r3, #32]
 8003194:	f240 4344 	movw	r3, #1092	@ 0x444
 8003198:	4013      	ands	r3, r2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d107      	bne.n	80031ae <HAL_TIM_PWM_Stop+0x82>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 0201 	bic.w	r2, r2, #1
 80031ac:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d104      	bne.n	80031be <HAL_TIM_PWM_Stop+0x92>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031bc:	e013      	b.n	80031e6 <HAL_TIM_PWM_Stop+0xba>
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	2b04      	cmp	r3, #4
 80031c2:	d104      	bne.n	80031ce <HAL_TIM_PWM_Stop+0xa2>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031cc:	e00b      	b.n	80031e6 <HAL_TIM_PWM_Stop+0xba>
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	d104      	bne.n	80031de <HAL_TIM_PWM_Stop+0xb2>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031dc:	e003      	b.n	80031e6 <HAL_TIM_PWM_Stop+0xba>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2201      	movs	r2, #1
 80031e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3708      	adds	r7, #8
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	40010000 	.word	0x40010000

080031f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	691b      	ldr	r3, [r3, #16]
 800320a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d020      	beq.n	8003258 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d01b      	beq.n	8003258 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f06f 0202 	mvn.w	r2, #2
 8003228:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2201      	movs	r2, #1
 800322e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	f003 0303 	and.w	r3, r3, #3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d003      	beq.n	8003246 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f000 fa5b 	bl	80036fa <HAL_TIM_IC_CaptureCallback>
 8003244:	e005      	b.n	8003252 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 fa4d 	bl	80036e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f000 fa5e 	bl	800370e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	f003 0304 	and.w	r3, r3, #4
 800325e:	2b00      	cmp	r3, #0
 8003260:	d020      	beq.n	80032a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f003 0304 	and.w	r3, r3, #4
 8003268:	2b00      	cmp	r3, #0
 800326a:	d01b      	beq.n	80032a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f06f 0204 	mvn.w	r2, #4
 8003274:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2202      	movs	r2, #2
 800327a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 fa35 	bl	80036fa <HAL_TIM_IC_CaptureCallback>
 8003290:	e005      	b.n	800329e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 fa27 	bl	80036e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f000 fa38 	bl	800370e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	f003 0308 	and.w	r3, r3, #8
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d020      	beq.n	80032f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f003 0308 	and.w	r3, r3, #8
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d01b      	beq.n	80032f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f06f 0208 	mvn.w	r2, #8
 80032c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2204      	movs	r2, #4
 80032c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	f003 0303 	and.w	r3, r3, #3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d003      	beq.n	80032de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 fa0f 	bl	80036fa <HAL_TIM_IC_CaptureCallback>
 80032dc:	e005      	b.n	80032ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 fa01 	bl	80036e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f000 fa12 	bl	800370e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	f003 0310 	and.w	r3, r3, #16
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d020      	beq.n	800333c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f003 0310 	and.w	r3, r3, #16
 8003300:	2b00      	cmp	r3, #0
 8003302:	d01b      	beq.n	800333c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f06f 0210 	mvn.w	r2, #16
 800330c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2208      	movs	r2, #8
 8003312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	69db      	ldr	r3, [r3, #28]
 800331a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800331e:	2b00      	cmp	r3, #0
 8003320:	d003      	beq.n	800332a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f000 f9e9 	bl	80036fa <HAL_TIM_IC_CaptureCallback>
 8003328:	e005      	b.n	8003336 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 f9db 	bl	80036e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f000 f9ec 	bl	800370e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	f003 0301 	and.w	r3, r3, #1
 8003342:	2b00      	cmp	r3, #0
 8003344:	d00c      	beq.n	8003360 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f003 0301 	and.w	r3, r3, #1
 800334c:	2b00      	cmp	r3, #0
 800334e:	d007      	beq.n	8003360 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f06f 0201 	mvn.w	r2, #1
 8003358:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7fe fa20 	bl	80017a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003366:	2b00      	cmp	r3, #0
 8003368:	d00c      	beq.n	8003384 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003370:	2b00      	cmp	r3, #0
 8003372:	d007      	beq.n	8003384 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800337c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f000 fd2a 	bl	8003dd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800338a:	2b00      	cmp	r3, #0
 800338c:	d00c      	beq.n	80033a8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003394:	2b00      	cmp	r3, #0
 8003396:	d007      	beq.n	80033a8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80033a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 f9bd 	bl	8003722 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	f003 0320 	and.w	r3, r3, #32
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00c      	beq.n	80033cc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f003 0320 	and.w	r3, r3, #32
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d007      	beq.n	80033cc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f06f 0220 	mvn.w	r2, #32
 80033c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 fcfc 	bl	8003dc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033cc:	bf00      	nop
 80033ce:	3710      	adds	r7, #16
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b086      	sub	sp, #24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033e0:	2300      	movs	r3, #0
 80033e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d101      	bne.n	80033f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80033ee:	2302      	movs	r3, #2
 80033f0:	e0ae      	b.n	8003550 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2b0c      	cmp	r3, #12
 80033fe:	f200 809f 	bhi.w	8003540 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003402:	a201      	add	r2, pc, #4	@ (adr r2, 8003408 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003408:	0800343d 	.word	0x0800343d
 800340c:	08003541 	.word	0x08003541
 8003410:	08003541 	.word	0x08003541
 8003414:	08003541 	.word	0x08003541
 8003418:	0800347d 	.word	0x0800347d
 800341c:	08003541 	.word	0x08003541
 8003420:	08003541 	.word	0x08003541
 8003424:	08003541 	.word	0x08003541
 8003428:	080034bf 	.word	0x080034bf
 800342c:	08003541 	.word	0x08003541
 8003430:	08003541 	.word	0x08003541
 8003434:	08003541 	.word	0x08003541
 8003438:	080034ff 	.word	0x080034ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68b9      	ldr	r1, [r7, #8]
 8003442:	4618      	mov	r0, r3
 8003444:	f000 fa04 	bl	8003850 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	699a      	ldr	r2, [r3, #24]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f042 0208 	orr.w	r2, r2, #8
 8003456:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	699a      	ldr	r2, [r3, #24]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 0204 	bic.w	r2, r2, #4
 8003466:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	6999      	ldr	r1, [r3, #24]
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	691a      	ldr	r2, [r3, #16]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	430a      	orrs	r2, r1
 8003478:	619a      	str	r2, [r3, #24]
      break;
 800347a:	e064      	b.n	8003546 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	68b9      	ldr	r1, [r7, #8]
 8003482:	4618      	mov	r0, r3
 8003484:	f000 fa4a 	bl	800391c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	699a      	ldr	r2, [r3, #24]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003496:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	699a      	ldr	r2, [r3, #24]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6999      	ldr	r1, [r3, #24]
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	021a      	lsls	r2, r3, #8
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	619a      	str	r2, [r3, #24]
      break;
 80034bc:	e043      	b.n	8003546 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	68b9      	ldr	r1, [r7, #8]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f000 fa95 	bl	80039f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	69da      	ldr	r2, [r3, #28]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f042 0208 	orr.w	r2, r2, #8
 80034d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	69da      	ldr	r2, [r3, #28]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 0204 	bic.w	r2, r2, #4
 80034e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	69d9      	ldr	r1, [r3, #28]
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	691a      	ldr	r2, [r3, #16]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	430a      	orrs	r2, r1
 80034fa:	61da      	str	r2, [r3, #28]
      break;
 80034fc:	e023      	b.n	8003546 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68b9      	ldr	r1, [r7, #8]
 8003504:	4618      	mov	r0, r3
 8003506:	f000 fadf 	bl	8003ac8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	69da      	ldr	r2, [r3, #28]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003518:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	69da      	ldr	r2, [r3, #28]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003528:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	69d9      	ldr	r1, [r3, #28]
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	021a      	lsls	r2, r3, #8
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	430a      	orrs	r2, r1
 800353c:	61da      	str	r2, [r3, #28]
      break;
 800353e:	e002      	b.n	8003546 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	75fb      	strb	r3, [r7, #23]
      break;
 8003544:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800354e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003550:	4618      	mov	r0, r3
 8003552:	3718      	adds	r7, #24
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003562:	2300      	movs	r3, #0
 8003564:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800356c:	2b01      	cmp	r3, #1
 800356e:	d101      	bne.n	8003574 <HAL_TIM_ConfigClockSource+0x1c>
 8003570:	2302      	movs	r3, #2
 8003572:	e0b4      	b.n	80036de <HAL_TIM_ConfigClockSource+0x186>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2202      	movs	r2, #2
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003592:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800359a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68ba      	ldr	r2, [r7, #8]
 80035a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035ac:	d03e      	beq.n	800362c <HAL_TIM_ConfigClockSource+0xd4>
 80035ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035b2:	f200 8087 	bhi.w	80036c4 <HAL_TIM_ConfigClockSource+0x16c>
 80035b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035ba:	f000 8086 	beq.w	80036ca <HAL_TIM_ConfigClockSource+0x172>
 80035be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035c2:	d87f      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x16c>
 80035c4:	2b70      	cmp	r3, #112	@ 0x70
 80035c6:	d01a      	beq.n	80035fe <HAL_TIM_ConfigClockSource+0xa6>
 80035c8:	2b70      	cmp	r3, #112	@ 0x70
 80035ca:	d87b      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x16c>
 80035cc:	2b60      	cmp	r3, #96	@ 0x60
 80035ce:	d050      	beq.n	8003672 <HAL_TIM_ConfigClockSource+0x11a>
 80035d0:	2b60      	cmp	r3, #96	@ 0x60
 80035d2:	d877      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x16c>
 80035d4:	2b50      	cmp	r3, #80	@ 0x50
 80035d6:	d03c      	beq.n	8003652 <HAL_TIM_ConfigClockSource+0xfa>
 80035d8:	2b50      	cmp	r3, #80	@ 0x50
 80035da:	d873      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x16c>
 80035dc:	2b40      	cmp	r3, #64	@ 0x40
 80035de:	d058      	beq.n	8003692 <HAL_TIM_ConfigClockSource+0x13a>
 80035e0:	2b40      	cmp	r3, #64	@ 0x40
 80035e2:	d86f      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x16c>
 80035e4:	2b30      	cmp	r3, #48	@ 0x30
 80035e6:	d064      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0x15a>
 80035e8:	2b30      	cmp	r3, #48	@ 0x30
 80035ea:	d86b      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x16c>
 80035ec:	2b20      	cmp	r3, #32
 80035ee:	d060      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0x15a>
 80035f0:	2b20      	cmp	r3, #32
 80035f2:	d867      	bhi.n	80036c4 <HAL_TIM_ConfigClockSource+0x16c>
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d05c      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0x15a>
 80035f8:	2b10      	cmp	r3, #16
 80035fa:	d05a      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0x15a>
 80035fc:	e062      	b.n	80036c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800360e:	f000 fb25 	bl	8003c5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003620:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	609a      	str	r2, [r3, #8]
      break;
 800362a:	e04f      	b.n	80036cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800363c:	f000 fb0e 	bl	8003c5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	689a      	ldr	r2, [r3, #8]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800364e:	609a      	str	r2, [r3, #8]
      break;
 8003650:	e03c      	b.n	80036cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800365e:	461a      	mov	r2, r3
 8003660:	f000 fa82 	bl	8003b68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2150      	movs	r1, #80	@ 0x50
 800366a:	4618      	mov	r0, r3
 800366c:	f000 fadb 	bl	8003c26 <TIM_ITRx_SetConfig>
      break;
 8003670:	e02c      	b.n	80036cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800367e:	461a      	mov	r2, r3
 8003680:	f000 faa1 	bl	8003bc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2160      	movs	r1, #96	@ 0x60
 800368a:	4618      	mov	r0, r3
 800368c:	f000 facb 	bl	8003c26 <TIM_ITRx_SetConfig>
      break;
 8003690:	e01c      	b.n	80036cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800369e:	461a      	mov	r2, r3
 80036a0:	f000 fa62 	bl	8003b68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2140      	movs	r1, #64	@ 0x40
 80036aa:	4618      	mov	r0, r3
 80036ac:	f000 fabb 	bl	8003c26 <TIM_ITRx_SetConfig>
      break;
 80036b0:	e00c      	b.n	80036cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4619      	mov	r1, r3
 80036bc:	4610      	mov	r0, r2
 80036be:	f000 fab2 	bl	8003c26 <TIM_ITRx_SetConfig>
      break;
 80036c2:	e003      	b.n	80036cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	73fb      	strb	r3, [r7, #15]
      break;
 80036c8:	e000      	b.n	80036cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80036ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80036dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3710      	adds	r7, #16
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}

080036e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036e6:	b480      	push	{r7}
 80036e8:	b083      	sub	sp, #12
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b083      	sub	sp, #12
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003702:	bf00      	nop
 8003704:	370c      	adds	r7, #12
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr

0800370e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800370e:	b480      	push	{r7}
 8003710:	b083      	sub	sp, #12
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003716:	bf00      	nop
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr

08003722 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003722:	b480      	push	{r7}
 8003724:	b083      	sub	sp, #12
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
	...

08003738 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	4a3a      	ldr	r2, [pc, #232]	@ (8003834 <TIM_Base_SetConfig+0xfc>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d00f      	beq.n	8003770 <TIM_Base_SetConfig+0x38>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003756:	d00b      	beq.n	8003770 <TIM_Base_SetConfig+0x38>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	4a37      	ldr	r2, [pc, #220]	@ (8003838 <TIM_Base_SetConfig+0x100>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d007      	beq.n	8003770 <TIM_Base_SetConfig+0x38>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a36      	ldr	r2, [pc, #216]	@ (800383c <TIM_Base_SetConfig+0x104>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d003      	beq.n	8003770 <TIM_Base_SetConfig+0x38>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a35      	ldr	r2, [pc, #212]	@ (8003840 <TIM_Base_SetConfig+0x108>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d108      	bne.n	8003782 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	4313      	orrs	r3, r2
 8003780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a2b      	ldr	r2, [pc, #172]	@ (8003834 <TIM_Base_SetConfig+0xfc>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d01b      	beq.n	80037c2 <TIM_Base_SetConfig+0x8a>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003790:	d017      	beq.n	80037c2 <TIM_Base_SetConfig+0x8a>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a28      	ldr	r2, [pc, #160]	@ (8003838 <TIM_Base_SetConfig+0x100>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d013      	beq.n	80037c2 <TIM_Base_SetConfig+0x8a>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a27      	ldr	r2, [pc, #156]	@ (800383c <TIM_Base_SetConfig+0x104>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d00f      	beq.n	80037c2 <TIM_Base_SetConfig+0x8a>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a26      	ldr	r2, [pc, #152]	@ (8003840 <TIM_Base_SetConfig+0x108>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d00b      	beq.n	80037c2 <TIM_Base_SetConfig+0x8a>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a25      	ldr	r2, [pc, #148]	@ (8003844 <TIM_Base_SetConfig+0x10c>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d007      	beq.n	80037c2 <TIM_Base_SetConfig+0x8a>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a24      	ldr	r2, [pc, #144]	@ (8003848 <TIM_Base_SetConfig+0x110>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d003      	beq.n	80037c2 <TIM_Base_SetConfig+0x8a>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a23      	ldr	r2, [pc, #140]	@ (800384c <TIM_Base_SetConfig+0x114>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d108      	bne.n	80037d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	4313      	orrs	r3, r2
 80037e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	68fa      	ldr	r2, [r7, #12]
 80037e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	689a      	ldr	r2, [r3, #8]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a0e      	ldr	r2, [pc, #56]	@ (8003834 <TIM_Base_SetConfig+0xfc>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d103      	bne.n	8003808 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	691a      	ldr	r2, [r3, #16]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	f003 0301 	and.w	r3, r3, #1
 8003816:	2b01      	cmp	r3, #1
 8003818:	d105      	bne.n	8003826 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	f023 0201 	bic.w	r2, r3, #1
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	611a      	str	r2, [r3, #16]
  }
}
 8003826:	bf00      	nop
 8003828:	3714      	adds	r7, #20
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	40010000 	.word	0x40010000
 8003838:	40000400 	.word	0x40000400
 800383c:	40000800 	.word	0x40000800
 8003840:	40000c00 	.word	0x40000c00
 8003844:	40014000 	.word	0x40014000
 8003848:	40014400 	.word	0x40014400
 800384c:	40014800 	.word	0x40014800

08003850 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003850:	b480      	push	{r7}
 8003852:	b087      	sub	sp, #28
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a1b      	ldr	r3, [r3, #32]
 8003864:	f023 0201 	bic.w	r2, r3, #1
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	699b      	ldr	r3, [r3, #24]
 8003876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800387e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f023 0303 	bic.w	r3, r3, #3
 8003886:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	4313      	orrs	r3, r2
 8003890:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	f023 0302 	bic.w	r3, r3, #2
 8003898:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003918 <TIM_OC1_SetConfig+0xc8>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d10c      	bne.n	80038c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	f023 0308 	bic.w	r3, r3, #8
 80038b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	f023 0304 	bic.w	r3, r3, #4
 80038c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a13      	ldr	r2, [pc, #76]	@ (8003918 <TIM_OC1_SetConfig+0xc8>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d111      	bne.n	80038f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80038dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	621a      	str	r2, [r3, #32]
}
 800390c:	bf00      	nop
 800390e:	371c      	adds	r7, #28
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	40010000 	.word	0x40010000

0800391c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800391c:	b480      	push	{r7}
 800391e:	b087      	sub	sp, #28
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a1b      	ldr	r3, [r3, #32]
 800392a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	f023 0210 	bic.w	r2, r3, #16
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800394a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	021b      	lsls	r3, r3, #8
 800395a:	68fa      	ldr	r2, [r7, #12]
 800395c:	4313      	orrs	r3, r2
 800395e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	f023 0320 	bic.w	r3, r3, #32
 8003966:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	011b      	lsls	r3, r3, #4
 800396e:	697a      	ldr	r2, [r7, #20]
 8003970:	4313      	orrs	r3, r2
 8003972:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a1e      	ldr	r2, [pc, #120]	@ (80039f0 <TIM_OC2_SetConfig+0xd4>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d10d      	bne.n	8003998 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003982:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	011b      	lsls	r3, r3, #4
 800398a:	697a      	ldr	r2, [r7, #20]
 800398c:	4313      	orrs	r3, r2
 800398e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003996:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a15      	ldr	r2, [pc, #84]	@ (80039f0 <TIM_OC2_SetConfig+0xd4>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d113      	bne.n	80039c8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80039a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80039ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	695b      	ldr	r3, [r3, #20]
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	4313      	orrs	r3, r2
 80039c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	693a      	ldr	r2, [r7, #16]
 80039cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685a      	ldr	r2, [r3, #4]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	697a      	ldr	r2, [r7, #20]
 80039e0:	621a      	str	r2, [r3, #32]
}
 80039e2:	bf00      	nop
 80039e4:	371c      	adds	r7, #28
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	40010000 	.word	0x40010000

080039f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b087      	sub	sp, #28
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a1b      	ldr	r3, [r3, #32]
 8003a02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a1b      	ldr	r3, [r3, #32]
 8003a08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	69db      	ldr	r3, [r3, #28]
 8003a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f023 0303 	bic.w	r3, r3, #3
 8003a2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68fa      	ldr	r2, [r7, #12]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	021b      	lsls	r3, r3, #8
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ac4 <TIM_OC3_SetConfig+0xd0>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d10d      	bne.n	8003a6e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	021b      	lsls	r3, r3, #8
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a14      	ldr	r2, [pc, #80]	@ (8003ac4 <TIM_OC3_SetConfig+0xd0>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d113      	bne.n	8003a9e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003a7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003a84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	011b      	lsls	r3, r3, #4
 8003a98:	693a      	ldr	r2, [r7, #16]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	693a      	ldr	r2, [r7, #16]
 8003aa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	68fa      	ldr	r2, [r7, #12]
 8003aa8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685a      	ldr	r2, [r3, #4]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	621a      	str	r2, [r3, #32]
}
 8003ab8:	bf00      	nop
 8003aba:	371c      	adds	r7, #28
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr
 8003ac4:	40010000 	.word	0x40010000

08003ac8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b087      	sub	sp, #28
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a1b      	ldr	r3, [r3, #32]
 8003adc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003af6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003afe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	021b      	lsls	r3, r3, #8
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	031b      	lsls	r3, r3, #12
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	4a10      	ldr	r2, [pc, #64]	@ (8003b64 <TIM_OC4_SetConfig+0x9c>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d109      	bne.n	8003b3c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	019b      	lsls	r3, r3, #6
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685a      	ldr	r2, [r3, #4]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	621a      	str	r2, [r3, #32]
}
 8003b56:	bf00      	nop
 8003b58:	371c      	adds	r7, #28
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	40010000 	.word	0x40010000

08003b68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b087      	sub	sp, #28
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	f023 0201 	bic.w	r2, r3, #1
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	699b      	ldr	r3, [r3, #24]
 8003b8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	f023 030a 	bic.w	r3, r3, #10
 8003ba4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	621a      	str	r2, [r3, #32]
}
 8003bba:	bf00      	nop
 8003bbc:	371c      	adds	r7, #28
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr

08003bc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b087      	sub	sp, #28
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	60f8      	str	r0, [r7, #12]
 8003bce:	60b9      	str	r1, [r7, #8]
 8003bd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	f023 0210 	bic.w	r2, r3, #16
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003bf0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	031b      	lsls	r3, r3, #12
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003c02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	011b      	lsls	r3, r3, #4
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	693a      	ldr	r2, [r7, #16]
 8003c12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	621a      	str	r2, [r3, #32]
}
 8003c1a:	bf00      	nop
 8003c1c:	371c      	adds	r7, #28
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr

08003c26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c26:	b480      	push	{r7}
 8003c28:	b085      	sub	sp, #20
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	6078      	str	r0, [r7, #4]
 8003c2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c3e:	683a      	ldr	r2, [r7, #0]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	f043 0307 	orr.w	r3, r3, #7
 8003c48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68fa      	ldr	r2, [r7, #12]
 8003c4e:	609a      	str	r2, [r3, #8]
}
 8003c50:	bf00      	nop
 8003c52:	3714      	adds	r7, #20
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b087      	sub	sp, #28
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
 8003c68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	021a      	lsls	r2, r3, #8
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	431a      	orrs	r2, r3
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	609a      	str	r2, [r3, #8]
}
 8003c90:	bf00      	nop
 8003c92:	371c      	adds	r7, #28
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b087      	sub	sp, #28
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	f003 031f 	and.w	r3, r3, #31
 8003cae:	2201      	movs	r2, #1
 8003cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6a1a      	ldr	r2, [r3, #32]
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	43db      	mvns	r3, r3
 8003cbe:	401a      	ands	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6a1a      	ldr	r2, [r3, #32]
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	f003 031f 	and.w	r3, r3, #31
 8003cce:	6879      	ldr	r1, [r7, #4]
 8003cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003cd4:	431a      	orrs	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	621a      	str	r2, [r3, #32]
}
 8003cda:	bf00      	nop
 8003cdc:	371c      	adds	r7, #28
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
	...

08003ce8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d101      	bne.n	8003d00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003cfc:	2302      	movs	r3, #2
 8003cfe:	e050      	b.n	8003da2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2202      	movs	r2, #2
 8003d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68fa      	ldr	r2, [r7, #12]
 8003d38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a1c      	ldr	r2, [pc, #112]	@ (8003db0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d018      	beq.n	8003d76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d4c:	d013      	beq.n	8003d76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a18      	ldr	r2, [pc, #96]	@ (8003db4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d00e      	beq.n	8003d76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a16      	ldr	r2, [pc, #88]	@ (8003db8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d009      	beq.n	8003d76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a15      	ldr	r2, [pc, #84]	@ (8003dbc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d004      	beq.n	8003d76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a13      	ldr	r2, [pc, #76]	@ (8003dc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d10c      	bne.n	8003d90 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	68ba      	ldr	r2, [r7, #8]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68ba      	ldr	r2, [r7, #8]
 8003d8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3714      	adds	r7, #20
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	40010000 	.word	0x40010000
 8003db4:	40000400 	.word	0x40000400
 8003db8:	40000800 	.word	0x40000800
 8003dbc:	40000c00 	.word	0x40000c00
 8003dc0:	40014000 	.word	0x40014000

08003dc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e042      	b.n	8003e84 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d106      	bne.n	8003e18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f7fd fd88 	bl	8001928 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2224      	movs	r2, #36	@ 0x24
 8003e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68da      	ldr	r2, [r3, #12]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 fce5 	bl	8004800 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	691a      	ldr	r2, [r3, #16]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	695a      	ldr	r2, [r3, #20]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68da      	ldr	r2, [r3, #12]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2220      	movs	r2, #32
 8003e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2220      	movs	r2, #32
 8003e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	60b9      	str	r1, [r7, #8]
 8003e96:	4613      	mov	r3, r2
 8003e98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	2b20      	cmp	r3, #32
 8003ea4:	d112      	bne.n	8003ecc <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d002      	beq.n	8003eb2 <HAL_UART_Receive_IT+0x26>
 8003eac:	88fb      	ldrh	r3, [r7, #6]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e00b      	b.n	8003ece <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003ebc:	88fb      	ldrh	r3, [r7, #6]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	68b9      	ldr	r1, [r7, #8]
 8003ec2:	68f8      	ldr	r0, [r7, #12]
 8003ec4:	f000 fac4 	bl	8004450 <UART_Start_Receive_IT>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	e000      	b.n	8003ece <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003ecc:	2302      	movs	r3, #2
  }
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
	...

08003ed8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b0ba      	sub	sp, #232	@ 0xe8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003efe:	2300      	movs	r3, #0
 8003f00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003f04:	2300      	movs	r3, #0
 8003f06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f0e:	f003 030f 	and.w	r3, r3, #15
 8003f12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003f16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10f      	bne.n	8003f3e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f22:	f003 0320 	and.w	r3, r3, #32
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d009      	beq.n	8003f3e <HAL_UART_IRQHandler+0x66>
 8003f2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f2e:	f003 0320 	and.w	r3, r3, #32
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f000 fba3 	bl	8004682 <UART_Receive_IT>
      return;
 8003f3c:	e25b      	b.n	80043f6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003f3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f000 80de 	beq.w	8004104 <HAL_UART_IRQHandler+0x22c>
 8003f48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f4c:	f003 0301 	and.w	r3, r3, #1
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d106      	bne.n	8003f62 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f58:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	f000 80d1 	beq.w	8004104 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00b      	beq.n	8003f86 <HAL_UART_IRQHandler+0xae>
 8003f6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d005      	beq.n	8003f86 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7e:	f043 0201 	orr.w	r2, r3, #1
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f8a:	f003 0304 	and.w	r3, r3, #4
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00b      	beq.n	8003faa <HAL_UART_IRQHandler+0xd2>
 8003f92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d005      	beq.n	8003faa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa2:	f043 0202 	orr.w	r2, r3, #2
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00b      	beq.n	8003fce <HAL_UART_IRQHandler+0xf6>
 8003fb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d005      	beq.n	8003fce <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc6:	f043 0204 	orr.w	r2, r3, #4
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d011      	beq.n	8003ffe <HAL_UART_IRQHandler+0x126>
 8003fda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d105      	bne.n	8003ff2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003fe6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d005      	beq.n	8003ffe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff6:	f043 0208 	orr.w	r2, r3, #8
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004002:	2b00      	cmp	r3, #0
 8004004:	f000 81f2 	beq.w	80043ec <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004008:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800400c:	f003 0320 	and.w	r3, r3, #32
 8004010:	2b00      	cmp	r3, #0
 8004012:	d008      	beq.n	8004026 <HAL_UART_IRQHandler+0x14e>
 8004014:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004018:	f003 0320 	and.w	r3, r3, #32
 800401c:	2b00      	cmp	r3, #0
 800401e:	d002      	beq.n	8004026 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 fb2e 	bl	8004682 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	695b      	ldr	r3, [r3, #20]
 800402c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004030:	2b40      	cmp	r3, #64	@ 0x40
 8004032:	bf0c      	ite	eq
 8004034:	2301      	moveq	r3, #1
 8004036:	2300      	movne	r3, #0
 8004038:	b2db      	uxtb	r3, r3
 800403a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004042:	f003 0308 	and.w	r3, r3, #8
 8004046:	2b00      	cmp	r3, #0
 8004048:	d103      	bne.n	8004052 <HAL_UART_IRQHandler+0x17a>
 800404a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800404e:	2b00      	cmp	r3, #0
 8004050:	d04f      	beq.n	80040f2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f000 fa36 	bl	80044c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004062:	2b40      	cmp	r3, #64	@ 0x40
 8004064:	d141      	bne.n	80040ea <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	3314      	adds	r3, #20
 800406c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004070:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004074:	e853 3f00 	ldrex	r3, [r3]
 8004078:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800407c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004080:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004084:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	3314      	adds	r3, #20
 800408e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004092:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004096:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800409a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800409e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80040a2:	e841 2300 	strex	r3, r2, [r1]
 80040a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80040aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d1d9      	bne.n	8004066 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d013      	beq.n	80040e2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040be:	4a7e      	ldr	r2, [pc, #504]	@ (80042b8 <HAL_UART_IRQHandler+0x3e0>)
 80040c0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7fe f82d 	bl	8002126 <HAL_DMA_Abort_IT>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d016      	beq.n	8004100 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80040dc:	4610      	mov	r0, r2
 80040de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040e0:	e00e      	b.n	8004100 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 f99e 	bl	8004424 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040e8:	e00a      	b.n	8004100 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f99a 	bl	8004424 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040f0:	e006      	b.n	8004100 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f996 	bl	8004424 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80040fe:	e175      	b.n	80043ec <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004100:	bf00      	nop
    return;
 8004102:	e173      	b.n	80043ec <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004108:	2b01      	cmp	r3, #1
 800410a:	f040 814f 	bne.w	80043ac <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800410e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004112:	f003 0310 	and.w	r3, r3, #16
 8004116:	2b00      	cmp	r3, #0
 8004118:	f000 8148 	beq.w	80043ac <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800411c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004120:	f003 0310 	and.w	r3, r3, #16
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 8141 	beq.w	80043ac <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800412a:	2300      	movs	r3, #0
 800412c:	60bb      	str	r3, [r7, #8]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	60bb      	str	r3, [r7, #8]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	60bb      	str	r3, [r7, #8]
 800413e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800414a:	2b40      	cmp	r3, #64	@ 0x40
 800414c:	f040 80b6 	bne.w	80042bc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800415c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004160:	2b00      	cmp	r3, #0
 8004162:	f000 8145 	beq.w	80043f0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800416a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800416e:	429a      	cmp	r2, r3
 8004170:	f080 813e 	bcs.w	80043f0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800417a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004180:	69db      	ldr	r3, [r3, #28]
 8004182:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004186:	f000 8088 	beq.w	800429a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	330c      	adds	r3, #12
 8004190:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004194:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004198:	e853 3f00 	ldrex	r3, [r3]
 800419c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80041a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80041a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	330c      	adds	r3, #12
 80041b2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80041b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80041ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80041c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80041c6:	e841 2300 	strex	r3, r2, [r1]
 80041ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80041ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1d9      	bne.n	800418a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	3314      	adds	r3, #20
 80041dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041e0:	e853 3f00 	ldrex	r3, [r3]
 80041e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80041e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041e8:	f023 0301 	bic.w	r3, r3, #1
 80041ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	3314      	adds	r3, #20
 80041f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80041fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80041fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004200:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004202:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004206:	e841 2300 	strex	r3, r2, [r1]
 800420a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800420c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1e1      	bne.n	80041d6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	3314      	adds	r3, #20
 8004218:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800421c:	e853 3f00 	ldrex	r3, [r3]
 8004220:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004222:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004224:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004228:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	3314      	adds	r3, #20
 8004232:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004236:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004238:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800423a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800423c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800423e:	e841 2300 	strex	r3, r2, [r1]
 8004242:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004244:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1e3      	bne.n	8004212 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2220      	movs	r2, #32
 800424e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	330c      	adds	r3, #12
 800425e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004260:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004262:	e853 3f00 	ldrex	r3, [r3]
 8004266:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004268:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800426a:	f023 0310 	bic.w	r3, r3, #16
 800426e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	330c      	adds	r3, #12
 8004278:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800427c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800427e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004280:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004282:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004284:	e841 2300 	strex	r3, r2, [r1]
 8004288:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800428a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1e3      	bne.n	8004258 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004294:	4618      	mov	r0, r3
 8004296:	f7fd fed6 	bl	8002046 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2202      	movs	r2, #2
 800429e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	4619      	mov	r1, r3
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f000 f8c1 	bl	8004438 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042b6:	e09b      	b.n	80043f0 <HAL_UART_IRQHandler+0x518>
 80042b8:	0800458b 	.word	0x0800458b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	f000 808e 	beq.w	80043f4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80042d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f000 8089 	beq.w	80043f4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	330c      	adds	r3, #12
 80042e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ec:	e853 3f00 	ldrex	r3, [r3]
 80042f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	330c      	adds	r3, #12
 8004302:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004306:	647a      	str	r2, [r7, #68]	@ 0x44
 8004308:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800430c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800430e:	e841 2300 	strex	r3, r2, [r1]
 8004312:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004314:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1e3      	bne.n	80042e2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	3314      	adds	r3, #20
 8004320:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004324:	e853 3f00 	ldrex	r3, [r3]
 8004328:	623b      	str	r3, [r7, #32]
   return(result);
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	f023 0301 	bic.w	r3, r3, #1
 8004330:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	3314      	adds	r3, #20
 800433a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800433e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004340:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004342:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004344:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004346:	e841 2300 	strex	r3, r2, [r1]
 800434a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800434c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1e3      	bne.n	800431a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2220      	movs	r2, #32
 8004356:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	330c      	adds	r3, #12
 8004366:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	e853 3f00 	ldrex	r3, [r3]
 800436e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f023 0310 	bic.w	r3, r3, #16
 8004376:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	330c      	adds	r3, #12
 8004380:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004384:	61fa      	str	r2, [r7, #28]
 8004386:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004388:	69b9      	ldr	r1, [r7, #24]
 800438a:	69fa      	ldr	r2, [r7, #28]
 800438c:	e841 2300 	strex	r3, r2, [r1]
 8004390:	617b      	str	r3, [r7, #20]
   return(result);
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1e3      	bne.n	8004360 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2202      	movs	r2, #2
 800439c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800439e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80043a2:	4619      	mov	r1, r3
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f000 f847 	bl	8004438 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80043aa:	e023      	b.n	80043f4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80043ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d009      	beq.n	80043cc <HAL_UART_IRQHandler+0x4f4>
 80043b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d003      	beq.n	80043cc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 f8f4 	bl	80045b2 <UART_Transmit_IT>
    return;
 80043ca:	e014      	b.n	80043f6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00e      	beq.n	80043f6 <HAL_UART_IRQHandler+0x51e>
 80043d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d008      	beq.n	80043f6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 f934 	bl	8004652 <UART_EndTransmit_IT>
    return;
 80043ea:	e004      	b.n	80043f6 <HAL_UART_IRQHandler+0x51e>
    return;
 80043ec:	bf00      	nop
 80043ee:	e002      	b.n	80043f6 <HAL_UART_IRQHandler+0x51e>
      return;
 80043f0:	bf00      	nop
 80043f2:	e000      	b.n	80043f6 <HAL_UART_IRQHandler+0x51e>
      return;
 80043f4:	bf00      	nop
  }
}
 80043f6:	37e8      	adds	r7, #232	@ 0xe8
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800442c:	bf00      	nop
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	460b      	mov	r3, r1
 8004442:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004444:	bf00      	nop
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	4613      	mov	r3, r2
 800445c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	88fa      	ldrh	r2, [r7, #6]
 8004468:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	88fa      	ldrh	r2, [r7, #6]
 800446e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2222      	movs	r2, #34	@ 0x22
 800447a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d007      	beq.n	8004496 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68da      	ldr	r2, [r3, #12]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004494:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	695a      	ldr	r2, [r3, #20]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f042 0201 	orr.w	r2, r2, #1
 80044a4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68da      	ldr	r2, [r3, #12]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f042 0220 	orr.w	r2, r2, #32
 80044b4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3714      	adds	r7, #20
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b095      	sub	sp, #84	@ 0x54
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	330c      	adds	r3, #12
 80044d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044d6:	e853 3f00 	ldrex	r3, [r3]
 80044da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	330c      	adds	r3, #12
 80044ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044ec:	643a      	str	r2, [r7, #64]	@ 0x40
 80044ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044f4:	e841 2300 	strex	r3, r2, [r1]
 80044f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1e5      	bne.n	80044cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	3314      	adds	r3, #20
 8004506:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004508:	6a3b      	ldr	r3, [r7, #32]
 800450a:	e853 3f00 	ldrex	r3, [r3]
 800450e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	f023 0301 	bic.w	r3, r3, #1
 8004516:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	3314      	adds	r3, #20
 800451e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004520:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004522:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004524:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004526:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004528:	e841 2300 	strex	r3, r2, [r1]
 800452c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800452e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004530:	2b00      	cmp	r3, #0
 8004532:	d1e5      	bne.n	8004500 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004538:	2b01      	cmp	r3, #1
 800453a:	d119      	bne.n	8004570 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	330c      	adds	r3, #12
 8004542:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	e853 3f00 	ldrex	r3, [r3]
 800454a:	60bb      	str	r3, [r7, #8]
   return(result);
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	f023 0310 	bic.w	r3, r3, #16
 8004552:	647b      	str	r3, [r7, #68]	@ 0x44
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	330c      	adds	r3, #12
 800455a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800455c:	61ba      	str	r2, [r7, #24]
 800455e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004560:	6979      	ldr	r1, [r7, #20]
 8004562:	69ba      	ldr	r2, [r7, #24]
 8004564:	e841 2300 	strex	r3, r2, [r1]
 8004568:	613b      	str	r3, [r7, #16]
   return(result);
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1e5      	bne.n	800453c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2220      	movs	r2, #32
 8004574:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800457e:	bf00      	nop
 8004580:	3754      	adds	r7, #84	@ 0x54
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr

0800458a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b084      	sub	sp, #16
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004596:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2200      	movs	r2, #0
 800459c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f7ff ff3d 	bl	8004424 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045aa:	bf00      	nop
 80045ac:	3710      	adds	r7, #16
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80045b2:	b480      	push	{r7}
 80045b4:	b085      	sub	sp, #20
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	2b21      	cmp	r3, #33	@ 0x21
 80045c4:	d13e      	bne.n	8004644 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045ce:	d114      	bne.n	80045fa <UART_Transmit_IT+0x48>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	691b      	ldr	r3, [r3, #16]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d110      	bne.n	80045fa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	881b      	ldrh	r3, [r3, #0]
 80045e2:	461a      	mov	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	1c9a      	adds	r2, r3, #2
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	621a      	str	r2, [r3, #32]
 80045f8:	e008      	b.n	800460c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a1b      	ldr	r3, [r3, #32]
 80045fe:	1c59      	adds	r1, r3, #1
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	6211      	str	r1, [r2, #32]
 8004604:	781a      	ldrb	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004610:	b29b      	uxth	r3, r3
 8004612:	3b01      	subs	r3, #1
 8004614:	b29b      	uxth	r3, r3
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	4619      	mov	r1, r3
 800461a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10f      	bne.n	8004640 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68da      	ldr	r2, [r3, #12]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800462e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68da      	ldr	r2, [r3, #12]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800463e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004640:	2300      	movs	r3, #0
 8004642:	e000      	b.n	8004646 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004644:	2302      	movs	r3, #2
  }
}
 8004646:	4618      	mov	r0, r3
 8004648:	3714      	adds	r7, #20
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr

08004652 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004652:	b580      	push	{r7, lr}
 8004654:	b082      	sub	sp, #8
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68da      	ldr	r2, [r3, #12]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004668:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2220      	movs	r2, #32
 800466e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7ff fec2 	bl	80043fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004678:	2300      	movs	r3, #0
}
 800467a:	4618      	mov	r0, r3
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004682:	b580      	push	{r7, lr}
 8004684:	b08c      	sub	sp, #48	@ 0x30
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b22      	cmp	r3, #34	@ 0x22
 8004694:	f040 80ae 	bne.w	80047f4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046a0:	d117      	bne.n	80046d2 <UART_Receive_IT+0x50>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	691b      	ldr	r3, [r3, #16]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d113      	bne.n	80046d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80046aa:	2300      	movs	r3, #0
 80046ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ca:	1c9a      	adds	r2, r3, #2
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	629a      	str	r2, [r3, #40]	@ 0x28
 80046d0:	e026      	b.n	8004720 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80046d8:	2300      	movs	r3, #0
 80046da:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046e4:	d007      	beq.n	80046f6 <UART_Receive_IT+0x74>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10a      	bne.n	8004704 <UART_Receive_IT+0x82>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d106      	bne.n	8004704 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	b2da      	uxtb	r2, r3
 80046fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004700:	701a      	strb	r2, [r3, #0]
 8004702:	e008      	b.n	8004716 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	b2db      	uxtb	r3, r3
 800470c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004710:	b2da      	uxtb	r2, r3
 8004712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004714:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800471a:	1c5a      	adds	r2, r3, #1
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004724:	b29b      	uxth	r3, r3
 8004726:	3b01      	subs	r3, #1
 8004728:	b29b      	uxth	r3, r3
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	4619      	mov	r1, r3
 800472e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004730:	2b00      	cmp	r3, #0
 8004732:	d15d      	bne.n	80047f0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68da      	ldr	r2, [r3, #12]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f022 0220 	bic.w	r2, r2, #32
 8004742:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68da      	ldr	r2, [r3, #12]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004752:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	695a      	ldr	r2, [r3, #20]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f022 0201 	bic.w	r2, r2, #1
 8004762:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2220      	movs	r2, #32
 8004768:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004776:	2b01      	cmp	r3, #1
 8004778:	d135      	bne.n	80047e6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	330c      	adds	r3, #12
 8004786:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	e853 3f00 	ldrex	r3, [r3]
 800478e:	613b      	str	r3, [r7, #16]
   return(result);
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	f023 0310 	bic.w	r3, r3, #16
 8004796:	627b      	str	r3, [r7, #36]	@ 0x24
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	330c      	adds	r3, #12
 800479e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047a0:	623a      	str	r2, [r7, #32]
 80047a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a4:	69f9      	ldr	r1, [r7, #28]
 80047a6:	6a3a      	ldr	r2, [r7, #32]
 80047a8:	e841 2300 	strex	r3, r2, [r1]
 80047ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1e5      	bne.n	8004780 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0310 	and.w	r3, r3, #16
 80047be:	2b10      	cmp	r3, #16
 80047c0:	d10a      	bne.n	80047d8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047c2:	2300      	movs	r3, #0
 80047c4:	60fb      	str	r3, [r7, #12]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	60fb      	str	r3, [r7, #12]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	60fb      	str	r3, [r7, #12]
 80047d6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047dc:	4619      	mov	r1, r3
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f7ff fe2a 	bl	8004438 <HAL_UARTEx_RxEventCallback>
 80047e4:	e002      	b.n	80047ec <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f7ff fe12 	bl	8004410 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80047ec:	2300      	movs	r3, #0
 80047ee:	e002      	b.n	80047f6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80047f0:	2300      	movs	r3, #0
 80047f2:	e000      	b.n	80047f6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80047f4:	2302      	movs	r3, #2
  }
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3730      	adds	r7, #48	@ 0x30
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
	...

08004800 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004800:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004804:	b0c0      	sub	sp, #256	@ 0x100
 8004806:	af00      	add	r7, sp, #0
 8004808:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800480c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800481c:	68d9      	ldr	r1, [r3, #12]
 800481e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	ea40 0301 	orr.w	r3, r0, r1
 8004828:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800482a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800482e:	689a      	ldr	r2, [r3, #8]
 8004830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	431a      	orrs	r2, r3
 8004838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	431a      	orrs	r2, r3
 8004840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004844:	69db      	ldr	r3, [r3, #28]
 8004846:	4313      	orrs	r3, r2
 8004848:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800484c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004858:	f021 010c 	bic.w	r1, r1, #12
 800485c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004866:	430b      	orrs	r3, r1
 8004868:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800486a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800487a:	6999      	ldr	r1, [r3, #24]
 800487c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	ea40 0301 	orr.w	r3, r0, r1
 8004886:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	4b8f      	ldr	r3, [pc, #572]	@ (8004acc <UART_SetConfig+0x2cc>)
 8004890:	429a      	cmp	r2, r3
 8004892:	d005      	beq.n	80048a0 <UART_SetConfig+0xa0>
 8004894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	4b8d      	ldr	r3, [pc, #564]	@ (8004ad0 <UART_SetConfig+0x2d0>)
 800489c:	429a      	cmp	r2, r3
 800489e:	d104      	bne.n	80048aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048a0:	f7fe fa46 	bl	8002d30 <HAL_RCC_GetPCLK2Freq>
 80048a4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80048a8:	e003      	b.n	80048b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048aa:	f7fe fa2d 	bl	8002d08 <HAL_RCC_GetPCLK1Freq>
 80048ae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b6:	69db      	ldr	r3, [r3, #28]
 80048b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048bc:	f040 810c 	bne.w	8004ad8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048c4:	2200      	movs	r2, #0
 80048c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80048ca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80048ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80048d2:	4622      	mov	r2, r4
 80048d4:	462b      	mov	r3, r5
 80048d6:	1891      	adds	r1, r2, r2
 80048d8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80048da:	415b      	adcs	r3, r3
 80048dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80048e2:	4621      	mov	r1, r4
 80048e4:	eb12 0801 	adds.w	r8, r2, r1
 80048e8:	4629      	mov	r1, r5
 80048ea:	eb43 0901 	adc.w	r9, r3, r1
 80048ee:	f04f 0200 	mov.w	r2, #0
 80048f2:	f04f 0300 	mov.w	r3, #0
 80048f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004902:	4690      	mov	r8, r2
 8004904:	4699      	mov	r9, r3
 8004906:	4623      	mov	r3, r4
 8004908:	eb18 0303 	adds.w	r3, r8, r3
 800490c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004910:	462b      	mov	r3, r5
 8004912:	eb49 0303 	adc.w	r3, r9, r3
 8004916:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800491a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004926:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800492a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800492e:	460b      	mov	r3, r1
 8004930:	18db      	adds	r3, r3, r3
 8004932:	653b      	str	r3, [r7, #80]	@ 0x50
 8004934:	4613      	mov	r3, r2
 8004936:	eb42 0303 	adc.w	r3, r2, r3
 800493a:	657b      	str	r3, [r7, #84]	@ 0x54
 800493c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004940:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004944:	f7fc f980 	bl	8000c48 <__aeabi_uldivmod>
 8004948:	4602      	mov	r2, r0
 800494a:	460b      	mov	r3, r1
 800494c:	4b61      	ldr	r3, [pc, #388]	@ (8004ad4 <UART_SetConfig+0x2d4>)
 800494e:	fba3 2302 	umull	r2, r3, r3, r2
 8004952:	095b      	lsrs	r3, r3, #5
 8004954:	011c      	lsls	r4, r3, #4
 8004956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800495a:	2200      	movs	r2, #0
 800495c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004960:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004964:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004968:	4642      	mov	r2, r8
 800496a:	464b      	mov	r3, r9
 800496c:	1891      	adds	r1, r2, r2
 800496e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004970:	415b      	adcs	r3, r3
 8004972:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004974:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004978:	4641      	mov	r1, r8
 800497a:	eb12 0a01 	adds.w	sl, r2, r1
 800497e:	4649      	mov	r1, r9
 8004980:	eb43 0b01 	adc.w	fp, r3, r1
 8004984:	f04f 0200 	mov.w	r2, #0
 8004988:	f04f 0300 	mov.w	r3, #0
 800498c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004990:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004994:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004998:	4692      	mov	sl, r2
 800499a:	469b      	mov	fp, r3
 800499c:	4643      	mov	r3, r8
 800499e:	eb1a 0303 	adds.w	r3, sl, r3
 80049a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80049a6:	464b      	mov	r3, r9
 80049a8:	eb4b 0303 	adc.w	r3, fp, r3
 80049ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80049b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049bc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80049c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80049c4:	460b      	mov	r3, r1
 80049c6:	18db      	adds	r3, r3, r3
 80049c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80049ca:	4613      	mov	r3, r2
 80049cc:	eb42 0303 	adc.w	r3, r2, r3
 80049d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80049d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80049d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80049da:	f7fc f935 	bl	8000c48 <__aeabi_uldivmod>
 80049de:	4602      	mov	r2, r0
 80049e0:	460b      	mov	r3, r1
 80049e2:	4611      	mov	r1, r2
 80049e4:	4b3b      	ldr	r3, [pc, #236]	@ (8004ad4 <UART_SetConfig+0x2d4>)
 80049e6:	fba3 2301 	umull	r2, r3, r3, r1
 80049ea:	095b      	lsrs	r3, r3, #5
 80049ec:	2264      	movs	r2, #100	@ 0x64
 80049ee:	fb02 f303 	mul.w	r3, r2, r3
 80049f2:	1acb      	subs	r3, r1, r3
 80049f4:	00db      	lsls	r3, r3, #3
 80049f6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80049fa:	4b36      	ldr	r3, [pc, #216]	@ (8004ad4 <UART_SetConfig+0x2d4>)
 80049fc:	fba3 2302 	umull	r2, r3, r3, r2
 8004a00:	095b      	lsrs	r3, r3, #5
 8004a02:	005b      	lsls	r3, r3, #1
 8004a04:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004a08:	441c      	add	r4, r3
 8004a0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a14:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a1c:	4642      	mov	r2, r8
 8004a1e:	464b      	mov	r3, r9
 8004a20:	1891      	adds	r1, r2, r2
 8004a22:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a24:	415b      	adcs	r3, r3
 8004a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a2c:	4641      	mov	r1, r8
 8004a2e:	1851      	adds	r1, r2, r1
 8004a30:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a32:	4649      	mov	r1, r9
 8004a34:	414b      	adcs	r3, r1
 8004a36:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a38:	f04f 0200 	mov.w	r2, #0
 8004a3c:	f04f 0300 	mov.w	r3, #0
 8004a40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004a44:	4659      	mov	r1, fp
 8004a46:	00cb      	lsls	r3, r1, #3
 8004a48:	4651      	mov	r1, sl
 8004a4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a4e:	4651      	mov	r1, sl
 8004a50:	00ca      	lsls	r2, r1, #3
 8004a52:	4610      	mov	r0, r2
 8004a54:	4619      	mov	r1, r3
 8004a56:	4603      	mov	r3, r0
 8004a58:	4642      	mov	r2, r8
 8004a5a:	189b      	adds	r3, r3, r2
 8004a5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a60:	464b      	mov	r3, r9
 8004a62:	460a      	mov	r2, r1
 8004a64:	eb42 0303 	adc.w	r3, r2, r3
 8004a68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a78:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a80:	460b      	mov	r3, r1
 8004a82:	18db      	adds	r3, r3, r3
 8004a84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a86:	4613      	mov	r3, r2
 8004a88:	eb42 0303 	adc.w	r3, r2, r3
 8004a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004a96:	f7fc f8d7 	bl	8000c48 <__aeabi_uldivmod>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	460b      	mov	r3, r1
 8004a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ad4 <UART_SetConfig+0x2d4>)
 8004aa0:	fba3 1302 	umull	r1, r3, r3, r2
 8004aa4:	095b      	lsrs	r3, r3, #5
 8004aa6:	2164      	movs	r1, #100	@ 0x64
 8004aa8:	fb01 f303 	mul.w	r3, r1, r3
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	00db      	lsls	r3, r3, #3
 8004ab0:	3332      	adds	r3, #50	@ 0x32
 8004ab2:	4a08      	ldr	r2, [pc, #32]	@ (8004ad4 <UART_SetConfig+0x2d4>)
 8004ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab8:	095b      	lsrs	r3, r3, #5
 8004aba:	f003 0207 	and.w	r2, r3, #7
 8004abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4422      	add	r2, r4
 8004ac6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ac8:	e106      	b.n	8004cd8 <UART_SetConfig+0x4d8>
 8004aca:	bf00      	nop
 8004acc:	40011000 	.word	0x40011000
 8004ad0:	40011400 	.word	0x40011400
 8004ad4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ad8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004adc:	2200      	movs	r2, #0
 8004ade:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ae2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004ae6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004aea:	4642      	mov	r2, r8
 8004aec:	464b      	mov	r3, r9
 8004aee:	1891      	adds	r1, r2, r2
 8004af0:	6239      	str	r1, [r7, #32]
 8004af2:	415b      	adcs	r3, r3
 8004af4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004af6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004afa:	4641      	mov	r1, r8
 8004afc:	1854      	adds	r4, r2, r1
 8004afe:	4649      	mov	r1, r9
 8004b00:	eb43 0501 	adc.w	r5, r3, r1
 8004b04:	f04f 0200 	mov.w	r2, #0
 8004b08:	f04f 0300 	mov.w	r3, #0
 8004b0c:	00eb      	lsls	r3, r5, #3
 8004b0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b12:	00e2      	lsls	r2, r4, #3
 8004b14:	4614      	mov	r4, r2
 8004b16:	461d      	mov	r5, r3
 8004b18:	4643      	mov	r3, r8
 8004b1a:	18e3      	adds	r3, r4, r3
 8004b1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b20:	464b      	mov	r3, r9
 8004b22:	eb45 0303 	adc.w	r3, r5, r3
 8004b26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b36:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b3a:	f04f 0200 	mov.w	r2, #0
 8004b3e:	f04f 0300 	mov.w	r3, #0
 8004b42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b46:	4629      	mov	r1, r5
 8004b48:	008b      	lsls	r3, r1, #2
 8004b4a:	4621      	mov	r1, r4
 8004b4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b50:	4621      	mov	r1, r4
 8004b52:	008a      	lsls	r2, r1, #2
 8004b54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004b58:	f7fc f876 	bl	8000c48 <__aeabi_uldivmod>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	460b      	mov	r3, r1
 8004b60:	4b60      	ldr	r3, [pc, #384]	@ (8004ce4 <UART_SetConfig+0x4e4>)
 8004b62:	fba3 2302 	umull	r2, r3, r3, r2
 8004b66:	095b      	lsrs	r3, r3, #5
 8004b68:	011c      	lsls	r4, r3, #4
 8004b6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b74:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004b78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b7c:	4642      	mov	r2, r8
 8004b7e:	464b      	mov	r3, r9
 8004b80:	1891      	adds	r1, r2, r2
 8004b82:	61b9      	str	r1, [r7, #24]
 8004b84:	415b      	adcs	r3, r3
 8004b86:	61fb      	str	r3, [r7, #28]
 8004b88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b8c:	4641      	mov	r1, r8
 8004b8e:	1851      	adds	r1, r2, r1
 8004b90:	6139      	str	r1, [r7, #16]
 8004b92:	4649      	mov	r1, r9
 8004b94:	414b      	adcs	r3, r1
 8004b96:	617b      	str	r3, [r7, #20]
 8004b98:	f04f 0200 	mov.w	r2, #0
 8004b9c:	f04f 0300 	mov.w	r3, #0
 8004ba0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ba4:	4659      	mov	r1, fp
 8004ba6:	00cb      	lsls	r3, r1, #3
 8004ba8:	4651      	mov	r1, sl
 8004baa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bae:	4651      	mov	r1, sl
 8004bb0:	00ca      	lsls	r2, r1, #3
 8004bb2:	4610      	mov	r0, r2
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	4642      	mov	r2, r8
 8004bba:	189b      	adds	r3, r3, r2
 8004bbc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004bc0:	464b      	mov	r3, r9
 8004bc2:	460a      	mov	r2, r1
 8004bc4:	eb42 0303 	adc.w	r3, r2, r3
 8004bc8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bd6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004bd8:	f04f 0200 	mov.w	r2, #0
 8004bdc:	f04f 0300 	mov.w	r3, #0
 8004be0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004be4:	4649      	mov	r1, r9
 8004be6:	008b      	lsls	r3, r1, #2
 8004be8:	4641      	mov	r1, r8
 8004bea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bee:	4641      	mov	r1, r8
 8004bf0:	008a      	lsls	r2, r1, #2
 8004bf2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004bf6:	f7fc f827 	bl	8000c48 <__aeabi_uldivmod>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	4611      	mov	r1, r2
 8004c00:	4b38      	ldr	r3, [pc, #224]	@ (8004ce4 <UART_SetConfig+0x4e4>)
 8004c02:	fba3 2301 	umull	r2, r3, r3, r1
 8004c06:	095b      	lsrs	r3, r3, #5
 8004c08:	2264      	movs	r2, #100	@ 0x64
 8004c0a:	fb02 f303 	mul.w	r3, r2, r3
 8004c0e:	1acb      	subs	r3, r1, r3
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	3332      	adds	r3, #50	@ 0x32
 8004c14:	4a33      	ldr	r2, [pc, #204]	@ (8004ce4 <UART_SetConfig+0x4e4>)
 8004c16:	fba2 2303 	umull	r2, r3, r2, r3
 8004c1a:	095b      	lsrs	r3, r3, #5
 8004c1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c20:	441c      	add	r4, r3
 8004c22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c26:	2200      	movs	r2, #0
 8004c28:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c2a:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c2c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c30:	4642      	mov	r2, r8
 8004c32:	464b      	mov	r3, r9
 8004c34:	1891      	adds	r1, r2, r2
 8004c36:	60b9      	str	r1, [r7, #8]
 8004c38:	415b      	adcs	r3, r3
 8004c3a:	60fb      	str	r3, [r7, #12]
 8004c3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c40:	4641      	mov	r1, r8
 8004c42:	1851      	adds	r1, r2, r1
 8004c44:	6039      	str	r1, [r7, #0]
 8004c46:	4649      	mov	r1, r9
 8004c48:	414b      	adcs	r3, r1
 8004c4a:	607b      	str	r3, [r7, #4]
 8004c4c:	f04f 0200 	mov.w	r2, #0
 8004c50:	f04f 0300 	mov.w	r3, #0
 8004c54:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c58:	4659      	mov	r1, fp
 8004c5a:	00cb      	lsls	r3, r1, #3
 8004c5c:	4651      	mov	r1, sl
 8004c5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c62:	4651      	mov	r1, sl
 8004c64:	00ca      	lsls	r2, r1, #3
 8004c66:	4610      	mov	r0, r2
 8004c68:	4619      	mov	r1, r3
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	4642      	mov	r2, r8
 8004c6e:	189b      	adds	r3, r3, r2
 8004c70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c72:	464b      	mov	r3, r9
 8004c74:	460a      	mov	r2, r1
 8004c76:	eb42 0303 	adc.w	r3, r2, r3
 8004c7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c86:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c88:	f04f 0200 	mov.w	r2, #0
 8004c8c:	f04f 0300 	mov.w	r3, #0
 8004c90:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004c94:	4649      	mov	r1, r9
 8004c96:	008b      	lsls	r3, r1, #2
 8004c98:	4641      	mov	r1, r8
 8004c9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c9e:	4641      	mov	r1, r8
 8004ca0:	008a      	lsls	r2, r1, #2
 8004ca2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004ca6:	f7fb ffcf 	bl	8000c48 <__aeabi_uldivmod>
 8004caa:	4602      	mov	r2, r0
 8004cac:	460b      	mov	r3, r1
 8004cae:	4b0d      	ldr	r3, [pc, #52]	@ (8004ce4 <UART_SetConfig+0x4e4>)
 8004cb0:	fba3 1302 	umull	r1, r3, r3, r2
 8004cb4:	095b      	lsrs	r3, r3, #5
 8004cb6:	2164      	movs	r1, #100	@ 0x64
 8004cb8:	fb01 f303 	mul.w	r3, r1, r3
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	011b      	lsls	r3, r3, #4
 8004cc0:	3332      	adds	r3, #50	@ 0x32
 8004cc2:	4a08      	ldr	r2, [pc, #32]	@ (8004ce4 <UART_SetConfig+0x4e4>)
 8004cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc8:	095b      	lsrs	r3, r3, #5
 8004cca:	f003 020f 	and.w	r2, r3, #15
 8004cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4422      	add	r2, r4
 8004cd6:	609a      	str	r2, [r3, #8]
}
 8004cd8:	bf00      	nop
 8004cda:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ce4:	51eb851f 	.word	0x51eb851f

08004ce8 <atof>:
 8004ce8:	2100      	movs	r1, #0
 8004cea:	f000 be09 	b.w	8005900 <strtod>

08004cee <atoi>:
 8004cee:	220a      	movs	r2, #10
 8004cf0:	2100      	movs	r1, #0
 8004cf2:	f000 be8b 	b.w	8005a0c <strtol>

08004cf6 <sulp>:
 8004cf6:	b570      	push	{r4, r5, r6, lr}
 8004cf8:	4604      	mov	r4, r0
 8004cfa:	460d      	mov	r5, r1
 8004cfc:	ec45 4b10 	vmov	d0, r4, r5
 8004d00:	4616      	mov	r6, r2
 8004d02:	f002 f887 	bl	8006e14 <__ulp>
 8004d06:	ec51 0b10 	vmov	r0, r1, d0
 8004d0a:	b17e      	cbz	r6, 8004d2c <sulp+0x36>
 8004d0c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004d10:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	dd09      	ble.n	8004d2c <sulp+0x36>
 8004d18:	051b      	lsls	r3, r3, #20
 8004d1a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8004d1e:	2400      	movs	r4, #0
 8004d20:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8004d24:	4622      	mov	r2, r4
 8004d26:	462b      	mov	r3, r5
 8004d28:	f7fb fc6e 	bl	8000608 <__aeabi_dmul>
 8004d2c:	ec41 0b10 	vmov	d0, r0, r1
 8004d30:	bd70      	pop	{r4, r5, r6, pc}
 8004d32:	0000      	movs	r0, r0
 8004d34:	0000      	movs	r0, r0
	...

08004d38 <_strtod_l>:
 8004d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d3c:	b09f      	sub	sp, #124	@ 0x7c
 8004d3e:	460c      	mov	r4, r1
 8004d40:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004d42:	2200      	movs	r2, #0
 8004d44:	921a      	str	r2, [sp, #104]	@ 0x68
 8004d46:	9005      	str	r0, [sp, #20]
 8004d48:	f04f 0a00 	mov.w	sl, #0
 8004d4c:	f04f 0b00 	mov.w	fp, #0
 8004d50:	460a      	mov	r2, r1
 8004d52:	9219      	str	r2, [sp, #100]	@ 0x64
 8004d54:	7811      	ldrb	r1, [r2, #0]
 8004d56:	292b      	cmp	r1, #43	@ 0x2b
 8004d58:	d04a      	beq.n	8004df0 <_strtod_l+0xb8>
 8004d5a:	d838      	bhi.n	8004dce <_strtod_l+0x96>
 8004d5c:	290d      	cmp	r1, #13
 8004d5e:	d832      	bhi.n	8004dc6 <_strtod_l+0x8e>
 8004d60:	2908      	cmp	r1, #8
 8004d62:	d832      	bhi.n	8004dca <_strtod_l+0x92>
 8004d64:	2900      	cmp	r1, #0
 8004d66:	d03b      	beq.n	8004de0 <_strtod_l+0xa8>
 8004d68:	2200      	movs	r2, #0
 8004d6a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8004d6c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8004d6e:	782a      	ldrb	r2, [r5, #0]
 8004d70:	2a30      	cmp	r2, #48	@ 0x30
 8004d72:	f040 80b3 	bne.w	8004edc <_strtod_l+0x1a4>
 8004d76:	786a      	ldrb	r2, [r5, #1]
 8004d78:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004d7c:	2a58      	cmp	r2, #88	@ 0x58
 8004d7e:	d16e      	bne.n	8004e5e <_strtod_l+0x126>
 8004d80:	9302      	str	r3, [sp, #8]
 8004d82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d84:	9301      	str	r3, [sp, #4]
 8004d86:	ab1a      	add	r3, sp, #104	@ 0x68
 8004d88:	9300      	str	r3, [sp, #0]
 8004d8a:	4a8e      	ldr	r2, [pc, #568]	@ (8004fc4 <_strtod_l+0x28c>)
 8004d8c:	9805      	ldr	r0, [sp, #20]
 8004d8e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004d90:	a919      	add	r1, sp, #100	@ 0x64
 8004d92:	f001 f931 	bl	8005ff8 <__gethex>
 8004d96:	f010 060f 	ands.w	r6, r0, #15
 8004d9a:	4604      	mov	r4, r0
 8004d9c:	d005      	beq.n	8004daa <_strtod_l+0x72>
 8004d9e:	2e06      	cmp	r6, #6
 8004da0:	d128      	bne.n	8004df4 <_strtod_l+0xbc>
 8004da2:	3501      	adds	r5, #1
 8004da4:	2300      	movs	r3, #0
 8004da6:	9519      	str	r5, [sp, #100]	@ 0x64
 8004da8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004daa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f040 858e 	bne.w	80058ce <_strtod_l+0xb96>
 8004db2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004db4:	b1cb      	cbz	r3, 8004dea <_strtod_l+0xb2>
 8004db6:	4652      	mov	r2, sl
 8004db8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8004dbc:	ec43 2b10 	vmov	d0, r2, r3
 8004dc0:	b01f      	add	sp, #124	@ 0x7c
 8004dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dc6:	2920      	cmp	r1, #32
 8004dc8:	d1ce      	bne.n	8004d68 <_strtod_l+0x30>
 8004dca:	3201      	adds	r2, #1
 8004dcc:	e7c1      	b.n	8004d52 <_strtod_l+0x1a>
 8004dce:	292d      	cmp	r1, #45	@ 0x2d
 8004dd0:	d1ca      	bne.n	8004d68 <_strtod_l+0x30>
 8004dd2:	2101      	movs	r1, #1
 8004dd4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004dd6:	1c51      	adds	r1, r2, #1
 8004dd8:	9119      	str	r1, [sp, #100]	@ 0x64
 8004dda:	7852      	ldrb	r2, [r2, #1]
 8004ddc:	2a00      	cmp	r2, #0
 8004dde:	d1c5      	bne.n	8004d6c <_strtod_l+0x34>
 8004de0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004de2:	9419      	str	r4, [sp, #100]	@ 0x64
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	f040 8570 	bne.w	80058ca <_strtod_l+0xb92>
 8004dea:	4652      	mov	r2, sl
 8004dec:	465b      	mov	r3, fp
 8004dee:	e7e5      	b.n	8004dbc <_strtod_l+0x84>
 8004df0:	2100      	movs	r1, #0
 8004df2:	e7ef      	b.n	8004dd4 <_strtod_l+0x9c>
 8004df4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004df6:	b13a      	cbz	r2, 8004e08 <_strtod_l+0xd0>
 8004df8:	2135      	movs	r1, #53	@ 0x35
 8004dfa:	a81c      	add	r0, sp, #112	@ 0x70
 8004dfc:	f002 f904 	bl	8007008 <__copybits>
 8004e00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004e02:	9805      	ldr	r0, [sp, #20]
 8004e04:	f001 fcd2 	bl	80067ac <_Bfree>
 8004e08:	3e01      	subs	r6, #1
 8004e0a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8004e0c:	2e04      	cmp	r6, #4
 8004e0e:	d806      	bhi.n	8004e1e <_strtod_l+0xe6>
 8004e10:	e8df f006 	tbb	[pc, r6]
 8004e14:	201d0314 	.word	0x201d0314
 8004e18:	14          	.byte	0x14
 8004e19:	00          	.byte	0x00
 8004e1a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8004e1e:	05e1      	lsls	r1, r4, #23
 8004e20:	bf48      	it	mi
 8004e22:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8004e26:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004e2a:	0d1b      	lsrs	r3, r3, #20
 8004e2c:	051b      	lsls	r3, r3, #20
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1bb      	bne.n	8004daa <_strtod_l+0x72>
 8004e32:	f000 ffcd 	bl	8005dd0 <__errno>
 8004e36:	2322      	movs	r3, #34	@ 0x22
 8004e38:	6003      	str	r3, [r0, #0]
 8004e3a:	e7b6      	b.n	8004daa <_strtod_l+0x72>
 8004e3c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004e40:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8004e44:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004e48:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004e4c:	e7e7      	b.n	8004e1e <_strtod_l+0xe6>
 8004e4e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8004fcc <_strtod_l+0x294>
 8004e52:	e7e4      	b.n	8004e1e <_strtod_l+0xe6>
 8004e54:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004e58:	f04f 3aff 	mov.w	sl, #4294967295
 8004e5c:	e7df      	b.n	8004e1e <_strtod_l+0xe6>
 8004e5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004e60:	1c5a      	adds	r2, r3, #1
 8004e62:	9219      	str	r2, [sp, #100]	@ 0x64
 8004e64:	785b      	ldrb	r3, [r3, #1]
 8004e66:	2b30      	cmp	r3, #48	@ 0x30
 8004e68:	d0f9      	beq.n	8004e5e <_strtod_l+0x126>
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d09d      	beq.n	8004daa <_strtod_l+0x72>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004e74:	930c      	str	r3, [sp, #48]	@ 0x30
 8004e76:	2300      	movs	r3, #0
 8004e78:	9308      	str	r3, [sp, #32]
 8004e7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e7c:	461f      	mov	r7, r3
 8004e7e:	220a      	movs	r2, #10
 8004e80:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8004e82:	7805      	ldrb	r5, [r0, #0]
 8004e84:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8004e88:	b2d9      	uxtb	r1, r3
 8004e8a:	2909      	cmp	r1, #9
 8004e8c:	d928      	bls.n	8004ee0 <_strtod_l+0x1a8>
 8004e8e:	494e      	ldr	r1, [pc, #312]	@ (8004fc8 <_strtod_l+0x290>)
 8004e90:	2201      	movs	r2, #1
 8004e92:	f000 fed2 	bl	8005c3a <strncmp>
 8004e96:	2800      	cmp	r0, #0
 8004e98:	d032      	beq.n	8004f00 <_strtod_l+0x1c8>
 8004e9a:	2000      	movs	r0, #0
 8004e9c:	462a      	mov	r2, r5
 8004e9e:	4681      	mov	r9, r0
 8004ea0:	463d      	mov	r5, r7
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2a65      	cmp	r2, #101	@ 0x65
 8004ea6:	d001      	beq.n	8004eac <_strtod_l+0x174>
 8004ea8:	2a45      	cmp	r2, #69	@ 0x45
 8004eaa:	d114      	bne.n	8004ed6 <_strtod_l+0x19e>
 8004eac:	b91d      	cbnz	r5, 8004eb6 <_strtod_l+0x17e>
 8004eae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004eb0:	4302      	orrs	r2, r0
 8004eb2:	d095      	beq.n	8004de0 <_strtod_l+0xa8>
 8004eb4:	2500      	movs	r5, #0
 8004eb6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8004eb8:	1c62      	adds	r2, r4, #1
 8004eba:	9219      	str	r2, [sp, #100]	@ 0x64
 8004ebc:	7862      	ldrb	r2, [r4, #1]
 8004ebe:	2a2b      	cmp	r2, #43	@ 0x2b
 8004ec0:	d077      	beq.n	8004fb2 <_strtod_l+0x27a>
 8004ec2:	2a2d      	cmp	r2, #45	@ 0x2d
 8004ec4:	d07b      	beq.n	8004fbe <_strtod_l+0x286>
 8004ec6:	f04f 0c00 	mov.w	ip, #0
 8004eca:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8004ece:	2909      	cmp	r1, #9
 8004ed0:	f240 8082 	bls.w	8004fd8 <_strtod_l+0x2a0>
 8004ed4:	9419      	str	r4, [sp, #100]	@ 0x64
 8004ed6:	f04f 0800 	mov.w	r8, #0
 8004eda:	e0a2      	b.n	8005022 <_strtod_l+0x2ea>
 8004edc:	2300      	movs	r3, #0
 8004ede:	e7c7      	b.n	8004e70 <_strtod_l+0x138>
 8004ee0:	2f08      	cmp	r7, #8
 8004ee2:	bfd5      	itete	le
 8004ee4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8004ee6:	9908      	ldrgt	r1, [sp, #32]
 8004ee8:	fb02 3301 	mlale	r3, r2, r1, r3
 8004eec:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004ef0:	f100 0001 	add.w	r0, r0, #1
 8004ef4:	bfd4      	ite	le
 8004ef6:	930a      	strle	r3, [sp, #40]	@ 0x28
 8004ef8:	9308      	strgt	r3, [sp, #32]
 8004efa:	3701      	adds	r7, #1
 8004efc:	9019      	str	r0, [sp, #100]	@ 0x64
 8004efe:	e7bf      	b.n	8004e80 <_strtod_l+0x148>
 8004f00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f02:	1c5a      	adds	r2, r3, #1
 8004f04:	9219      	str	r2, [sp, #100]	@ 0x64
 8004f06:	785a      	ldrb	r2, [r3, #1]
 8004f08:	b37f      	cbz	r7, 8004f6a <_strtod_l+0x232>
 8004f0a:	4681      	mov	r9, r0
 8004f0c:	463d      	mov	r5, r7
 8004f0e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8004f12:	2b09      	cmp	r3, #9
 8004f14:	d912      	bls.n	8004f3c <_strtod_l+0x204>
 8004f16:	2301      	movs	r3, #1
 8004f18:	e7c4      	b.n	8004ea4 <_strtod_l+0x16c>
 8004f1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f1c:	1c5a      	adds	r2, r3, #1
 8004f1e:	9219      	str	r2, [sp, #100]	@ 0x64
 8004f20:	785a      	ldrb	r2, [r3, #1]
 8004f22:	3001      	adds	r0, #1
 8004f24:	2a30      	cmp	r2, #48	@ 0x30
 8004f26:	d0f8      	beq.n	8004f1a <_strtod_l+0x1e2>
 8004f28:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8004f2c:	2b08      	cmp	r3, #8
 8004f2e:	f200 84d3 	bhi.w	80058d8 <_strtod_l+0xba0>
 8004f32:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f34:	930c      	str	r3, [sp, #48]	@ 0x30
 8004f36:	4681      	mov	r9, r0
 8004f38:	2000      	movs	r0, #0
 8004f3a:	4605      	mov	r5, r0
 8004f3c:	3a30      	subs	r2, #48	@ 0x30
 8004f3e:	f100 0301 	add.w	r3, r0, #1
 8004f42:	d02a      	beq.n	8004f9a <_strtod_l+0x262>
 8004f44:	4499      	add	r9, r3
 8004f46:	eb00 0c05 	add.w	ip, r0, r5
 8004f4a:	462b      	mov	r3, r5
 8004f4c:	210a      	movs	r1, #10
 8004f4e:	4563      	cmp	r3, ip
 8004f50:	d10d      	bne.n	8004f6e <_strtod_l+0x236>
 8004f52:	1c69      	adds	r1, r5, #1
 8004f54:	4401      	add	r1, r0
 8004f56:	4428      	add	r0, r5
 8004f58:	2808      	cmp	r0, #8
 8004f5a:	dc16      	bgt.n	8004f8a <_strtod_l+0x252>
 8004f5c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004f5e:	230a      	movs	r3, #10
 8004f60:	fb03 2300 	mla	r3, r3, r0, r2
 8004f64:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f66:	2300      	movs	r3, #0
 8004f68:	e018      	b.n	8004f9c <_strtod_l+0x264>
 8004f6a:	4638      	mov	r0, r7
 8004f6c:	e7da      	b.n	8004f24 <_strtod_l+0x1ec>
 8004f6e:	2b08      	cmp	r3, #8
 8004f70:	f103 0301 	add.w	r3, r3, #1
 8004f74:	dc03      	bgt.n	8004f7e <_strtod_l+0x246>
 8004f76:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8004f78:	434e      	muls	r6, r1
 8004f7a:	960a      	str	r6, [sp, #40]	@ 0x28
 8004f7c:	e7e7      	b.n	8004f4e <_strtod_l+0x216>
 8004f7e:	2b10      	cmp	r3, #16
 8004f80:	bfde      	ittt	le
 8004f82:	9e08      	ldrle	r6, [sp, #32]
 8004f84:	434e      	mulle	r6, r1
 8004f86:	9608      	strle	r6, [sp, #32]
 8004f88:	e7e1      	b.n	8004f4e <_strtod_l+0x216>
 8004f8a:	280f      	cmp	r0, #15
 8004f8c:	dceb      	bgt.n	8004f66 <_strtod_l+0x22e>
 8004f8e:	9808      	ldr	r0, [sp, #32]
 8004f90:	230a      	movs	r3, #10
 8004f92:	fb03 2300 	mla	r3, r3, r0, r2
 8004f96:	9308      	str	r3, [sp, #32]
 8004f98:	e7e5      	b.n	8004f66 <_strtod_l+0x22e>
 8004f9a:	4629      	mov	r1, r5
 8004f9c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004f9e:	1c50      	adds	r0, r2, #1
 8004fa0:	9019      	str	r0, [sp, #100]	@ 0x64
 8004fa2:	7852      	ldrb	r2, [r2, #1]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	460d      	mov	r5, r1
 8004fa8:	e7b1      	b.n	8004f0e <_strtod_l+0x1d6>
 8004faa:	f04f 0900 	mov.w	r9, #0
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e77d      	b.n	8004eae <_strtod_l+0x176>
 8004fb2:	f04f 0c00 	mov.w	ip, #0
 8004fb6:	1ca2      	adds	r2, r4, #2
 8004fb8:	9219      	str	r2, [sp, #100]	@ 0x64
 8004fba:	78a2      	ldrb	r2, [r4, #2]
 8004fbc:	e785      	b.n	8004eca <_strtod_l+0x192>
 8004fbe:	f04f 0c01 	mov.w	ip, #1
 8004fc2:	e7f8      	b.n	8004fb6 <_strtod_l+0x27e>
 8004fc4:	08007dac 	.word	0x08007dac
 8004fc8:	08007d88 	.word	0x08007d88
 8004fcc:	7ff00000 	.word	0x7ff00000
 8004fd0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004fd2:	1c51      	adds	r1, r2, #1
 8004fd4:	9119      	str	r1, [sp, #100]	@ 0x64
 8004fd6:	7852      	ldrb	r2, [r2, #1]
 8004fd8:	2a30      	cmp	r2, #48	@ 0x30
 8004fda:	d0f9      	beq.n	8004fd0 <_strtod_l+0x298>
 8004fdc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8004fe0:	2908      	cmp	r1, #8
 8004fe2:	f63f af78 	bhi.w	8004ed6 <_strtod_l+0x19e>
 8004fe6:	3a30      	subs	r2, #48	@ 0x30
 8004fe8:	920e      	str	r2, [sp, #56]	@ 0x38
 8004fea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004fec:	920f      	str	r2, [sp, #60]	@ 0x3c
 8004fee:	f04f 080a 	mov.w	r8, #10
 8004ff2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004ff4:	1c56      	adds	r6, r2, #1
 8004ff6:	9619      	str	r6, [sp, #100]	@ 0x64
 8004ff8:	7852      	ldrb	r2, [r2, #1]
 8004ffa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8004ffe:	f1be 0f09 	cmp.w	lr, #9
 8005002:	d939      	bls.n	8005078 <_strtod_l+0x340>
 8005004:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005006:	1a76      	subs	r6, r6, r1
 8005008:	2e08      	cmp	r6, #8
 800500a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800500e:	dc03      	bgt.n	8005018 <_strtod_l+0x2e0>
 8005010:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005012:	4588      	cmp	r8, r1
 8005014:	bfa8      	it	ge
 8005016:	4688      	movge	r8, r1
 8005018:	f1bc 0f00 	cmp.w	ip, #0
 800501c:	d001      	beq.n	8005022 <_strtod_l+0x2ea>
 800501e:	f1c8 0800 	rsb	r8, r8, #0
 8005022:	2d00      	cmp	r5, #0
 8005024:	d14e      	bne.n	80050c4 <_strtod_l+0x38c>
 8005026:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005028:	4308      	orrs	r0, r1
 800502a:	f47f aebe 	bne.w	8004daa <_strtod_l+0x72>
 800502e:	2b00      	cmp	r3, #0
 8005030:	f47f aed6 	bne.w	8004de0 <_strtod_l+0xa8>
 8005034:	2a69      	cmp	r2, #105	@ 0x69
 8005036:	d028      	beq.n	800508a <_strtod_l+0x352>
 8005038:	dc25      	bgt.n	8005086 <_strtod_l+0x34e>
 800503a:	2a49      	cmp	r2, #73	@ 0x49
 800503c:	d025      	beq.n	800508a <_strtod_l+0x352>
 800503e:	2a4e      	cmp	r2, #78	@ 0x4e
 8005040:	f47f aece 	bne.w	8004de0 <_strtod_l+0xa8>
 8005044:	499b      	ldr	r1, [pc, #620]	@ (80052b4 <_strtod_l+0x57c>)
 8005046:	a819      	add	r0, sp, #100	@ 0x64
 8005048:	f001 f9f8 	bl	800643c <__match>
 800504c:	2800      	cmp	r0, #0
 800504e:	f43f aec7 	beq.w	8004de0 <_strtod_l+0xa8>
 8005052:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	2b28      	cmp	r3, #40	@ 0x28
 8005058:	d12e      	bne.n	80050b8 <_strtod_l+0x380>
 800505a:	4997      	ldr	r1, [pc, #604]	@ (80052b8 <_strtod_l+0x580>)
 800505c:	aa1c      	add	r2, sp, #112	@ 0x70
 800505e:	a819      	add	r0, sp, #100	@ 0x64
 8005060:	f001 fa00 	bl	8006464 <__hexnan>
 8005064:	2805      	cmp	r0, #5
 8005066:	d127      	bne.n	80050b8 <_strtod_l+0x380>
 8005068:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800506a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800506e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8005072:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005076:	e698      	b.n	8004daa <_strtod_l+0x72>
 8005078:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800507a:	fb08 2101 	mla	r1, r8, r1, r2
 800507e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8005082:	920e      	str	r2, [sp, #56]	@ 0x38
 8005084:	e7b5      	b.n	8004ff2 <_strtod_l+0x2ba>
 8005086:	2a6e      	cmp	r2, #110	@ 0x6e
 8005088:	e7da      	b.n	8005040 <_strtod_l+0x308>
 800508a:	498c      	ldr	r1, [pc, #560]	@ (80052bc <_strtod_l+0x584>)
 800508c:	a819      	add	r0, sp, #100	@ 0x64
 800508e:	f001 f9d5 	bl	800643c <__match>
 8005092:	2800      	cmp	r0, #0
 8005094:	f43f aea4 	beq.w	8004de0 <_strtod_l+0xa8>
 8005098:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800509a:	4989      	ldr	r1, [pc, #548]	@ (80052c0 <_strtod_l+0x588>)
 800509c:	3b01      	subs	r3, #1
 800509e:	a819      	add	r0, sp, #100	@ 0x64
 80050a0:	9319      	str	r3, [sp, #100]	@ 0x64
 80050a2:	f001 f9cb 	bl	800643c <__match>
 80050a6:	b910      	cbnz	r0, 80050ae <_strtod_l+0x376>
 80050a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80050aa:	3301      	adds	r3, #1
 80050ac:	9319      	str	r3, [sp, #100]	@ 0x64
 80050ae:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80052d0 <_strtod_l+0x598>
 80050b2:	f04f 0a00 	mov.w	sl, #0
 80050b6:	e678      	b.n	8004daa <_strtod_l+0x72>
 80050b8:	4882      	ldr	r0, [pc, #520]	@ (80052c4 <_strtod_l+0x58c>)
 80050ba:	f000 fec5 	bl	8005e48 <nan>
 80050be:	ec5b ab10 	vmov	sl, fp, d0
 80050c2:	e672      	b.n	8004daa <_strtod_l+0x72>
 80050c4:	eba8 0309 	sub.w	r3, r8, r9
 80050c8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80050ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80050cc:	2f00      	cmp	r7, #0
 80050ce:	bf08      	it	eq
 80050d0:	462f      	moveq	r7, r5
 80050d2:	2d10      	cmp	r5, #16
 80050d4:	462c      	mov	r4, r5
 80050d6:	bfa8      	it	ge
 80050d8:	2410      	movge	r4, #16
 80050da:	f7fb fa1b 	bl	8000514 <__aeabi_ui2d>
 80050de:	2d09      	cmp	r5, #9
 80050e0:	4682      	mov	sl, r0
 80050e2:	468b      	mov	fp, r1
 80050e4:	dc13      	bgt.n	800510e <_strtod_l+0x3d6>
 80050e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	f43f ae5e 	beq.w	8004daa <_strtod_l+0x72>
 80050ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050f0:	dd78      	ble.n	80051e4 <_strtod_l+0x4ac>
 80050f2:	2b16      	cmp	r3, #22
 80050f4:	dc5f      	bgt.n	80051b6 <_strtod_l+0x47e>
 80050f6:	4974      	ldr	r1, [pc, #464]	@ (80052c8 <_strtod_l+0x590>)
 80050f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80050fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005100:	4652      	mov	r2, sl
 8005102:	465b      	mov	r3, fp
 8005104:	f7fb fa80 	bl	8000608 <__aeabi_dmul>
 8005108:	4682      	mov	sl, r0
 800510a:	468b      	mov	fp, r1
 800510c:	e64d      	b.n	8004daa <_strtod_l+0x72>
 800510e:	4b6e      	ldr	r3, [pc, #440]	@ (80052c8 <_strtod_l+0x590>)
 8005110:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005114:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005118:	f7fb fa76 	bl	8000608 <__aeabi_dmul>
 800511c:	4682      	mov	sl, r0
 800511e:	9808      	ldr	r0, [sp, #32]
 8005120:	468b      	mov	fp, r1
 8005122:	f7fb f9f7 	bl	8000514 <__aeabi_ui2d>
 8005126:	4602      	mov	r2, r0
 8005128:	460b      	mov	r3, r1
 800512a:	4650      	mov	r0, sl
 800512c:	4659      	mov	r1, fp
 800512e:	f7fb f8b5 	bl	800029c <__adddf3>
 8005132:	2d0f      	cmp	r5, #15
 8005134:	4682      	mov	sl, r0
 8005136:	468b      	mov	fp, r1
 8005138:	ddd5      	ble.n	80050e6 <_strtod_l+0x3ae>
 800513a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800513c:	1b2c      	subs	r4, r5, r4
 800513e:	441c      	add	r4, r3
 8005140:	2c00      	cmp	r4, #0
 8005142:	f340 8096 	ble.w	8005272 <_strtod_l+0x53a>
 8005146:	f014 030f 	ands.w	r3, r4, #15
 800514a:	d00a      	beq.n	8005162 <_strtod_l+0x42a>
 800514c:	495e      	ldr	r1, [pc, #376]	@ (80052c8 <_strtod_l+0x590>)
 800514e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005152:	4652      	mov	r2, sl
 8005154:	465b      	mov	r3, fp
 8005156:	e9d1 0100 	ldrd	r0, r1, [r1]
 800515a:	f7fb fa55 	bl	8000608 <__aeabi_dmul>
 800515e:	4682      	mov	sl, r0
 8005160:	468b      	mov	fp, r1
 8005162:	f034 040f 	bics.w	r4, r4, #15
 8005166:	d073      	beq.n	8005250 <_strtod_l+0x518>
 8005168:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800516c:	dd48      	ble.n	8005200 <_strtod_l+0x4c8>
 800516e:	2400      	movs	r4, #0
 8005170:	46a0      	mov	r8, r4
 8005172:	940a      	str	r4, [sp, #40]	@ 0x28
 8005174:	46a1      	mov	r9, r4
 8005176:	9a05      	ldr	r2, [sp, #20]
 8005178:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80052d0 <_strtod_l+0x598>
 800517c:	2322      	movs	r3, #34	@ 0x22
 800517e:	6013      	str	r3, [r2, #0]
 8005180:	f04f 0a00 	mov.w	sl, #0
 8005184:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005186:	2b00      	cmp	r3, #0
 8005188:	f43f ae0f 	beq.w	8004daa <_strtod_l+0x72>
 800518c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800518e:	9805      	ldr	r0, [sp, #20]
 8005190:	f001 fb0c 	bl	80067ac <_Bfree>
 8005194:	9805      	ldr	r0, [sp, #20]
 8005196:	4649      	mov	r1, r9
 8005198:	f001 fb08 	bl	80067ac <_Bfree>
 800519c:	9805      	ldr	r0, [sp, #20]
 800519e:	4641      	mov	r1, r8
 80051a0:	f001 fb04 	bl	80067ac <_Bfree>
 80051a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80051a6:	9805      	ldr	r0, [sp, #20]
 80051a8:	f001 fb00 	bl	80067ac <_Bfree>
 80051ac:	9805      	ldr	r0, [sp, #20]
 80051ae:	4621      	mov	r1, r4
 80051b0:	f001 fafc 	bl	80067ac <_Bfree>
 80051b4:	e5f9      	b.n	8004daa <_strtod_l+0x72>
 80051b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80051b8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80051bc:	4293      	cmp	r3, r2
 80051be:	dbbc      	blt.n	800513a <_strtod_l+0x402>
 80051c0:	4c41      	ldr	r4, [pc, #260]	@ (80052c8 <_strtod_l+0x590>)
 80051c2:	f1c5 050f 	rsb	r5, r5, #15
 80051c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80051ca:	4652      	mov	r2, sl
 80051cc:	465b      	mov	r3, fp
 80051ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051d2:	f7fb fa19 	bl	8000608 <__aeabi_dmul>
 80051d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051d8:	1b5d      	subs	r5, r3, r5
 80051da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80051de:	e9d4 2300 	ldrd	r2, r3, [r4]
 80051e2:	e78f      	b.n	8005104 <_strtod_l+0x3cc>
 80051e4:	3316      	adds	r3, #22
 80051e6:	dba8      	blt.n	800513a <_strtod_l+0x402>
 80051e8:	4b37      	ldr	r3, [pc, #220]	@ (80052c8 <_strtod_l+0x590>)
 80051ea:	eba9 0808 	sub.w	r8, r9, r8
 80051ee:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80051f2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80051f6:	4650      	mov	r0, sl
 80051f8:	4659      	mov	r1, fp
 80051fa:	f7fb fb2f 	bl	800085c <__aeabi_ddiv>
 80051fe:	e783      	b.n	8005108 <_strtod_l+0x3d0>
 8005200:	4b32      	ldr	r3, [pc, #200]	@ (80052cc <_strtod_l+0x594>)
 8005202:	9308      	str	r3, [sp, #32]
 8005204:	2300      	movs	r3, #0
 8005206:	1124      	asrs	r4, r4, #4
 8005208:	4650      	mov	r0, sl
 800520a:	4659      	mov	r1, fp
 800520c:	461e      	mov	r6, r3
 800520e:	2c01      	cmp	r4, #1
 8005210:	dc21      	bgt.n	8005256 <_strtod_l+0x51e>
 8005212:	b10b      	cbz	r3, 8005218 <_strtod_l+0x4e0>
 8005214:	4682      	mov	sl, r0
 8005216:	468b      	mov	fp, r1
 8005218:	492c      	ldr	r1, [pc, #176]	@ (80052cc <_strtod_l+0x594>)
 800521a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800521e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005222:	4652      	mov	r2, sl
 8005224:	465b      	mov	r3, fp
 8005226:	e9d1 0100 	ldrd	r0, r1, [r1]
 800522a:	f7fb f9ed 	bl	8000608 <__aeabi_dmul>
 800522e:	4b28      	ldr	r3, [pc, #160]	@ (80052d0 <_strtod_l+0x598>)
 8005230:	460a      	mov	r2, r1
 8005232:	400b      	ands	r3, r1
 8005234:	4927      	ldr	r1, [pc, #156]	@ (80052d4 <_strtod_l+0x59c>)
 8005236:	428b      	cmp	r3, r1
 8005238:	4682      	mov	sl, r0
 800523a:	d898      	bhi.n	800516e <_strtod_l+0x436>
 800523c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005240:	428b      	cmp	r3, r1
 8005242:	bf86      	itte	hi
 8005244:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80052d8 <_strtod_l+0x5a0>
 8005248:	f04f 3aff 	movhi.w	sl, #4294967295
 800524c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005250:	2300      	movs	r3, #0
 8005252:	9308      	str	r3, [sp, #32]
 8005254:	e07a      	b.n	800534c <_strtod_l+0x614>
 8005256:	07e2      	lsls	r2, r4, #31
 8005258:	d505      	bpl.n	8005266 <_strtod_l+0x52e>
 800525a:	9b08      	ldr	r3, [sp, #32]
 800525c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005260:	f7fb f9d2 	bl	8000608 <__aeabi_dmul>
 8005264:	2301      	movs	r3, #1
 8005266:	9a08      	ldr	r2, [sp, #32]
 8005268:	3208      	adds	r2, #8
 800526a:	3601      	adds	r6, #1
 800526c:	1064      	asrs	r4, r4, #1
 800526e:	9208      	str	r2, [sp, #32]
 8005270:	e7cd      	b.n	800520e <_strtod_l+0x4d6>
 8005272:	d0ed      	beq.n	8005250 <_strtod_l+0x518>
 8005274:	4264      	negs	r4, r4
 8005276:	f014 020f 	ands.w	r2, r4, #15
 800527a:	d00a      	beq.n	8005292 <_strtod_l+0x55a>
 800527c:	4b12      	ldr	r3, [pc, #72]	@ (80052c8 <_strtod_l+0x590>)
 800527e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005282:	4650      	mov	r0, sl
 8005284:	4659      	mov	r1, fp
 8005286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528a:	f7fb fae7 	bl	800085c <__aeabi_ddiv>
 800528e:	4682      	mov	sl, r0
 8005290:	468b      	mov	fp, r1
 8005292:	1124      	asrs	r4, r4, #4
 8005294:	d0dc      	beq.n	8005250 <_strtod_l+0x518>
 8005296:	2c1f      	cmp	r4, #31
 8005298:	dd20      	ble.n	80052dc <_strtod_l+0x5a4>
 800529a:	2400      	movs	r4, #0
 800529c:	46a0      	mov	r8, r4
 800529e:	940a      	str	r4, [sp, #40]	@ 0x28
 80052a0:	46a1      	mov	r9, r4
 80052a2:	9a05      	ldr	r2, [sp, #20]
 80052a4:	2322      	movs	r3, #34	@ 0x22
 80052a6:	f04f 0a00 	mov.w	sl, #0
 80052aa:	f04f 0b00 	mov.w	fp, #0
 80052ae:	6013      	str	r3, [r2, #0]
 80052b0:	e768      	b.n	8005184 <_strtod_l+0x44c>
 80052b2:	bf00      	nop
 80052b4:	08007d93 	.word	0x08007d93
 80052b8:	08007d98 	.word	0x08007d98
 80052bc:	08007d8a 	.word	0x08007d8a
 80052c0:	08007d8d 	.word	0x08007d8d
 80052c4:	08007f9d 	.word	0x08007f9d
 80052c8:	080080a0 	.word	0x080080a0
 80052cc:	08008078 	.word	0x08008078
 80052d0:	7ff00000 	.word	0x7ff00000
 80052d4:	7ca00000 	.word	0x7ca00000
 80052d8:	7fefffff 	.word	0x7fefffff
 80052dc:	f014 0310 	ands.w	r3, r4, #16
 80052e0:	bf18      	it	ne
 80052e2:	236a      	movne	r3, #106	@ 0x6a
 80052e4:	4ea9      	ldr	r6, [pc, #676]	@ (800558c <_strtod_l+0x854>)
 80052e6:	9308      	str	r3, [sp, #32]
 80052e8:	4650      	mov	r0, sl
 80052ea:	4659      	mov	r1, fp
 80052ec:	2300      	movs	r3, #0
 80052ee:	07e2      	lsls	r2, r4, #31
 80052f0:	d504      	bpl.n	80052fc <_strtod_l+0x5c4>
 80052f2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80052f6:	f7fb f987 	bl	8000608 <__aeabi_dmul>
 80052fa:	2301      	movs	r3, #1
 80052fc:	1064      	asrs	r4, r4, #1
 80052fe:	f106 0608 	add.w	r6, r6, #8
 8005302:	d1f4      	bne.n	80052ee <_strtod_l+0x5b6>
 8005304:	b10b      	cbz	r3, 800530a <_strtod_l+0x5d2>
 8005306:	4682      	mov	sl, r0
 8005308:	468b      	mov	fp, r1
 800530a:	9b08      	ldr	r3, [sp, #32]
 800530c:	b1b3      	cbz	r3, 800533c <_strtod_l+0x604>
 800530e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005312:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8005316:	2b00      	cmp	r3, #0
 8005318:	4659      	mov	r1, fp
 800531a:	dd0f      	ble.n	800533c <_strtod_l+0x604>
 800531c:	2b1f      	cmp	r3, #31
 800531e:	dd55      	ble.n	80053cc <_strtod_l+0x694>
 8005320:	2b34      	cmp	r3, #52	@ 0x34
 8005322:	bfde      	ittt	le
 8005324:	f04f 33ff 	movle.w	r3, #4294967295
 8005328:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800532c:	4093      	lslle	r3, r2
 800532e:	f04f 0a00 	mov.w	sl, #0
 8005332:	bfcc      	ite	gt
 8005334:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8005338:	ea03 0b01 	andle.w	fp, r3, r1
 800533c:	2200      	movs	r2, #0
 800533e:	2300      	movs	r3, #0
 8005340:	4650      	mov	r0, sl
 8005342:	4659      	mov	r1, fp
 8005344:	f7fb fbc8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005348:	2800      	cmp	r0, #0
 800534a:	d1a6      	bne.n	800529a <_strtod_l+0x562>
 800534c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800534e:	9300      	str	r3, [sp, #0]
 8005350:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005352:	9805      	ldr	r0, [sp, #20]
 8005354:	462b      	mov	r3, r5
 8005356:	463a      	mov	r2, r7
 8005358:	f001 fa90 	bl	800687c <__s2b>
 800535c:	900a      	str	r0, [sp, #40]	@ 0x28
 800535e:	2800      	cmp	r0, #0
 8005360:	f43f af05 	beq.w	800516e <_strtod_l+0x436>
 8005364:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005366:	2a00      	cmp	r2, #0
 8005368:	eba9 0308 	sub.w	r3, r9, r8
 800536c:	bfa8      	it	ge
 800536e:	2300      	movge	r3, #0
 8005370:	9312      	str	r3, [sp, #72]	@ 0x48
 8005372:	2400      	movs	r4, #0
 8005374:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005378:	9316      	str	r3, [sp, #88]	@ 0x58
 800537a:	46a0      	mov	r8, r4
 800537c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800537e:	9805      	ldr	r0, [sp, #20]
 8005380:	6859      	ldr	r1, [r3, #4]
 8005382:	f001 f9d3 	bl	800672c <_Balloc>
 8005386:	4681      	mov	r9, r0
 8005388:	2800      	cmp	r0, #0
 800538a:	f43f aef4 	beq.w	8005176 <_strtod_l+0x43e>
 800538e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005390:	691a      	ldr	r2, [r3, #16]
 8005392:	3202      	adds	r2, #2
 8005394:	f103 010c 	add.w	r1, r3, #12
 8005398:	0092      	lsls	r2, r2, #2
 800539a:	300c      	adds	r0, #12
 800539c:	f000 fd45 	bl	8005e2a <memcpy>
 80053a0:	ec4b ab10 	vmov	d0, sl, fp
 80053a4:	9805      	ldr	r0, [sp, #20]
 80053a6:	aa1c      	add	r2, sp, #112	@ 0x70
 80053a8:	a91b      	add	r1, sp, #108	@ 0x6c
 80053aa:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80053ae:	f001 fda1 	bl	8006ef4 <__d2b>
 80053b2:	901a      	str	r0, [sp, #104]	@ 0x68
 80053b4:	2800      	cmp	r0, #0
 80053b6:	f43f aede 	beq.w	8005176 <_strtod_l+0x43e>
 80053ba:	9805      	ldr	r0, [sp, #20]
 80053bc:	2101      	movs	r1, #1
 80053be:	f001 faf3 	bl	80069a8 <__i2b>
 80053c2:	4680      	mov	r8, r0
 80053c4:	b948      	cbnz	r0, 80053da <_strtod_l+0x6a2>
 80053c6:	f04f 0800 	mov.w	r8, #0
 80053ca:	e6d4      	b.n	8005176 <_strtod_l+0x43e>
 80053cc:	f04f 32ff 	mov.w	r2, #4294967295
 80053d0:	fa02 f303 	lsl.w	r3, r2, r3
 80053d4:	ea03 0a0a 	and.w	sl, r3, sl
 80053d8:	e7b0      	b.n	800533c <_strtod_l+0x604>
 80053da:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80053dc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80053de:	2d00      	cmp	r5, #0
 80053e0:	bfab      	itete	ge
 80053e2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80053e4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80053e6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80053e8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80053ea:	bfac      	ite	ge
 80053ec:	18ef      	addge	r7, r5, r3
 80053ee:	1b5e      	sublt	r6, r3, r5
 80053f0:	9b08      	ldr	r3, [sp, #32]
 80053f2:	1aed      	subs	r5, r5, r3
 80053f4:	4415      	add	r5, r2
 80053f6:	4b66      	ldr	r3, [pc, #408]	@ (8005590 <_strtod_l+0x858>)
 80053f8:	3d01      	subs	r5, #1
 80053fa:	429d      	cmp	r5, r3
 80053fc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005400:	da50      	bge.n	80054a4 <_strtod_l+0x76c>
 8005402:	1b5b      	subs	r3, r3, r5
 8005404:	2b1f      	cmp	r3, #31
 8005406:	eba2 0203 	sub.w	r2, r2, r3
 800540a:	f04f 0101 	mov.w	r1, #1
 800540e:	dc3d      	bgt.n	800548c <_strtod_l+0x754>
 8005410:	fa01 f303 	lsl.w	r3, r1, r3
 8005414:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005416:	2300      	movs	r3, #0
 8005418:	9310      	str	r3, [sp, #64]	@ 0x40
 800541a:	18bd      	adds	r5, r7, r2
 800541c:	9b08      	ldr	r3, [sp, #32]
 800541e:	42af      	cmp	r7, r5
 8005420:	4416      	add	r6, r2
 8005422:	441e      	add	r6, r3
 8005424:	463b      	mov	r3, r7
 8005426:	bfa8      	it	ge
 8005428:	462b      	movge	r3, r5
 800542a:	42b3      	cmp	r3, r6
 800542c:	bfa8      	it	ge
 800542e:	4633      	movge	r3, r6
 8005430:	2b00      	cmp	r3, #0
 8005432:	bfc2      	ittt	gt
 8005434:	1aed      	subgt	r5, r5, r3
 8005436:	1af6      	subgt	r6, r6, r3
 8005438:	1aff      	subgt	r7, r7, r3
 800543a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800543c:	2b00      	cmp	r3, #0
 800543e:	dd16      	ble.n	800546e <_strtod_l+0x736>
 8005440:	4641      	mov	r1, r8
 8005442:	9805      	ldr	r0, [sp, #20]
 8005444:	461a      	mov	r2, r3
 8005446:	f001 fb6f 	bl	8006b28 <__pow5mult>
 800544a:	4680      	mov	r8, r0
 800544c:	2800      	cmp	r0, #0
 800544e:	d0ba      	beq.n	80053c6 <_strtod_l+0x68e>
 8005450:	4601      	mov	r1, r0
 8005452:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005454:	9805      	ldr	r0, [sp, #20]
 8005456:	f001 fabd 	bl	80069d4 <__multiply>
 800545a:	900e      	str	r0, [sp, #56]	@ 0x38
 800545c:	2800      	cmp	r0, #0
 800545e:	f43f ae8a 	beq.w	8005176 <_strtod_l+0x43e>
 8005462:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005464:	9805      	ldr	r0, [sp, #20]
 8005466:	f001 f9a1 	bl	80067ac <_Bfree>
 800546a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800546c:	931a      	str	r3, [sp, #104]	@ 0x68
 800546e:	2d00      	cmp	r5, #0
 8005470:	dc1d      	bgt.n	80054ae <_strtod_l+0x776>
 8005472:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005474:	2b00      	cmp	r3, #0
 8005476:	dd23      	ble.n	80054c0 <_strtod_l+0x788>
 8005478:	4649      	mov	r1, r9
 800547a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800547c:	9805      	ldr	r0, [sp, #20]
 800547e:	f001 fb53 	bl	8006b28 <__pow5mult>
 8005482:	4681      	mov	r9, r0
 8005484:	b9e0      	cbnz	r0, 80054c0 <_strtod_l+0x788>
 8005486:	f04f 0900 	mov.w	r9, #0
 800548a:	e674      	b.n	8005176 <_strtod_l+0x43e>
 800548c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005490:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8005494:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8005498:	35e2      	adds	r5, #226	@ 0xe2
 800549a:	fa01 f305 	lsl.w	r3, r1, r5
 800549e:	9310      	str	r3, [sp, #64]	@ 0x40
 80054a0:	9113      	str	r1, [sp, #76]	@ 0x4c
 80054a2:	e7ba      	b.n	800541a <_strtod_l+0x6e2>
 80054a4:	2300      	movs	r3, #0
 80054a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80054a8:	2301      	movs	r3, #1
 80054aa:	9313      	str	r3, [sp, #76]	@ 0x4c
 80054ac:	e7b5      	b.n	800541a <_strtod_l+0x6e2>
 80054ae:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80054b0:	9805      	ldr	r0, [sp, #20]
 80054b2:	462a      	mov	r2, r5
 80054b4:	f001 fb92 	bl	8006bdc <__lshift>
 80054b8:	901a      	str	r0, [sp, #104]	@ 0x68
 80054ba:	2800      	cmp	r0, #0
 80054bc:	d1d9      	bne.n	8005472 <_strtod_l+0x73a>
 80054be:	e65a      	b.n	8005176 <_strtod_l+0x43e>
 80054c0:	2e00      	cmp	r6, #0
 80054c2:	dd07      	ble.n	80054d4 <_strtod_l+0x79c>
 80054c4:	4649      	mov	r1, r9
 80054c6:	9805      	ldr	r0, [sp, #20]
 80054c8:	4632      	mov	r2, r6
 80054ca:	f001 fb87 	bl	8006bdc <__lshift>
 80054ce:	4681      	mov	r9, r0
 80054d0:	2800      	cmp	r0, #0
 80054d2:	d0d8      	beq.n	8005486 <_strtod_l+0x74e>
 80054d4:	2f00      	cmp	r7, #0
 80054d6:	dd08      	ble.n	80054ea <_strtod_l+0x7b2>
 80054d8:	4641      	mov	r1, r8
 80054da:	9805      	ldr	r0, [sp, #20]
 80054dc:	463a      	mov	r2, r7
 80054de:	f001 fb7d 	bl	8006bdc <__lshift>
 80054e2:	4680      	mov	r8, r0
 80054e4:	2800      	cmp	r0, #0
 80054e6:	f43f ae46 	beq.w	8005176 <_strtod_l+0x43e>
 80054ea:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80054ec:	9805      	ldr	r0, [sp, #20]
 80054ee:	464a      	mov	r2, r9
 80054f0:	f001 fbfc 	bl	8006cec <__mdiff>
 80054f4:	4604      	mov	r4, r0
 80054f6:	2800      	cmp	r0, #0
 80054f8:	f43f ae3d 	beq.w	8005176 <_strtod_l+0x43e>
 80054fc:	68c3      	ldr	r3, [r0, #12]
 80054fe:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005500:	2300      	movs	r3, #0
 8005502:	60c3      	str	r3, [r0, #12]
 8005504:	4641      	mov	r1, r8
 8005506:	f001 fbd5 	bl	8006cb4 <__mcmp>
 800550a:	2800      	cmp	r0, #0
 800550c:	da46      	bge.n	800559c <_strtod_l+0x864>
 800550e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005510:	ea53 030a 	orrs.w	r3, r3, sl
 8005514:	d16c      	bne.n	80055f0 <_strtod_l+0x8b8>
 8005516:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800551a:	2b00      	cmp	r3, #0
 800551c:	d168      	bne.n	80055f0 <_strtod_l+0x8b8>
 800551e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005522:	0d1b      	lsrs	r3, r3, #20
 8005524:	051b      	lsls	r3, r3, #20
 8005526:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800552a:	d961      	bls.n	80055f0 <_strtod_l+0x8b8>
 800552c:	6963      	ldr	r3, [r4, #20]
 800552e:	b913      	cbnz	r3, 8005536 <_strtod_l+0x7fe>
 8005530:	6923      	ldr	r3, [r4, #16]
 8005532:	2b01      	cmp	r3, #1
 8005534:	dd5c      	ble.n	80055f0 <_strtod_l+0x8b8>
 8005536:	4621      	mov	r1, r4
 8005538:	2201      	movs	r2, #1
 800553a:	9805      	ldr	r0, [sp, #20]
 800553c:	f001 fb4e 	bl	8006bdc <__lshift>
 8005540:	4641      	mov	r1, r8
 8005542:	4604      	mov	r4, r0
 8005544:	f001 fbb6 	bl	8006cb4 <__mcmp>
 8005548:	2800      	cmp	r0, #0
 800554a:	dd51      	ble.n	80055f0 <_strtod_l+0x8b8>
 800554c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005550:	9a08      	ldr	r2, [sp, #32]
 8005552:	0d1b      	lsrs	r3, r3, #20
 8005554:	051b      	lsls	r3, r3, #20
 8005556:	2a00      	cmp	r2, #0
 8005558:	d06b      	beq.n	8005632 <_strtod_l+0x8fa>
 800555a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800555e:	d868      	bhi.n	8005632 <_strtod_l+0x8fa>
 8005560:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8005564:	f67f ae9d 	bls.w	80052a2 <_strtod_l+0x56a>
 8005568:	4b0a      	ldr	r3, [pc, #40]	@ (8005594 <_strtod_l+0x85c>)
 800556a:	4650      	mov	r0, sl
 800556c:	4659      	mov	r1, fp
 800556e:	2200      	movs	r2, #0
 8005570:	f7fb f84a 	bl	8000608 <__aeabi_dmul>
 8005574:	4b08      	ldr	r3, [pc, #32]	@ (8005598 <_strtod_l+0x860>)
 8005576:	400b      	ands	r3, r1
 8005578:	4682      	mov	sl, r0
 800557a:	468b      	mov	fp, r1
 800557c:	2b00      	cmp	r3, #0
 800557e:	f47f ae05 	bne.w	800518c <_strtod_l+0x454>
 8005582:	9a05      	ldr	r2, [sp, #20]
 8005584:	2322      	movs	r3, #34	@ 0x22
 8005586:	6013      	str	r3, [r2, #0]
 8005588:	e600      	b.n	800518c <_strtod_l+0x454>
 800558a:	bf00      	nop
 800558c:	08007dc0 	.word	0x08007dc0
 8005590:	fffffc02 	.word	0xfffffc02
 8005594:	39500000 	.word	0x39500000
 8005598:	7ff00000 	.word	0x7ff00000
 800559c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80055a0:	d165      	bne.n	800566e <_strtod_l+0x936>
 80055a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80055a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80055a8:	b35a      	cbz	r2, 8005602 <_strtod_l+0x8ca>
 80055aa:	4a9f      	ldr	r2, [pc, #636]	@ (8005828 <_strtod_l+0xaf0>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d12b      	bne.n	8005608 <_strtod_l+0x8d0>
 80055b0:	9b08      	ldr	r3, [sp, #32]
 80055b2:	4651      	mov	r1, sl
 80055b4:	b303      	cbz	r3, 80055f8 <_strtod_l+0x8c0>
 80055b6:	4b9d      	ldr	r3, [pc, #628]	@ (800582c <_strtod_l+0xaf4>)
 80055b8:	465a      	mov	r2, fp
 80055ba:	4013      	ands	r3, r2
 80055bc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80055c0:	f04f 32ff 	mov.w	r2, #4294967295
 80055c4:	d81b      	bhi.n	80055fe <_strtod_l+0x8c6>
 80055c6:	0d1b      	lsrs	r3, r3, #20
 80055c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80055cc:	fa02 f303 	lsl.w	r3, r2, r3
 80055d0:	4299      	cmp	r1, r3
 80055d2:	d119      	bne.n	8005608 <_strtod_l+0x8d0>
 80055d4:	4b96      	ldr	r3, [pc, #600]	@ (8005830 <_strtod_l+0xaf8>)
 80055d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80055d8:	429a      	cmp	r2, r3
 80055da:	d102      	bne.n	80055e2 <_strtod_l+0x8aa>
 80055dc:	3101      	adds	r1, #1
 80055de:	f43f adca 	beq.w	8005176 <_strtod_l+0x43e>
 80055e2:	4b92      	ldr	r3, [pc, #584]	@ (800582c <_strtod_l+0xaf4>)
 80055e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80055e6:	401a      	ands	r2, r3
 80055e8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80055ec:	f04f 0a00 	mov.w	sl, #0
 80055f0:	9b08      	ldr	r3, [sp, #32]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d1b8      	bne.n	8005568 <_strtod_l+0x830>
 80055f6:	e5c9      	b.n	800518c <_strtod_l+0x454>
 80055f8:	f04f 33ff 	mov.w	r3, #4294967295
 80055fc:	e7e8      	b.n	80055d0 <_strtod_l+0x898>
 80055fe:	4613      	mov	r3, r2
 8005600:	e7e6      	b.n	80055d0 <_strtod_l+0x898>
 8005602:	ea53 030a 	orrs.w	r3, r3, sl
 8005606:	d0a1      	beq.n	800554c <_strtod_l+0x814>
 8005608:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800560a:	b1db      	cbz	r3, 8005644 <_strtod_l+0x90c>
 800560c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800560e:	4213      	tst	r3, r2
 8005610:	d0ee      	beq.n	80055f0 <_strtod_l+0x8b8>
 8005612:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005614:	9a08      	ldr	r2, [sp, #32]
 8005616:	4650      	mov	r0, sl
 8005618:	4659      	mov	r1, fp
 800561a:	b1bb      	cbz	r3, 800564c <_strtod_l+0x914>
 800561c:	f7ff fb6b 	bl	8004cf6 <sulp>
 8005620:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005624:	ec53 2b10 	vmov	r2, r3, d0
 8005628:	f7fa fe38 	bl	800029c <__adddf3>
 800562c:	4682      	mov	sl, r0
 800562e:	468b      	mov	fp, r1
 8005630:	e7de      	b.n	80055f0 <_strtod_l+0x8b8>
 8005632:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8005636:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800563a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800563e:	f04f 3aff 	mov.w	sl, #4294967295
 8005642:	e7d5      	b.n	80055f0 <_strtod_l+0x8b8>
 8005644:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005646:	ea13 0f0a 	tst.w	r3, sl
 800564a:	e7e1      	b.n	8005610 <_strtod_l+0x8d8>
 800564c:	f7ff fb53 	bl	8004cf6 <sulp>
 8005650:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005654:	ec53 2b10 	vmov	r2, r3, d0
 8005658:	f7fa fe1e 	bl	8000298 <__aeabi_dsub>
 800565c:	2200      	movs	r2, #0
 800565e:	2300      	movs	r3, #0
 8005660:	4682      	mov	sl, r0
 8005662:	468b      	mov	fp, r1
 8005664:	f7fb fa38 	bl	8000ad8 <__aeabi_dcmpeq>
 8005668:	2800      	cmp	r0, #0
 800566a:	d0c1      	beq.n	80055f0 <_strtod_l+0x8b8>
 800566c:	e619      	b.n	80052a2 <_strtod_l+0x56a>
 800566e:	4641      	mov	r1, r8
 8005670:	4620      	mov	r0, r4
 8005672:	f001 fc97 	bl	8006fa4 <__ratio>
 8005676:	ec57 6b10 	vmov	r6, r7, d0
 800567a:	2200      	movs	r2, #0
 800567c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005680:	4630      	mov	r0, r6
 8005682:	4639      	mov	r1, r7
 8005684:	f7fb fa3c 	bl	8000b00 <__aeabi_dcmple>
 8005688:	2800      	cmp	r0, #0
 800568a:	d06f      	beq.n	800576c <_strtod_l+0xa34>
 800568c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800568e:	2b00      	cmp	r3, #0
 8005690:	d17a      	bne.n	8005788 <_strtod_l+0xa50>
 8005692:	f1ba 0f00 	cmp.w	sl, #0
 8005696:	d158      	bne.n	800574a <_strtod_l+0xa12>
 8005698:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800569a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d15a      	bne.n	8005758 <_strtod_l+0xa20>
 80056a2:	4b64      	ldr	r3, [pc, #400]	@ (8005834 <_strtod_l+0xafc>)
 80056a4:	2200      	movs	r2, #0
 80056a6:	4630      	mov	r0, r6
 80056a8:	4639      	mov	r1, r7
 80056aa:	f7fb fa1f 	bl	8000aec <__aeabi_dcmplt>
 80056ae:	2800      	cmp	r0, #0
 80056b0:	d159      	bne.n	8005766 <_strtod_l+0xa2e>
 80056b2:	4630      	mov	r0, r6
 80056b4:	4639      	mov	r1, r7
 80056b6:	4b60      	ldr	r3, [pc, #384]	@ (8005838 <_strtod_l+0xb00>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	f7fa ffa5 	bl	8000608 <__aeabi_dmul>
 80056be:	4606      	mov	r6, r0
 80056c0:	460f      	mov	r7, r1
 80056c2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80056c6:	9606      	str	r6, [sp, #24]
 80056c8:	9307      	str	r3, [sp, #28]
 80056ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80056ce:	4d57      	ldr	r5, [pc, #348]	@ (800582c <_strtod_l+0xaf4>)
 80056d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80056d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056d6:	401d      	ands	r5, r3
 80056d8:	4b58      	ldr	r3, [pc, #352]	@ (800583c <_strtod_l+0xb04>)
 80056da:	429d      	cmp	r5, r3
 80056dc:	f040 80b2 	bne.w	8005844 <_strtod_l+0xb0c>
 80056e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056e2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80056e6:	ec4b ab10 	vmov	d0, sl, fp
 80056ea:	f001 fb93 	bl	8006e14 <__ulp>
 80056ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80056f2:	ec51 0b10 	vmov	r0, r1, d0
 80056f6:	f7fa ff87 	bl	8000608 <__aeabi_dmul>
 80056fa:	4652      	mov	r2, sl
 80056fc:	465b      	mov	r3, fp
 80056fe:	f7fa fdcd 	bl	800029c <__adddf3>
 8005702:	460b      	mov	r3, r1
 8005704:	4949      	ldr	r1, [pc, #292]	@ (800582c <_strtod_l+0xaf4>)
 8005706:	4a4e      	ldr	r2, [pc, #312]	@ (8005840 <_strtod_l+0xb08>)
 8005708:	4019      	ands	r1, r3
 800570a:	4291      	cmp	r1, r2
 800570c:	4682      	mov	sl, r0
 800570e:	d942      	bls.n	8005796 <_strtod_l+0xa5e>
 8005710:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005712:	4b47      	ldr	r3, [pc, #284]	@ (8005830 <_strtod_l+0xaf8>)
 8005714:	429a      	cmp	r2, r3
 8005716:	d103      	bne.n	8005720 <_strtod_l+0x9e8>
 8005718:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800571a:	3301      	adds	r3, #1
 800571c:	f43f ad2b 	beq.w	8005176 <_strtod_l+0x43e>
 8005720:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8005830 <_strtod_l+0xaf8>
 8005724:	f04f 3aff 	mov.w	sl, #4294967295
 8005728:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800572a:	9805      	ldr	r0, [sp, #20]
 800572c:	f001 f83e 	bl	80067ac <_Bfree>
 8005730:	9805      	ldr	r0, [sp, #20]
 8005732:	4649      	mov	r1, r9
 8005734:	f001 f83a 	bl	80067ac <_Bfree>
 8005738:	9805      	ldr	r0, [sp, #20]
 800573a:	4641      	mov	r1, r8
 800573c:	f001 f836 	bl	80067ac <_Bfree>
 8005740:	9805      	ldr	r0, [sp, #20]
 8005742:	4621      	mov	r1, r4
 8005744:	f001 f832 	bl	80067ac <_Bfree>
 8005748:	e618      	b.n	800537c <_strtod_l+0x644>
 800574a:	f1ba 0f01 	cmp.w	sl, #1
 800574e:	d103      	bne.n	8005758 <_strtod_l+0xa20>
 8005750:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005752:	2b00      	cmp	r3, #0
 8005754:	f43f ada5 	beq.w	80052a2 <_strtod_l+0x56a>
 8005758:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8005808 <_strtod_l+0xad0>
 800575c:	4f35      	ldr	r7, [pc, #212]	@ (8005834 <_strtod_l+0xafc>)
 800575e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005762:	2600      	movs	r6, #0
 8005764:	e7b1      	b.n	80056ca <_strtod_l+0x992>
 8005766:	4f34      	ldr	r7, [pc, #208]	@ (8005838 <_strtod_l+0xb00>)
 8005768:	2600      	movs	r6, #0
 800576a:	e7aa      	b.n	80056c2 <_strtod_l+0x98a>
 800576c:	4b32      	ldr	r3, [pc, #200]	@ (8005838 <_strtod_l+0xb00>)
 800576e:	4630      	mov	r0, r6
 8005770:	4639      	mov	r1, r7
 8005772:	2200      	movs	r2, #0
 8005774:	f7fa ff48 	bl	8000608 <__aeabi_dmul>
 8005778:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800577a:	4606      	mov	r6, r0
 800577c:	460f      	mov	r7, r1
 800577e:	2b00      	cmp	r3, #0
 8005780:	d09f      	beq.n	80056c2 <_strtod_l+0x98a>
 8005782:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8005786:	e7a0      	b.n	80056ca <_strtod_l+0x992>
 8005788:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8005810 <_strtod_l+0xad8>
 800578c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005790:	ec57 6b17 	vmov	r6, r7, d7
 8005794:	e799      	b.n	80056ca <_strtod_l+0x992>
 8005796:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800579a:	9b08      	ldr	r3, [sp, #32]
 800579c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1c1      	bne.n	8005728 <_strtod_l+0x9f0>
 80057a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80057a8:	0d1b      	lsrs	r3, r3, #20
 80057aa:	051b      	lsls	r3, r3, #20
 80057ac:	429d      	cmp	r5, r3
 80057ae:	d1bb      	bne.n	8005728 <_strtod_l+0x9f0>
 80057b0:	4630      	mov	r0, r6
 80057b2:	4639      	mov	r1, r7
 80057b4:	f7fb fa60 	bl	8000c78 <__aeabi_d2lz>
 80057b8:	f7fa fef8 	bl	80005ac <__aeabi_l2d>
 80057bc:	4602      	mov	r2, r0
 80057be:	460b      	mov	r3, r1
 80057c0:	4630      	mov	r0, r6
 80057c2:	4639      	mov	r1, r7
 80057c4:	f7fa fd68 	bl	8000298 <__aeabi_dsub>
 80057c8:	460b      	mov	r3, r1
 80057ca:	4602      	mov	r2, r0
 80057cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80057d0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80057d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80057d6:	ea46 060a 	orr.w	r6, r6, sl
 80057da:	431e      	orrs	r6, r3
 80057dc:	d06f      	beq.n	80058be <_strtod_l+0xb86>
 80057de:	a30e      	add	r3, pc, #56	@ (adr r3, 8005818 <_strtod_l+0xae0>)
 80057e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e4:	f7fb f982 	bl	8000aec <__aeabi_dcmplt>
 80057e8:	2800      	cmp	r0, #0
 80057ea:	f47f accf 	bne.w	800518c <_strtod_l+0x454>
 80057ee:	a30c      	add	r3, pc, #48	@ (adr r3, 8005820 <_strtod_l+0xae8>)
 80057f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057f8:	f7fb f996 	bl	8000b28 <__aeabi_dcmpgt>
 80057fc:	2800      	cmp	r0, #0
 80057fe:	d093      	beq.n	8005728 <_strtod_l+0x9f0>
 8005800:	e4c4      	b.n	800518c <_strtod_l+0x454>
 8005802:	bf00      	nop
 8005804:	f3af 8000 	nop.w
 8005808:	00000000 	.word	0x00000000
 800580c:	bff00000 	.word	0xbff00000
 8005810:	00000000 	.word	0x00000000
 8005814:	3ff00000 	.word	0x3ff00000
 8005818:	94a03595 	.word	0x94a03595
 800581c:	3fdfffff 	.word	0x3fdfffff
 8005820:	35afe535 	.word	0x35afe535
 8005824:	3fe00000 	.word	0x3fe00000
 8005828:	000fffff 	.word	0x000fffff
 800582c:	7ff00000 	.word	0x7ff00000
 8005830:	7fefffff 	.word	0x7fefffff
 8005834:	3ff00000 	.word	0x3ff00000
 8005838:	3fe00000 	.word	0x3fe00000
 800583c:	7fe00000 	.word	0x7fe00000
 8005840:	7c9fffff 	.word	0x7c9fffff
 8005844:	9b08      	ldr	r3, [sp, #32]
 8005846:	b323      	cbz	r3, 8005892 <_strtod_l+0xb5a>
 8005848:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800584c:	d821      	bhi.n	8005892 <_strtod_l+0xb5a>
 800584e:	a328      	add	r3, pc, #160	@ (adr r3, 80058f0 <_strtod_l+0xbb8>)
 8005850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005854:	4630      	mov	r0, r6
 8005856:	4639      	mov	r1, r7
 8005858:	f7fb f952 	bl	8000b00 <__aeabi_dcmple>
 800585c:	b1a0      	cbz	r0, 8005888 <_strtod_l+0xb50>
 800585e:	4639      	mov	r1, r7
 8005860:	4630      	mov	r0, r6
 8005862:	f7fb f981 	bl	8000b68 <__aeabi_d2uiz>
 8005866:	2801      	cmp	r0, #1
 8005868:	bf38      	it	cc
 800586a:	2001      	movcc	r0, #1
 800586c:	f7fa fe52 	bl	8000514 <__aeabi_ui2d>
 8005870:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005872:	4606      	mov	r6, r0
 8005874:	460f      	mov	r7, r1
 8005876:	b9fb      	cbnz	r3, 80058b8 <_strtod_l+0xb80>
 8005878:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800587c:	9014      	str	r0, [sp, #80]	@ 0x50
 800587e:	9315      	str	r3, [sp, #84]	@ 0x54
 8005880:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8005884:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005888:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800588a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800588e:	1b5b      	subs	r3, r3, r5
 8005890:	9311      	str	r3, [sp, #68]	@ 0x44
 8005892:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005896:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800589a:	f001 fabb 	bl	8006e14 <__ulp>
 800589e:	4650      	mov	r0, sl
 80058a0:	ec53 2b10 	vmov	r2, r3, d0
 80058a4:	4659      	mov	r1, fp
 80058a6:	f7fa feaf 	bl	8000608 <__aeabi_dmul>
 80058aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80058ae:	f7fa fcf5 	bl	800029c <__adddf3>
 80058b2:	4682      	mov	sl, r0
 80058b4:	468b      	mov	fp, r1
 80058b6:	e770      	b.n	800579a <_strtod_l+0xa62>
 80058b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80058bc:	e7e0      	b.n	8005880 <_strtod_l+0xb48>
 80058be:	a30e      	add	r3, pc, #56	@ (adr r3, 80058f8 <_strtod_l+0xbc0>)
 80058c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c4:	f7fb f912 	bl	8000aec <__aeabi_dcmplt>
 80058c8:	e798      	b.n	80057fc <_strtod_l+0xac4>
 80058ca:	2300      	movs	r3, #0
 80058cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80058d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80058d2:	6013      	str	r3, [r2, #0]
 80058d4:	f7ff ba6d 	b.w	8004db2 <_strtod_l+0x7a>
 80058d8:	2a65      	cmp	r2, #101	@ 0x65
 80058da:	f43f ab66 	beq.w	8004faa <_strtod_l+0x272>
 80058de:	2a45      	cmp	r2, #69	@ 0x45
 80058e0:	f43f ab63 	beq.w	8004faa <_strtod_l+0x272>
 80058e4:	2301      	movs	r3, #1
 80058e6:	f7ff bb9e 	b.w	8005026 <_strtod_l+0x2ee>
 80058ea:	bf00      	nop
 80058ec:	f3af 8000 	nop.w
 80058f0:	ffc00000 	.word	0xffc00000
 80058f4:	41dfffff 	.word	0x41dfffff
 80058f8:	94a03595 	.word	0x94a03595
 80058fc:	3fcfffff 	.word	0x3fcfffff

08005900 <strtod>:
 8005900:	460a      	mov	r2, r1
 8005902:	4601      	mov	r1, r0
 8005904:	4802      	ldr	r0, [pc, #8]	@ (8005910 <strtod+0x10>)
 8005906:	4b03      	ldr	r3, [pc, #12]	@ (8005914 <strtod+0x14>)
 8005908:	6800      	ldr	r0, [r0, #0]
 800590a:	f7ff ba15 	b.w	8004d38 <_strtod_l>
 800590e:	bf00      	nop
 8005910:	20000184 	.word	0x20000184
 8005914:	20000018 	.word	0x20000018

08005918 <_strtol_l.constprop.0>:
 8005918:	2b24      	cmp	r3, #36	@ 0x24
 800591a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800591e:	4686      	mov	lr, r0
 8005920:	4690      	mov	r8, r2
 8005922:	d801      	bhi.n	8005928 <_strtol_l.constprop.0+0x10>
 8005924:	2b01      	cmp	r3, #1
 8005926:	d106      	bne.n	8005936 <_strtol_l.constprop.0+0x1e>
 8005928:	f000 fa52 	bl	8005dd0 <__errno>
 800592c:	2316      	movs	r3, #22
 800592e:	6003      	str	r3, [r0, #0]
 8005930:	2000      	movs	r0, #0
 8005932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005936:	4834      	ldr	r0, [pc, #208]	@ (8005a08 <_strtol_l.constprop.0+0xf0>)
 8005938:	460d      	mov	r5, r1
 800593a:	462a      	mov	r2, r5
 800593c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005940:	5d06      	ldrb	r6, [r0, r4]
 8005942:	f016 0608 	ands.w	r6, r6, #8
 8005946:	d1f8      	bne.n	800593a <_strtol_l.constprop.0+0x22>
 8005948:	2c2d      	cmp	r4, #45	@ 0x2d
 800594a:	d12d      	bne.n	80059a8 <_strtol_l.constprop.0+0x90>
 800594c:	782c      	ldrb	r4, [r5, #0]
 800594e:	2601      	movs	r6, #1
 8005950:	1c95      	adds	r5, r2, #2
 8005952:	f033 0210 	bics.w	r2, r3, #16
 8005956:	d109      	bne.n	800596c <_strtol_l.constprop.0+0x54>
 8005958:	2c30      	cmp	r4, #48	@ 0x30
 800595a:	d12a      	bne.n	80059b2 <_strtol_l.constprop.0+0x9a>
 800595c:	782a      	ldrb	r2, [r5, #0]
 800595e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005962:	2a58      	cmp	r2, #88	@ 0x58
 8005964:	d125      	bne.n	80059b2 <_strtol_l.constprop.0+0x9a>
 8005966:	786c      	ldrb	r4, [r5, #1]
 8005968:	2310      	movs	r3, #16
 800596a:	3502      	adds	r5, #2
 800596c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005970:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005974:	2200      	movs	r2, #0
 8005976:	fbbc f9f3 	udiv	r9, ip, r3
 800597a:	4610      	mov	r0, r2
 800597c:	fb03 ca19 	mls	sl, r3, r9, ip
 8005980:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005984:	2f09      	cmp	r7, #9
 8005986:	d81b      	bhi.n	80059c0 <_strtol_l.constprop.0+0xa8>
 8005988:	463c      	mov	r4, r7
 800598a:	42a3      	cmp	r3, r4
 800598c:	dd27      	ble.n	80059de <_strtol_l.constprop.0+0xc6>
 800598e:	1c57      	adds	r7, r2, #1
 8005990:	d007      	beq.n	80059a2 <_strtol_l.constprop.0+0x8a>
 8005992:	4581      	cmp	r9, r0
 8005994:	d320      	bcc.n	80059d8 <_strtol_l.constprop.0+0xc0>
 8005996:	d101      	bne.n	800599c <_strtol_l.constprop.0+0x84>
 8005998:	45a2      	cmp	sl, r4
 800599a:	db1d      	blt.n	80059d8 <_strtol_l.constprop.0+0xc0>
 800599c:	fb00 4003 	mla	r0, r0, r3, r4
 80059a0:	2201      	movs	r2, #1
 80059a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80059a6:	e7eb      	b.n	8005980 <_strtol_l.constprop.0+0x68>
 80059a8:	2c2b      	cmp	r4, #43	@ 0x2b
 80059aa:	bf04      	itt	eq
 80059ac:	782c      	ldrbeq	r4, [r5, #0]
 80059ae:	1c95      	addeq	r5, r2, #2
 80059b0:	e7cf      	b.n	8005952 <_strtol_l.constprop.0+0x3a>
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d1da      	bne.n	800596c <_strtol_l.constprop.0+0x54>
 80059b6:	2c30      	cmp	r4, #48	@ 0x30
 80059b8:	bf0c      	ite	eq
 80059ba:	2308      	moveq	r3, #8
 80059bc:	230a      	movne	r3, #10
 80059be:	e7d5      	b.n	800596c <_strtol_l.constprop.0+0x54>
 80059c0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80059c4:	2f19      	cmp	r7, #25
 80059c6:	d801      	bhi.n	80059cc <_strtol_l.constprop.0+0xb4>
 80059c8:	3c37      	subs	r4, #55	@ 0x37
 80059ca:	e7de      	b.n	800598a <_strtol_l.constprop.0+0x72>
 80059cc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80059d0:	2f19      	cmp	r7, #25
 80059d2:	d804      	bhi.n	80059de <_strtol_l.constprop.0+0xc6>
 80059d4:	3c57      	subs	r4, #87	@ 0x57
 80059d6:	e7d8      	b.n	800598a <_strtol_l.constprop.0+0x72>
 80059d8:	f04f 32ff 	mov.w	r2, #4294967295
 80059dc:	e7e1      	b.n	80059a2 <_strtol_l.constprop.0+0x8a>
 80059de:	1c53      	adds	r3, r2, #1
 80059e0:	d108      	bne.n	80059f4 <_strtol_l.constprop.0+0xdc>
 80059e2:	2322      	movs	r3, #34	@ 0x22
 80059e4:	f8ce 3000 	str.w	r3, [lr]
 80059e8:	4660      	mov	r0, ip
 80059ea:	f1b8 0f00 	cmp.w	r8, #0
 80059ee:	d0a0      	beq.n	8005932 <_strtol_l.constprop.0+0x1a>
 80059f0:	1e69      	subs	r1, r5, #1
 80059f2:	e006      	b.n	8005a02 <_strtol_l.constprop.0+0xea>
 80059f4:	b106      	cbz	r6, 80059f8 <_strtol_l.constprop.0+0xe0>
 80059f6:	4240      	negs	r0, r0
 80059f8:	f1b8 0f00 	cmp.w	r8, #0
 80059fc:	d099      	beq.n	8005932 <_strtol_l.constprop.0+0x1a>
 80059fe:	2a00      	cmp	r2, #0
 8005a00:	d1f6      	bne.n	80059f0 <_strtol_l.constprop.0+0xd8>
 8005a02:	f8c8 1000 	str.w	r1, [r8]
 8005a06:	e794      	b.n	8005932 <_strtol_l.constprop.0+0x1a>
 8005a08:	08007de9 	.word	0x08007de9

08005a0c <strtol>:
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	460a      	mov	r2, r1
 8005a10:	4601      	mov	r1, r0
 8005a12:	4802      	ldr	r0, [pc, #8]	@ (8005a1c <strtol+0x10>)
 8005a14:	6800      	ldr	r0, [r0, #0]
 8005a16:	f7ff bf7f 	b.w	8005918 <_strtol_l.constprop.0>
 8005a1a:	bf00      	nop
 8005a1c:	20000184 	.word	0x20000184

08005a20 <std>:
 8005a20:	2300      	movs	r3, #0
 8005a22:	b510      	push	{r4, lr}
 8005a24:	4604      	mov	r4, r0
 8005a26:	e9c0 3300 	strd	r3, r3, [r0]
 8005a2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a2e:	6083      	str	r3, [r0, #8]
 8005a30:	8181      	strh	r1, [r0, #12]
 8005a32:	6643      	str	r3, [r0, #100]	@ 0x64
 8005a34:	81c2      	strh	r2, [r0, #14]
 8005a36:	6183      	str	r3, [r0, #24]
 8005a38:	4619      	mov	r1, r3
 8005a3a:	2208      	movs	r2, #8
 8005a3c:	305c      	adds	r0, #92	@ 0x5c
 8005a3e:	f000 f8f4 	bl	8005c2a <memset>
 8005a42:	4b0d      	ldr	r3, [pc, #52]	@ (8005a78 <std+0x58>)
 8005a44:	6263      	str	r3, [r4, #36]	@ 0x24
 8005a46:	4b0d      	ldr	r3, [pc, #52]	@ (8005a7c <std+0x5c>)
 8005a48:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a80 <std+0x60>)
 8005a4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a84 <std+0x64>)
 8005a50:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a52:	4b0d      	ldr	r3, [pc, #52]	@ (8005a88 <std+0x68>)
 8005a54:	6224      	str	r4, [r4, #32]
 8005a56:	429c      	cmp	r4, r3
 8005a58:	d006      	beq.n	8005a68 <std+0x48>
 8005a5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005a5e:	4294      	cmp	r4, r2
 8005a60:	d002      	beq.n	8005a68 <std+0x48>
 8005a62:	33d0      	adds	r3, #208	@ 0xd0
 8005a64:	429c      	cmp	r4, r3
 8005a66:	d105      	bne.n	8005a74 <std+0x54>
 8005a68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a70:	f000 b9d8 	b.w	8005e24 <__retarget_lock_init_recursive>
 8005a74:	bd10      	pop	{r4, pc}
 8005a76:	bf00      	nop
 8005a78:	08005ba5 	.word	0x08005ba5
 8005a7c:	08005bc7 	.word	0x08005bc7
 8005a80:	08005bff 	.word	0x08005bff
 8005a84:	08005c23 	.word	0x08005c23
 8005a88:	20000438 	.word	0x20000438

08005a8c <stdio_exit_handler>:
 8005a8c:	4a02      	ldr	r2, [pc, #8]	@ (8005a98 <stdio_exit_handler+0xc>)
 8005a8e:	4903      	ldr	r1, [pc, #12]	@ (8005a9c <stdio_exit_handler+0x10>)
 8005a90:	4803      	ldr	r0, [pc, #12]	@ (8005aa0 <stdio_exit_handler+0x14>)
 8005a92:	f000 b869 	b.w	8005b68 <_fwalk_sglue>
 8005a96:	bf00      	nop
 8005a98:	2000000c 	.word	0x2000000c
 8005a9c:	080071b5 	.word	0x080071b5
 8005aa0:	20000188 	.word	0x20000188

08005aa4 <cleanup_stdio>:
 8005aa4:	6841      	ldr	r1, [r0, #4]
 8005aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8005ad8 <cleanup_stdio+0x34>)
 8005aa8:	4299      	cmp	r1, r3
 8005aaa:	b510      	push	{r4, lr}
 8005aac:	4604      	mov	r4, r0
 8005aae:	d001      	beq.n	8005ab4 <cleanup_stdio+0x10>
 8005ab0:	f001 fb80 	bl	80071b4 <_fflush_r>
 8005ab4:	68a1      	ldr	r1, [r4, #8]
 8005ab6:	4b09      	ldr	r3, [pc, #36]	@ (8005adc <cleanup_stdio+0x38>)
 8005ab8:	4299      	cmp	r1, r3
 8005aba:	d002      	beq.n	8005ac2 <cleanup_stdio+0x1e>
 8005abc:	4620      	mov	r0, r4
 8005abe:	f001 fb79 	bl	80071b4 <_fflush_r>
 8005ac2:	68e1      	ldr	r1, [r4, #12]
 8005ac4:	4b06      	ldr	r3, [pc, #24]	@ (8005ae0 <cleanup_stdio+0x3c>)
 8005ac6:	4299      	cmp	r1, r3
 8005ac8:	d004      	beq.n	8005ad4 <cleanup_stdio+0x30>
 8005aca:	4620      	mov	r0, r4
 8005acc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ad0:	f001 bb70 	b.w	80071b4 <_fflush_r>
 8005ad4:	bd10      	pop	{r4, pc}
 8005ad6:	bf00      	nop
 8005ad8:	20000438 	.word	0x20000438
 8005adc:	200004a0 	.word	0x200004a0
 8005ae0:	20000508 	.word	0x20000508

08005ae4 <global_stdio_init.part.0>:
 8005ae4:	b510      	push	{r4, lr}
 8005ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8005b14 <global_stdio_init.part.0+0x30>)
 8005ae8:	4c0b      	ldr	r4, [pc, #44]	@ (8005b18 <global_stdio_init.part.0+0x34>)
 8005aea:	4a0c      	ldr	r2, [pc, #48]	@ (8005b1c <global_stdio_init.part.0+0x38>)
 8005aec:	601a      	str	r2, [r3, #0]
 8005aee:	4620      	mov	r0, r4
 8005af0:	2200      	movs	r2, #0
 8005af2:	2104      	movs	r1, #4
 8005af4:	f7ff ff94 	bl	8005a20 <std>
 8005af8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005afc:	2201      	movs	r2, #1
 8005afe:	2109      	movs	r1, #9
 8005b00:	f7ff ff8e 	bl	8005a20 <std>
 8005b04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005b08:	2202      	movs	r2, #2
 8005b0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b0e:	2112      	movs	r1, #18
 8005b10:	f7ff bf86 	b.w	8005a20 <std>
 8005b14:	20000570 	.word	0x20000570
 8005b18:	20000438 	.word	0x20000438
 8005b1c:	08005a8d 	.word	0x08005a8d

08005b20 <__sfp_lock_acquire>:
 8005b20:	4801      	ldr	r0, [pc, #4]	@ (8005b28 <__sfp_lock_acquire+0x8>)
 8005b22:	f000 b980 	b.w	8005e26 <__retarget_lock_acquire_recursive>
 8005b26:	bf00      	nop
 8005b28:	20000579 	.word	0x20000579

08005b2c <__sfp_lock_release>:
 8005b2c:	4801      	ldr	r0, [pc, #4]	@ (8005b34 <__sfp_lock_release+0x8>)
 8005b2e:	f000 b97b 	b.w	8005e28 <__retarget_lock_release_recursive>
 8005b32:	bf00      	nop
 8005b34:	20000579 	.word	0x20000579

08005b38 <__sinit>:
 8005b38:	b510      	push	{r4, lr}
 8005b3a:	4604      	mov	r4, r0
 8005b3c:	f7ff fff0 	bl	8005b20 <__sfp_lock_acquire>
 8005b40:	6a23      	ldr	r3, [r4, #32]
 8005b42:	b11b      	cbz	r3, 8005b4c <__sinit+0x14>
 8005b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b48:	f7ff bff0 	b.w	8005b2c <__sfp_lock_release>
 8005b4c:	4b04      	ldr	r3, [pc, #16]	@ (8005b60 <__sinit+0x28>)
 8005b4e:	6223      	str	r3, [r4, #32]
 8005b50:	4b04      	ldr	r3, [pc, #16]	@ (8005b64 <__sinit+0x2c>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d1f5      	bne.n	8005b44 <__sinit+0xc>
 8005b58:	f7ff ffc4 	bl	8005ae4 <global_stdio_init.part.0>
 8005b5c:	e7f2      	b.n	8005b44 <__sinit+0xc>
 8005b5e:	bf00      	nop
 8005b60:	08005aa5 	.word	0x08005aa5
 8005b64:	20000570 	.word	0x20000570

08005b68 <_fwalk_sglue>:
 8005b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b6c:	4607      	mov	r7, r0
 8005b6e:	4688      	mov	r8, r1
 8005b70:	4614      	mov	r4, r2
 8005b72:	2600      	movs	r6, #0
 8005b74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b78:	f1b9 0901 	subs.w	r9, r9, #1
 8005b7c:	d505      	bpl.n	8005b8a <_fwalk_sglue+0x22>
 8005b7e:	6824      	ldr	r4, [r4, #0]
 8005b80:	2c00      	cmp	r4, #0
 8005b82:	d1f7      	bne.n	8005b74 <_fwalk_sglue+0xc>
 8005b84:	4630      	mov	r0, r6
 8005b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b8a:	89ab      	ldrh	r3, [r5, #12]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d907      	bls.n	8005ba0 <_fwalk_sglue+0x38>
 8005b90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b94:	3301      	adds	r3, #1
 8005b96:	d003      	beq.n	8005ba0 <_fwalk_sglue+0x38>
 8005b98:	4629      	mov	r1, r5
 8005b9a:	4638      	mov	r0, r7
 8005b9c:	47c0      	blx	r8
 8005b9e:	4306      	orrs	r6, r0
 8005ba0:	3568      	adds	r5, #104	@ 0x68
 8005ba2:	e7e9      	b.n	8005b78 <_fwalk_sglue+0x10>

08005ba4 <__sread>:
 8005ba4:	b510      	push	{r4, lr}
 8005ba6:	460c      	mov	r4, r1
 8005ba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bac:	f000 f8ec 	bl	8005d88 <_read_r>
 8005bb0:	2800      	cmp	r0, #0
 8005bb2:	bfab      	itete	ge
 8005bb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005bb6:	89a3      	ldrhlt	r3, [r4, #12]
 8005bb8:	181b      	addge	r3, r3, r0
 8005bba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005bbe:	bfac      	ite	ge
 8005bc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005bc2:	81a3      	strhlt	r3, [r4, #12]
 8005bc4:	bd10      	pop	{r4, pc}

08005bc6 <__swrite>:
 8005bc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bca:	461f      	mov	r7, r3
 8005bcc:	898b      	ldrh	r3, [r1, #12]
 8005bce:	05db      	lsls	r3, r3, #23
 8005bd0:	4605      	mov	r5, r0
 8005bd2:	460c      	mov	r4, r1
 8005bd4:	4616      	mov	r6, r2
 8005bd6:	d505      	bpl.n	8005be4 <__swrite+0x1e>
 8005bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bdc:	2302      	movs	r3, #2
 8005bde:	2200      	movs	r2, #0
 8005be0:	f000 f8c0 	bl	8005d64 <_lseek_r>
 8005be4:	89a3      	ldrh	r3, [r4, #12]
 8005be6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005bee:	81a3      	strh	r3, [r4, #12]
 8005bf0:	4632      	mov	r2, r6
 8005bf2:	463b      	mov	r3, r7
 8005bf4:	4628      	mov	r0, r5
 8005bf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bfa:	f000 b8d7 	b.w	8005dac <_write_r>

08005bfe <__sseek>:
 8005bfe:	b510      	push	{r4, lr}
 8005c00:	460c      	mov	r4, r1
 8005c02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c06:	f000 f8ad 	bl	8005d64 <_lseek_r>
 8005c0a:	1c43      	adds	r3, r0, #1
 8005c0c:	89a3      	ldrh	r3, [r4, #12]
 8005c0e:	bf15      	itete	ne
 8005c10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005c12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005c16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005c1a:	81a3      	strheq	r3, [r4, #12]
 8005c1c:	bf18      	it	ne
 8005c1e:	81a3      	strhne	r3, [r4, #12]
 8005c20:	bd10      	pop	{r4, pc}

08005c22 <__sclose>:
 8005c22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c26:	f000 b88d 	b.w	8005d44 <_close_r>

08005c2a <memset>:
 8005c2a:	4402      	add	r2, r0
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d100      	bne.n	8005c34 <memset+0xa>
 8005c32:	4770      	bx	lr
 8005c34:	f803 1b01 	strb.w	r1, [r3], #1
 8005c38:	e7f9      	b.n	8005c2e <memset+0x4>

08005c3a <strncmp>:
 8005c3a:	b510      	push	{r4, lr}
 8005c3c:	b16a      	cbz	r2, 8005c5a <strncmp+0x20>
 8005c3e:	3901      	subs	r1, #1
 8005c40:	1884      	adds	r4, r0, r2
 8005c42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c46:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d103      	bne.n	8005c56 <strncmp+0x1c>
 8005c4e:	42a0      	cmp	r0, r4
 8005c50:	d001      	beq.n	8005c56 <strncmp+0x1c>
 8005c52:	2a00      	cmp	r2, #0
 8005c54:	d1f5      	bne.n	8005c42 <strncmp+0x8>
 8005c56:	1ad0      	subs	r0, r2, r3
 8005c58:	bd10      	pop	{r4, pc}
 8005c5a:	4610      	mov	r0, r2
 8005c5c:	e7fc      	b.n	8005c58 <strncmp+0x1e>
	...

08005c60 <strtok>:
 8005c60:	4b16      	ldr	r3, [pc, #88]	@ (8005cbc <strtok+0x5c>)
 8005c62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c66:	681f      	ldr	r7, [r3, #0]
 8005c68:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8005c6a:	4605      	mov	r5, r0
 8005c6c:	460e      	mov	r6, r1
 8005c6e:	b9ec      	cbnz	r4, 8005cac <strtok+0x4c>
 8005c70:	2050      	movs	r0, #80	@ 0x50
 8005c72:	f000 fc93 	bl	800659c <malloc>
 8005c76:	4602      	mov	r2, r0
 8005c78:	6478      	str	r0, [r7, #68]	@ 0x44
 8005c7a:	b920      	cbnz	r0, 8005c86 <strtok+0x26>
 8005c7c:	4b10      	ldr	r3, [pc, #64]	@ (8005cc0 <strtok+0x60>)
 8005c7e:	4811      	ldr	r0, [pc, #68]	@ (8005cc4 <strtok+0x64>)
 8005c80:	215b      	movs	r1, #91	@ 0x5b
 8005c82:	f000 f8e9 	bl	8005e58 <__assert_func>
 8005c86:	e9c0 4400 	strd	r4, r4, [r0]
 8005c8a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005c8e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005c92:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8005c96:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8005c9a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8005c9e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8005ca2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8005ca6:	6184      	str	r4, [r0, #24]
 8005ca8:	7704      	strb	r4, [r0, #28]
 8005caa:	6244      	str	r4, [r0, #36]	@ 0x24
 8005cac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cae:	4631      	mov	r1, r6
 8005cb0:	4628      	mov	r0, r5
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cb8:	f000 b806 	b.w	8005cc8 <__strtok_r>
 8005cbc:	20000184 	.word	0x20000184
 8005cc0:	08007ee9 	.word	0x08007ee9
 8005cc4:	08007f00 	.word	0x08007f00

08005cc8 <__strtok_r>:
 8005cc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cca:	4604      	mov	r4, r0
 8005ccc:	b908      	cbnz	r0, 8005cd2 <__strtok_r+0xa>
 8005cce:	6814      	ldr	r4, [r2, #0]
 8005cd0:	b144      	cbz	r4, 8005ce4 <__strtok_r+0x1c>
 8005cd2:	4620      	mov	r0, r4
 8005cd4:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005cd8:	460f      	mov	r7, r1
 8005cda:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005cde:	b91e      	cbnz	r6, 8005ce8 <__strtok_r+0x20>
 8005ce0:	b965      	cbnz	r5, 8005cfc <__strtok_r+0x34>
 8005ce2:	6015      	str	r5, [r2, #0]
 8005ce4:	2000      	movs	r0, #0
 8005ce6:	e005      	b.n	8005cf4 <__strtok_r+0x2c>
 8005ce8:	42b5      	cmp	r5, r6
 8005cea:	d1f6      	bne.n	8005cda <__strtok_r+0x12>
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1f0      	bne.n	8005cd2 <__strtok_r+0xa>
 8005cf0:	6014      	str	r4, [r2, #0]
 8005cf2:	7003      	strb	r3, [r0, #0]
 8005cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cf6:	461c      	mov	r4, r3
 8005cf8:	e00c      	b.n	8005d14 <__strtok_r+0x4c>
 8005cfa:	b915      	cbnz	r5, 8005d02 <__strtok_r+0x3a>
 8005cfc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005d00:	460e      	mov	r6, r1
 8005d02:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005d06:	42ab      	cmp	r3, r5
 8005d08:	d1f7      	bne.n	8005cfa <__strtok_r+0x32>
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d0f3      	beq.n	8005cf6 <__strtok_r+0x2e>
 8005d0e:	2300      	movs	r3, #0
 8005d10:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005d14:	6014      	str	r4, [r2, #0]
 8005d16:	e7ed      	b.n	8005cf4 <__strtok_r+0x2c>

08005d18 <strstr>:
 8005d18:	780a      	ldrb	r2, [r1, #0]
 8005d1a:	b570      	push	{r4, r5, r6, lr}
 8005d1c:	b96a      	cbnz	r2, 8005d3a <strstr+0x22>
 8005d1e:	bd70      	pop	{r4, r5, r6, pc}
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d109      	bne.n	8005d38 <strstr+0x20>
 8005d24:	460c      	mov	r4, r1
 8005d26:	4605      	mov	r5, r0
 8005d28:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d0f6      	beq.n	8005d1e <strstr+0x6>
 8005d30:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005d34:	429e      	cmp	r6, r3
 8005d36:	d0f7      	beq.n	8005d28 <strstr+0x10>
 8005d38:	3001      	adds	r0, #1
 8005d3a:	7803      	ldrb	r3, [r0, #0]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1ef      	bne.n	8005d20 <strstr+0x8>
 8005d40:	4618      	mov	r0, r3
 8005d42:	e7ec      	b.n	8005d1e <strstr+0x6>

08005d44 <_close_r>:
 8005d44:	b538      	push	{r3, r4, r5, lr}
 8005d46:	4d06      	ldr	r5, [pc, #24]	@ (8005d60 <_close_r+0x1c>)
 8005d48:	2300      	movs	r3, #0
 8005d4a:	4604      	mov	r4, r0
 8005d4c:	4608      	mov	r0, r1
 8005d4e:	602b      	str	r3, [r5, #0]
 8005d50:	f7fb ff2c 	bl	8001bac <_close>
 8005d54:	1c43      	adds	r3, r0, #1
 8005d56:	d102      	bne.n	8005d5e <_close_r+0x1a>
 8005d58:	682b      	ldr	r3, [r5, #0]
 8005d5a:	b103      	cbz	r3, 8005d5e <_close_r+0x1a>
 8005d5c:	6023      	str	r3, [r4, #0]
 8005d5e:	bd38      	pop	{r3, r4, r5, pc}
 8005d60:	20000574 	.word	0x20000574

08005d64 <_lseek_r>:
 8005d64:	b538      	push	{r3, r4, r5, lr}
 8005d66:	4d07      	ldr	r5, [pc, #28]	@ (8005d84 <_lseek_r+0x20>)
 8005d68:	4604      	mov	r4, r0
 8005d6a:	4608      	mov	r0, r1
 8005d6c:	4611      	mov	r1, r2
 8005d6e:	2200      	movs	r2, #0
 8005d70:	602a      	str	r2, [r5, #0]
 8005d72:	461a      	mov	r2, r3
 8005d74:	f7fb ff41 	bl	8001bfa <_lseek>
 8005d78:	1c43      	adds	r3, r0, #1
 8005d7a:	d102      	bne.n	8005d82 <_lseek_r+0x1e>
 8005d7c:	682b      	ldr	r3, [r5, #0]
 8005d7e:	b103      	cbz	r3, 8005d82 <_lseek_r+0x1e>
 8005d80:	6023      	str	r3, [r4, #0]
 8005d82:	bd38      	pop	{r3, r4, r5, pc}
 8005d84:	20000574 	.word	0x20000574

08005d88 <_read_r>:
 8005d88:	b538      	push	{r3, r4, r5, lr}
 8005d8a:	4d07      	ldr	r5, [pc, #28]	@ (8005da8 <_read_r+0x20>)
 8005d8c:	4604      	mov	r4, r0
 8005d8e:	4608      	mov	r0, r1
 8005d90:	4611      	mov	r1, r2
 8005d92:	2200      	movs	r2, #0
 8005d94:	602a      	str	r2, [r5, #0]
 8005d96:	461a      	mov	r2, r3
 8005d98:	f7fb fecf 	bl	8001b3a <_read>
 8005d9c:	1c43      	adds	r3, r0, #1
 8005d9e:	d102      	bne.n	8005da6 <_read_r+0x1e>
 8005da0:	682b      	ldr	r3, [r5, #0]
 8005da2:	b103      	cbz	r3, 8005da6 <_read_r+0x1e>
 8005da4:	6023      	str	r3, [r4, #0]
 8005da6:	bd38      	pop	{r3, r4, r5, pc}
 8005da8:	20000574 	.word	0x20000574

08005dac <_write_r>:
 8005dac:	b538      	push	{r3, r4, r5, lr}
 8005dae:	4d07      	ldr	r5, [pc, #28]	@ (8005dcc <_write_r+0x20>)
 8005db0:	4604      	mov	r4, r0
 8005db2:	4608      	mov	r0, r1
 8005db4:	4611      	mov	r1, r2
 8005db6:	2200      	movs	r2, #0
 8005db8:	602a      	str	r2, [r5, #0]
 8005dba:	461a      	mov	r2, r3
 8005dbc:	f7fb feda 	bl	8001b74 <_write>
 8005dc0:	1c43      	adds	r3, r0, #1
 8005dc2:	d102      	bne.n	8005dca <_write_r+0x1e>
 8005dc4:	682b      	ldr	r3, [r5, #0]
 8005dc6:	b103      	cbz	r3, 8005dca <_write_r+0x1e>
 8005dc8:	6023      	str	r3, [r4, #0]
 8005dca:	bd38      	pop	{r3, r4, r5, pc}
 8005dcc:	20000574 	.word	0x20000574

08005dd0 <__errno>:
 8005dd0:	4b01      	ldr	r3, [pc, #4]	@ (8005dd8 <__errno+0x8>)
 8005dd2:	6818      	ldr	r0, [r3, #0]
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	20000184 	.word	0x20000184

08005ddc <__libc_init_array>:
 8005ddc:	b570      	push	{r4, r5, r6, lr}
 8005dde:	4d0d      	ldr	r5, [pc, #52]	@ (8005e14 <__libc_init_array+0x38>)
 8005de0:	4c0d      	ldr	r4, [pc, #52]	@ (8005e18 <__libc_init_array+0x3c>)
 8005de2:	1b64      	subs	r4, r4, r5
 8005de4:	10a4      	asrs	r4, r4, #2
 8005de6:	2600      	movs	r6, #0
 8005de8:	42a6      	cmp	r6, r4
 8005dea:	d109      	bne.n	8005e00 <__libc_init_array+0x24>
 8005dec:	4d0b      	ldr	r5, [pc, #44]	@ (8005e1c <__libc_init_array+0x40>)
 8005dee:	4c0c      	ldr	r4, [pc, #48]	@ (8005e20 <__libc_init_array+0x44>)
 8005df0:	f001 ffa8 	bl	8007d44 <_init>
 8005df4:	1b64      	subs	r4, r4, r5
 8005df6:	10a4      	asrs	r4, r4, #2
 8005df8:	2600      	movs	r6, #0
 8005dfa:	42a6      	cmp	r6, r4
 8005dfc:	d105      	bne.n	8005e0a <__libc_init_array+0x2e>
 8005dfe:	bd70      	pop	{r4, r5, r6, pc}
 8005e00:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e04:	4798      	blx	r3
 8005e06:	3601      	adds	r6, #1
 8005e08:	e7ee      	b.n	8005de8 <__libc_init_array+0xc>
 8005e0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e0e:	4798      	blx	r3
 8005e10:	3601      	adds	r6, #1
 8005e12:	e7f2      	b.n	8005dfa <__libc_init_array+0x1e>
 8005e14:	080081b8 	.word	0x080081b8
 8005e18:	080081b8 	.word	0x080081b8
 8005e1c:	080081b8 	.word	0x080081b8
 8005e20:	080081bc 	.word	0x080081bc

08005e24 <__retarget_lock_init_recursive>:
 8005e24:	4770      	bx	lr

08005e26 <__retarget_lock_acquire_recursive>:
 8005e26:	4770      	bx	lr

08005e28 <__retarget_lock_release_recursive>:
 8005e28:	4770      	bx	lr

08005e2a <memcpy>:
 8005e2a:	440a      	add	r2, r1
 8005e2c:	4291      	cmp	r1, r2
 8005e2e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e32:	d100      	bne.n	8005e36 <memcpy+0xc>
 8005e34:	4770      	bx	lr
 8005e36:	b510      	push	{r4, lr}
 8005e38:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e40:	4291      	cmp	r1, r2
 8005e42:	d1f9      	bne.n	8005e38 <memcpy+0xe>
 8005e44:	bd10      	pop	{r4, pc}
	...

08005e48 <nan>:
 8005e48:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8005e50 <nan+0x8>
 8005e4c:	4770      	bx	lr
 8005e4e:	bf00      	nop
 8005e50:	00000000 	.word	0x00000000
 8005e54:	7ff80000 	.word	0x7ff80000

08005e58 <__assert_func>:
 8005e58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005e5a:	4614      	mov	r4, r2
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	4b09      	ldr	r3, [pc, #36]	@ (8005e84 <__assert_func+0x2c>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4605      	mov	r5, r0
 8005e64:	68d8      	ldr	r0, [r3, #12]
 8005e66:	b954      	cbnz	r4, 8005e7e <__assert_func+0x26>
 8005e68:	4b07      	ldr	r3, [pc, #28]	@ (8005e88 <__assert_func+0x30>)
 8005e6a:	461c      	mov	r4, r3
 8005e6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005e70:	9100      	str	r1, [sp, #0]
 8005e72:	462b      	mov	r3, r5
 8005e74:	4905      	ldr	r1, [pc, #20]	@ (8005e8c <__assert_func+0x34>)
 8005e76:	f001 f9c5 	bl	8007204 <fiprintf>
 8005e7a:	f001 f9e5 	bl	8007248 <abort>
 8005e7e:	4b04      	ldr	r3, [pc, #16]	@ (8005e90 <__assert_func+0x38>)
 8005e80:	e7f4      	b.n	8005e6c <__assert_func+0x14>
 8005e82:	bf00      	nop
 8005e84:	20000184 	.word	0x20000184
 8005e88:	08007f9d 	.word	0x08007f9d
 8005e8c:	08007f6f 	.word	0x08007f6f
 8005e90:	08007f62 	.word	0x08007f62

08005e94 <_free_r>:
 8005e94:	b538      	push	{r3, r4, r5, lr}
 8005e96:	4605      	mov	r5, r0
 8005e98:	2900      	cmp	r1, #0
 8005e9a:	d041      	beq.n	8005f20 <_free_r+0x8c>
 8005e9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ea0:	1f0c      	subs	r4, r1, #4
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	bfb8      	it	lt
 8005ea6:	18e4      	addlt	r4, r4, r3
 8005ea8:	f000 fc34 	bl	8006714 <__malloc_lock>
 8005eac:	4a1d      	ldr	r2, [pc, #116]	@ (8005f24 <_free_r+0x90>)
 8005eae:	6813      	ldr	r3, [r2, #0]
 8005eb0:	b933      	cbnz	r3, 8005ec0 <_free_r+0x2c>
 8005eb2:	6063      	str	r3, [r4, #4]
 8005eb4:	6014      	str	r4, [r2, #0]
 8005eb6:	4628      	mov	r0, r5
 8005eb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ebc:	f000 bc30 	b.w	8006720 <__malloc_unlock>
 8005ec0:	42a3      	cmp	r3, r4
 8005ec2:	d908      	bls.n	8005ed6 <_free_r+0x42>
 8005ec4:	6820      	ldr	r0, [r4, #0]
 8005ec6:	1821      	adds	r1, r4, r0
 8005ec8:	428b      	cmp	r3, r1
 8005eca:	bf01      	itttt	eq
 8005ecc:	6819      	ldreq	r1, [r3, #0]
 8005ece:	685b      	ldreq	r3, [r3, #4]
 8005ed0:	1809      	addeq	r1, r1, r0
 8005ed2:	6021      	streq	r1, [r4, #0]
 8005ed4:	e7ed      	b.n	8005eb2 <_free_r+0x1e>
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	b10b      	cbz	r3, 8005ee0 <_free_r+0x4c>
 8005edc:	42a3      	cmp	r3, r4
 8005ede:	d9fa      	bls.n	8005ed6 <_free_r+0x42>
 8005ee0:	6811      	ldr	r1, [r2, #0]
 8005ee2:	1850      	adds	r0, r2, r1
 8005ee4:	42a0      	cmp	r0, r4
 8005ee6:	d10b      	bne.n	8005f00 <_free_r+0x6c>
 8005ee8:	6820      	ldr	r0, [r4, #0]
 8005eea:	4401      	add	r1, r0
 8005eec:	1850      	adds	r0, r2, r1
 8005eee:	4283      	cmp	r3, r0
 8005ef0:	6011      	str	r1, [r2, #0]
 8005ef2:	d1e0      	bne.n	8005eb6 <_free_r+0x22>
 8005ef4:	6818      	ldr	r0, [r3, #0]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	6053      	str	r3, [r2, #4]
 8005efa:	4408      	add	r0, r1
 8005efc:	6010      	str	r0, [r2, #0]
 8005efe:	e7da      	b.n	8005eb6 <_free_r+0x22>
 8005f00:	d902      	bls.n	8005f08 <_free_r+0x74>
 8005f02:	230c      	movs	r3, #12
 8005f04:	602b      	str	r3, [r5, #0]
 8005f06:	e7d6      	b.n	8005eb6 <_free_r+0x22>
 8005f08:	6820      	ldr	r0, [r4, #0]
 8005f0a:	1821      	adds	r1, r4, r0
 8005f0c:	428b      	cmp	r3, r1
 8005f0e:	bf04      	itt	eq
 8005f10:	6819      	ldreq	r1, [r3, #0]
 8005f12:	685b      	ldreq	r3, [r3, #4]
 8005f14:	6063      	str	r3, [r4, #4]
 8005f16:	bf04      	itt	eq
 8005f18:	1809      	addeq	r1, r1, r0
 8005f1a:	6021      	streq	r1, [r4, #0]
 8005f1c:	6054      	str	r4, [r2, #4]
 8005f1e:	e7ca      	b.n	8005eb6 <_free_r+0x22>
 8005f20:	bd38      	pop	{r3, r4, r5, pc}
 8005f22:	bf00      	nop
 8005f24:	20000580 	.word	0x20000580

08005f28 <rshift>:
 8005f28:	6903      	ldr	r3, [r0, #16]
 8005f2a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005f2e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005f32:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005f36:	f100 0414 	add.w	r4, r0, #20
 8005f3a:	dd45      	ble.n	8005fc8 <rshift+0xa0>
 8005f3c:	f011 011f 	ands.w	r1, r1, #31
 8005f40:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005f44:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005f48:	d10c      	bne.n	8005f64 <rshift+0x3c>
 8005f4a:	f100 0710 	add.w	r7, r0, #16
 8005f4e:	4629      	mov	r1, r5
 8005f50:	42b1      	cmp	r1, r6
 8005f52:	d334      	bcc.n	8005fbe <rshift+0x96>
 8005f54:	1a9b      	subs	r3, r3, r2
 8005f56:	009b      	lsls	r3, r3, #2
 8005f58:	1eea      	subs	r2, r5, #3
 8005f5a:	4296      	cmp	r6, r2
 8005f5c:	bf38      	it	cc
 8005f5e:	2300      	movcc	r3, #0
 8005f60:	4423      	add	r3, r4
 8005f62:	e015      	b.n	8005f90 <rshift+0x68>
 8005f64:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005f68:	f1c1 0820 	rsb	r8, r1, #32
 8005f6c:	40cf      	lsrs	r7, r1
 8005f6e:	f105 0e04 	add.w	lr, r5, #4
 8005f72:	46a1      	mov	r9, r4
 8005f74:	4576      	cmp	r6, lr
 8005f76:	46f4      	mov	ip, lr
 8005f78:	d815      	bhi.n	8005fa6 <rshift+0x7e>
 8005f7a:	1a9a      	subs	r2, r3, r2
 8005f7c:	0092      	lsls	r2, r2, #2
 8005f7e:	3a04      	subs	r2, #4
 8005f80:	3501      	adds	r5, #1
 8005f82:	42ae      	cmp	r6, r5
 8005f84:	bf38      	it	cc
 8005f86:	2200      	movcc	r2, #0
 8005f88:	18a3      	adds	r3, r4, r2
 8005f8a:	50a7      	str	r7, [r4, r2]
 8005f8c:	b107      	cbz	r7, 8005f90 <rshift+0x68>
 8005f8e:	3304      	adds	r3, #4
 8005f90:	1b1a      	subs	r2, r3, r4
 8005f92:	42a3      	cmp	r3, r4
 8005f94:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005f98:	bf08      	it	eq
 8005f9a:	2300      	moveq	r3, #0
 8005f9c:	6102      	str	r2, [r0, #16]
 8005f9e:	bf08      	it	eq
 8005fa0:	6143      	streq	r3, [r0, #20]
 8005fa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005fa6:	f8dc c000 	ldr.w	ip, [ip]
 8005faa:	fa0c fc08 	lsl.w	ip, ip, r8
 8005fae:	ea4c 0707 	orr.w	r7, ip, r7
 8005fb2:	f849 7b04 	str.w	r7, [r9], #4
 8005fb6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005fba:	40cf      	lsrs	r7, r1
 8005fbc:	e7da      	b.n	8005f74 <rshift+0x4c>
 8005fbe:	f851 cb04 	ldr.w	ip, [r1], #4
 8005fc2:	f847 cf04 	str.w	ip, [r7, #4]!
 8005fc6:	e7c3      	b.n	8005f50 <rshift+0x28>
 8005fc8:	4623      	mov	r3, r4
 8005fca:	e7e1      	b.n	8005f90 <rshift+0x68>

08005fcc <__hexdig_fun>:
 8005fcc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8005fd0:	2b09      	cmp	r3, #9
 8005fd2:	d802      	bhi.n	8005fda <__hexdig_fun+0xe>
 8005fd4:	3820      	subs	r0, #32
 8005fd6:	b2c0      	uxtb	r0, r0
 8005fd8:	4770      	bx	lr
 8005fda:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8005fde:	2b05      	cmp	r3, #5
 8005fe0:	d801      	bhi.n	8005fe6 <__hexdig_fun+0x1a>
 8005fe2:	3847      	subs	r0, #71	@ 0x47
 8005fe4:	e7f7      	b.n	8005fd6 <__hexdig_fun+0xa>
 8005fe6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8005fea:	2b05      	cmp	r3, #5
 8005fec:	d801      	bhi.n	8005ff2 <__hexdig_fun+0x26>
 8005fee:	3827      	subs	r0, #39	@ 0x27
 8005ff0:	e7f1      	b.n	8005fd6 <__hexdig_fun+0xa>
 8005ff2:	2000      	movs	r0, #0
 8005ff4:	4770      	bx	lr
	...

08005ff8 <__gethex>:
 8005ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ffc:	b085      	sub	sp, #20
 8005ffe:	468a      	mov	sl, r1
 8006000:	9302      	str	r3, [sp, #8]
 8006002:	680b      	ldr	r3, [r1, #0]
 8006004:	9001      	str	r0, [sp, #4]
 8006006:	4690      	mov	r8, r2
 8006008:	1c9c      	adds	r4, r3, #2
 800600a:	46a1      	mov	r9, r4
 800600c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006010:	2830      	cmp	r0, #48	@ 0x30
 8006012:	d0fa      	beq.n	800600a <__gethex+0x12>
 8006014:	eba9 0303 	sub.w	r3, r9, r3
 8006018:	f1a3 0b02 	sub.w	fp, r3, #2
 800601c:	f7ff ffd6 	bl	8005fcc <__hexdig_fun>
 8006020:	4605      	mov	r5, r0
 8006022:	2800      	cmp	r0, #0
 8006024:	d168      	bne.n	80060f8 <__gethex+0x100>
 8006026:	49a0      	ldr	r1, [pc, #640]	@ (80062a8 <__gethex+0x2b0>)
 8006028:	2201      	movs	r2, #1
 800602a:	4648      	mov	r0, r9
 800602c:	f7ff fe05 	bl	8005c3a <strncmp>
 8006030:	4607      	mov	r7, r0
 8006032:	2800      	cmp	r0, #0
 8006034:	d167      	bne.n	8006106 <__gethex+0x10e>
 8006036:	f899 0001 	ldrb.w	r0, [r9, #1]
 800603a:	4626      	mov	r6, r4
 800603c:	f7ff ffc6 	bl	8005fcc <__hexdig_fun>
 8006040:	2800      	cmp	r0, #0
 8006042:	d062      	beq.n	800610a <__gethex+0x112>
 8006044:	4623      	mov	r3, r4
 8006046:	7818      	ldrb	r0, [r3, #0]
 8006048:	2830      	cmp	r0, #48	@ 0x30
 800604a:	4699      	mov	r9, r3
 800604c:	f103 0301 	add.w	r3, r3, #1
 8006050:	d0f9      	beq.n	8006046 <__gethex+0x4e>
 8006052:	f7ff ffbb 	bl	8005fcc <__hexdig_fun>
 8006056:	fab0 f580 	clz	r5, r0
 800605a:	096d      	lsrs	r5, r5, #5
 800605c:	f04f 0b01 	mov.w	fp, #1
 8006060:	464a      	mov	r2, r9
 8006062:	4616      	mov	r6, r2
 8006064:	3201      	adds	r2, #1
 8006066:	7830      	ldrb	r0, [r6, #0]
 8006068:	f7ff ffb0 	bl	8005fcc <__hexdig_fun>
 800606c:	2800      	cmp	r0, #0
 800606e:	d1f8      	bne.n	8006062 <__gethex+0x6a>
 8006070:	498d      	ldr	r1, [pc, #564]	@ (80062a8 <__gethex+0x2b0>)
 8006072:	2201      	movs	r2, #1
 8006074:	4630      	mov	r0, r6
 8006076:	f7ff fde0 	bl	8005c3a <strncmp>
 800607a:	2800      	cmp	r0, #0
 800607c:	d13f      	bne.n	80060fe <__gethex+0x106>
 800607e:	b944      	cbnz	r4, 8006092 <__gethex+0x9a>
 8006080:	1c74      	adds	r4, r6, #1
 8006082:	4622      	mov	r2, r4
 8006084:	4616      	mov	r6, r2
 8006086:	3201      	adds	r2, #1
 8006088:	7830      	ldrb	r0, [r6, #0]
 800608a:	f7ff ff9f 	bl	8005fcc <__hexdig_fun>
 800608e:	2800      	cmp	r0, #0
 8006090:	d1f8      	bne.n	8006084 <__gethex+0x8c>
 8006092:	1ba4      	subs	r4, r4, r6
 8006094:	00a7      	lsls	r7, r4, #2
 8006096:	7833      	ldrb	r3, [r6, #0]
 8006098:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800609c:	2b50      	cmp	r3, #80	@ 0x50
 800609e:	d13e      	bne.n	800611e <__gethex+0x126>
 80060a0:	7873      	ldrb	r3, [r6, #1]
 80060a2:	2b2b      	cmp	r3, #43	@ 0x2b
 80060a4:	d033      	beq.n	800610e <__gethex+0x116>
 80060a6:	2b2d      	cmp	r3, #45	@ 0x2d
 80060a8:	d034      	beq.n	8006114 <__gethex+0x11c>
 80060aa:	1c71      	adds	r1, r6, #1
 80060ac:	2400      	movs	r4, #0
 80060ae:	7808      	ldrb	r0, [r1, #0]
 80060b0:	f7ff ff8c 	bl	8005fcc <__hexdig_fun>
 80060b4:	1e43      	subs	r3, r0, #1
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	2b18      	cmp	r3, #24
 80060ba:	d830      	bhi.n	800611e <__gethex+0x126>
 80060bc:	f1a0 0210 	sub.w	r2, r0, #16
 80060c0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80060c4:	f7ff ff82 	bl	8005fcc <__hexdig_fun>
 80060c8:	f100 3cff 	add.w	ip, r0, #4294967295
 80060cc:	fa5f fc8c 	uxtb.w	ip, ip
 80060d0:	f1bc 0f18 	cmp.w	ip, #24
 80060d4:	f04f 030a 	mov.w	r3, #10
 80060d8:	d91e      	bls.n	8006118 <__gethex+0x120>
 80060da:	b104      	cbz	r4, 80060de <__gethex+0xe6>
 80060dc:	4252      	negs	r2, r2
 80060de:	4417      	add	r7, r2
 80060e0:	f8ca 1000 	str.w	r1, [sl]
 80060e4:	b1ed      	cbz	r5, 8006122 <__gethex+0x12a>
 80060e6:	f1bb 0f00 	cmp.w	fp, #0
 80060ea:	bf0c      	ite	eq
 80060ec:	2506      	moveq	r5, #6
 80060ee:	2500      	movne	r5, #0
 80060f0:	4628      	mov	r0, r5
 80060f2:	b005      	add	sp, #20
 80060f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060f8:	2500      	movs	r5, #0
 80060fa:	462c      	mov	r4, r5
 80060fc:	e7b0      	b.n	8006060 <__gethex+0x68>
 80060fe:	2c00      	cmp	r4, #0
 8006100:	d1c7      	bne.n	8006092 <__gethex+0x9a>
 8006102:	4627      	mov	r7, r4
 8006104:	e7c7      	b.n	8006096 <__gethex+0x9e>
 8006106:	464e      	mov	r6, r9
 8006108:	462f      	mov	r7, r5
 800610a:	2501      	movs	r5, #1
 800610c:	e7c3      	b.n	8006096 <__gethex+0x9e>
 800610e:	2400      	movs	r4, #0
 8006110:	1cb1      	adds	r1, r6, #2
 8006112:	e7cc      	b.n	80060ae <__gethex+0xb6>
 8006114:	2401      	movs	r4, #1
 8006116:	e7fb      	b.n	8006110 <__gethex+0x118>
 8006118:	fb03 0002 	mla	r0, r3, r2, r0
 800611c:	e7ce      	b.n	80060bc <__gethex+0xc4>
 800611e:	4631      	mov	r1, r6
 8006120:	e7de      	b.n	80060e0 <__gethex+0xe8>
 8006122:	eba6 0309 	sub.w	r3, r6, r9
 8006126:	3b01      	subs	r3, #1
 8006128:	4629      	mov	r1, r5
 800612a:	2b07      	cmp	r3, #7
 800612c:	dc0a      	bgt.n	8006144 <__gethex+0x14c>
 800612e:	9801      	ldr	r0, [sp, #4]
 8006130:	f000 fafc 	bl	800672c <_Balloc>
 8006134:	4604      	mov	r4, r0
 8006136:	b940      	cbnz	r0, 800614a <__gethex+0x152>
 8006138:	4b5c      	ldr	r3, [pc, #368]	@ (80062ac <__gethex+0x2b4>)
 800613a:	4602      	mov	r2, r0
 800613c:	21e4      	movs	r1, #228	@ 0xe4
 800613e:	485c      	ldr	r0, [pc, #368]	@ (80062b0 <__gethex+0x2b8>)
 8006140:	f7ff fe8a 	bl	8005e58 <__assert_func>
 8006144:	3101      	adds	r1, #1
 8006146:	105b      	asrs	r3, r3, #1
 8006148:	e7ef      	b.n	800612a <__gethex+0x132>
 800614a:	f100 0a14 	add.w	sl, r0, #20
 800614e:	2300      	movs	r3, #0
 8006150:	4655      	mov	r5, sl
 8006152:	469b      	mov	fp, r3
 8006154:	45b1      	cmp	r9, r6
 8006156:	d337      	bcc.n	80061c8 <__gethex+0x1d0>
 8006158:	f845 bb04 	str.w	fp, [r5], #4
 800615c:	eba5 050a 	sub.w	r5, r5, sl
 8006160:	10ad      	asrs	r5, r5, #2
 8006162:	6125      	str	r5, [r4, #16]
 8006164:	4658      	mov	r0, fp
 8006166:	f000 fbd3 	bl	8006910 <__hi0bits>
 800616a:	016d      	lsls	r5, r5, #5
 800616c:	f8d8 6000 	ldr.w	r6, [r8]
 8006170:	1a2d      	subs	r5, r5, r0
 8006172:	42b5      	cmp	r5, r6
 8006174:	dd54      	ble.n	8006220 <__gethex+0x228>
 8006176:	1bad      	subs	r5, r5, r6
 8006178:	4629      	mov	r1, r5
 800617a:	4620      	mov	r0, r4
 800617c:	f000 ff67 	bl	800704e <__any_on>
 8006180:	4681      	mov	r9, r0
 8006182:	b178      	cbz	r0, 80061a4 <__gethex+0x1ac>
 8006184:	1e6b      	subs	r3, r5, #1
 8006186:	1159      	asrs	r1, r3, #5
 8006188:	f003 021f 	and.w	r2, r3, #31
 800618c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006190:	f04f 0901 	mov.w	r9, #1
 8006194:	fa09 f202 	lsl.w	r2, r9, r2
 8006198:	420a      	tst	r2, r1
 800619a:	d003      	beq.n	80061a4 <__gethex+0x1ac>
 800619c:	454b      	cmp	r3, r9
 800619e:	dc36      	bgt.n	800620e <__gethex+0x216>
 80061a0:	f04f 0902 	mov.w	r9, #2
 80061a4:	4629      	mov	r1, r5
 80061a6:	4620      	mov	r0, r4
 80061a8:	f7ff febe 	bl	8005f28 <rshift>
 80061ac:	442f      	add	r7, r5
 80061ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80061b2:	42bb      	cmp	r3, r7
 80061b4:	da42      	bge.n	800623c <__gethex+0x244>
 80061b6:	9801      	ldr	r0, [sp, #4]
 80061b8:	4621      	mov	r1, r4
 80061ba:	f000 faf7 	bl	80067ac <_Bfree>
 80061be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80061c0:	2300      	movs	r3, #0
 80061c2:	6013      	str	r3, [r2, #0]
 80061c4:	25a3      	movs	r5, #163	@ 0xa3
 80061c6:	e793      	b.n	80060f0 <__gethex+0xf8>
 80061c8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80061cc:	2a2e      	cmp	r2, #46	@ 0x2e
 80061ce:	d012      	beq.n	80061f6 <__gethex+0x1fe>
 80061d0:	2b20      	cmp	r3, #32
 80061d2:	d104      	bne.n	80061de <__gethex+0x1e6>
 80061d4:	f845 bb04 	str.w	fp, [r5], #4
 80061d8:	f04f 0b00 	mov.w	fp, #0
 80061dc:	465b      	mov	r3, fp
 80061de:	7830      	ldrb	r0, [r6, #0]
 80061e0:	9303      	str	r3, [sp, #12]
 80061e2:	f7ff fef3 	bl	8005fcc <__hexdig_fun>
 80061e6:	9b03      	ldr	r3, [sp, #12]
 80061e8:	f000 000f 	and.w	r0, r0, #15
 80061ec:	4098      	lsls	r0, r3
 80061ee:	ea4b 0b00 	orr.w	fp, fp, r0
 80061f2:	3304      	adds	r3, #4
 80061f4:	e7ae      	b.n	8006154 <__gethex+0x15c>
 80061f6:	45b1      	cmp	r9, r6
 80061f8:	d8ea      	bhi.n	80061d0 <__gethex+0x1d8>
 80061fa:	492b      	ldr	r1, [pc, #172]	@ (80062a8 <__gethex+0x2b0>)
 80061fc:	9303      	str	r3, [sp, #12]
 80061fe:	2201      	movs	r2, #1
 8006200:	4630      	mov	r0, r6
 8006202:	f7ff fd1a 	bl	8005c3a <strncmp>
 8006206:	9b03      	ldr	r3, [sp, #12]
 8006208:	2800      	cmp	r0, #0
 800620a:	d1e1      	bne.n	80061d0 <__gethex+0x1d8>
 800620c:	e7a2      	b.n	8006154 <__gethex+0x15c>
 800620e:	1ea9      	subs	r1, r5, #2
 8006210:	4620      	mov	r0, r4
 8006212:	f000 ff1c 	bl	800704e <__any_on>
 8006216:	2800      	cmp	r0, #0
 8006218:	d0c2      	beq.n	80061a0 <__gethex+0x1a8>
 800621a:	f04f 0903 	mov.w	r9, #3
 800621e:	e7c1      	b.n	80061a4 <__gethex+0x1ac>
 8006220:	da09      	bge.n	8006236 <__gethex+0x23e>
 8006222:	1b75      	subs	r5, r6, r5
 8006224:	4621      	mov	r1, r4
 8006226:	9801      	ldr	r0, [sp, #4]
 8006228:	462a      	mov	r2, r5
 800622a:	f000 fcd7 	bl	8006bdc <__lshift>
 800622e:	1b7f      	subs	r7, r7, r5
 8006230:	4604      	mov	r4, r0
 8006232:	f100 0a14 	add.w	sl, r0, #20
 8006236:	f04f 0900 	mov.w	r9, #0
 800623a:	e7b8      	b.n	80061ae <__gethex+0x1b6>
 800623c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006240:	42bd      	cmp	r5, r7
 8006242:	dd6f      	ble.n	8006324 <__gethex+0x32c>
 8006244:	1bed      	subs	r5, r5, r7
 8006246:	42ae      	cmp	r6, r5
 8006248:	dc34      	bgt.n	80062b4 <__gethex+0x2bc>
 800624a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800624e:	2b02      	cmp	r3, #2
 8006250:	d022      	beq.n	8006298 <__gethex+0x2a0>
 8006252:	2b03      	cmp	r3, #3
 8006254:	d024      	beq.n	80062a0 <__gethex+0x2a8>
 8006256:	2b01      	cmp	r3, #1
 8006258:	d115      	bne.n	8006286 <__gethex+0x28e>
 800625a:	42ae      	cmp	r6, r5
 800625c:	d113      	bne.n	8006286 <__gethex+0x28e>
 800625e:	2e01      	cmp	r6, #1
 8006260:	d10b      	bne.n	800627a <__gethex+0x282>
 8006262:	9a02      	ldr	r2, [sp, #8]
 8006264:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006268:	6013      	str	r3, [r2, #0]
 800626a:	2301      	movs	r3, #1
 800626c:	6123      	str	r3, [r4, #16]
 800626e:	f8ca 3000 	str.w	r3, [sl]
 8006272:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006274:	2562      	movs	r5, #98	@ 0x62
 8006276:	601c      	str	r4, [r3, #0]
 8006278:	e73a      	b.n	80060f0 <__gethex+0xf8>
 800627a:	1e71      	subs	r1, r6, #1
 800627c:	4620      	mov	r0, r4
 800627e:	f000 fee6 	bl	800704e <__any_on>
 8006282:	2800      	cmp	r0, #0
 8006284:	d1ed      	bne.n	8006262 <__gethex+0x26a>
 8006286:	9801      	ldr	r0, [sp, #4]
 8006288:	4621      	mov	r1, r4
 800628a:	f000 fa8f 	bl	80067ac <_Bfree>
 800628e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006290:	2300      	movs	r3, #0
 8006292:	6013      	str	r3, [r2, #0]
 8006294:	2550      	movs	r5, #80	@ 0x50
 8006296:	e72b      	b.n	80060f0 <__gethex+0xf8>
 8006298:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1f3      	bne.n	8006286 <__gethex+0x28e>
 800629e:	e7e0      	b.n	8006262 <__gethex+0x26a>
 80062a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1dd      	bne.n	8006262 <__gethex+0x26a>
 80062a6:	e7ee      	b.n	8006286 <__gethex+0x28e>
 80062a8:	08007d88 	.word	0x08007d88
 80062ac:	08007f9e 	.word	0x08007f9e
 80062b0:	08007faf 	.word	0x08007faf
 80062b4:	1e6f      	subs	r7, r5, #1
 80062b6:	f1b9 0f00 	cmp.w	r9, #0
 80062ba:	d130      	bne.n	800631e <__gethex+0x326>
 80062bc:	b127      	cbz	r7, 80062c8 <__gethex+0x2d0>
 80062be:	4639      	mov	r1, r7
 80062c0:	4620      	mov	r0, r4
 80062c2:	f000 fec4 	bl	800704e <__any_on>
 80062c6:	4681      	mov	r9, r0
 80062c8:	117a      	asrs	r2, r7, #5
 80062ca:	2301      	movs	r3, #1
 80062cc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80062d0:	f007 071f 	and.w	r7, r7, #31
 80062d4:	40bb      	lsls	r3, r7
 80062d6:	4213      	tst	r3, r2
 80062d8:	4629      	mov	r1, r5
 80062da:	4620      	mov	r0, r4
 80062dc:	bf18      	it	ne
 80062de:	f049 0902 	orrne.w	r9, r9, #2
 80062e2:	f7ff fe21 	bl	8005f28 <rshift>
 80062e6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80062ea:	1b76      	subs	r6, r6, r5
 80062ec:	2502      	movs	r5, #2
 80062ee:	f1b9 0f00 	cmp.w	r9, #0
 80062f2:	d047      	beq.n	8006384 <__gethex+0x38c>
 80062f4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	d015      	beq.n	8006328 <__gethex+0x330>
 80062fc:	2b03      	cmp	r3, #3
 80062fe:	d017      	beq.n	8006330 <__gethex+0x338>
 8006300:	2b01      	cmp	r3, #1
 8006302:	d109      	bne.n	8006318 <__gethex+0x320>
 8006304:	f019 0f02 	tst.w	r9, #2
 8006308:	d006      	beq.n	8006318 <__gethex+0x320>
 800630a:	f8da 3000 	ldr.w	r3, [sl]
 800630e:	ea49 0903 	orr.w	r9, r9, r3
 8006312:	f019 0f01 	tst.w	r9, #1
 8006316:	d10e      	bne.n	8006336 <__gethex+0x33e>
 8006318:	f045 0510 	orr.w	r5, r5, #16
 800631c:	e032      	b.n	8006384 <__gethex+0x38c>
 800631e:	f04f 0901 	mov.w	r9, #1
 8006322:	e7d1      	b.n	80062c8 <__gethex+0x2d0>
 8006324:	2501      	movs	r5, #1
 8006326:	e7e2      	b.n	80062ee <__gethex+0x2f6>
 8006328:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800632a:	f1c3 0301 	rsb	r3, r3, #1
 800632e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006330:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006332:	2b00      	cmp	r3, #0
 8006334:	d0f0      	beq.n	8006318 <__gethex+0x320>
 8006336:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800633a:	f104 0314 	add.w	r3, r4, #20
 800633e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006342:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006346:	f04f 0c00 	mov.w	ip, #0
 800634a:	4618      	mov	r0, r3
 800634c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006350:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006354:	d01b      	beq.n	800638e <__gethex+0x396>
 8006356:	3201      	adds	r2, #1
 8006358:	6002      	str	r2, [r0, #0]
 800635a:	2d02      	cmp	r5, #2
 800635c:	f104 0314 	add.w	r3, r4, #20
 8006360:	d13c      	bne.n	80063dc <__gethex+0x3e4>
 8006362:	f8d8 2000 	ldr.w	r2, [r8]
 8006366:	3a01      	subs	r2, #1
 8006368:	42b2      	cmp	r2, r6
 800636a:	d109      	bne.n	8006380 <__gethex+0x388>
 800636c:	1171      	asrs	r1, r6, #5
 800636e:	2201      	movs	r2, #1
 8006370:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006374:	f006 061f 	and.w	r6, r6, #31
 8006378:	fa02 f606 	lsl.w	r6, r2, r6
 800637c:	421e      	tst	r6, r3
 800637e:	d13a      	bne.n	80063f6 <__gethex+0x3fe>
 8006380:	f045 0520 	orr.w	r5, r5, #32
 8006384:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006386:	601c      	str	r4, [r3, #0]
 8006388:	9b02      	ldr	r3, [sp, #8]
 800638a:	601f      	str	r7, [r3, #0]
 800638c:	e6b0      	b.n	80060f0 <__gethex+0xf8>
 800638e:	4299      	cmp	r1, r3
 8006390:	f843 cc04 	str.w	ip, [r3, #-4]
 8006394:	d8d9      	bhi.n	800634a <__gethex+0x352>
 8006396:	68a3      	ldr	r3, [r4, #8]
 8006398:	459b      	cmp	fp, r3
 800639a:	db17      	blt.n	80063cc <__gethex+0x3d4>
 800639c:	6861      	ldr	r1, [r4, #4]
 800639e:	9801      	ldr	r0, [sp, #4]
 80063a0:	3101      	adds	r1, #1
 80063a2:	f000 f9c3 	bl	800672c <_Balloc>
 80063a6:	4681      	mov	r9, r0
 80063a8:	b918      	cbnz	r0, 80063b2 <__gethex+0x3ba>
 80063aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006414 <__gethex+0x41c>)
 80063ac:	4602      	mov	r2, r0
 80063ae:	2184      	movs	r1, #132	@ 0x84
 80063b0:	e6c5      	b.n	800613e <__gethex+0x146>
 80063b2:	6922      	ldr	r2, [r4, #16]
 80063b4:	3202      	adds	r2, #2
 80063b6:	f104 010c 	add.w	r1, r4, #12
 80063ba:	0092      	lsls	r2, r2, #2
 80063bc:	300c      	adds	r0, #12
 80063be:	f7ff fd34 	bl	8005e2a <memcpy>
 80063c2:	4621      	mov	r1, r4
 80063c4:	9801      	ldr	r0, [sp, #4]
 80063c6:	f000 f9f1 	bl	80067ac <_Bfree>
 80063ca:	464c      	mov	r4, r9
 80063cc:	6923      	ldr	r3, [r4, #16]
 80063ce:	1c5a      	adds	r2, r3, #1
 80063d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80063d4:	6122      	str	r2, [r4, #16]
 80063d6:	2201      	movs	r2, #1
 80063d8:	615a      	str	r2, [r3, #20]
 80063da:	e7be      	b.n	800635a <__gethex+0x362>
 80063dc:	6922      	ldr	r2, [r4, #16]
 80063de:	455a      	cmp	r2, fp
 80063e0:	dd0b      	ble.n	80063fa <__gethex+0x402>
 80063e2:	2101      	movs	r1, #1
 80063e4:	4620      	mov	r0, r4
 80063e6:	f7ff fd9f 	bl	8005f28 <rshift>
 80063ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80063ee:	3701      	adds	r7, #1
 80063f0:	42bb      	cmp	r3, r7
 80063f2:	f6ff aee0 	blt.w	80061b6 <__gethex+0x1be>
 80063f6:	2501      	movs	r5, #1
 80063f8:	e7c2      	b.n	8006380 <__gethex+0x388>
 80063fa:	f016 061f 	ands.w	r6, r6, #31
 80063fe:	d0fa      	beq.n	80063f6 <__gethex+0x3fe>
 8006400:	4453      	add	r3, sl
 8006402:	f1c6 0620 	rsb	r6, r6, #32
 8006406:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800640a:	f000 fa81 	bl	8006910 <__hi0bits>
 800640e:	42b0      	cmp	r0, r6
 8006410:	dbe7      	blt.n	80063e2 <__gethex+0x3ea>
 8006412:	e7f0      	b.n	80063f6 <__gethex+0x3fe>
 8006414:	08007f9e 	.word	0x08007f9e

08006418 <L_shift>:
 8006418:	f1c2 0208 	rsb	r2, r2, #8
 800641c:	0092      	lsls	r2, r2, #2
 800641e:	b570      	push	{r4, r5, r6, lr}
 8006420:	f1c2 0620 	rsb	r6, r2, #32
 8006424:	6843      	ldr	r3, [r0, #4]
 8006426:	6804      	ldr	r4, [r0, #0]
 8006428:	fa03 f506 	lsl.w	r5, r3, r6
 800642c:	432c      	orrs	r4, r5
 800642e:	40d3      	lsrs	r3, r2
 8006430:	6004      	str	r4, [r0, #0]
 8006432:	f840 3f04 	str.w	r3, [r0, #4]!
 8006436:	4288      	cmp	r0, r1
 8006438:	d3f4      	bcc.n	8006424 <L_shift+0xc>
 800643a:	bd70      	pop	{r4, r5, r6, pc}

0800643c <__match>:
 800643c:	b530      	push	{r4, r5, lr}
 800643e:	6803      	ldr	r3, [r0, #0]
 8006440:	3301      	adds	r3, #1
 8006442:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006446:	b914      	cbnz	r4, 800644e <__match+0x12>
 8006448:	6003      	str	r3, [r0, #0]
 800644a:	2001      	movs	r0, #1
 800644c:	bd30      	pop	{r4, r5, pc}
 800644e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006452:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8006456:	2d19      	cmp	r5, #25
 8006458:	bf98      	it	ls
 800645a:	3220      	addls	r2, #32
 800645c:	42a2      	cmp	r2, r4
 800645e:	d0f0      	beq.n	8006442 <__match+0x6>
 8006460:	2000      	movs	r0, #0
 8006462:	e7f3      	b.n	800644c <__match+0x10>

08006464 <__hexnan>:
 8006464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006468:	680b      	ldr	r3, [r1, #0]
 800646a:	6801      	ldr	r1, [r0, #0]
 800646c:	115e      	asrs	r6, r3, #5
 800646e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006472:	f013 031f 	ands.w	r3, r3, #31
 8006476:	b087      	sub	sp, #28
 8006478:	bf18      	it	ne
 800647a:	3604      	addne	r6, #4
 800647c:	2500      	movs	r5, #0
 800647e:	1f37      	subs	r7, r6, #4
 8006480:	4682      	mov	sl, r0
 8006482:	4690      	mov	r8, r2
 8006484:	9301      	str	r3, [sp, #4]
 8006486:	f846 5c04 	str.w	r5, [r6, #-4]
 800648a:	46b9      	mov	r9, r7
 800648c:	463c      	mov	r4, r7
 800648e:	9502      	str	r5, [sp, #8]
 8006490:	46ab      	mov	fp, r5
 8006492:	784a      	ldrb	r2, [r1, #1]
 8006494:	1c4b      	adds	r3, r1, #1
 8006496:	9303      	str	r3, [sp, #12]
 8006498:	b342      	cbz	r2, 80064ec <__hexnan+0x88>
 800649a:	4610      	mov	r0, r2
 800649c:	9105      	str	r1, [sp, #20]
 800649e:	9204      	str	r2, [sp, #16]
 80064a0:	f7ff fd94 	bl	8005fcc <__hexdig_fun>
 80064a4:	2800      	cmp	r0, #0
 80064a6:	d151      	bne.n	800654c <__hexnan+0xe8>
 80064a8:	9a04      	ldr	r2, [sp, #16]
 80064aa:	9905      	ldr	r1, [sp, #20]
 80064ac:	2a20      	cmp	r2, #32
 80064ae:	d818      	bhi.n	80064e2 <__hexnan+0x7e>
 80064b0:	9b02      	ldr	r3, [sp, #8]
 80064b2:	459b      	cmp	fp, r3
 80064b4:	dd13      	ble.n	80064de <__hexnan+0x7a>
 80064b6:	454c      	cmp	r4, r9
 80064b8:	d206      	bcs.n	80064c8 <__hexnan+0x64>
 80064ba:	2d07      	cmp	r5, #7
 80064bc:	dc04      	bgt.n	80064c8 <__hexnan+0x64>
 80064be:	462a      	mov	r2, r5
 80064c0:	4649      	mov	r1, r9
 80064c2:	4620      	mov	r0, r4
 80064c4:	f7ff ffa8 	bl	8006418 <L_shift>
 80064c8:	4544      	cmp	r4, r8
 80064ca:	d952      	bls.n	8006572 <__hexnan+0x10e>
 80064cc:	2300      	movs	r3, #0
 80064ce:	f1a4 0904 	sub.w	r9, r4, #4
 80064d2:	f844 3c04 	str.w	r3, [r4, #-4]
 80064d6:	f8cd b008 	str.w	fp, [sp, #8]
 80064da:	464c      	mov	r4, r9
 80064dc:	461d      	mov	r5, r3
 80064de:	9903      	ldr	r1, [sp, #12]
 80064e0:	e7d7      	b.n	8006492 <__hexnan+0x2e>
 80064e2:	2a29      	cmp	r2, #41	@ 0x29
 80064e4:	d157      	bne.n	8006596 <__hexnan+0x132>
 80064e6:	3102      	adds	r1, #2
 80064e8:	f8ca 1000 	str.w	r1, [sl]
 80064ec:	f1bb 0f00 	cmp.w	fp, #0
 80064f0:	d051      	beq.n	8006596 <__hexnan+0x132>
 80064f2:	454c      	cmp	r4, r9
 80064f4:	d206      	bcs.n	8006504 <__hexnan+0xa0>
 80064f6:	2d07      	cmp	r5, #7
 80064f8:	dc04      	bgt.n	8006504 <__hexnan+0xa0>
 80064fa:	462a      	mov	r2, r5
 80064fc:	4649      	mov	r1, r9
 80064fe:	4620      	mov	r0, r4
 8006500:	f7ff ff8a 	bl	8006418 <L_shift>
 8006504:	4544      	cmp	r4, r8
 8006506:	d936      	bls.n	8006576 <__hexnan+0x112>
 8006508:	f1a8 0204 	sub.w	r2, r8, #4
 800650c:	4623      	mov	r3, r4
 800650e:	f853 1b04 	ldr.w	r1, [r3], #4
 8006512:	f842 1f04 	str.w	r1, [r2, #4]!
 8006516:	429f      	cmp	r7, r3
 8006518:	d2f9      	bcs.n	800650e <__hexnan+0xaa>
 800651a:	1b3b      	subs	r3, r7, r4
 800651c:	f023 0303 	bic.w	r3, r3, #3
 8006520:	3304      	adds	r3, #4
 8006522:	3401      	adds	r4, #1
 8006524:	3e03      	subs	r6, #3
 8006526:	42b4      	cmp	r4, r6
 8006528:	bf88      	it	hi
 800652a:	2304      	movhi	r3, #4
 800652c:	4443      	add	r3, r8
 800652e:	2200      	movs	r2, #0
 8006530:	f843 2b04 	str.w	r2, [r3], #4
 8006534:	429f      	cmp	r7, r3
 8006536:	d2fb      	bcs.n	8006530 <__hexnan+0xcc>
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	b91b      	cbnz	r3, 8006544 <__hexnan+0xe0>
 800653c:	4547      	cmp	r7, r8
 800653e:	d128      	bne.n	8006592 <__hexnan+0x12e>
 8006540:	2301      	movs	r3, #1
 8006542:	603b      	str	r3, [r7, #0]
 8006544:	2005      	movs	r0, #5
 8006546:	b007      	add	sp, #28
 8006548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800654c:	3501      	adds	r5, #1
 800654e:	2d08      	cmp	r5, #8
 8006550:	f10b 0b01 	add.w	fp, fp, #1
 8006554:	dd06      	ble.n	8006564 <__hexnan+0x100>
 8006556:	4544      	cmp	r4, r8
 8006558:	d9c1      	bls.n	80064de <__hexnan+0x7a>
 800655a:	2300      	movs	r3, #0
 800655c:	f844 3c04 	str.w	r3, [r4, #-4]
 8006560:	2501      	movs	r5, #1
 8006562:	3c04      	subs	r4, #4
 8006564:	6822      	ldr	r2, [r4, #0]
 8006566:	f000 000f 	and.w	r0, r0, #15
 800656a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800656e:	6020      	str	r0, [r4, #0]
 8006570:	e7b5      	b.n	80064de <__hexnan+0x7a>
 8006572:	2508      	movs	r5, #8
 8006574:	e7b3      	b.n	80064de <__hexnan+0x7a>
 8006576:	9b01      	ldr	r3, [sp, #4]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d0dd      	beq.n	8006538 <__hexnan+0xd4>
 800657c:	f1c3 0320 	rsb	r3, r3, #32
 8006580:	f04f 32ff 	mov.w	r2, #4294967295
 8006584:	40da      	lsrs	r2, r3
 8006586:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800658a:	4013      	ands	r3, r2
 800658c:	f846 3c04 	str.w	r3, [r6, #-4]
 8006590:	e7d2      	b.n	8006538 <__hexnan+0xd4>
 8006592:	3f04      	subs	r7, #4
 8006594:	e7d0      	b.n	8006538 <__hexnan+0xd4>
 8006596:	2004      	movs	r0, #4
 8006598:	e7d5      	b.n	8006546 <__hexnan+0xe2>
	...

0800659c <malloc>:
 800659c:	4b02      	ldr	r3, [pc, #8]	@ (80065a8 <malloc+0xc>)
 800659e:	4601      	mov	r1, r0
 80065a0:	6818      	ldr	r0, [r3, #0]
 80065a2:	f000 b825 	b.w	80065f0 <_malloc_r>
 80065a6:	bf00      	nop
 80065a8:	20000184 	.word	0x20000184

080065ac <sbrk_aligned>:
 80065ac:	b570      	push	{r4, r5, r6, lr}
 80065ae:	4e0f      	ldr	r6, [pc, #60]	@ (80065ec <sbrk_aligned+0x40>)
 80065b0:	460c      	mov	r4, r1
 80065b2:	6831      	ldr	r1, [r6, #0]
 80065b4:	4605      	mov	r5, r0
 80065b6:	b911      	cbnz	r1, 80065be <sbrk_aligned+0x12>
 80065b8:	f000 fe36 	bl	8007228 <_sbrk_r>
 80065bc:	6030      	str	r0, [r6, #0]
 80065be:	4621      	mov	r1, r4
 80065c0:	4628      	mov	r0, r5
 80065c2:	f000 fe31 	bl	8007228 <_sbrk_r>
 80065c6:	1c43      	adds	r3, r0, #1
 80065c8:	d103      	bne.n	80065d2 <sbrk_aligned+0x26>
 80065ca:	f04f 34ff 	mov.w	r4, #4294967295
 80065ce:	4620      	mov	r0, r4
 80065d0:	bd70      	pop	{r4, r5, r6, pc}
 80065d2:	1cc4      	adds	r4, r0, #3
 80065d4:	f024 0403 	bic.w	r4, r4, #3
 80065d8:	42a0      	cmp	r0, r4
 80065da:	d0f8      	beq.n	80065ce <sbrk_aligned+0x22>
 80065dc:	1a21      	subs	r1, r4, r0
 80065de:	4628      	mov	r0, r5
 80065e0:	f000 fe22 	bl	8007228 <_sbrk_r>
 80065e4:	3001      	adds	r0, #1
 80065e6:	d1f2      	bne.n	80065ce <sbrk_aligned+0x22>
 80065e8:	e7ef      	b.n	80065ca <sbrk_aligned+0x1e>
 80065ea:	bf00      	nop
 80065ec:	2000057c 	.word	0x2000057c

080065f0 <_malloc_r>:
 80065f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065f4:	1ccd      	adds	r5, r1, #3
 80065f6:	f025 0503 	bic.w	r5, r5, #3
 80065fa:	3508      	adds	r5, #8
 80065fc:	2d0c      	cmp	r5, #12
 80065fe:	bf38      	it	cc
 8006600:	250c      	movcc	r5, #12
 8006602:	2d00      	cmp	r5, #0
 8006604:	4606      	mov	r6, r0
 8006606:	db01      	blt.n	800660c <_malloc_r+0x1c>
 8006608:	42a9      	cmp	r1, r5
 800660a:	d904      	bls.n	8006616 <_malloc_r+0x26>
 800660c:	230c      	movs	r3, #12
 800660e:	6033      	str	r3, [r6, #0]
 8006610:	2000      	movs	r0, #0
 8006612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006616:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066ec <_malloc_r+0xfc>
 800661a:	f000 f87b 	bl	8006714 <__malloc_lock>
 800661e:	f8d8 3000 	ldr.w	r3, [r8]
 8006622:	461c      	mov	r4, r3
 8006624:	bb44      	cbnz	r4, 8006678 <_malloc_r+0x88>
 8006626:	4629      	mov	r1, r5
 8006628:	4630      	mov	r0, r6
 800662a:	f7ff ffbf 	bl	80065ac <sbrk_aligned>
 800662e:	1c43      	adds	r3, r0, #1
 8006630:	4604      	mov	r4, r0
 8006632:	d158      	bne.n	80066e6 <_malloc_r+0xf6>
 8006634:	f8d8 4000 	ldr.w	r4, [r8]
 8006638:	4627      	mov	r7, r4
 800663a:	2f00      	cmp	r7, #0
 800663c:	d143      	bne.n	80066c6 <_malloc_r+0xd6>
 800663e:	2c00      	cmp	r4, #0
 8006640:	d04b      	beq.n	80066da <_malloc_r+0xea>
 8006642:	6823      	ldr	r3, [r4, #0]
 8006644:	4639      	mov	r1, r7
 8006646:	4630      	mov	r0, r6
 8006648:	eb04 0903 	add.w	r9, r4, r3
 800664c:	f000 fdec 	bl	8007228 <_sbrk_r>
 8006650:	4581      	cmp	r9, r0
 8006652:	d142      	bne.n	80066da <_malloc_r+0xea>
 8006654:	6821      	ldr	r1, [r4, #0]
 8006656:	1a6d      	subs	r5, r5, r1
 8006658:	4629      	mov	r1, r5
 800665a:	4630      	mov	r0, r6
 800665c:	f7ff ffa6 	bl	80065ac <sbrk_aligned>
 8006660:	3001      	adds	r0, #1
 8006662:	d03a      	beq.n	80066da <_malloc_r+0xea>
 8006664:	6823      	ldr	r3, [r4, #0]
 8006666:	442b      	add	r3, r5
 8006668:	6023      	str	r3, [r4, #0]
 800666a:	f8d8 3000 	ldr.w	r3, [r8]
 800666e:	685a      	ldr	r2, [r3, #4]
 8006670:	bb62      	cbnz	r2, 80066cc <_malloc_r+0xdc>
 8006672:	f8c8 7000 	str.w	r7, [r8]
 8006676:	e00f      	b.n	8006698 <_malloc_r+0xa8>
 8006678:	6822      	ldr	r2, [r4, #0]
 800667a:	1b52      	subs	r2, r2, r5
 800667c:	d420      	bmi.n	80066c0 <_malloc_r+0xd0>
 800667e:	2a0b      	cmp	r2, #11
 8006680:	d917      	bls.n	80066b2 <_malloc_r+0xc2>
 8006682:	1961      	adds	r1, r4, r5
 8006684:	42a3      	cmp	r3, r4
 8006686:	6025      	str	r5, [r4, #0]
 8006688:	bf18      	it	ne
 800668a:	6059      	strne	r1, [r3, #4]
 800668c:	6863      	ldr	r3, [r4, #4]
 800668e:	bf08      	it	eq
 8006690:	f8c8 1000 	streq.w	r1, [r8]
 8006694:	5162      	str	r2, [r4, r5]
 8006696:	604b      	str	r3, [r1, #4]
 8006698:	4630      	mov	r0, r6
 800669a:	f000 f841 	bl	8006720 <__malloc_unlock>
 800669e:	f104 000b 	add.w	r0, r4, #11
 80066a2:	1d23      	adds	r3, r4, #4
 80066a4:	f020 0007 	bic.w	r0, r0, #7
 80066a8:	1ac2      	subs	r2, r0, r3
 80066aa:	bf1c      	itt	ne
 80066ac:	1a1b      	subne	r3, r3, r0
 80066ae:	50a3      	strne	r3, [r4, r2]
 80066b0:	e7af      	b.n	8006612 <_malloc_r+0x22>
 80066b2:	6862      	ldr	r2, [r4, #4]
 80066b4:	42a3      	cmp	r3, r4
 80066b6:	bf0c      	ite	eq
 80066b8:	f8c8 2000 	streq.w	r2, [r8]
 80066bc:	605a      	strne	r2, [r3, #4]
 80066be:	e7eb      	b.n	8006698 <_malloc_r+0xa8>
 80066c0:	4623      	mov	r3, r4
 80066c2:	6864      	ldr	r4, [r4, #4]
 80066c4:	e7ae      	b.n	8006624 <_malloc_r+0x34>
 80066c6:	463c      	mov	r4, r7
 80066c8:	687f      	ldr	r7, [r7, #4]
 80066ca:	e7b6      	b.n	800663a <_malloc_r+0x4a>
 80066cc:	461a      	mov	r2, r3
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	42a3      	cmp	r3, r4
 80066d2:	d1fb      	bne.n	80066cc <_malloc_r+0xdc>
 80066d4:	2300      	movs	r3, #0
 80066d6:	6053      	str	r3, [r2, #4]
 80066d8:	e7de      	b.n	8006698 <_malloc_r+0xa8>
 80066da:	230c      	movs	r3, #12
 80066dc:	6033      	str	r3, [r6, #0]
 80066de:	4630      	mov	r0, r6
 80066e0:	f000 f81e 	bl	8006720 <__malloc_unlock>
 80066e4:	e794      	b.n	8006610 <_malloc_r+0x20>
 80066e6:	6005      	str	r5, [r0, #0]
 80066e8:	e7d6      	b.n	8006698 <_malloc_r+0xa8>
 80066ea:	bf00      	nop
 80066ec:	20000580 	.word	0x20000580

080066f0 <__ascii_mbtowc>:
 80066f0:	b082      	sub	sp, #8
 80066f2:	b901      	cbnz	r1, 80066f6 <__ascii_mbtowc+0x6>
 80066f4:	a901      	add	r1, sp, #4
 80066f6:	b142      	cbz	r2, 800670a <__ascii_mbtowc+0x1a>
 80066f8:	b14b      	cbz	r3, 800670e <__ascii_mbtowc+0x1e>
 80066fa:	7813      	ldrb	r3, [r2, #0]
 80066fc:	600b      	str	r3, [r1, #0]
 80066fe:	7812      	ldrb	r2, [r2, #0]
 8006700:	1e10      	subs	r0, r2, #0
 8006702:	bf18      	it	ne
 8006704:	2001      	movne	r0, #1
 8006706:	b002      	add	sp, #8
 8006708:	4770      	bx	lr
 800670a:	4610      	mov	r0, r2
 800670c:	e7fb      	b.n	8006706 <__ascii_mbtowc+0x16>
 800670e:	f06f 0001 	mvn.w	r0, #1
 8006712:	e7f8      	b.n	8006706 <__ascii_mbtowc+0x16>

08006714 <__malloc_lock>:
 8006714:	4801      	ldr	r0, [pc, #4]	@ (800671c <__malloc_lock+0x8>)
 8006716:	f7ff bb86 	b.w	8005e26 <__retarget_lock_acquire_recursive>
 800671a:	bf00      	nop
 800671c:	20000578 	.word	0x20000578

08006720 <__malloc_unlock>:
 8006720:	4801      	ldr	r0, [pc, #4]	@ (8006728 <__malloc_unlock+0x8>)
 8006722:	f7ff bb81 	b.w	8005e28 <__retarget_lock_release_recursive>
 8006726:	bf00      	nop
 8006728:	20000578 	.word	0x20000578

0800672c <_Balloc>:
 800672c:	b570      	push	{r4, r5, r6, lr}
 800672e:	69c6      	ldr	r6, [r0, #28]
 8006730:	4604      	mov	r4, r0
 8006732:	460d      	mov	r5, r1
 8006734:	b976      	cbnz	r6, 8006754 <_Balloc+0x28>
 8006736:	2010      	movs	r0, #16
 8006738:	f7ff ff30 	bl	800659c <malloc>
 800673c:	4602      	mov	r2, r0
 800673e:	61e0      	str	r0, [r4, #28]
 8006740:	b920      	cbnz	r0, 800674c <_Balloc+0x20>
 8006742:	4b18      	ldr	r3, [pc, #96]	@ (80067a4 <_Balloc+0x78>)
 8006744:	4818      	ldr	r0, [pc, #96]	@ (80067a8 <_Balloc+0x7c>)
 8006746:	216b      	movs	r1, #107	@ 0x6b
 8006748:	f7ff fb86 	bl	8005e58 <__assert_func>
 800674c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006750:	6006      	str	r6, [r0, #0]
 8006752:	60c6      	str	r6, [r0, #12]
 8006754:	69e6      	ldr	r6, [r4, #28]
 8006756:	68f3      	ldr	r3, [r6, #12]
 8006758:	b183      	cbz	r3, 800677c <_Balloc+0x50>
 800675a:	69e3      	ldr	r3, [r4, #28]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006762:	b9b8      	cbnz	r0, 8006794 <_Balloc+0x68>
 8006764:	2101      	movs	r1, #1
 8006766:	fa01 f605 	lsl.w	r6, r1, r5
 800676a:	1d72      	adds	r2, r6, #5
 800676c:	0092      	lsls	r2, r2, #2
 800676e:	4620      	mov	r0, r4
 8006770:	f000 fd71 	bl	8007256 <_calloc_r>
 8006774:	b160      	cbz	r0, 8006790 <_Balloc+0x64>
 8006776:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800677a:	e00e      	b.n	800679a <_Balloc+0x6e>
 800677c:	2221      	movs	r2, #33	@ 0x21
 800677e:	2104      	movs	r1, #4
 8006780:	4620      	mov	r0, r4
 8006782:	f000 fd68 	bl	8007256 <_calloc_r>
 8006786:	69e3      	ldr	r3, [r4, #28]
 8006788:	60f0      	str	r0, [r6, #12]
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d1e4      	bne.n	800675a <_Balloc+0x2e>
 8006790:	2000      	movs	r0, #0
 8006792:	bd70      	pop	{r4, r5, r6, pc}
 8006794:	6802      	ldr	r2, [r0, #0]
 8006796:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800679a:	2300      	movs	r3, #0
 800679c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80067a0:	e7f7      	b.n	8006792 <_Balloc+0x66>
 80067a2:	bf00      	nop
 80067a4:	08007ee9 	.word	0x08007ee9
 80067a8:	0800800f 	.word	0x0800800f

080067ac <_Bfree>:
 80067ac:	b570      	push	{r4, r5, r6, lr}
 80067ae:	69c6      	ldr	r6, [r0, #28]
 80067b0:	4605      	mov	r5, r0
 80067b2:	460c      	mov	r4, r1
 80067b4:	b976      	cbnz	r6, 80067d4 <_Bfree+0x28>
 80067b6:	2010      	movs	r0, #16
 80067b8:	f7ff fef0 	bl	800659c <malloc>
 80067bc:	4602      	mov	r2, r0
 80067be:	61e8      	str	r0, [r5, #28]
 80067c0:	b920      	cbnz	r0, 80067cc <_Bfree+0x20>
 80067c2:	4b09      	ldr	r3, [pc, #36]	@ (80067e8 <_Bfree+0x3c>)
 80067c4:	4809      	ldr	r0, [pc, #36]	@ (80067ec <_Bfree+0x40>)
 80067c6:	218f      	movs	r1, #143	@ 0x8f
 80067c8:	f7ff fb46 	bl	8005e58 <__assert_func>
 80067cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067d0:	6006      	str	r6, [r0, #0]
 80067d2:	60c6      	str	r6, [r0, #12]
 80067d4:	b13c      	cbz	r4, 80067e6 <_Bfree+0x3a>
 80067d6:	69eb      	ldr	r3, [r5, #28]
 80067d8:	6862      	ldr	r2, [r4, #4]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067e0:	6021      	str	r1, [r4, #0]
 80067e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80067e6:	bd70      	pop	{r4, r5, r6, pc}
 80067e8:	08007ee9 	.word	0x08007ee9
 80067ec:	0800800f 	.word	0x0800800f

080067f0 <__multadd>:
 80067f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067f4:	690d      	ldr	r5, [r1, #16]
 80067f6:	4607      	mov	r7, r0
 80067f8:	460c      	mov	r4, r1
 80067fa:	461e      	mov	r6, r3
 80067fc:	f101 0c14 	add.w	ip, r1, #20
 8006800:	2000      	movs	r0, #0
 8006802:	f8dc 3000 	ldr.w	r3, [ip]
 8006806:	b299      	uxth	r1, r3
 8006808:	fb02 6101 	mla	r1, r2, r1, r6
 800680c:	0c1e      	lsrs	r6, r3, #16
 800680e:	0c0b      	lsrs	r3, r1, #16
 8006810:	fb02 3306 	mla	r3, r2, r6, r3
 8006814:	b289      	uxth	r1, r1
 8006816:	3001      	adds	r0, #1
 8006818:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800681c:	4285      	cmp	r5, r0
 800681e:	f84c 1b04 	str.w	r1, [ip], #4
 8006822:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006826:	dcec      	bgt.n	8006802 <__multadd+0x12>
 8006828:	b30e      	cbz	r6, 800686e <__multadd+0x7e>
 800682a:	68a3      	ldr	r3, [r4, #8]
 800682c:	42ab      	cmp	r3, r5
 800682e:	dc19      	bgt.n	8006864 <__multadd+0x74>
 8006830:	6861      	ldr	r1, [r4, #4]
 8006832:	4638      	mov	r0, r7
 8006834:	3101      	adds	r1, #1
 8006836:	f7ff ff79 	bl	800672c <_Balloc>
 800683a:	4680      	mov	r8, r0
 800683c:	b928      	cbnz	r0, 800684a <__multadd+0x5a>
 800683e:	4602      	mov	r2, r0
 8006840:	4b0c      	ldr	r3, [pc, #48]	@ (8006874 <__multadd+0x84>)
 8006842:	480d      	ldr	r0, [pc, #52]	@ (8006878 <__multadd+0x88>)
 8006844:	21ba      	movs	r1, #186	@ 0xba
 8006846:	f7ff fb07 	bl	8005e58 <__assert_func>
 800684a:	6922      	ldr	r2, [r4, #16]
 800684c:	3202      	adds	r2, #2
 800684e:	f104 010c 	add.w	r1, r4, #12
 8006852:	0092      	lsls	r2, r2, #2
 8006854:	300c      	adds	r0, #12
 8006856:	f7ff fae8 	bl	8005e2a <memcpy>
 800685a:	4621      	mov	r1, r4
 800685c:	4638      	mov	r0, r7
 800685e:	f7ff ffa5 	bl	80067ac <_Bfree>
 8006862:	4644      	mov	r4, r8
 8006864:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006868:	3501      	adds	r5, #1
 800686a:	615e      	str	r6, [r3, #20]
 800686c:	6125      	str	r5, [r4, #16]
 800686e:	4620      	mov	r0, r4
 8006870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006874:	08007f9e 	.word	0x08007f9e
 8006878:	0800800f 	.word	0x0800800f

0800687c <__s2b>:
 800687c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006880:	460c      	mov	r4, r1
 8006882:	4615      	mov	r5, r2
 8006884:	461f      	mov	r7, r3
 8006886:	2209      	movs	r2, #9
 8006888:	3308      	adds	r3, #8
 800688a:	4606      	mov	r6, r0
 800688c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006890:	2100      	movs	r1, #0
 8006892:	2201      	movs	r2, #1
 8006894:	429a      	cmp	r2, r3
 8006896:	db09      	blt.n	80068ac <__s2b+0x30>
 8006898:	4630      	mov	r0, r6
 800689a:	f7ff ff47 	bl	800672c <_Balloc>
 800689e:	b940      	cbnz	r0, 80068b2 <__s2b+0x36>
 80068a0:	4602      	mov	r2, r0
 80068a2:	4b19      	ldr	r3, [pc, #100]	@ (8006908 <__s2b+0x8c>)
 80068a4:	4819      	ldr	r0, [pc, #100]	@ (800690c <__s2b+0x90>)
 80068a6:	21d3      	movs	r1, #211	@ 0xd3
 80068a8:	f7ff fad6 	bl	8005e58 <__assert_func>
 80068ac:	0052      	lsls	r2, r2, #1
 80068ae:	3101      	adds	r1, #1
 80068b0:	e7f0      	b.n	8006894 <__s2b+0x18>
 80068b2:	9b08      	ldr	r3, [sp, #32]
 80068b4:	6143      	str	r3, [r0, #20]
 80068b6:	2d09      	cmp	r5, #9
 80068b8:	f04f 0301 	mov.w	r3, #1
 80068bc:	6103      	str	r3, [r0, #16]
 80068be:	dd16      	ble.n	80068ee <__s2b+0x72>
 80068c0:	f104 0909 	add.w	r9, r4, #9
 80068c4:	46c8      	mov	r8, r9
 80068c6:	442c      	add	r4, r5
 80068c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80068cc:	4601      	mov	r1, r0
 80068ce:	3b30      	subs	r3, #48	@ 0x30
 80068d0:	220a      	movs	r2, #10
 80068d2:	4630      	mov	r0, r6
 80068d4:	f7ff ff8c 	bl	80067f0 <__multadd>
 80068d8:	45a0      	cmp	r8, r4
 80068da:	d1f5      	bne.n	80068c8 <__s2b+0x4c>
 80068dc:	f1a5 0408 	sub.w	r4, r5, #8
 80068e0:	444c      	add	r4, r9
 80068e2:	1b2d      	subs	r5, r5, r4
 80068e4:	1963      	adds	r3, r4, r5
 80068e6:	42bb      	cmp	r3, r7
 80068e8:	db04      	blt.n	80068f4 <__s2b+0x78>
 80068ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068ee:	340a      	adds	r4, #10
 80068f0:	2509      	movs	r5, #9
 80068f2:	e7f6      	b.n	80068e2 <__s2b+0x66>
 80068f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80068f8:	4601      	mov	r1, r0
 80068fa:	3b30      	subs	r3, #48	@ 0x30
 80068fc:	220a      	movs	r2, #10
 80068fe:	4630      	mov	r0, r6
 8006900:	f7ff ff76 	bl	80067f0 <__multadd>
 8006904:	e7ee      	b.n	80068e4 <__s2b+0x68>
 8006906:	bf00      	nop
 8006908:	08007f9e 	.word	0x08007f9e
 800690c:	0800800f 	.word	0x0800800f

08006910 <__hi0bits>:
 8006910:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006914:	4603      	mov	r3, r0
 8006916:	bf36      	itet	cc
 8006918:	0403      	lslcc	r3, r0, #16
 800691a:	2000      	movcs	r0, #0
 800691c:	2010      	movcc	r0, #16
 800691e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006922:	bf3c      	itt	cc
 8006924:	021b      	lslcc	r3, r3, #8
 8006926:	3008      	addcc	r0, #8
 8006928:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800692c:	bf3c      	itt	cc
 800692e:	011b      	lslcc	r3, r3, #4
 8006930:	3004      	addcc	r0, #4
 8006932:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006936:	bf3c      	itt	cc
 8006938:	009b      	lslcc	r3, r3, #2
 800693a:	3002      	addcc	r0, #2
 800693c:	2b00      	cmp	r3, #0
 800693e:	db05      	blt.n	800694c <__hi0bits+0x3c>
 8006940:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006944:	f100 0001 	add.w	r0, r0, #1
 8006948:	bf08      	it	eq
 800694a:	2020      	moveq	r0, #32
 800694c:	4770      	bx	lr

0800694e <__lo0bits>:
 800694e:	6803      	ldr	r3, [r0, #0]
 8006950:	4602      	mov	r2, r0
 8006952:	f013 0007 	ands.w	r0, r3, #7
 8006956:	d00b      	beq.n	8006970 <__lo0bits+0x22>
 8006958:	07d9      	lsls	r1, r3, #31
 800695a:	d421      	bmi.n	80069a0 <__lo0bits+0x52>
 800695c:	0798      	lsls	r0, r3, #30
 800695e:	bf49      	itett	mi
 8006960:	085b      	lsrmi	r3, r3, #1
 8006962:	089b      	lsrpl	r3, r3, #2
 8006964:	2001      	movmi	r0, #1
 8006966:	6013      	strmi	r3, [r2, #0]
 8006968:	bf5c      	itt	pl
 800696a:	6013      	strpl	r3, [r2, #0]
 800696c:	2002      	movpl	r0, #2
 800696e:	4770      	bx	lr
 8006970:	b299      	uxth	r1, r3
 8006972:	b909      	cbnz	r1, 8006978 <__lo0bits+0x2a>
 8006974:	0c1b      	lsrs	r3, r3, #16
 8006976:	2010      	movs	r0, #16
 8006978:	b2d9      	uxtb	r1, r3
 800697a:	b909      	cbnz	r1, 8006980 <__lo0bits+0x32>
 800697c:	3008      	adds	r0, #8
 800697e:	0a1b      	lsrs	r3, r3, #8
 8006980:	0719      	lsls	r1, r3, #28
 8006982:	bf04      	itt	eq
 8006984:	091b      	lsreq	r3, r3, #4
 8006986:	3004      	addeq	r0, #4
 8006988:	0799      	lsls	r1, r3, #30
 800698a:	bf04      	itt	eq
 800698c:	089b      	lsreq	r3, r3, #2
 800698e:	3002      	addeq	r0, #2
 8006990:	07d9      	lsls	r1, r3, #31
 8006992:	d403      	bmi.n	800699c <__lo0bits+0x4e>
 8006994:	085b      	lsrs	r3, r3, #1
 8006996:	f100 0001 	add.w	r0, r0, #1
 800699a:	d003      	beq.n	80069a4 <__lo0bits+0x56>
 800699c:	6013      	str	r3, [r2, #0]
 800699e:	4770      	bx	lr
 80069a0:	2000      	movs	r0, #0
 80069a2:	4770      	bx	lr
 80069a4:	2020      	movs	r0, #32
 80069a6:	4770      	bx	lr

080069a8 <__i2b>:
 80069a8:	b510      	push	{r4, lr}
 80069aa:	460c      	mov	r4, r1
 80069ac:	2101      	movs	r1, #1
 80069ae:	f7ff febd 	bl	800672c <_Balloc>
 80069b2:	4602      	mov	r2, r0
 80069b4:	b928      	cbnz	r0, 80069c2 <__i2b+0x1a>
 80069b6:	4b05      	ldr	r3, [pc, #20]	@ (80069cc <__i2b+0x24>)
 80069b8:	4805      	ldr	r0, [pc, #20]	@ (80069d0 <__i2b+0x28>)
 80069ba:	f240 1145 	movw	r1, #325	@ 0x145
 80069be:	f7ff fa4b 	bl	8005e58 <__assert_func>
 80069c2:	2301      	movs	r3, #1
 80069c4:	6144      	str	r4, [r0, #20]
 80069c6:	6103      	str	r3, [r0, #16]
 80069c8:	bd10      	pop	{r4, pc}
 80069ca:	bf00      	nop
 80069cc:	08007f9e 	.word	0x08007f9e
 80069d0:	0800800f 	.word	0x0800800f

080069d4 <__multiply>:
 80069d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d8:	4614      	mov	r4, r2
 80069da:	690a      	ldr	r2, [r1, #16]
 80069dc:	6923      	ldr	r3, [r4, #16]
 80069de:	429a      	cmp	r2, r3
 80069e0:	bfa8      	it	ge
 80069e2:	4623      	movge	r3, r4
 80069e4:	460f      	mov	r7, r1
 80069e6:	bfa4      	itt	ge
 80069e8:	460c      	movge	r4, r1
 80069ea:	461f      	movge	r7, r3
 80069ec:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80069f0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80069f4:	68a3      	ldr	r3, [r4, #8]
 80069f6:	6861      	ldr	r1, [r4, #4]
 80069f8:	eb0a 0609 	add.w	r6, sl, r9
 80069fc:	42b3      	cmp	r3, r6
 80069fe:	b085      	sub	sp, #20
 8006a00:	bfb8      	it	lt
 8006a02:	3101      	addlt	r1, #1
 8006a04:	f7ff fe92 	bl	800672c <_Balloc>
 8006a08:	b930      	cbnz	r0, 8006a18 <__multiply+0x44>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	4b44      	ldr	r3, [pc, #272]	@ (8006b20 <__multiply+0x14c>)
 8006a0e:	4845      	ldr	r0, [pc, #276]	@ (8006b24 <__multiply+0x150>)
 8006a10:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006a14:	f7ff fa20 	bl	8005e58 <__assert_func>
 8006a18:	f100 0514 	add.w	r5, r0, #20
 8006a1c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006a20:	462b      	mov	r3, r5
 8006a22:	2200      	movs	r2, #0
 8006a24:	4543      	cmp	r3, r8
 8006a26:	d321      	bcc.n	8006a6c <__multiply+0x98>
 8006a28:	f107 0114 	add.w	r1, r7, #20
 8006a2c:	f104 0214 	add.w	r2, r4, #20
 8006a30:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006a34:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006a38:	9302      	str	r3, [sp, #8]
 8006a3a:	1b13      	subs	r3, r2, r4
 8006a3c:	3b15      	subs	r3, #21
 8006a3e:	f023 0303 	bic.w	r3, r3, #3
 8006a42:	3304      	adds	r3, #4
 8006a44:	f104 0715 	add.w	r7, r4, #21
 8006a48:	42ba      	cmp	r2, r7
 8006a4a:	bf38      	it	cc
 8006a4c:	2304      	movcc	r3, #4
 8006a4e:	9301      	str	r3, [sp, #4]
 8006a50:	9b02      	ldr	r3, [sp, #8]
 8006a52:	9103      	str	r1, [sp, #12]
 8006a54:	428b      	cmp	r3, r1
 8006a56:	d80c      	bhi.n	8006a72 <__multiply+0x9e>
 8006a58:	2e00      	cmp	r6, #0
 8006a5a:	dd03      	ble.n	8006a64 <__multiply+0x90>
 8006a5c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d05b      	beq.n	8006b1c <__multiply+0x148>
 8006a64:	6106      	str	r6, [r0, #16]
 8006a66:	b005      	add	sp, #20
 8006a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a6c:	f843 2b04 	str.w	r2, [r3], #4
 8006a70:	e7d8      	b.n	8006a24 <__multiply+0x50>
 8006a72:	f8b1 a000 	ldrh.w	sl, [r1]
 8006a76:	f1ba 0f00 	cmp.w	sl, #0
 8006a7a:	d024      	beq.n	8006ac6 <__multiply+0xf2>
 8006a7c:	f104 0e14 	add.w	lr, r4, #20
 8006a80:	46a9      	mov	r9, r5
 8006a82:	f04f 0c00 	mov.w	ip, #0
 8006a86:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006a8a:	f8d9 3000 	ldr.w	r3, [r9]
 8006a8e:	fa1f fb87 	uxth.w	fp, r7
 8006a92:	b29b      	uxth	r3, r3
 8006a94:	fb0a 330b 	mla	r3, sl, fp, r3
 8006a98:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006a9c:	f8d9 7000 	ldr.w	r7, [r9]
 8006aa0:	4463      	add	r3, ip
 8006aa2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006aa6:	fb0a c70b 	mla	r7, sl, fp, ip
 8006aaa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006ab4:	4572      	cmp	r2, lr
 8006ab6:	f849 3b04 	str.w	r3, [r9], #4
 8006aba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006abe:	d8e2      	bhi.n	8006a86 <__multiply+0xb2>
 8006ac0:	9b01      	ldr	r3, [sp, #4]
 8006ac2:	f845 c003 	str.w	ip, [r5, r3]
 8006ac6:	9b03      	ldr	r3, [sp, #12]
 8006ac8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006acc:	3104      	adds	r1, #4
 8006ace:	f1b9 0f00 	cmp.w	r9, #0
 8006ad2:	d021      	beq.n	8006b18 <__multiply+0x144>
 8006ad4:	682b      	ldr	r3, [r5, #0]
 8006ad6:	f104 0c14 	add.w	ip, r4, #20
 8006ada:	46ae      	mov	lr, r5
 8006adc:	f04f 0a00 	mov.w	sl, #0
 8006ae0:	f8bc b000 	ldrh.w	fp, [ip]
 8006ae4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006ae8:	fb09 770b 	mla	r7, r9, fp, r7
 8006aec:	4457      	add	r7, sl
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006af4:	f84e 3b04 	str.w	r3, [lr], #4
 8006af8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006afc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b00:	f8be 3000 	ldrh.w	r3, [lr]
 8006b04:	fb09 330a 	mla	r3, r9, sl, r3
 8006b08:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006b0c:	4562      	cmp	r2, ip
 8006b0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b12:	d8e5      	bhi.n	8006ae0 <__multiply+0x10c>
 8006b14:	9f01      	ldr	r7, [sp, #4]
 8006b16:	51eb      	str	r3, [r5, r7]
 8006b18:	3504      	adds	r5, #4
 8006b1a:	e799      	b.n	8006a50 <__multiply+0x7c>
 8006b1c:	3e01      	subs	r6, #1
 8006b1e:	e79b      	b.n	8006a58 <__multiply+0x84>
 8006b20:	08007f9e 	.word	0x08007f9e
 8006b24:	0800800f 	.word	0x0800800f

08006b28 <__pow5mult>:
 8006b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b2c:	4615      	mov	r5, r2
 8006b2e:	f012 0203 	ands.w	r2, r2, #3
 8006b32:	4607      	mov	r7, r0
 8006b34:	460e      	mov	r6, r1
 8006b36:	d007      	beq.n	8006b48 <__pow5mult+0x20>
 8006b38:	4c25      	ldr	r4, [pc, #148]	@ (8006bd0 <__pow5mult+0xa8>)
 8006b3a:	3a01      	subs	r2, #1
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006b42:	f7ff fe55 	bl	80067f0 <__multadd>
 8006b46:	4606      	mov	r6, r0
 8006b48:	10ad      	asrs	r5, r5, #2
 8006b4a:	d03d      	beq.n	8006bc8 <__pow5mult+0xa0>
 8006b4c:	69fc      	ldr	r4, [r7, #28]
 8006b4e:	b97c      	cbnz	r4, 8006b70 <__pow5mult+0x48>
 8006b50:	2010      	movs	r0, #16
 8006b52:	f7ff fd23 	bl	800659c <malloc>
 8006b56:	4602      	mov	r2, r0
 8006b58:	61f8      	str	r0, [r7, #28]
 8006b5a:	b928      	cbnz	r0, 8006b68 <__pow5mult+0x40>
 8006b5c:	4b1d      	ldr	r3, [pc, #116]	@ (8006bd4 <__pow5mult+0xac>)
 8006b5e:	481e      	ldr	r0, [pc, #120]	@ (8006bd8 <__pow5mult+0xb0>)
 8006b60:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006b64:	f7ff f978 	bl	8005e58 <__assert_func>
 8006b68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006b6c:	6004      	str	r4, [r0, #0]
 8006b6e:	60c4      	str	r4, [r0, #12]
 8006b70:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006b74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006b78:	b94c      	cbnz	r4, 8006b8e <__pow5mult+0x66>
 8006b7a:	f240 2171 	movw	r1, #625	@ 0x271
 8006b7e:	4638      	mov	r0, r7
 8006b80:	f7ff ff12 	bl	80069a8 <__i2b>
 8006b84:	2300      	movs	r3, #0
 8006b86:	f8c8 0008 	str.w	r0, [r8, #8]
 8006b8a:	4604      	mov	r4, r0
 8006b8c:	6003      	str	r3, [r0, #0]
 8006b8e:	f04f 0900 	mov.w	r9, #0
 8006b92:	07eb      	lsls	r3, r5, #31
 8006b94:	d50a      	bpl.n	8006bac <__pow5mult+0x84>
 8006b96:	4631      	mov	r1, r6
 8006b98:	4622      	mov	r2, r4
 8006b9a:	4638      	mov	r0, r7
 8006b9c:	f7ff ff1a 	bl	80069d4 <__multiply>
 8006ba0:	4631      	mov	r1, r6
 8006ba2:	4680      	mov	r8, r0
 8006ba4:	4638      	mov	r0, r7
 8006ba6:	f7ff fe01 	bl	80067ac <_Bfree>
 8006baa:	4646      	mov	r6, r8
 8006bac:	106d      	asrs	r5, r5, #1
 8006bae:	d00b      	beq.n	8006bc8 <__pow5mult+0xa0>
 8006bb0:	6820      	ldr	r0, [r4, #0]
 8006bb2:	b938      	cbnz	r0, 8006bc4 <__pow5mult+0x9c>
 8006bb4:	4622      	mov	r2, r4
 8006bb6:	4621      	mov	r1, r4
 8006bb8:	4638      	mov	r0, r7
 8006bba:	f7ff ff0b 	bl	80069d4 <__multiply>
 8006bbe:	6020      	str	r0, [r4, #0]
 8006bc0:	f8c0 9000 	str.w	r9, [r0]
 8006bc4:	4604      	mov	r4, r0
 8006bc6:	e7e4      	b.n	8006b92 <__pow5mult+0x6a>
 8006bc8:	4630      	mov	r0, r6
 8006bca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bce:	bf00      	nop
 8006bd0:	08008068 	.word	0x08008068
 8006bd4:	08007ee9 	.word	0x08007ee9
 8006bd8:	0800800f 	.word	0x0800800f

08006bdc <__lshift>:
 8006bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006be0:	460c      	mov	r4, r1
 8006be2:	6849      	ldr	r1, [r1, #4]
 8006be4:	6923      	ldr	r3, [r4, #16]
 8006be6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006bea:	68a3      	ldr	r3, [r4, #8]
 8006bec:	4607      	mov	r7, r0
 8006bee:	4691      	mov	r9, r2
 8006bf0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006bf4:	f108 0601 	add.w	r6, r8, #1
 8006bf8:	42b3      	cmp	r3, r6
 8006bfa:	db0b      	blt.n	8006c14 <__lshift+0x38>
 8006bfc:	4638      	mov	r0, r7
 8006bfe:	f7ff fd95 	bl	800672c <_Balloc>
 8006c02:	4605      	mov	r5, r0
 8006c04:	b948      	cbnz	r0, 8006c1a <__lshift+0x3e>
 8006c06:	4602      	mov	r2, r0
 8006c08:	4b28      	ldr	r3, [pc, #160]	@ (8006cac <__lshift+0xd0>)
 8006c0a:	4829      	ldr	r0, [pc, #164]	@ (8006cb0 <__lshift+0xd4>)
 8006c0c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006c10:	f7ff f922 	bl	8005e58 <__assert_func>
 8006c14:	3101      	adds	r1, #1
 8006c16:	005b      	lsls	r3, r3, #1
 8006c18:	e7ee      	b.n	8006bf8 <__lshift+0x1c>
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	f100 0114 	add.w	r1, r0, #20
 8006c20:	f100 0210 	add.w	r2, r0, #16
 8006c24:	4618      	mov	r0, r3
 8006c26:	4553      	cmp	r3, sl
 8006c28:	db33      	blt.n	8006c92 <__lshift+0xb6>
 8006c2a:	6920      	ldr	r0, [r4, #16]
 8006c2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006c30:	f104 0314 	add.w	r3, r4, #20
 8006c34:	f019 091f 	ands.w	r9, r9, #31
 8006c38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006c3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006c40:	d02b      	beq.n	8006c9a <__lshift+0xbe>
 8006c42:	f1c9 0e20 	rsb	lr, r9, #32
 8006c46:	468a      	mov	sl, r1
 8006c48:	2200      	movs	r2, #0
 8006c4a:	6818      	ldr	r0, [r3, #0]
 8006c4c:	fa00 f009 	lsl.w	r0, r0, r9
 8006c50:	4310      	orrs	r0, r2
 8006c52:	f84a 0b04 	str.w	r0, [sl], #4
 8006c56:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c5a:	459c      	cmp	ip, r3
 8006c5c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006c60:	d8f3      	bhi.n	8006c4a <__lshift+0x6e>
 8006c62:	ebac 0304 	sub.w	r3, ip, r4
 8006c66:	3b15      	subs	r3, #21
 8006c68:	f023 0303 	bic.w	r3, r3, #3
 8006c6c:	3304      	adds	r3, #4
 8006c6e:	f104 0015 	add.w	r0, r4, #21
 8006c72:	4584      	cmp	ip, r0
 8006c74:	bf38      	it	cc
 8006c76:	2304      	movcc	r3, #4
 8006c78:	50ca      	str	r2, [r1, r3]
 8006c7a:	b10a      	cbz	r2, 8006c80 <__lshift+0xa4>
 8006c7c:	f108 0602 	add.w	r6, r8, #2
 8006c80:	3e01      	subs	r6, #1
 8006c82:	4638      	mov	r0, r7
 8006c84:	612e      	str	r6, [r5, #16]
 8006c86:	4621      	mov	r1, r4
 8006c88:	f7ff fd90 	bl	80067ac <_Bfree>
 8006c8c:	4628      	mov	r0, r5
 8006c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c92:	f842 0f04 	str.w	r0, [r2, #4]!
 8006c96:	3301      	adds	r3, #1
 8006c98:	e7c5      	b.n	8006c26 <__lshift+0x4a>
 8006c9a:	3904      	subs	r1, #4
 8006c9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ca0:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ca4:	459c      	cmp	ip, r3
 8006ca6:	d8f9      	bhi.n	8006c9c <__lshift+0xc0>
 8006ca8:	e7ea      	b.n	8006c80 <__lshift+0xa4>
 8006caa:	bf00      	nop
 8006cac:	08007f9e 	.word	0x08007f9e
 8006cb0:	0800800f 	.word	0x0800800f

08006cb4 <__mcmp>:
 8006cb4:	690a      	ldr	r2, [r1, #16]
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	6900      	ldr	r0, [r0, #16]
 8006cba:	1a80      	subs	r0, r0, r2
 8006cbc:	b530      	push	{r4, r5, lr}
 8006cbe:	d10e      	bne.n	8006cde <__mcmp+0x2a>
 8006cc0:	3314      	adds	r3, #20
 8006cc2:	3114      	adds	r1, #20
 8006cc4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006cc8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006ccc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006cd0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006cd4:	4295      	cmp	r5, r2
 8006cd6:	d003      	beq.n	8006ce0 <__mcmp+0x2c>
 8006cd8:	d205      	bcs.n	8006ce6 <__mcmp+0x32>
 8006cda:	f04f 30ff 	mov.w	r0, #4294967295
 8006cde:	bd30      	pop	{r4, r5, pc}
 8006ce0:	42a3      	cmp	r3, r4
 8006ce2:	d3f3      	bcc.n	8006ccc <__mcmp+0x18>
 8006ce4:	e7fb      	b.n	8006cde <__mcmp+0x2a>
 8006ce6:	2001      	movs	r0, #1
 8006ce8:	e7f9      	b.n	8006cde <__mcmp+0x2a>
	...

08006cec <__mdiff>:
 8006cec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cf0:	4689      	mov	r9, r1
 8006cf2:	4606      	mov	r6, r0
 8006cf4:	4611      	mov	r1, r2
 8006cf6:	4648      	mov	r0, r9
 8006cf8:	4614      	mov	r4, r2
 8006cfa:	f7ff ffdb 	bl	8006cb4 <__mcmp>
 8006cfe:	1e05      	subs	r5, r0, #0
 8006d00:	d112      	bne.n	8006d28 <__mdiff+0x3c>
 8006d02:	4629      	mov	r1, r5
 8006d04:	4630      	mov	r0, r6
 8006d06:	f7ff fd11 	bl	800672c <_Balloc>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	b928      	cbnz	r0, 8006d1a <__mdiff+0x2e>
 8006d0e:	4b3f      	ldr	r3, [pc, #252]	@ (8006e0c <__mdiff+0x120>)
 8006d10:	f240 2137 	movw	r1, #567	@ 0x237
 8006d14:	483e      	ldr	r0, [pc, #248]	@ (8006e10 <__mdiff+0x124>)
 8006d16:	f7ff f89f 	bl	8005e58 <__assert_func>
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006d20:	4610      	mov	r0, r2
 8006d22:	b003      	add	sp, #12
 8006d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d28:	bfbc      	itt	lt
 8006d2a:	464b      	movlt	r3, r9
 8006d2c:	46a1      	movlt	r9, r4
 8006d2e:	4630      	mov	r0, r6
 8006d30:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006d34:	bfba      	itte	lt
 8006d36:	461c      	movlt	r4, r3
 8006d38:	2501      	movlt	r5, #1
 8006d3a:	2500      	movge	r5, #0
 8006d3c:	f7ff fcf6 	bl	800672c <_Balloc>
 8006d40:	4602      	mov	r2, r0
 8006d42:	b918      	cbnz	r0, 8006d4c <__mdiff+0x60>
 8006d44:	4b31      	ldr	r3, [pc, #196]	@ (8006e0c <__mdiff+0x120>)
 8006d46:	f240 2145 	movw	r1, #581	@ 0x245
 8006d4a:	e7e3      	b.n	8006d14 <__mdiff+0x28>
 8006d4c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006d50:	6926      	ldr	r6, [r4, #16]
 8006d52:	60c5      	str	r5, [r0, #12]
 8006d54:	f109 0310 	add.w	r3, r9, #16
 8006d58:	f109 0514 	add.w	r5, r9, #20
 8006d5c:	f104 0e14 	add.w	lr, r4, #20
 8006d60:	f100 0b14 	add.w	fp, r0, #20
 8006d64:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006d68:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006d6c:	9301      	str	r3, [sp, #4]
 8006d6e:	46d9      	mov	r9, fp
 8006d70:	f04f 0c00 	mov.w	ip, #0
 8006d74:	9b01      	ldr	r3, [sp, #4]
 8006d76:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006d7a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006d7e:	9301      	str	r3, [sp, #4]
 8006d80:	fa1f f38a 	uxth.w	r3, sl
 8006d84:	4619      	mov	r1, r3
 8006d86:	b283      	uxth	r3, r0
 8006d88:	1acb      	subs	r3, r1, r3
 8006d8a:	0c00      	lsrs	r0, r0, #16
 8006d8c:	4463      	add	r3, ip
 8006d8e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006d92:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006d9c:	4576      	cmp	r6, lr
 8006d9e:	f849 3b04 	str.w	r3, [r9], #4
 8006da2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006da6:	d8e5      	bhi.n	8006d74 <__mdiff+0x88>
 8006da8:	1b33      	subs	r3, r6, r4
 8006daa:	3b15      	subs	r3, #21
 8006dac:	f023 0303 	bic.w	r3, r3, #3
 8006db0:	3415      	adds	r4, #21
 8006db2:	3304      	adds	r3, #4
 8006db4:	42a6      	cmp	r6, r4
 8006db6:	bf38      	it	cc
 8006db8:	2304      	movcc	r3, #4
 8006dba:	441d      	add	r5, r3
 8006dbc:	445b      	add	r3, fp
 8006dbe:	461e      	mov	r6, r3
 8006dc0:	462c      	mov	r4, r5
 8006dc2:	4544      	cmp	r4, r8
 8006dc4:	d30e      	bcc.n	8006de4 <__mdiff+0xf8>
 8006dc6:	f108 0103 	add.w	r1, r8, #3
 8006dca:	1b49      	subs	r1, r1, r5
 8006dcc:	f021 0103 	bic.w	r1, r1, #3
 8006dd0:	3d03      	subs	r5, #3
 8006dd2:	45a8      	cmp	r8, r5
 8006dd4:	bf38      	it	cc
 8006dd6:	2100      	movcc	r1, #0
 8006dd8:	440b      	add	r3, r1
 8006dda:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006dde:	b191      	cbz	r1, 8006e06 <__mdiff+0x11a>
 8006de0:	6117      	str	r7, [r2, #16]
 8006de2:	e79d      	b.n	8006d20 <__mdiff+0x34>
 8006de4:	f854 1b04 	ldr.w	r1, [r4], #4
 8006de8:	46e6      	mov	lr, ip
 8006dea:	0c08      	lsrs	r0, r1, #16
 8006dec:	fa1c fc81 	uxtah	ip, ip, r1
 8006df0:	4471      	add	r1, lr
 8006df2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006df6:	b289      	uxth	r1, r1
 8006df8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006dfc:	f846 1b04 	str.w	r1, [r6], #4
 8006e00:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006e04:	e7dd      	b.n	8006dc2 <__mdiff+0xd6>
 8006e06:	3f01      	subs	r7, #1
 8006e08:	e7e7      	b.n	8006dda <__mdiff+0xee>
 8006e0a:	bf00      	nop
 8006e0c:	08007f9e 	.word	0x08007f9e
 8006e10:	0800800f 	.word	0x0800800f

08006e14 <__ulp>:
 8006e14:	b082      	sub	sp, #8
 8006e16:	ed8d 0b00 	vstr	d0, [sp]
 8006e1a:	9a01      	ldr	r2, [sp, #4]
 8006e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8006e5c <__ulp+0x48>)
 8006e1e:	4013      	ands	r3, r2
 8006e20:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	dc08      	bgt.n	8006e3a <__ulp+0x26>
 8006e28:	425b      	negs	r3, r3
 8006e2a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006e2e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006e32:	da04      	bge.n	8006e3e <__ulp+0x2a>
 8006e34:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006e38:	4113      	asrs	r3, r2
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	e008      	b.n	8006e50 <__ulp+0x3c>
 8006e3e:	f1a2 0314 	sub.w	r3, r2, #20
 8006e42:	2b1e      	cmp	r3, #30
 8006e44:	bfda      	itte	le
 8006e46:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006e4a:	40da      	lsrle	r2, r3
 8006e4c:	2201      	movgt	r2, #1
 8006e4e:	2300      	movs	r3, #0
 8006e50:	4619      	mov	r1, r3
 8006e52:	4610      	mov	r0, r2
 8006e54:	ec41 0b10 	vmov	d0, r0, r1
 8006e58:	b002      	add	sp, #8
 8006e5a:	4770      	bx	lr
 8006e5c:	7ff00000 	.word	0x7ff00000

08006e60 <__b2d>:
 8006e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e64:	6906      	ldr	r6, [r0, #16]
 8006e66:	f100 0814 	add.w	r8, r0, #20
 8006e6a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006e6e:	1f37      	subs	r7, r6, #4
 8006e70:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006e74:	4610      	mov	r0, r2
 8006e76:	f7ff fd4b 	bl	8006910 <__hi0bits>
 8006e7a:	f1c0 0320 	rsb	r3, r0, #32
 8006e7e:	280a      	cmp	r0, #10
 8006e80:	600b      	str	r3, [r1, #0]
 8006e82:	491b      	ldr	r1, [pc, #108]	@ (8006ef0 <__b2d+0x90>)
 8006e84:	dc15      	bgt.n	8006eb2 <__b2d+0x52>
 8006e86:	f1c0 0c0b 	rsb	ip, r0, #11
 8006e8a:	fa22 f30c 	lsr.w	r3, r2, ip
 8006e8e:	45b8      	cmp	r8, r7
 8006e90:	ea43 0501 	orr.w	r5, r3, r1
 8006e94:	bf34      	ite	cc
 8006e96:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006e9a:	2300      	movcs	r3, #0
 8006e9c:	3015      	adds	r0, #21
 8006e9e:	fa02 f000 	lsl.w	r0, r2, r0
 8006ea2:	fa23 f30c 	lsr.w	r3, r3, ip
 8006ea6:	4303      	orrs	r3, r0
 8006ea8:	461c      	mov	r4, r3
 8006eaa:	ec45 4b10 	vmov	d0, r4, r5
 8006eae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006eb2:	45b8      	cmp	r8, r7
 8006eb4:	bf3a      	itte	cc
 8006eb6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006eba:	f1a6 0708 	subcc.w	r7, r6, #8
 8006ebe:	2300      	movcs	r3, #0
 8006ec0:	380b      	subs	r0, #11
 8006ec2:	d012      	beq.n	8006eea <__b2d+0x8a>
 8006ec4:	f1c0 0120 	rsb	r1, r0, #32
 8006ec8:	fa23 f401 	lsr.w	r4, r3, r1
 8006ecc:	4082      	lsls	r2, r0
 8006ece:	4322      	orrs	r2, r4
 8006ed0:	4547      	cmp	r7, r8
 8006ed2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8006ed6:	bf8c      	ite	hi
 8006ed8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006edc:	2200      	movls	r2, #0
 8006ede:	4083      	lsls	r3, r0
 8006ee0:	40ca      	lsrs	r2, r1
 8006ee2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	e7de      	b.n	8006ea8 <__b2d+0x48>
 8006eea:	ea42 0501 	orr.w	r5, r2, r1
 8006eee:	e7db      	b.n	8006ea8 <__b2d+0x48>
 8006ef0:	3ff00000 	.word	0x3ff00000

08006ef4 <__d2b>:
 8006ef4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ef8:	460f      	mov	r7, r1
 8006efa:	2101      	movs	r1, #1
 8006efc:	ec59 8b10 	vmov	r8, r9, d0
 8006f00:	4616      	mov	r6, r2
 8006f02:	f7ff fc13 	bl	800672c <_Balloc>
 8006f06:	4604      	mov	r4, r0
 8006f08:	b930      	cbnz	r0, 8006f18 <__d2b+0x24>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	4b23      	ldr	r3, [pc, #140]	@ (8006f9c <__d2b+0xa8>)
 8006f0e:	4824      	ldr	r0, [pc, #144]	@ (8006fa0 <__d2b+0xac>)
 8006f10:	f240 310f 	movw	r1, #783	@ 0x30f
 8006f14:	f7fe ffa0 	bl	8005e58 <__assert_func>
 8006f18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006f1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f20:	b10d      	cbz	r5, 8006f26 <__d2b+0x32>
 8006f22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f26:	9301      	str	r3, [sp, #4]
 8006f28:	f1b8 0300 	subs.w	r3, r8, #0
 8006f2c:	d023      	beq.n	8006f76 <__d2b+0x82>
 8006f2e:	4668      	mov	r0, sp
 8006f30:	9300      	str	r3, [sp, #0]
 8006f32:	f7ff fd0c 	bl	800694e <__lo0bits>
 8006f36:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006f3a:	b1d0      	cbz	r0, 8006f72 <__d2b+0x7e>
 8006f3c:	f1c0 0320 	rsb	r3, r0, #32
 8006f40:	fa02 f303 	lsl.w	r3, r2, r3
 8006f44:	430b      	orrs	r3, r1
 8006f46:	40c2      	lsrs	r2, r0
 8006f48:	6163      	str	r3, [r4, #20]
 8006f4a:	9201      	str	r2, [sp, #4]
 8006f4c:	9b01      	ldr	r3, [sp, #4]
 8006f4e:	61a3      	str	r3, [r4, #24]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	bf0c      	ite	eq
 8006f54:	2201      	moveq	r2, #1
 8006f56:	2202      	movne	r2, #2
 8006f58:	6122      	str	r2, [r4, #16]
 8006f5a:	b1a5      	cbz	r5, 8006f86 <__d2b+0x92>
 8006f5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006f60:	4405      	add	r5, r0
 8006f62:	603d      	str	r5, [r7, #0]
 8006f64:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006f68:	6030      	str	r0, [r6, #0]
 8006f6a:	4620      	mov	r0, r4
 8006f6c:	b003      	add	sp, #12
 8006f6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f72:	6161      	str	r1, [r4, #20]
 8006f74:	e7ea      	b.n	8006f4c <__d2b+0x58>
 8006f76:	a801      	add	r0, sp, #4
 8006f78:	f7ff fce9 	bl	800694e <__lo0bits>
 8006f7c:	9b01      	ldr	r3, [sp, #4]
 8006f7e:	6163      	str	r3, [r4, #20]
 8006f80:	3020      	adds	r0, #32
 8006f82:	2201      	movs	r2, #1
 8006f84:	e7e8      	b.n	8006f58 <__d2b+0x64>
 8006f86:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006f8a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006f8e:	6038      	str	r0, [r7, #0]
 8006f90:	6918      	ldr	r0, [r3, #16]
 8006f92:	f7ff fcbd 	bl	8006910 <__hi0bits>
 8006f96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006f9a:	e7e5      	b.n	8006f68 <__d2b+0x74>
 8006f9c:	08007f9e 	.word	0x08007f9e
 8006fa0:	0800800f 	.word	0x0800800f

08006fa4 <__ratio>:
 8006fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fa8:	b085      	sub	sp, #20
 8006faa:	e9cd 1000 	strd	r1, r0, [sp]
 8006fae:	a902      	add	r1, sp, #8
 8006fb0:	f7ff ff56 	bl	8006e60 <__b2d>
 8006fb4:	9800      	ldr	r0, [sp, #0]
 8006fb6:	a903      	add	r1, sp, #12
 8006fb8:	ec55 4b10 	vmov	r4, r5, d0
 8006fbc:	f7ff ff50 	bl	8006e60 <__b2d>
 8006fc0:	9b01      	ldr	r3, [sp, #4]
 8006fc2:	6919      	ldr	r1, [r3, #16]
 8006fc4:	9b00      	ldr	r3, [sp, #0]
 8006fc6:	691b      	ldr	r3, [r3, #16]
 8006fc8:	1ac9      	subs	r1, r1, r3
 8006fca:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006fce:	1a9b      	subs	r3, r3, r2
 8006fd0:	ec5b ab10 	vmov	sl, fp, d0
 8006fd4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	bfce      	itee	gt
 8006fdc:	462a      	movgt	r2, r5
 8006fde:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006fe2:	465a      	movle	r2, fp
 8006fe4:	462f      	mov	r7, r5
 8006fe6:	46d9      	mov	r9, fp
 8006fe8:	bfcc      	ite	gt
 8006fea:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006fee:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006ff2:	464b      	mov	r3, r9
 8006ff4:	4652      	mov	r2, sl
 8006ff6:	4620      	mov	r0, r4
 8006ff8:	4639      	mov	r1, r7
 8006ffa:	f7f9 fc2f 	bl	800085c <__aeabi_ddiv>
 8006ffe:	ec41 0b10 	vmov	d0, r0, r1
 8007002:	b005      	add	sp, #20
 8007004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007008 <__copybits>:
 8007008:	3901      	subs	r1, #1
 800700a:	b570      	push	{r4, r5, r6, lr}
 800700c:	1149      	asrs	r1, r1, #5
 800700e:	6914      	ldr	r4, [r2, #16]
 8007010:	3101      	adds	r1, #1
 8007012:	f102 0314 	add.w	r3, r2, #20
 8007016:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800701a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800701e:	1f05      	subs	r5, r0, #4
 8007020:	42a3      	cmp	r3, r4
 8007022:	d30c      	bcc.n	800703e <__copybits+0x36>
 8007024:	1aa3      	subs	r3, r4, r2
 8007026:	3b11      	subs	r3, #17
 8007028:	f023 0303 	bic.w	r3, r3, #3
 800702c:	3211      	adds	r2, #17
 800702e:	42a2      	cmp	r2, r4
 8007030:	bf88      	it	hi
 8007032:	2300      	movhi	r3, #0
 8007034:	4418      	add	r0, r3
 8007036:	2300      	movs	r3, #0
 8007038:	4288      	cmp	r0, r1
 800703a:	d305      	bcc.n	8007048 <__copybits+0x40>
 800703c:	bd70      	pop	{r4, r5, r6, pc}
 800703e:	f853 6b04 	ldr.w	r6, [r3], #4
 8007042:	f845 6f04 	str.w	r6, [r5, #4]!
 8007046:	e7eb      	b.n	8007020 <__copybits+0x18>
 8007048:	f840 3b04 	str.w	r3, [r0], #4
 800704c:	e7f4      	b.n	8007038 <__copybits+0x30>

0800704e <__any_on>:
 800704e:	f100 0214 	add.w	r2, r0, #20
 8007052:	6900      	ldr	r0, [r0, #16]
 8007054:	114b      	asrs	r3, r1, #5
 8007056:	4298      	cmp	r0, r3
 8007058:	b510      	push	{r4, lr}
 800705a:	db11      	blt.n	8007080 <__any_on+0x32>
 800705c:	dd0a      	ble.n	8007074 <__any_on+0x26>
 800705e:	f011 011f 	ands.w	r1, r1, #31
 8007062:	d007      	beq.n	8007074 <__any_on+0x26>
 8007064:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007068:	fa24 f001 	lsr.w	r0, r4, r1
 800706c:	fa00 f101 	lsl.w	r1, r0, r1
 8007070:	428c      	cmp	r4, r1
 8007072:	d10b      	bne.n	800708c <__any_on+0x3e>
 8007074:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007078:	4293      	cmp	r3, r2
 800707a:	d803      	bhi.n	8007084 <__any_on+0x36>
 800707c:	2000      	movs	r0, #0
 800707e:	bd10      	pop	{r4, pc}
 8007080:	4603      	mov	r3, r0
 8007082:	e7f7      	b.n	8007074 <__any_on+0x26>
 8007084:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007088:	2900      	cmp	r1, #0
 800708a:	d0f5      	beq.n	8007078 <__any_on+0x2a>
 800708c:	2001      	movs	r0, #1
 800708e:	e7f6      	b.n	800707e <__any_on+0x30>

08007090 <__ascii_wctomb>:
 8007090:	4603      	mov	r3, r0
 8007092:	4608      	mov	r0, r1
 8007094:	b141      	cbz	r1, 80070a8 <__ascii_wctomb+0x18>
 8007096:	2aff      	cmp	r2, #255	@ 0xff
 8007098:	d904      	bls.n	80070a4 <__ascii_wctomb+0x14>
 800709a:	228a      	movs	r2, #138	@ 0x8a
 800709c:	601a      	str	r2, [r3, #0]
 800709e:	f04f 30ff 	mov.w	r0, #4294967295
 80070a2:	4770      	bx	lr
 80070a4:	700a      	strb	r2, [r1, #0]
 80070a6:	2001      	movs	r0, #1
 80070a8:	4770      	bx	lr
	...

080070ac <__sflush_r>:
 80070ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070b4:	0716      	lsls	r6, r2, #28
 80070b6:	4605      	mov	r5, r0
 80070b8:	460c      	mov	r4, r1
 80070ba:	d454      	bmi.n	8007166 <__sflush_r+0xba>
 80070bc:	684b      	ldr	r3, [r1, #4]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	dc02      	bgt.n	80070c8 <__sflush_r+0x1c>
 80070c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	dd48      	ble.n	800715a <__sflush_r+0xae>
 80070c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80070ca:	2e00      	cmp	r6, #0
 80070cc:	d045      	beq.n	800715a <__sflush_r+0xae>
 80070ce:	2300      	movs	r3, #0
 80070d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80070d4:	682f      	ldr	r7, [r5, #0]
 80070d6:	6a21      	ldr	r1, [r4, #32]
 80070d8:	602b      	str	r3, [r5, #0]
 80070da:	d030      	beq.n	800713e <__sflush_r+0x92>
 80070dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80070de:	89a3      	ldrh	r3, [r4, #12]
 80070e0:	0759      	lsls	r1, r3, #29
 80070e2:	d505      	bpl.n	80070f0 <__sflush_r+0x44>
 80070e4:	6863      	ldr	r3, [r4, #4]
 80070e6:	1ad2      	subs	r2, r2, r3
 80070e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80070ea:	b10b      	cbz	r3, 80070f0 <__sflush_r+0x44>
 80070ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80070ee:	1ad2      	subs	r2, r2, r3
 80070f0:	2300      	movs	r3, #0
 80070f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80070f4:	6a21      	ldr	r1, [r4, #32]
 80070f6:	4628      	mov	r0, r5
 80070f8:	47b0      	blx	r6
 80070fa:	1c43      	adds	r3, r0, #1
 80070fc:	89a3      	ldrh	r3, [r4, #12]
 80070fe:	d106      	bne.n	800710e <__sflush_r+0x62>
 8007100:	6829      	ldr	r1, [r5, #0]
 8007102:	291d      	cmp	r1, #29
 8007104:	d82b      	bhi.n	800715e <__sflush_r+0xb2>
 8007106:	4a2a      	ldr	r2, [pc, #168]	@ (80071b0 <__sflush_r+0x104>)
 8007108:	410a      	asrs	r2, r1
 800710a:	07d6      	lsls	r6, r2, #31
 800710c:	d427      	bmi.n	800715e <__sflush_r+0xb2>
 800710e:	2200      	movs	r2, #0
 8007110:	6062      	str	r2, [r4, #4]
 8007112:	04d9      	lsls	r1, r3, #19
 8007114:	6922      	ldr	r2, [r4, #16]
 8007116:	6022      	str	r2, [r4, #0]
 8007118:	d504      	bpl.n	8007124 <__sflush_r+0x78>
 800711a:	1c42      	adds	r2, r0, #1
 800711c:	d101      	bne.n	8007122 <__sflush_r+0x76>
 800711e:	682b      	ldr	r3, [r5, #0]
 8007120:	b903      	cbnz	r3, 8007124 <__sflush_r+0x78>
 8007122:	6560      	str	r0, [r4, #84]	@ 0x54
 8007124:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007126:	602f      	str	r7, [r5, #0]
 8007128:	b1b9      	cbz	r1, 800715a <__sflush_r+0xae>
 800712a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800712e:	4299      	cmp	r1, r3
 8007130:	d002      	beq.n	8007138 <__sflush_r+0x8c>
 8007132:	4628      	mov	r0, r5
 8007134:	f7fe feae 	bl	8005e94 <_free_r>
 8007138:	2300      	movs	r3, #0
 800713a:	6363      	str	r3, [r4, #52]	@ 0x34
 800713c:	e00d      	b.n	800715a <__sflush_r+0xae>
 800713e:	2301      	movs	r3, #1
 8007140:	4628      	mov	r0, r5
 8007142:	47b0      	blx	r6
 8007144:	4602      	mov	r2, r0
 8007146:	1c50      	adds	r0, r2, #1
 8007148:	d1c9      	bne.n	80070de <__sflush_r+0x32>
 800714a:	682b      	ldr	r3, [r5, #0]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d0c6      	beq.n	80070de <__sflush_r+0x32>
 8007150:	2b1d      	cmp	r3, #29
 8007152:	d001      	beq.n	8007158 <__sflush_r+0xac>
 8007154:	2b16      	cmp	r3, #22
 8007156:	d11e      	bne.n	8007196 <__sflush_r+0xea>
 8007158:	602f      	str	r7, [r5, #0]
 800715a:	2000      	movs	r0, #0
 800715c:	e022      	b.n	80071a4 <__sflush_r+0xf8>
 800715e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007162:	b21b      	sxth	r3, r3
 8007164:	e01b      	b.n	800719e <__sflush_r+0xf2>
 8007166:	690f      	ldr	r7, [r1, #16]
 8007168:	2f00      	cmp	r7, #0
 800716a:	d0f6      	beq.n	800715a <__sflush_r+0xae>
 800716c:	0793      	lsls	r3, r2, #30
 800716e:	680e      	ldr	r6, [r1, #0]
 8007170:	bf08      	it	eq
 8007172:	694b      	ldreq	r3, [r1, #20]
 8007174:	600f      	str	r7, [r1, #0]
 8007176:	bf18      	it	ne
 8007178:	2300      	movne	r3, #0
 800717a:	eba6 0807 	sub.w	r8, r6, r7
 800717e:	608b      	str	r3, [r1, #8]
 8007180:	f1b8 0f00 	cmp.w	r8, #0
 8007184:	dde9      	ble.n	800715a <__sflush_r+0xae>
 8007186:	6a21      	ldr	r1, [r4, #32]
 8007188:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800718a:	4643      	mov	r3, r8
 800718c:	463a      	mov	r2, r7
 800718e:	4628      	mov	r0, r5
 8007190:	47b0      	blx	r6
 8007192:	2800      	cmp	r0, #0
 8007194:	dc08      	bgt.n	80071a8 <__sflush_r+0xfc>
 8007196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800719a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800719e:	81a3      	strh	r3, [r4, #12]
 80071a0:	f04f 30ff 	mov.w	r0, #4294967295
 80071a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071a8:	4407      	add	r7, r0
 80071aa:	eba8 0800 	sub.w	r8, r8, r0
 80071ae:	e7e7      	b.n	8007180 <__sflush_r+0xd4>
 80071b0:	dfbffffe 	.word	0xdfbffffe

080071b4 <_fflush_r>:
 80071b4:	b538      	push	{r3, r4, r5, lr}
 80071b6:	690b      	ldr	r3, [r1, #16]
 80071b8:	4605      	mov	r5, r0
 80071ba:	460c      	mov	r4, r1
 80071bc:	b913      	cbnz	r3, 80071c4 <_fflush_r+0x10>
 80071be:	2500      	movs	r5, #0
 80071c0:	4628      	mov	r0, r5
 80071c2:	bd38      	pop	{r3, r4, r5, pc}
 80071c4:	b118      	cbz	r0, 80071ce <_fflush_r+0x1a>
 80071c6:	6a03      	ldr	r3, [r0, #32]
 80071c8:	b90b      	cbnz	r3, 80071ce <_fflush_r+0x1a>
 80071ca:	f7fe fcb5 	bl	8005b38 <__sinit>
 80071ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d0f3      	beq.n	80071be <_fflush_r+0xa>
 80071d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80071d8:	07d0      	lsls	r0, r2, #31
 80071da:	d404      	bmi.n	80071e6 <_fflush_r+0x32>
 80071dc:	0599      	lsls	r1, r3, #22
 80071de:	d402      	bmi.n	80071e6 <_fflush_r+0x32>
 80071e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071e2:	f7fe fe20 	bl	8005e26 <__retarget_lock_acquire_recursive>
 80071e6:	4628      	mov	r0, r5
 80071e8:	4621      	mov	r1, r4
 80071ea:	f7ff ff5f 	bl	80070ac <__sflush_r>
 80071ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80071f0:	07da      	lsls	r2, r3, #31
 80071f2:	4605      	mov	r5, r0
 80071f4:	d4e4      	bmi.n	80071c0 <_fflush_r+0xc>
 80071f6:	89a3      	ldrh	r3, [r4, #12]
 80071f8:	059b      	lsls	r3, r3, #22
 80071fa:	d4e1      	bmi.n	80071c0 <_fflush_r+0xc>
 80071fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071fe:	f7fe fe13 	bl	8005e28 <__retarget_lock_release_recursive>
 8007202:	e7dd      	b.n	80071c0 <_fflush_r+0xc>

08007204 <fiprintf>:
 8007204:	b40e      	push	{r1, r2, r3}
 8007206:	b503      	push	{r0, r1, lr}
 8007208:	4601      	mov	r1, r0
 800720a:	ab03      	add	r3, sp, #12
 800720c:	4805      	ldr	r0, [pc, #20]	@ (8007224 <fiprintf+0x20>)
 800720e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007212:	6800      	ldr	r0, [r0, #0]
 8007214:	9301      	str	r3, [sp, #4]
 8007216:	f000 f85b 	bl	80072d0 <_vfiprintf_r>
 800721a:	b002      	add	sp, #8
 800721c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007220:	b003      	add	sp, #12
 8007222:	4770      	bx	lr
 8007224:	20000184 	.word	0x20000184

08007228 <_sbrk_r>:
 8007228:	b538      	push	{r3, r4, r5, lr}
 800722a:	4d06      	ldr	r5, [pc, #24]	@ (8007244 <_sbrk_r+0x1c>)
 800722c:	2300      	movs	r3, #0
 800722e:	4604      	mov	r4, r0
 8007230:	4608      	mov	r0, r1
 8007232:	602b      	str	r3, [r5, #0]
 8007234:	f7fa fcee 	bl	8001c14 <_sbrk>
 8007238:	1c43      	adds	r3, r0, #1
 800723a:	d102      	bne.n	8007242 <_sbrk_r+0x1a>
 800723c:	682b      	ldr	r3, [r5, #0]
 800723e:	b103      	cbz	r3, 8007242 <_sbrk_r+0x1a>
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	bd38      	pop	{r3, r4, r5, pc}
 8007244:	20000574 	.word	0x20000574

08007248 <abort>:
 8007248:	b508      	push	{r3, lr}
 800724a:	2006      	movs	r0, #6
 800724c:	f000 fba2 	bl	8007994 <raise>
 8007250:	2001      	movs	r0, #1
 8007252:	f7fa fc67 	bl	8001b24 <_exit>

08007256 <_calloc_r>:
 8007256:	b570      	push	{r4, r5, r6, lr}
 8007258:	fba1 5402 	umull	r5, r4, r1, r2
 800725c:	b93c      	cbnz	r4, 800726e <_calloc_r+0x18>
 800725e:	4629      	mov	r1, r5
 8007260:	f7ff f9c6 	bl	80065f0 <_malloc_r>
 8007264:	4606      	mov	r6, r0
 8007266:	b928      	cbnz	r0, 8007274 <_calloc_r+0x1e>
 8007268:	2600      	movs	r6, #0
 800726a:	4630      	mov	r0, r6
 800726c:	bd70      	pop	{r4, r5, r6, pc}
 800726e:	220c      	movs	r2, #12
 8007270:	6002      	str	r2, [r0, #0]
 8007272:	e7f9      	b.n	8007268 <_calloc_r+0x12>
 8007274:	462a      	mov	r2, r5
 8007276:	4621      	mov	r1, r4
 8007278:	f7fe fcd7 	bl	8005c2a <memset>
 800727c:	e7f5      	b.n	800726a <_calloc_r+0x14>

0800727e <__sfputc_r>:
 800727e:	6893      	ldr	r3, [r2, #8]
 8007280:	3b01      	subs	r3, #1
 8007282:	2b00      	cmp	r3, #0
 8007284:	b410      	push	{r4}
 8007286:	6093      	str	r3, [r2, #8]
 8007288:	da08      	bge.n	800729c <__sfputc_r+0x1e>
 800728a:	6994      	ldr	r4, [r2, #24]
 800728c:	42a3      	cmp	r3, r4
 800728e:	db01      	blt.n	8007294 <__sfputc_r+0x16>
 8007290:	290a      	cmp	r1, #10
 8007292:	d103      	bne.n	800729c <__sfputc_r+0x1e>
 8007294:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007298:	f000 bac0 	b.w	800781c <__swbuf_r>
 800729c:	6813      	ldr	r3, [r2, #0]
 800729e:	1c58      	adds	r0, r3, #1
 80072a0:	6010      	str	r0, [r2, #0]
 80072a2:	7019      	strb	r1, [r3, #0]
 80072a4:	4608      	mov	r0, r1
 80072a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <__sfputs_r>:
 80072ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ae:	4606      	mov	r6, r0
 80072b0:	460f      	mov	r7, r1
 80072b2:	4614      	mov	r4, r2
 80072b4:	18d5      	adds	r5, r2, r3
 80072b6:	42ac      	cmp	r4, r5
 80072b8:	d101      	bne.n	80072be <__sfputs_r+0x12>
 80072ba:	2000      	movs	r0, #0
 80072bc:	e007      	b.n	80072ce <__sfputs_r+0x22>
 80072be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072c2:	463a      	mov	r2, r7
 80072c4:	4630      	mov	r0, r6
 80072c6:	f7ff ffda 	bl	800727e <__sfputc_r>
 80072ca:	1c43      	adds	r3, r0, #1
 80072cc:	d1f3      	bne.n	80072b6 <__sfputs_r+0xa>
 80072ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080072d0 <_vfiprintf_r>:
 80072d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072d4:	460d      	mov	r5, r1
 80072d6:	b09d      	sub	sp, #116	@ 0x74
 80072d8:	4614      	mov	r4, r2
 80072da:	4698      	mov	r8, r3
 80072dc:	4606      	mov	r6, r0
 80072de:	b118      	cbz	r0, 80072e8 <_vfiprintf_r+0x18>
 80072e0:	6a03      	ldr	r3, [r0, #32]
 80072e2:	b90b      	cbnz	r3, 80072e8 <_vfiprintf_r+0x18>
 80072e4:	f7fe fc28 	bl	8005b38 <__sinit>
 80072e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072ea:	07d9      	lsls	r1, r3, #31
 80072ec:	d405      	bmi.n	80072fa <_vfiprintf_r+0x2a>
 80072ee:	89ab      	ldrh	r3, [r5, #12]
 80072f0:	059a      	lsls	r2, r3, #22
 80072f2:	d402      	bmi.n	80072fa <_vfiprintf_r+0x2a>
 80072f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072f6:	f7fe fd96 	bl	8005e26 <__retarget_lock_acquire_recursive>
 80072fa:	89ab      	ldrh	r3, [r5, #12]
 80072fc:	071b      	lsls	r3, r3, #28
 80072fe:	d501      	bpl.n	8007304 <_vfiprintf_r+0x34>
 8007300:	692b      	ldr	r3, [r5, #16]
 8007302:	b99b      	cbnz	r3, 800732c <_vfiprintf_r+0x5c>
 8007304:	4629      	mov	r1, r5
 8007306:	4630      	mov	r0, r6
 8007308:	f000 fac6 	bl	8007898 <__swsetup_r>
 800730c:	b170      	cbz	r0, 800732c <_vfiprintf_r+0x5c>
 800730e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007310:	07dc      	lsls	r4, r3, #31
 8007312:	d504      	bpl.n	800731e <_vfiprintf_r+0x4e>
 8007314:	f04f 30ff 	mov.w	r0, #4294967295
 8007318:	b01d      	add	sp, #116	@ 0x74
 800731a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800731e:	89ab      	ldrh	r3, [r5, #12]
 8007320:	0598      	lsls	r0, r3, #22
 8007322:	d4f7      	bmi.n	8007314 <_vfiprintf_r+0x44>
 8007324:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007326:	f7fe fd7f 	bl	8005e28 <__retarget_lock_release_recursive>
 800732a:	e7f3      	b.n	8007314 <_vfiprintf_r+0x44>
 800732c:	2300      	movs	r3, #0
 800732e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007330:	2320      	movs	r3, #32
 8007332:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007336:	f8cd 800c 	str.w	r8, [sp, #12]
 800733a:	2330      	movs	r3, #48	@ 0x30
 800733c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80074ec <_vfiprintf_r+0x21c>
 8007340:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007344:	f04f 0901 	mov.w	r9, #1
 8007348:	4623      	mov	r3, r4
 800734a:	469a      	mov	sl, r3
 800734c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007350:	b10a      	cbz	r2, 8007356 <_vfiprintf_r+0x86>
 8007352:	2a25      	cmp	r2, #37	@ 0x25
 8007354:	d1f9      	bne.n	800734a <_vfiprintf_r+0x7a>
 8007356:	ebba 0b04 	subs.w	fp, sl, r4
 800735a:	d00b      	beq.n	8007374 <_vfiprintf_r+0xa4>
 800735c:	465b      	mov	r3, fp
 800735e:	4622      	mov	r2, r4
 8007360:	4629      	mov	r1, r5
 8007362:	4630      	mov	r0, r6
 8007364:	f7ff ffa2 	bl	80072ac <__sfputs_r>
 8007368:	3001      	adds	r0, #1
 800736a:	f000 80a7 	beq.w	80074bc <_vfiprintf_r+0x1ec>
 800736e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007370:	445a      	add	r2, fp
 8007372:	9209      	str	r2, [sp, #36]	@ 0x24
 8007374:	f89a 3000 	ldrb.w	r3, [sl]
 8007378:	2b00      	cmp	r3, #0
 800737a:	f000 809f 	beq.w	80074bc <_vfiprintf_r+0x1ec>
 800737e:	2300      	movs	r3, #0
 8007380:	f04f 32ff 	mov.w	r2, #4294967295
 8007384:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007388:	f10a 0a01 	add.w	sl, sl, #1
 800738c:	9304      	str	r3, [sp, #16]
 800738e:	9307      	str	r3, [sp, #28]
 8007390:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007394:	931a      	str	r3, [sp, #104]	@ 0x68
 8007396:	4654      	mov	r4, sl
 8007398:	2205      	movs	r2, #5
 800739a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800739e:	4853      	ldr	r0, [pc, #332]	@ (80074ec <_vfiprintf_r+0x21c>)
 80073a0:	f7f8 ff26 	bl	80001f0 <memchr>
 80073a4:	9a04      	ldr	r2, [sp, #16]
 80073a6:	b9d8      	cbnz	r0, 80073e0 <_vfiprintf_r+0x110>
 80073a8:	06d1      	lsls	r1, r2, #27
 80073aa:	bf44      	itt	mi
 80073ac:	2320      	movmi	r3, #32
 80073ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073b2:	0713      	lsls	r3, r2, #28
 80073b4:	bf44      	itt	mi
 80073b6:	232b      	movmi	r3, #43	@ 0x2b
 80073b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073bc:	f89a 3000 	ldrb.w	r3, [sl]
 80073c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80073c2:	d015      	beq.n	80073f0 <_vfiprintf_r+0x120>
 80073c4:	9a07      	ldr	r2, [sp, #28]
 80073c6:	4654      	mov	r4, sl
 80073c8:	2000      	movs	r0, #0
 80073ca:	f04f 0c0a 	mov.w	ip, #10
 80073ce:	4621      	mov	r1, r4
 80073d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073d4:	3b30      	subs	r3, #48	@ 0x30
 80073d6:	2b09      	cmp	r3, #9
 80073d8:	d94b      	bls.n	8007472 <_vfiprintf_r+0x1a2>
 80073da:	b1b0      	cbz	r0, 800740a <_vfiprintf_r+0x13a>
 80073dc:	9207      	str	r2, [sp, #28]
 80073de:	e014      	b.n	800740a <_vfiprintf_r+0x13a>
 80073e0:	eba0 0308 	sub.w	r3, r0, r8
 80073e4:	fa09 f303 	lsl.w	r3, r9, r3
 80073e8:	4313      	orrs	r3, r2
 80073ea:	9304      	str	r3, [sp, #16]
 80073ec:	46a2      	mov	sl, r4
 80073ee:	e7d2      	b.n	8007396 <_vfiprintf_r+0xc6>
 80073f0:	9b03      	ldr	r3, [sp, #12]
 80073f2:	1d19      	adds	r1, r3, #4
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	9103      	str	r1, [sp, #12]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	bfbb      	ittet	lt
 80073fc:	425b      	neglt	r3, r3
 80073fe:	f042 0202 	orrlt.w	r2, r2, #2
 8007402:	9307      	strge	r3, [sp, #28]
 8007404:	9307      	strlt	r3, [sp, #28]
 8007406:	bfb8      	it	lt
 8007408:	9204      	strlt	r2, [sp, #16]
 800740a:	7823      	ldrb	r3, [r4, #0]
 800740c:	2b2e      	cmp	r3, #46	@ 0x2e
 800740e:	d10a      	bne.n	8007426 <_vfiprintf_r+0x156>
 8007410:	7863      	ldrb	r3, [r4, #1]
 8007412:	2b2a      	cmp	r3, #42	@ 0x2a
 8007414:	d132      	bne.n	800747c <_vfiprintf_r+0x1ac>
 8007416:	9b03      	ldr	r3, [sp, #12]
 8007418:	1d1a      	adds	r2, r3, #4
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	9203      	str	r2, [sp, #12]
 800741e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007422:	3402      	adds	r4, #2
 8007424:	9305      	str	r3, [sp, #20]
 8007426:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80074fc <_vfiprintf_r+0x22c>
 800742a:	7821      	ldrb	r1, [r4, #0]
 800742c:	2203      	movs	r2, #3
 800742e:	4650      	mov	r0, sl
 8007430:	f7f8 fede 	bl	80001f0 <memchr>
 8007434:	b138      	cbz	r0, 8007446 <_vfiprintf_r+0x176>
 8007436:	9b04      	ldr	r3, [sp, #16]
 8007438:	eba0 000a 	sub.w	r0, r0, sl
 800743c:	2240      	movs	r2, #64	@ 0x40
 800743e:	4082      	lsls	r2, r0
 8007440:	4313      	orrs	r3, r2
 8007442:	3401      	adds	r4, #1
 8007444:	9304      	str	r3, [sp, #16]
 8007446:	f814 1b01 	ldrb.w	r1, [r4], #1
 800744a:	4829      	ldr	r0, [pc, #164]	@ (80074f0 <_vfiprintf_r+0x220>)
 800744c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007450:	2206      	movs	r2, #6
 8007452:	f7f8 fecd 	bl	80001f0 <memchr>
 8007456:	2800      	cmp	r0, #0
 8007458:	d03f      	beq.n	80074da <_vfiprintf_r+0x20a>
 800745a:	4b26      	ldr	r3, [pc, #152]	@ (80074f4 <_vfiprintf_r+0x224>)
 800745c:	bb1b      	cbnz	r3, 80074a6 <_vfiprintf_r+0x1d6>
 800745e:	9b03      	ldr	r3, [sp, #12]
 8007460:	3307      	adds	r3, #7
 8007462:	f023 0307 	bic.w	r3, r3, #7
 8007466:	3308      	adds	r3, #8
 8007468:	9303      	str	r3, [sp, #12]
 800746a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800746c:	443b      	add	r3, r7
 800746e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007470:	e76a      	b.n	8007348 <_vfiprintf_r+0x78>
 8007472:	fb0c 3202 	mla	r2, ip, r2, r3
 8007476:	460c      	mov	r4, r1
 8007478:	2001      	movs	r0, #1
 800747a:	e7a8      	b.n	80073ce <_vfiprintf_r+0xfe>
 800747c:	2300      	movs	r3, #0
 800747e:	3401      	adds	r4, #1
 8007480:	9305      	str	r3, [sp, #20]
 8007482:	4619      	mov	r1, r3
 8007484:	f04f 0c0a 	mov.w	ip, #10
 8007488:	4620      	mov	r0, r4
 800748a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800748e:	3a30      	subs	r2, #48	@ 0x30
 8007490:	2a09      	cmp	r2, #9
 8007492:	d903      	bls.n	800749c <_vfiprintf_r+0x1cc>
 8007494:	2b00      	cmp	r3, #0
 8007496:	d0c6      	beq.n	8007426 <_vfiprintf_r+0x156>
 8007498:	9105      	str	r1, [sp, #20]
 800749a:	e7c4      	b.n	8007426 <_vfiprintf_r+0x156>
 800749c:	fb0c 2101 	mla	r1, ip, r1, r2
 80074a0:	4604      	mov	r4, r0
 80074a2:	2301      	movs	r3, #1
 80074a4:	e7f0      	b.n	8007488 <_vfiprintf_r+0x1b8>
 80074a6:	ab03      	add	r3, sp, #12
 80074a8:	9300      	str	r3, [sp, #0]
 80074aa:	462a      	mov	r2, r5
 80074ac:	4b12      	ldr	r3, [pc, #72]	@ (80074f8 <_vfiprintf_r+0x228>)
 80074ae:	a904      	add	r1, sp, #16
 80074b0:	4630      	mov	r0, r6
 80074b2:	f3af 8000 	nop.w
 80074b6:	4607      	mov	r7, r0
 80074b8:	1c78      	adds	r0, r7, #1
 80074ba:	d1d6      	bne.n	800746a <_vfiprintf_r+0x19a>
 80074bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074be:	07d9      	lsls	r1, r3, #31
 80074c0:	d405      	bmi.n	80074ce <_vfiprintf_r+0x1fe>
 80074c2:	89ab      	ldrh	r3, [r5, #12]
 80074c4:	059a      	lsls	r2, r3, #22
 80074c6:	d402      	bmi.n	80074ce <_vfiprintf_r+0x1fe>
 80074c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80074ca:	f7fe fcad 	bl	8005e28 <__retarget_lock_release_recursive>
 80074ce:	89ab      	ldrh	r3, [r5, #12]
 80074d0:	065b      	lsls	r3, r3, #25
 80074d2:	f53f af1f 	bmi.w	8007314 <_vfiprintf_r+0x44>
 80074d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074d8:	e71e      	b.n	8007318 <_vfiprintf_r+0x48>
 80074da:	ab03      	add	r3, sp, #12
 80074dc:	9300      	str	r3, [sp, #0]
 80074de:	462a      	mov	r2, r5
 80074e0:	4b05      	ldr	r3, [pc, #20]	@ (80074f8 <_vfiprintf_r+0x228>)
 80074e2:	a904      	add	r1, sp, #16
 80074e4:	4630      	mov	r0, r6
 80074e6:	f000 f879 	bl	80075dc <_printf_i>
 80074ea:	e7e4      	b.n	80074b6 <_vfiprintf_r+0x1e6>
 80074ec:	08008168 	.word	0x08008168
 80074f0:	08008172 	.word	0x08008172
 80074f4:	00000000 	.word	0x00000000
 80074f8:	080072ad 	.word	0x080072ad
 80074fc:	0800816e 	.word	0x0800816e

08007500 <_printf_common>:
 8007500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007504:	4616      	mov	r6, r2
 8007506:	4698      	mov	r8, r3
 8007508:	688a      	ldr	r2, [r1, #8]
 800750a:	690b      	ldr	r3, [r1, #16]
 800750c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007510:	4293      	cmp	r3, r2
 8007512:	bfb8      	it	lt
 8007514:	4613      	movlt	r3, r2
 8007516:	6033      	str	r3, [r6, #0]
 8007518:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800751c:	4607      	mov	r7, r0
 800751e:	460c      	mov	r4, r1
 8007520:	b10a      	cbz	r2, 8007526 <_printf_common+0x26>
 8007522:	3301      	adds	r3, #1
 8007524:	6033      	str	r3, [r6, #0]
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	0699      	lsls	r1, r3, #26
 800752a:	bf42      	ittt	mi
 800752c:	6833      	ldrmi	r3, [r6, #0]
 800752e:	3302      	addmi	r3, #2
 8007530:	6033      	strmi	r3, [r6, #0]
 8007532:	6825      	ldr	r5, [r4, #0]
 8007534:	f015 0506 	ands.w	r5, r5, #6
 8007538:	d106      	bne.n	8007548 <_printf_common+0x48>
 800753a:	f104 0a19 	add.w	sl, r4, #25
 800753e:	68e3      	ldr	r3, [r4, #12]
 8007540:	6832      	ldr	r2, [r6, #0]
 8007542:	1a9b      	subs	r3, r3, r2
 8007544:	42ab      	cmp	r3, r5
 8007546:	dc26      	bgt.n	8007596 <_printf_common+0x96>
 8007548:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800754c:	6822      	ldr	r2, [r4, #0]
 800754e:	3b00      	subs	r3, #0
 8007550:	bf18      	it	ne
 8007552:	2301      	movne	r3, #1
 8007554:	0692      	lsls	r2, r2, #26
 8007556:	d42b      	bmi.n	80075b0 <_printf_common+0xb0>
 8007558:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800755c:	4641      	mov	r1, r8
 800755e:	4638      	mov	r0, r7
 8007560:	47c8      	blx	r9
 8007562:	3001      	adds	r0, #1
 8007564:	d01e      	beq.n	80075a4 <_printf_common+0xa4>
 8007566:	6823      	ldr	r3, [r4, #0]
 8007568:	6922      	ldr	r2, [r4, #16]
 800756a:	f003 0306 	and.w	r3, r3, #6
 800756e:	2b04      	cmp	r3, #4
 8007570:	bf02      	ittt	eq
 8007572:	68e5      	ldreq	r5, [r4, #12]
 8007574:	6833      	ldreq	r3, [r6, #0]
 8007576:	1aed      	subeq	r5, r5, r3
 8007578:	68a3      	ldr	r3, [r4, #8]
 800757a:	bf0c      	ite	eq
 800757c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007580:	2500      	movne	r5, #0
 8007582:	4293      	cmp	r3, r2
 8007584:	bfc4      	itt	gt
 8007586:	1a9b      	subgt	r3, r3, r2
 8007588:	18ed      	addgt	r5, r5, r3
 800758a:	2600      	movs	r6, #0
 800758c:	341a      	adds	r4, #26
 800758e:	42b5      	cmp	r5, r6
 8007590:	d11a      	bne.n	80075c8 <_printf_common+0xc8>
 8007592:	2000      	movs	r0, #0
 8007594:	e008      	b.n	80075a8 <_printf_common+0xa8>
 8007596:	2301      	movs	r3, #1
 8007598:	4652      	mov	r2, sl
 800759a:	4641      	mov	r1, r8
 800759c:	4638      	mov	r0, r7
 800759e:	47c8      	blx	r9
 80075a0:	3001      	adds	r0, #1
 80075a2:	d103      	bne.n	80075ac <_printf_common+0xac>
 80075a4:	f04f 30ff 	mov.w	r0, #4294967295
 80075a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075ac:	3501      	adds	r5, #1
 80075ae:	e7c6      	b.n	800753e <_printf_common+0x3e>
 80075b0:	18e1      	adds	r1, r4, r3
 80075b2:	1c5a      	adds	r2, r3, #1
 80075b4:	2030      	movs	r0, #48	@ 0x30
 80075b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80075ba:	4422      	add	r2, r4
 80075bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80075c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80075c4:	3302      	adds	r3, #2
 80075c6:	e7c7      	b.n	8007558 <_printf_common+0x58>
 80075c8:	2301      	movs	r3, #1
 80075ca:	4622      	mov	r2, r4
 80075cc:	4641      	mov	r1, r8
 80075ce:	4638      	mov	r0, r7
 80075d0:	47c8      	blx	r9
 80075d2:	3001      	adds	r0, #1
 80075d4:	d0e6      	beq.n	80075a4 <_printf_common+0xa4>
 80075d6:	3601      	adds	r6, #1
 80075d8:	e7d9      	b.n	800758e <_printf_common+0x8e>
	...

080075dc <_printf_i>:
 80075dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075e0:	7e0f      	ldrb	r7, [r1, #24]
 80075e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80075e4:	2f78      	cmp	r7, #120	@ 0x78
 80075e6:	4691      	mov	r9, r2
 80075e8:	4680      	mov	r8, r0
 80075ea:	460c      	mov	r4, r1
 80075ec:	469a      	mov	sl, r3
 80075ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80075f2:	d807      	bhi.n	8007604 <_printf_i+0x28>
 80075f4:	2f62      	cmp	r7, #98	@ 0x62
 80075f6:	d80a      	bhi.n	800760e <_printf_i+0x32>
 80075f8:	2f00      	cmp	r7, #0
 80075fa:	f000 80d2 	beq.w	80077a2 <_printf_i+0x1c6>
 80075fe:	2f58      	cmp	r7, #88	@ 0x58
 8007600:	f000 80b9 	beq.w	8007776 <_printf_i+0x19a>
 8007604:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007608:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800760c:	e03a      	b.n	8007684 <_printf_i+0xa8>
 800760e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007612:	2b15      	cmp	r3, #21
 8007614:	d8f6      	bhi.n	8007604 <_printf_i+0x28>
 8007616:	a101      	add	r1, pc, #4	@ (adr r1, 800761c <_printf_i+0x40>)
 8007618:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800761c:	08007675 	.word	0x08007675
 8007620:	08007689 	.word	0x08007689
 8007624:	08007605 	.word	0x08007605
 8007628:	08007605 	.word	0x08007605
 800762c:	08007605 	.word	0x08007605
 8007630:	08007605 	.word	0x08007605
 8007634:	08007689 	.word	0x08007689
 8007638:	08007605 	.word	0x08007605
 800763c:	08007605 	.word	0x08007605
 8007640:	08007605 	.word	0x08007605
 8007644:	08007605 	.word	0x08007605
 8007648:	08007789 	.word	0x08007789
 800764c:	080076b3 	.word	0x080076b3
 8007650:	08007743 	.word	0x08007743
 8007654:	08007605 	.word	0x08007605
 8007658:	08007605 	.word	0x08007605
 800765c:	080077ab 	.word	0x080077ab
 8007660:	08007605 	.word	0x08007605
 8007664:	080076b3 	.word	0x080076b3
 8007668:	08007605 	.word	0x08007605
 800766c:	08007605 	.word	0x08007605
 8007670:	0800774b 	.word	0x0800774b
 8007674:	6833      	ldr	r3, [r6, #0]
 8007676:	1d1a      	adds	r2, r3, #4
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	6032      	str	r2, [r6, #0]
 800767c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007680:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007684:	2301      	movs	r3, #1
 8007686:	e09d      	b.n	80077c4 <_printf_i+0x1e8>
 8007688:	6833      	ldr	r3, [r6, #0]
 800768a:	6820      	ldr	r0, [r4, #0]
 800768c:	1d19      	adds	r1, r3, #4
 800768e:	6031      	str	r1, [r6, #0]
 8007690:	0606      	lsls	r6, r0, #24
 8007692:	d501      	bpl.n	8007698 <_printf_i+0xbc>
 8007694:	681d      	ldr	r5, [r3, #0]
 8007696:	e003      	b.n	80076a0 <_printf_i+0xc4>
 8007698:	0645      	lsls	r5, r0, #25
 800769a:	d5fb      	bpl.n	8007694 <_printf_i+0xb8>
 800769c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80076a0:	2d00      	cmp	r5, #0
 80076a2:	da03      	bge.n	80076ac <_printf_i+0xd0>
 80076a4:	232d      	movs	r3, #45	@ 0x2d
 80076a6:	426d      	negs	r5, r5
 80076a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076ac:	4859      	ldr	r0, [pc, #356]	@ (8007814 <_printf_i+0x238>)
 80076ae:	230a      	movs	r3, #10
 80076b0:	e011      	b.n	80076d6 <_printf_i+0xfa>
 80076b2:	6821      	ldr	r1, [r4, #0]
 80076b4:	6833      	ldr	r3, [r6, #0]
 80076b6:	0608      	lsls	r0, r1, #24
 80076b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80076bc:	d402      	bmi.n	80076c4 <_printf_i+0xe8>
 80076be:	0649      	lsls	r1, r1, #25
 80076c0:	bf48      	it	mi
 80076c2:	b2ad      	uxthmi	r5, r5
 80076c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80076c6:	4853      	ldr	r0, [pc, #332]	@ (8007814 <_printf_i+0x238>)
 80076c8:	6033      	str	r3, [r6, #0]
 80076ca:	bf14      	ite	ne
 80076cc:	230a      	movne	r3, #10
 80076ce:	2308      	moveq	r3, #8
 80076d0:	2100      	movs	r1, #0
 80076d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80076d6:	6866      	ldr	r6, [r4, #4]
 80076d8:	60a6      	str	r6, [r4, #8]
 80076da:	2e00      	cmp	r6, #0
 80076dc:	bfa2      	ittt	ge
 80076de:	6821      	ldrge	r1, [r4, #0]
 80076e0:	f021 0104 	bicge.w	r1, r1, #4
 80076e4:	6021      	strge	r1, [r4, #0]
 80076e6:	b90d      	cbnz	r5, 80076ec <_printf_i+0x110>
 80076e8:	2e00      	cmp	r6, #0
 80076ea:	d04b      	beq.n	8007784 <_printf_i+0x1a8>
 80076ec:	4616      	mov	r6, r2
 80076ee:	fbb5 f1f3 	udiv	r1, r5, r3
 80076f2:	fb03 5711 	mls	r7, r3, r1, r5
 80076f6:	5dc7      	ldrb	r7, [r0, r7]
 80076f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80076fc:	462f      	mov	r7, r5
 80076fe:	42bb      	cmp	r3, r7
 8007700:	460d      	mov	r5, r1
 8007702:	d9f4      	bls.n	80076ee <_printf_i+0x112>
 8007704:	2b08      	cmp	r3, #8
 8007706:	d10b      	bne.n	8007720 <_printf_i+0x144>
 8007708:	6823      	ldr	r3, [r4, #0]
 800770a:	07df      	lsls	r7, r3, #31
 800770c:	d508      	bpl.n	8007720 <_printf_i+0x144>
 800770e:	6923      	ldr	r3, [r4, #16]
 8007710:	6861      	ldr	r1, [r4, #4]
 8007712:	4299      	cmp	r1, r3
 8007714:	bfde      	ittt	le
 8007716:	2330      	movle	r3, #48	@ 0x30
 8007718:	f806 3c01 	strble.w	r3, [r6, #-1]
 800771c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007720:	1b92      	subs	r2, r2, r6
 8007722:	6122      	str	r2, [r4, #16]
 8007724:	f8cd a000 	str.w	sl, [sp]
 8007728:	464b      	mov	r3, r9
 800772a:	aa03      	add	r2, sp, #12
 800772c:	4621      	mov	r1, r4
 800772e:	4640      	mov	r0, r8
 8007730:	f7ff fee6 	bl	8007500 <_printf_common>
 8007734:	3001      	adds	r0, #1
 8007736:	d14a      	bne.n	80077ce <_printf_i+0x1f2>
 8007738:	f04f 30ff 	mov.w	r0, #4294967295
 800773c:	b004      	add	sp, #16
 800773e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007742:	6823      	ldr	r3, [r4, #0]
 8007744:	f043 0320 	orr.w	r3, r3, #32
 8007748:	6023      	str	r3, [r4, #0]
 800774a:	4833      	ldr	r0, [pc, #204]	@ (8007818 <_printf_i+0x23c>)
 800774c:	2778      	movs	r7, #120	@ 0x78
 800774e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007752:	6823      	ldr	r3, [r4, #0]
 8007754:	6831      	ldr	r1, [r6, #0]
 8007756:	061f      	lsls	r7, r3, #24
 8007758:	f851 5b04 	ldr.w	r5, [r1], #4
 800775c:	d402      	bmi.n	8007764 <_printf_i+0x188>
 800775e:	065f      	lsls	r7, r3, #25
 8007760:	bf48      	it	mi
 8007762:	b2ad      	uxthmi	r5, r5
 8007764:	6031      	str	r1, [r6, #0]
 8007766:	07d9      	lsls	r1, r3, #31
 8007768:	bf44      	itt	mi
 800776a:	f043 0320 	orrmi.w	r3, r3, #32
 800776e:	6023      	strmi	r3, [r4, #0]
 8007770:	b11d      	cbz	r5, 800777a <_printf_i+0x19e>
 8007772:	2310      	movs	r3, #16
 8007774:	e7ac      	b.n	80076d0 <_printf_i+0xf4>
 8007776:	4827      	ldr	r0, [pc, #156]	@ (8007814 <_printf_i+0x238>)
 8007778:	e7e9      	b.n	800774e <_printf_i+0x172>
 800777a:	6823      	ldr	r3, [r4, #0]
 800777c:	f023 0320 	bic.w	r3, r3, #32
 8007780:	6023      	str	r3, [r4, #0]
 8007782:	e7f6      	b.n	8007772 <_printf_i+0x196>
 8007784:	4616      	mov	r6, r2
 8007786:	e7bd      	b.n	8007704 <_printf_i+0x128>
 8007788:	6833      	ldr	r3, [r6, #0]
 800778a:	6825      	ldr	r5, [r4, #0]
 800778c:	6961      	ldr	r1, [r4, #20]
 800778e:	1d18      	adds	r0, r3, #4
 8007790:	6030      	str	r0, [r6, #0]
 8007792:	062e      	lsls	r6, r5, #24
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	d501      	bpl.n	800779c <_printf_i+0x1c0>
 8007798:	6019      	str	r1, [r3, #0]
 800779a:	e002      	b.n	80077a2 <_printf_i+0x1c6>
 800779c:	0668      	lsls	r0, r5, #25
 800779e:	d5fb      	bpl.n	8007798 <_printf_i+0x1bc>
 80077a0:	8019      	strh	r1, [r3, #0]
 80077a2:	2300      	movs	r3, #0
 80077a4:	6123      	str	r3, [r4, #16]
 80077a6:	4616      	mov	r6, r2
 80077a8:	e7bc      	b.n	8007724 <_printf_i+0x148>
 80077aa:	6833      	ldr	r3, [r6, #0]
 80077ac:	1d1a      	adds	r2, r3, #4
 80077ae:	6032      	str	r2, [r6, #0]
 80077b0:	681e      	ldr	r6, [r3, #0]
 80077b2:	6862      	ldr	r2, [r4, #4]
 80077b4:	2100      	movs	r1, #0
 80077b6:	4630      	mov	r0, r6
 80077b8:	f7f8 fd1a 	bl	80001f0 <memchr>
 80077bc:	b108      	cbz	r0, 80077c2 <_printf_i+0x1e6>
 80077be:	1b80      	subs	r0, r0, r6
 80077c0:	6060      	str	r0, [r4, #4]
 80077c2:	6863      	ldr	r3, [r4, #4]
 80077c4:	6123      	str	r3, [r4, #16]
 80077c6:	2300      	movs	r3, #0
 80077c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077cc:	e7aa      	b.n	8007724 <_printf_i+0x148>
 80077ce:	6923      	ldr	r3, [r4, #16]
 80077d0:	4632      	mov	r2, r6
 80077d2:	4649      	mov	r1, r9
 80077d4:	4640      	mov	r0, r8
 80077d6:	47d0      	blx	sl
 80077d8:	3001      	adds	r0, #1
 80077da:	d0ad      	beq.n	8007738 <_printf_i+0x15c>
 80077dc:	6823      	ldr	r3, [r4, #0]
 80077de:	079b      	lsls	r3, r3, #30
 80077e0:	d413      	bmi.n	800780a <_printf_i+0x22e>
 80077e2:	68e0      	ldr	r0, [r4, #12]
 80077e4:	9b03      	ldr	r3, [sp, #12]
 80077e6:	4298      	cmp	r0, r3
 80077e8:	bfb8      	it	lt
 80077ea:	4618      	movlt	r0, r3
 80077ec:	e7a6      	b.n	800773c <_printf_i+0x160>
 80077ee:	2301      	movs	r3, #1
 80077f0:	4632      	mov	r2, r6
 80077f2:	4649      	mov	r1, r9
 80077f4:	4640      	mov	r0, r8
 80077f6:	47d0      	blx	sl
 80077f8:	3001      	adds	r0, #1
 80077fa:	d09d      	beq.n	8007738 <_printf_i+0x15c>
 80077fc:	3501      	adds	r5, #1
 80077fe:	68e3      	ldr	r3, [r4, #12]
 8007800:	9903      	ldr	r1, [sp, #12]
 8007802:	1a5b      	subs	r3, r3, r1
 8007804:	42ab      	cmp	r3, r5
 8007806:	dcf2      	bgt.n	80077ee <_printf_i+0x212>
 8007808:	e7eb      	b.n	80077e2 <_printf_i+0x206>
 800780a:	2500      	movs	r5, #0
 800780c:	f104 0619 	add.w	r6, r4, #25
 8007810:	e7f5      	b.n	80077fe <_printf_i+0x222>
 8007812:	bf00      	nop
 8007814:	08008179 	.word	0x08008179
 8007818:	0800818a 	.word	0x0800818a

0800781c <__swbuf_r>:
 800781c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800781e:	460e      	mov	r6, r1
 8007820:	4614      	mov	r4, r2
 8007822:	4605      	mov	r5, r0
 8007824:	b118      	cbz	r0, 800782e <__swbuf_r+0x12>
 8007826:	6a03      	ldr	r3, [r0, #32]
 8007828:	b90b      	cbnz	r3, 800782e <__swbuf_r+0x12>
 800782a:	f7fe f985 	bl	8005b38 <__sinit>
 800782e:	69a3      	ldr	r3, [r4, #24]
 8007830:	60a3      	str	r3, [r4, #8]
 8007832:	89a3      	ldrh	r3, [r4, #12]
 8007834:	071a      	lsls	r2, r3, #28
 8007836:	d501      	bpl.n	800783c <__swbuf_r+0x20>
 8007838:	6923      	ldr	r3, [r4, #16]
 800783a:	b943      	cbnz	r3, 800784e <__swbuf_r+0x32>
 800783c:	4621      	mov	r1, r4
 800783e:	4628      	mov	r0, r5
 8007840:	f000 f82a 	bl	8007898 <__swsetup_r>
 8007844:	b118      	cbz	r0, 800784e <__swbuf_r+0x32>
 8007846:	f04f 37ff 	mov.w	r7, #4294967295
 800784a:	4638      	mov	r0, r7
 800784c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800784e:	6823      	ldr	r3, [r4, #0]
 8007850:	6922      	ldr	r2, [r4, #16]
 8007852:	1a98      	subs	r0, r3, r2
 8007854:	6963      	ldr	r3, [r4, #20]
 8007856:	b2f6      	uxtb	r6, r6
 8007858:	4283      	cmp	r3, r0
 800785a:	4637      	mov	r7, r6
 800785c:	dc05      	bgt.n	800786a <__swbuf_r+0x4e>
 800785e:	4621      	mov	r1, r4
 8007860:	4628      	mov	r0, r5
 8007862:	f7ff fca7 	bl	80071b4 <_fflush_r>
 8007866:	2800      	cmp	r0, #0
 8007868:	d1ed      	bne.n	8007846 <__swbuf_r+0x2a>
 800786a:	68a3      	ldr	r3, [r4, #8]
 800786c:	3b01      	subs	r3, #1
 800786e:	60a3      	str	r3, [r4, #8]
 8007870:	6823      	ldr	r3, [r4, #0]
 8007872:	1c5a      	adds	r2, r3, #1
 8007874:	6022      	str	r2, [r4, #0]
 8007876:	701e      	strb	r6, [r3, #0]
 8007878:	6962      	ldr	r2, [r4, #20]
 800787a:	1c43      	adds	r3, r0, #1
 800787c:	429a      	cmp	r2, r3
 800787e:	d004      	beq.n	800788a <__swbuf_r+0x6e>
 8007880:	89a3      	ldrh	r3, [r4, #12]
 8007882:	07db      	lsls	r3, r3, #31
 8007884:	d5e1      	bpl.n	800784a <__swbuf_r+0x2e>
 8007886:	2e0a      	cmp	r6, #10
 8007888:	d1df      	bne.n	800784a <__swbuf_r+0x2e>
 800788a:	4621      	mov	r1, r4
 800788c:	4628      	mov	r0, r5
 800788e:	f7ff fc91 	bl	80071b4 <_fflush_r>
 8007892:	2800      	cmp	r0, #0
 8007894:	d0d9      	beq.n	800784a <__swbuf_r+0x2e>
 8007896:	e7d6      	b.n	8007846 <__swbuf_r+0x2a>

08007898 <__swsetup_r>:
 8007898:	b538      	push	{r3, r4, r5, lr}
 800789a:	4b29      	ldr	r3, [pc, #164]	@ (8007940 <__swsetup_r+0xa8>)
 800789c:	4605      	mov	r5, r0
 800789e:	6818      	ldr	r0, [r3, #0]
 80078a0:	460c      	mov	r4, r1
 80078a2:	b118      	cbz	r0, 80078ac <__swsetup_r+0x14>
 80078a4:	6a03      	ldr	r3, [r0, #32]
 80078a6:	b90b      	cbnz	r3, 80078ac <__swsetup_r+0x14>
 80078a8:	f7fe f946 	bl	8005b38 <__sinit>
 80078ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078b0:	0719      	lsls	r1, r3, #28
 80078b2:	d422      	bmi.n	80078fa <__swsetup_r+0x62>
 80078b4:	06da      	lsls	r2, r3, #27
 80078b6:	d407      	bmi.n	80078c8 <__swsetup_r+0x30>
 80078b8:	2209      	movs	r2, #9
 80078ba:	602a      	str	r2, [r5, #0]
 80078bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078c0:	81a3      	strh	r3, [r4, #12]
 80078c2:	f04f 30ff 	mov.w	r0, #4294967295
 80078c6:	e033      	b.n	8007930 <__swsetup_r+0x98>
 80078c8:	0758      	lsls	r0, r3, #29
 80078ca:	d512      	bpl.n	80078f2 <__swsetup_r+0x5a>
 80078cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078ce:	b141      	cbz	r1, 80078e2 <__swsetup_r+0x4a>
 80078d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80078d4:	4299      	cmp	r1, r3
 80078d6:	d002      	beq.n	80078de <__swsetup_r+0x46>
 80078d8:	4628      	mov	r0, r5
 80078da:	f7fe fadb 	bl	8005e94 <_free_r>
 80078de:	2300      	movs	r3, #0
 80078e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80078e2:	89a3      	ldrh	r3, [r4, #12]
 80078e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80078e8:	81a3      	strh	r3, [r4, #12]
 80078ea:	2300      	movs	r3, #0
 80078ec:	6063      	str	r3, [r4, #4]
 80078ee:	6923      	ldr	r3, [r4, #16]
 80078f0:	6023      	str	r3, [r4, #0]
 80078f2:	89a3      	ldrh	r3, [r4, #12]
 80078f4:	f043 0308 	orr.w	r3, r3, #8
 80078f8:	81a3      	strh	r3, [r4, #12]
 80078fa:	6923      	ldr	r3, [r4, #16]
 80078fc:	b94b      	cbnz	r3, 8007912 <__swsetup_r+0x7a>
 80078fe:	89a3      	ldrh	r3, [r4, #12]
 8007900:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007904:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007908:	d003      	beq.n	8007912 <__swsetup_r+0x7a>
 800790a:	4621      	mov	r1, r4
 800790c:	4628      	mov	r0, r5
 800790e:	f000 f883 	bl	8007a18 <__smakebuf_r>
 8007912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007916:	f013 0201 	ands.w	r2, r3, #1
 800791a:	d00a      	beq.n	8007932 <__swsetup_r+0x9a>
 800791c:	2200      	movs	r2, #0
 800791e:	60a2      	str	r2, [r4, #8]
 8007920:	6962      	ldr	r2, [r4, #20]
 8007922:	4252      	negs	r2, r2
 8007924:	61a2      	str	r2, [r4, #24]
 8007926:	6922      	ldr	r2, [r4, #16]
 8007928:	b942      	cbnz	r2, 800793c <__swsetup_r+0xa4>
 800792a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800792e:	d1c5      	bne.n	80078bc <__swsetup_r+0x24>
 8007930:	bd38      	pop	{r3, r4, r5, pc}
 8007932:	0799      	lsls	r1, r3, #30
 8007934:	bf58      	it	pl
 8007936:	6962      	ldrpl	r2, [r4, #20]
 8007938:	60a2      	str	r2, [r4, #8]
 800793a:	e7f4      	b.n	8007926 <__swsetup_r+0x8e>
 800793c:	2000      	movs	r0, #0
 800793e:	e7f7      	b.n	8007930 <__swsetup_r+0x98>
 8007940:	20000184 	.word	0x20000184

08007944 <_raise_r>:
 8007944:	291f      	cmp	r1, #31
 8007946:	b538      	push	{r3, r4, r5, lr}
 8007948:	4605      	mov	r5, r0
 800794a:	460c      	mov	r4, r1
 800794c:	d904      	bls.n	8007958 <_raise_r+0x14>
 800794e:	2316      	movs	r3, #22
 8007950:	6003      	str	r3, [r0, #0]
 8007952:	f04f 30ff 	mov.w	r0, #4294967295
 8007956:	bd38      	pop	{r3, r4, r5, pc}
 8007958:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800795a:	b112      	cbz	r2, 8007962 <_raise_r+0x1e>
 800795c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007960:	b94b      	cbnz	r3, 8007976 <_raise_r+0x32>
 8007962:	4628      	mov	r0, r5
 8007964:	f000 f830 	bl	80079c8 <_getpid_r>
 8007968:	4622      	mov	r2, r4
 800796a:	4601      	mov	r1, r0
 800796c:	4628      	mov	r0, r5
 800796e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007972:	f000 b817 	b.w	80079a4 <_kill_r>
 8007976:	2b01      	cmp	r3, #1
 8007978:	d00a      	beq.n	8007990 <_raise_r+0x4c>
 800797a:	1c59      	adds	r1, r3, #1
 800797c:	d103      	bne.n	8007986 <_raise_r+0x42>
 800797e:	2316      	movs	r3, #22
 8007980:	6003      	str	r3, [r0, #0]
 8007982:	2001      	movs	r0, #1
 8007984:	e7e7      	b.n	8007956 <_raise_r+0x12>
 8007986:	2100      	movs	r1, #0
 8007988:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800798c:	4620      	mov	r0, r4
 800798e:	4798      	blx	r3
 8007990:	2000      	movs	r0, #0
 8007992:	e7e0      	b.n	8007956 <_raise_r+0x12>

08007994 <raise>:
 8007994:	4b02      	ldr	r3, [pc, #8]	@ (80079a0 <raise+0xc>)
 8007996:	4601      	mov	r1, r0
 8007998:	6818      	ldr	r0, [r3, #0]
 800799a:	f7ff bfd3 	b.w	8007944 <_raise_r>
 800799e:	bf00      	nop
 80079a0:	20000184 	.word	0x20000184

080079a4 <_kill_r>:
 80079a4:	b538      	push	{r3, r4, r5, lr}
 80079a6:	4d07      	ldr	r5, [pc, #28]	@ (80079c4 <_kill_r+0x20>)
 80079a8:	2300      	movs	r3, #0
 80079aa:	4604      	mov	r4, r0
 80079ac:	4608      	mov	r0, r1
 80079ae:	4611      	mov	r1, r2
 80079b0:	602b      	str	r3, [r5, #0]
 80079b2:	f7fa f8a7 	bl	8001b04 <_kill>
 80079b6:	1c43      	adds	r3, r0, #1
 80079b8:	d102      	bne.n	80079c0 <_kill_r+0x1c>
 80079ba:	682b      	ldr	r3, [r5, #0]
 80079bc:	b103      	cbz	r3, 80079c0 <_kill_r+0x1c>
 80079be:	6023      	str	r3, [r4, #0]
 80079c0:	bd38      	pop	{r3, r4, r5, pc}
 80079c2:	bf00      	nop
 80079c4:	20000574 	.word	0x20000574

080079c8 <_getpid_r>:
 80079c8:	f7fa b894 	b.w	8001af4 <_getpid>

080079cc <__swhatbuf_r>:
 80079cc:	b570      	push	{r4, r5, r6, lr}
 80079ce:	460c      	mov	r4, r1
 80079d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079d4:	2900      	cmp	r1, #0
 80079d6:	b096      	sub	sp, #88	@ 0x58
 80079d8:	4615      	mov	r5, r2
 80079da:	461e      	mov	r6, r3
 80079dc:	da0d      	bge.n	80079fa <__swhatbuf_r+0x2e>
 80079de:	89a3      	ldrh	r3, [r4, #12]
 80079e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80079e4:	f04f 0100 	mov.w	r1, #0
 80079e8:	bf14      	ite	ne
 80079ea:	2340      	movne	r3, #64	@ 0x40
 80079ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80079f0:	2000      	movs	r0, #0
 80079f2:	6031      	str	r1, [r6, #0]
 80079f4:	602b      	str	r3, [r5, #0]
 80079f6:	b016      	add	sp, #88	@ 0x58
 80079f8:	bd70      	pop	{r4, r5, r6, pc}
 80079fa:	466a      	mov	r2, sp
 80079fc:	f000 f848 	bl	8007a90 <_fstat_r>
 8007a00:	2800      	cmp	r0, #0
 8007a02:	dbec      	blt.n	80079de <__swhatbuf_r+0x12>
 8007a04:	9901      	ldr	r1, [sp, #4]
 8007a06:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007a0a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007a0e:	4259      	negs	r1, r3
 8007a10:	4159      	adcs	r1, r3
 8007a12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a16:	e7eb      	b.n	80079f0 <__swhatbuf_r+0x24>

08007a18 <__smakebuf_r>:
 8007a18:	898b      	ldrh	r3, [r1, #12]
 8007a1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a1c:	079d      	lsls	r5, r3, #30
 8007a1e:	4606      	mov	r6, r0
 8007a20:	460c      	mov	r4, r1
 8007a22:	d507      	bpl.n	8007a34 <__smakebuf_r+0x1c>
 8007a24:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007a28:	6023      	str	r3, [r4, #0]
 8007a2a:	6123      	str	r3, [r4, #16]
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	6163      	str	r3, [r4, #20]
 8007a30:	b003      	add	sp, #12
 8007a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a34:	ab01      	add	r3, sp, #4
 8007a36:	466a      	mov	r2, sp
 8007a38:	f7ff ffc8 	bl	80079cc <__swhatbuf_r>
 8007a3c:	9f00      	ldr	r7, [sp, #0]
 8007a3e:	4605      	mov	r5, r0
 8007a40:	4639      	mov	r1, r7
 8007a42:	4630      	mov	r0, r6
 8007a44:	f7fe fdd4 	bl	80065f0 <_malloc_r>
 8007a48:	b948      	cbnz	r0, 8007a5e <__smakebuf_r+0x46>
 8007a4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a4e:	059a      	lsls	r2, r3, #22
 8007a50:	d4ee      	bmi.n	8007a30 <__smakebuf_r+0x18>
 8007a52:	f023 0303 	bic.w	r3, r3, #3
 8007a56:	f043 0302 	orr.w	r3, r3, #2
 8007a5a:	81a3      	strh	r3, [r4, #12]
 8007a5c:	e7e2      	b.n	8007a24 <__smakebuf_r+0xc>
 8007a5e:	89a3      	ldrh	r3, [r4, #12]
 8007a60:	6020      	str	r0, [r4, #0]
 8007a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a66:	81a3      	strh	r3, [r4, #12]
 8007a68:	9b01      	ldr	r3, [sp, #4]
 8007a6a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007a6e:	b15b      	cbz	r3, 8007a88 <__smakebuf_r+0x70>
 8007a70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a74:	4630      	mov	r0, r6
 8007a76:	f000 f81d 	bl	8007ab4 <_isatty_r>
 8007a7a:	b128      	cbz	r0, 8007a88 <__smakebuf_r+0x70>
 8007a7c:	89a3      	ldrh	r3, [r4, #12]
 8007a7e:	f023 0303 	bic.w	r3, r3, #3
 8007a82:	f043 0301 	orr.w	r3, r3, #1
 8007a86:	81a3      	strh	r3, [r4, #12]
 8007a88:	89a3      	ldrh	r3, [r4, #12]
 8007a8a:	431d      	orrs	r5, r3
 8007a8c:	81a5      	strh	r5, [r4, #12]
 8007a8e:	e7cf      	b.n	8007a30 <__smakebuf_r+0x18>

08007a90 <_fstat_r>:
 8007a90:	b538      	push	{r3, r4, r5, lr}
 8007a92:	4d07      	ldr	r5, [pc, #28]	@ (8007ab0 <_fstat_r+0x20>)
 8007a94:	2300      	movs	r3, #0
 8007a96:	4604      	mov	r4, r0
 8007a98:	4608      	mov	r0, r1
 8007a9a:	4611      	mov	r1, r2
 8007a9c:	602b      	str	r3, [r5, #0]
 8007a9e:	f7fa f891 	bl	8001bc4 <_fstat>
 8007aa2:	1c43      	adds	r3, r0, #1
 8007aa4:	d102      	bne.n	8007aac <_fstat_r+0x1c>
 8007aa6:	682b      	ldr	r3, [r5, #0]
 8007aa8:	b103      	cbz	r3, 8007aac <_fstat_r+0x1c>
 8007aaa:	6023      	str	r3, [r4, #0]
 8007aac:	bd38      	pop	{r3, r4, r5, pc}
 8007aae:	bf00      	nop
 8007ab0:	20000574 	.word	0x20000574

08007ab4 <_isatty_r>:
 8007ab4:	b538      	push	{r3, r4, r5, lr}
 8007ab6:	4d06      	ldr	r5, [pc, #24]	@ (8007ad0 <_isatty_r+0x1c>)
 8007ab8:	2300      	movs	r3, #0
 8007aba:	4604      	mov	r4, r0
 8007abc:	4608      	mov	r0, r1
 8007abe:	602b      	str	r3, [r5, #0]
 8007ac0:	f7fa f890 	bl	8001be4 <_isatty>
 8007ac4:	1c43      	adds	r3, r0, #1
 8007ac6:	d102      	bne.n	8007ace <_isatty_r+0x1a>
 8007ac8:	682b      	ldr	r3, [r5, #0]
 8007aca:	b103      	cbz	r3, 8007ace <_isatty_r+0x1a>
 8007acc:	6023      	str	r3, [r4, #0]
 8007ace:	bd38      	pop	{r3, r4, r5, pc}
 8007ad0:	20000574 	.word	0x20000574

08007ad4 <fmod>:
 8007ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ad6:	ed2d 8b02 	vpush	{d8}
 8007ada:	ec57 6b10 	vmov	r6, r7, d0
 8007ade:	ec55 4b11 	vmov	r4, r5, d1
 8007ae2:	f000 f825 	bl	8007b30 <__ieee754_fmod>
 8007ae6:	4622      	mov	r2, r4
 8007ae8:	462b      	mov	r3, r5
 8007aea:	4630      	mov	r0, r6
 8007aec:	4639      	mov	r1, r7
 8007aee:	eeb0 8a40 	vmov.f32	s16, s0
 8007af2:	eef0 8a60 	vmov.f32	s17, s1
 8007af6:	f7f9 f821 	bl	8000b3c <__aeabi_dcmpun>
 8007afa:	b990      	cbnz	r0, 8007b22 <fmod+0x4e>
 8007afc:	2200      	movs	r2, #0
 8007afe:	2300      	movs	r3, #0
 8007b00:	4620      	mov	r0, r4
 8007b02:	4629      	mov	r1, r5
 8007b04:	f7f8 ffe8 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b08:	b158      	cbz	r0, 8007b22 <fmod+0x4e>
 8007b0a:	f7fe f961 	bl	8005dd0 <__errno>
 8007b0e:	2321      	movs	r3, #33	@ 0x21
 8007b10:	6003      	str	r3, [r0, #0]
 8007b12:	2200      	movs	r2, #0
 8007b14:	2300      	movs	r3, #0
 8007b16:	4610      	mov	r0, r2
 8007b18:	4619      	mov	r1, r3
 8007b1a:	f7f8 fe9f 	bl	800085c <__aeabi_ddiv>
 8007b1e:	ec41 0b18 	vmov	d8, r0, r1
 8007b22:	eeb0 0a48 	vmov.f32	s0, s16
 8007b26:	eef0 0a68 	vmov.f32	s1, s17
 8007b2a:	ecbd 8b02 	vpop	{d8}
 8007b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007b30 <__ieee754_fmod>:
 8007b30:	ec53 2b11 	vmov	r2, r3, d1
 8007b34:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 8007b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b3c:	ea52 040c 	orrs.w	r4, r2, ip
 8007b40:	ec51 0b10 	vmov	r0, r1, d0
 8007b44:	461e      	mov	r6, r3
 8007b46:	4617      	mov	r7, r2
 8007b48:	4696      	mov	lr, r2
 8007b4a:	d00c      	beq.n	8007b66 <__ieee754_fmod+0x36>
 8007b4c:	4c77      	ldr	r4, [pc, #476]	@ (8007d2c <__ieee754_fmod+0x1fc>)
 8007b4e:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 8007b52:	45a0      	cmp	r8, r4
 8007b54:	4689      	mov	r9, r1
 8007b56:	d806      	bhi.n	8007b66 <__ieee754_fmod+0x36>
 8007b58:	4254      	negs	r4, r2
 8007b5a:	4d75      	ldr	r5, [pc, #468]	@ (8007d30 <__ieee754_fmod+0x200>)
 8007b5c:	4314      	orrs	r4, r2
 8007b5e:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 8007b62:	42ac      	cmp	r4, r5
 8007b64:	d909      	bls.n	8007b7a <__ieee754_fmod+0x4a>
 8007b66:	f7f8 fd4f 	bl	8000608 <__aeabi_dmul>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	460b      	mov	r3, r1
 8007b6e:	f7f8 fe75 	bl	800085c <__aeabi_ddiv>
 8007b72:	ec41 0b10 	vmov	d0, r0, r1
 8007b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b7a:	45e0      	cmp	r8, ip
 8007b7c:	4682      	mov	sl, r0
 8007b7e:	4604      	mov	r4, r0
 8007b80:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8007b84:	dc09      	bgt.n	8007b9a <__ieee754_fmod+0x6a>
 8007b86:	dbf4      	blt.n	8007b72 <__ieee754_fmod+0x42>
 8007b88:	4282      	cmp	r2, r0
 8007b8a:	d8f2      	bhi.n	8007b72 <__ieee754_fmod+0x42>
 8007b8c:	d105      	bne.n	8007b9a <__ieee754_fmod+0x6a>
 8007b8e:	4b69      	ldr	r3, [pc, #420]	@ (8007d34 <__ieee754_fmod+0x204>)
 8007b90:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 8007b94:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007b98:	e7eb      	b.n	8007b72 <__ieee754_fmod+0x42>
 8007b9a:	4a65      	ldr	r2, [pc, #404]	@ (8007d30 <__ieee754_fmod+0x200>)
 8007b9c:	ea19 0f02 	tst.w	r9, r2
 8007ba0:	d148      	bne.n	8007c34 <__ieee754_fmod+0x104>
 8007ba2:	f1b8 0f00 	cmp.w	r8, #0
 8007ba6:	d13d      	bne.n	8007c24 <__ieee754_fmod+0xf4>
 8007ba8:	4963      	ldr	r1, [pc, #396]	@ (8007d38 <__ieee754_fmod+0x208>)
 8007baa:	4653      	mov	r3, sl
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	dc36      	bgt.n	8007c1e <__ieee754_fmod+0xee>
 8007bb0:	4216      	tst	r6, r2
 8007bb2:	d14f      	bne.n	8007c54 <__ieee754_fmod+0x124>
 8007bb4:	f1bc 0f00 	cmp.w	ip, #0
 8007bb8:	d144      	bne.n	8007c44 <__ieee754_fmod+0x114>
 8007bba:	4a5f      	ldr	r2, [pc, #380]	@ (8007d38 <__ieee754_fmod+0x208>)
 8007bbc:	463b      	mov	r3, r7
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	dc3d      	bgt.n	8007c3e <__ieee754_fmod+0x10e>
 8007bc2:	485e      	ldr	r0, [pc, #376]	@ (8007d3c <__ieee754_fmod+0x20c>)
 8007bc4:	4281      	cmp	r1, r0
 8007bc6:	db4a      	blt.n	8007c5e <__ieee754_fmod+0x12e>
 8007bc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bcc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007bd0:	485a      	ldr	r0, [pc, #360]	@ (8007d3c <__ieee754_fmod+0x20c>)
 8007bd2:	4282      	cmp	r2, r0
 8007bd4:	db57      	blt.n	8007c86 <__ieee754_fmod+0x156>
 8007bd6:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8007bda:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 8007bde:	1a89      	subs	r1, r1, r2
 8007be0:	1b98      	subs	r0, r3, r6
 8007be2:	eba4 070e 	sub.w	r7, r4, lr
 8007be6:	2900      	cmp	r1, #0
 8007be8:	d162      	bne.n	8007cb0 <__ieee754_fmod+0x180>
 8007bea:	4574      	cmp	r4, lr
 8007bec:	bf38      	it	cc
 8007bee:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8007bf2:	2800      	cmp	r0, #0
 8007bf4:	bfa4      	itt	ge
 8007bf6:	463c      	movge	r4, r7
 8007bf8:	4603      	movge	r3, r0
 8007bfa:	ea53 0104 	orrs.w	r1, r3, r4
 8007bfe:	d0c6      	beq.n	8007b8e <__ieee754_fmod+0x5e>
 8007c00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c04:	db69      	blt.n	8007cda <__ieee754_fmod+0x1aa>
 8007c06:	494d      	ldr	r1, [pc, #308]	@ (8007d3c <__ieee754_fmod+0x20c>)
 8007c08:	428a      	cmp	r2, r1
 8007c0a:	db6c      	blt.n	8007ce6 <__ieee754_fmod+0x1b6>
 8007c0c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007c10:	432b      	orrs	r3, r5
 8007c12:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 8007c16:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	e7a9      	b.n	8007b72 <__ieee754_fmod+0x42>
 8007c1e:	3901      	subs	r1, #1
 8007c20:	005b      	lsls	r3, r3, #1
 8007c22:	e7c3      	b.n	8007bac <__ieee754_fmod+0x7c>
 8007c24:	4945      	ldr	r1, [pc, #276]	@ (8007d3c <__ieee754_fmod+0x20c>)
 8007c26:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	ddc0      	ble.n	8007bb0 <__ieee754_fmod+0x80>
 8007c2e:	3901      	subs	r1, #1
 8007c30:	005b      	lsls	r3, r3, #1
 8007c32:	e7fa      	b.n	8007c2a <__ieee754_fmod+0xfa>
 8007c34:	ea4f 5128 	mov.w	r1, r8, asr #20
 8007c38:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8007c3c:	e7b8      	b.n	8007bb0 <__ieee754_fmod+0x80>
 8007c3e:	3a01      	subs	r2, #1
 8007c40:	005b      	lsls	r3, r3, #1
 8007c42:	e7bc      	b.n	8007bbe <__ieee754_fmod+0x8e>
 8007c44:	4a3d      	ldr	r2, [pc, #244]	@ (8007d3c <__ieee754_fmod+0x20c>)
 8007c46:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	ddb9      	ble.n	8007bc2 <__ieee754_fmod+0x92>
 8007c4e:	3a01      	subs	r2, #1
 8007c50:	005b      	lsls	r3, r3, #1
 8007c52:	e7fa      	b.n	8007c4a <__ieee754_fmod+0x11a>
 8007c54:	ea4f 522c 	mov.w	r2, ip, asr #20
 8007c58:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8007c5c:	e7b1      	b.n	8007bc2 <__ieee754_fmod+0x92>
 8007c5e:	1a40      	subs	r0, r0, r1
 8007c60:	281f      	cmp	r0, #31
 8007c62:	dc0a      	bgt.n	8007c7a <__ieee754_fmod+0x14a>
 8007c64:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 8007c68:	fa08 f800 	lsl.w	r8, r8, r0
 8007c6c:	fa2a f303 	lsr.w	r3, sl, r3
 8007c70:	ea43 0308 	orr.w	r3, r3, r8
 8007c74:	fa0a f400 	lsl.w	r4, sl, r0
 8007c78:	e7aa      	b.n	8007bd0 <__ieee754_fmod+0xa0>
 8007c7a:	4b31      	ldr	r3, [pc, #196]	@ (8007d40 <__ieee754_fmod+0x210>)
 8007c7c:	1a5b      	subs	r3, r3, r1
 8007c7e:	fa0a f303 	lsl.w	r3, sl, r3
 8007c82:	2400      	movs	r4, #0
 8007c84:	e7a4      	b.n	8007bd0 <__ieee754_fmod+0xa0>
 8007c86:	1a80      	subs	r0, r0, r2
 8007c88:	281f      	cmp	r0, #31
 8007c8a:	dc0a      	bgt.n	8007ca2 <__ieee754_fmod+0x172>
 8007c8c:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 8007c90:	fa0c fc00 	lsl.w	ip, ip, r0
 8007c94:	fa27 f606 	lsr.w	r6, r7, r6
 8007c98:	ea46 060c 	orr.w	r6, r6, ip
 8007c9c:	fa07 fe00 	lsl.w	lr, r7, r0
 8007ca0:	e79d      	b.n	8007bde <__ieee754_fmod+0xae>
 8007ca2:	4e27      	ldr	r6, [pc, #156]	@ (8007d40 <__ieee754_fmod+0x210>)
 8007ca4:	1ab6      	subs	r6, r6, r2
 8007ca6:	fa07 f606 	lsl.w	r6, r7, r6
 8007caa:	f04f 0e00 	mov.w	lr, #0
 8007cae:	e796      	b.n	8007bde <__ieee754_fmod+0xae>
 8007cb0:	4574      	cmp	r4, lr
 8007cb2:	bf38      	it	cc
 8007cb4:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	da05      	bge.n	8007cc8 <__ieee754_fmod+0x198>
 8007cbc:	0fe0      	lsrs	r0, r4, #31
 8007cbe:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8007cc2:	0064      	lsls	r4, r4, #1
 8007cc4:	3901      	subs	r1, #1
 8007cc6:	e78b      	b.n	8007be0 <__ieee754_fmod+0xb0>
 8007cc8:	ea50 0307 	orrs.w	r3, r0, r7
 8007ccc:	f43f af5f 	beq.w	8007b8e <__ieee754_fmod+0x5e>
 8007cd0:	0ffb      	lsrs	r3, r7, #31
 8007cd2:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8007cd6:	007c      	lsls	r4, r7, #1
 8007cd8:	e7f4      	b.n	8007cc4 <__ieee754_fmod+0x194>
 8007cda:	0fe1      	lsrs	r1, r4, #31
 8007cdc:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8007ce0:	0064      	lsls	r4, r4, #1
 8007ce2:	3a01      	subs	r2, #1
 8007ce4:	e78c      	b.n	8007c00 <__ieee754_fmod+0xd0>
 8007ce6:	1a89      	subs	r1, r1, r2
 8007ce8:	2914      	cmp	r1, #20
 8007cea:	dc0a      	bgt.n	8007d02 <__ieee754_fmod+0x1d2>
 8007cec:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8007cf0:	fa03 f202 	lsl.w	r2, r3, r2
 8007cf4:	40cc      	lsrs	r4, r1
 8007cf6:	4322      	orrs	r2, r4
 8007cf8:	410b      	asrs	r3, r1
 8007cfa:	ea43 0105 	orr.w	r1, r3, r5
 8007cfe:	4610      	mov	r0, r2
 8007d00:	e737      	b.n	8007b72 <__ieee754_fmod+0x42>
 8007d02:	291f      	cmp	r1, #31
 8007d04:	dc07      	bgt.n	8007d16 <__ieee754_fmod+0x1e6>
 8007d06:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8007d0a:	40cc      	lsrs	r4, r1
 8007d0c:	fa03 f202 	lsl.w	r2, r3, r2
 8007d10:	4322      	orrs	r2, r4
 8007d12:	462b      	mov	r3, r5
 8007d14:	e7f1      	b.n	8007cfa <__ieee754_fmod+0x1ca>
 8007d16:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 8007d1a:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8007d1e:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 8007d22:	32e2      	adds	r2, #226	@ 0xe2
 8007d24:	fa43 f202 	asr.w	r2, r3, r2
 8007d28:	e7f3      	b.n	8007d12 <__ieee754_fmod+0x1e2>
 8007d2a:	bf00      	nop
 8007d2c:	7fefffff 	.word	0x7fefffff
 8007d30:	7ff00000 	.word	0x7ff00000
 8007d34:	080081a0 	.word	0x080081a0
 8007d38:	fffffbed 	.word	0xfffffbed
 8007d3c:	fffffc02 	.word	0xfffffc02
 8007d40:	fffffbe2 	.word	0xfffffbe2

08007d44 <_init>:
 8007d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d46:	bf00      	nop
 8007d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d4a:	bc08      	pop	{r3}
 8007d4c:	469e      	mov	lr, r3
 8007d4e:	4770      	bx	lr

08007d50 <_fini>:
 8007d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d52:	bf00      	nop
 8007d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d56:	bc08      	pop	{r3}
 8007d58:	469e      	mov	lr, r3
 8007d5a:	4770      	bx	lr
