# vsim -c -keepstdout -do "add wave *;run -all;quit" fib 
# Start time: 09:05:20 on Jan 24,2018
# Loading sv_std.std
# Loading work.fib_sv_unit
# Loading work.fib
# Loading work.CPU
# Loading work.PC
# Loading work.Fetch
# Loading work.Decode
# Loading work.Memory
# Loading work.Execute
# add wave *
# run -all
# do_halt: 0
# pc:   0
# do_halt: 1
# pc:   0
# pc:   1
# pc:   2
# pc:   3
# pc:   4
# pc:   5
# ::::::::::     0
# pc:   6
# ::::::::::     1
# pc:   7
# pc:   8
# pc:   9
# pc:  10
# pc:  11
# pc:   0
# pc:   4
# pc:   5
# ::::::::::     0
# pc:   6
# ::::::::::     2
# pc:   7
# pc:   8
# pc:   9
# pc:  10
# pc:  11
# pc:   0
# pc:   4
# pc:   5
# ::::::::::     0
# pc:   6
# ::::::::::     3
# pc:   7
# pc:   8
# pc:   9
# pc:  10
# pc:  11
# pc:   0
# pc:   4
# pc:   5
# ::::::::::     0
# pc:   6
# ::::::::::     5
# pc:   7
# pc:   8
# pc:   9
# pc:  10
# pc:  11
# pc:   0
# pc:   4
# pc:   5
# ::::::::::     0
# pc:   6
# ::::::::::     8
# pc:   7
# pc:   8
# pc:   9
# pc:  10
# pc:  11
# pc:  12
# pc:  13
# =================================
# memory[ 0]:     x
# memory[ 1]:     x
# memory[ 2]:     x
# memory[ 3]:     x
# memory[ 4]:     x
# memory[ 5]:     x
# memory[ 6]:     x
# memory[ 7]:     x
# memory[ 8]:     x
# memory[ 9]:     x
# memory[10]:     x
# memory[11]:     x
# memory[12]:     x
# memory[13]:     x
# memory[14]:     x
# memory[15]:     x
# --------------------------------
# regs[ 0]:     0
# regs[ 1]:     8
# regs[ 2]:    13
# regs[ 3]:     0
# regs[ 4]:     8
# regs[ 5]:     0
# regs[ 6]:     0
# regs[ 7]:     0
# =================================
# ** Error: Assertion error.
#    Time: 10700 ps  Scope: fib File: test/fib.sv Line: 30
# ** Error: Assertion error.
#    Time: 10700 ps  Scope: fib File: test/fib.sv Line: 31
# regs[1]:     8
# regs[2]:    13
# ** Note: $finish    : test/fib.sv(36)
#    Time: 10700 ps  Iteration: 2  Instance: /fib
# End time: 09:05:20 on Jan 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
