logic__80: 
case__32: 
logic__8: 
logic__99: 
case__56: 
datapath__4: 
datapath__27: 
datapath__2: 
muxpart__1: 
logic__220: 
logic__94: 
logic__209: 
case__38: 
case__4: 
case__28: 
muxpart__3: 
datapath__21: 
logic__172: 
mux8: 
datapath__34: 
case__10: 
case__52: 
reg__2: 
logic__11: 
case__36: 
case__60: 
logic__161: 
case__40: 
logic__67: 
datapath: 
logic__92: 
logic__40: 
counter__5: 
case__43: 
conv_sgnmag: 
logic__50: 
logic__185: 
logic__183: 
logic__122: 
reg__4: 
case__35: 
muxpart__7: 
reg__15: 
logic__45: 
logic__227: 
datapath__10: 
case__9: 
reg__6: 
reg: 
logic__52: 
case__17: 
logic: 
datapath__30: 
counter__3: 
reg__11: 
logic__127: 
datapath__6: 
reg__9: 
logic__61: 
datapath__7: 
muxpart__9: 
datapath__26: 
logic__103: 
case__18: 
logic__81: 
case__46: 
TempSensorCtl: 
case__8: 
case__44: 
logic__210: 
datapath__29: 
counter: 
logic__7: 
counter__2: 
logic__133: 
case__7: 
reg__7: 
muxpart__6: 
case__51: 
logic__201: 
case__69: 
case__71: 
logic__153: 
case__2: 
datapath__5: 
logic__193: 
logic__105: 
logic__101: 
logic__14: 
datapath__3: 
pla: 
reg__20: 
logic__13: 
muxpart: 
case__11: 
temp_top: 
logic__199: 
case__29: 
sevenseg_control: 
logic__87: 
datapath__13: 
reg__16: 
reg__3: 
reg__17: 
case__62: 
logic__93: 
logic__47: 
datapath__33: 
datapath__12: 
case: 
reg__13: 
seven_seg_n: 
logic__76: 
case__54: 
reg__19: 
logic__66: 
case__22: 
muxpart__8: 
logic__207: 
logic__17: 
datapath__28: 
logic__53: 
case__21: 
case__67: 
case__64: 
logic__119: 
logic__41: 
case__70: 
case__26: 
reg__10: 
logic__69: 
muxpart__4: 
logic__192: 
logic__96: 
case__14: 
case__66: 
datapath__16: 
case__55: 
logic__38: 
case__61: 
case__59: 
TWICtl: 
datapath__1: 
logic__100: 
logic__139: 
logic__60: 
logic__217: 
logic__165: 
case__41: 
datapath__9: 
case__24: 
case__13: 
datapath__18: 
logic__157: 
logic__102: 
logic__177: 
reg__5: 
case__73: 
case__45: 
logic__171: 
case__19: 
reg__14: 
datapath__17: 
logic__46: 
case__47: 
logic__73: 
logic__166: 
tconvert: 
case__31: 
case__5: 
case__72: 
case__65: 
datapath__24: 
case__37: 
counter__4: 
case__23: 
case__3: 
datapath__20: 
logic__230: 
logic__219: 
datapath__14: 
dbl_dabble_ext: 
case__16: 
datapath__22: 
round: 
counter__1: 
case__49: 
dec_3_8_n: 
datapath__19: 
logic__95: 
logic__37: 
case__12: 
logic__208: 
logic__178: 
reg__8: 
reg__18: 
case__33: 
case__58: 
case__48: 
logic__184: 
count_3bit: 
case__63: 
case__53: 
case__1: 
datapath__35: 
logic__224: 
datapath__25: 
case__50: 
logic__132: 
muxpart__2: 
case__20: 
datapath__11: 
muxpart__5: 
case__34: 
logic__221: 
case__30: 
datapath__8: 
logic__59: 
datapath__15: 
datapath__32: 
logic__39: 
case__39: 
logic__218: 
reg__1: 
case__6: 
case__42: 
logic__191: 
datapath__23: 
logic__147: 
case__15: 
logic__108: 
logic__200: 
case__57: 
logic__118: 
case__25: 
period_enb: 
datapath__31: 
case__27: 
logic__82: 
reg__12: 
