#ifndef __CONFIG_H__
#define __CONFIG_H__

/* Board Model */
#define HBE_SM2_MODEL	    1
#define HBE_XM_DVK_MODEL    2
#define HBE_XM_BUL_MODEL    3
#define HBE_EROBO_MODEL	    4
#define HBE_KROBO_MODEL	    5

/* HBE-SM2 Sub Board */
#define SM2_M1	    0x01
#define SM2_M2	    0x02
#define SM2_M3	    0x04
#define SM2_M4	    0x08
#define SM2_M5	    0x10
#define SM2_ADAPT   0x20
#define SM2_RFID    0x40
#define SM2_SENSOR  0x80

#define SM2_SUB_BOARD_NUM	8
#define DVK270_SUB_BOARD_NUM	6

#define DVK270_NORMAL 1
#define DVK270_DEMO   2

#define INPUT_KEYBOARD 1
#define INPUT_KEYPAD   2

/* Boot Select */
#define AUTO_BOOT_KERNEL	1
#define AUTO_BOOT_FIRMWARE	2
#define FRIMWARE_TO_KERNEL	3
#define FRIMWARE_TO_COMMANDLINE	4

/* Serial baudrate */
#define	SERIAL_SPEED_RATE (0x00000008) // 115200

#define SM2_BOARDID_ADDRESS	0x08100008

#define RATE_115200 (0x00000008)
#define RATE_38400  (0x00000018)
#define RATE_9600   (0x00000060)

/* ST16C554 Serial baudrate */
#define EXRATE_115200	(0x01)
#define EXRATE_57600	(0x02)
#define EXRATE_38400	(0x03)
#define EXRATE_19200	(0x06)
#define EXRATE_9600	(0x0c)

/* Boot delay */
#define	BOOT_DELAY 3

/* Arch number */
#define	ARCH_NUMBER 241

/* Memory map */
#define	BOOTLOADER_ROM_BASE	0x00000000
#define	BOOTLOADER_RAM_BASE	(0xA4000000 - 0x300000)	//
#define	BOOTLOADER_LENGTH	(0xc000)	//(50*1024)	//50K byte	//
#define	BOOTLOADER_RAM_RUNNING	(0xA4000000 - 0x300000 + 0x100000)	//
#define	STACK_POINTER		(0xA4000000 - 0x300000 + 0x200000)	//

#define	SMC_BASE_ADDRESS		0x10000300      //(pri = 4000300, sec = 8000300)
#define	CONFIG_ROM_BASE		(0x80000)

#define	KERNEL_RAM_BASE		0xa00c0000
#define	KERNEL_ROM_BASE		0x000c0000
#define	KERNEL_LENGTH		(1*1024*1024) //1M byte

#define	RAMDISK_RAM_BASE	0xa0600000
#define	RAMDISK_ROM_BASE	0x00200000
#define	RAMDISK_LENGTH		(6*1024*1024) //7M byte

#define	USR_RAM_BASE		0xa1600000
#define	USR_ROM_BASE		0x00900000
#define	USR_LENGTH		(0x2000000 - USR_ROM_BASE) //23M byte

#define	FIRMWARE_RAM_BASE	0xa0000000

/* Memory Resigster Values */
#define	MDCNFG_VALUE	0x00001ACB
#define	MDREFR_VALUE	0x000BC018
#define	MSC0_VALUE	0x7ff42bf0
#define	MSC1_VALUE	0xa4417ff4
#define	MSC2_VALUE	0x7FFC7FF4
#define	MECR_VALUE	0x00000001
#define	SXCNFG_VALUE	0x00000000

#define	MCMEM0_VALUE	0x00010504
#define	MCMEM1_VALUE	0x00010504
#define	MCATT0_VALUE	0x00010504
#define	MCATT1_VALUE	0x00010504
#define	MCIO0_VALUE	0x00004715
#define	MCIO1_VALUE	0x00004715
#define	MDMRS_VALUE	0x00000000

#define	FLYCNFG_VALUE	0x01FE01FE

/* GPIO Resigster Values  */
#define	GPDR0_VALUE 0xC2C39300
#define	GPDR1_VALUE 0xFCFFAB82
#define	GPDR2_VALUE 0x0001FFFF
#define	GPSR0_VALUE 0x00408030
#define	GPSR1_VALUE 0x00BFA882
#define	GPSR2_VALUE 0x0001C000
#define	GPCR0_VALUE 0xC0031100
#define	GPCR1_VALUE 0xFC400300
#define	GPCR2_VALUE 0x00003FFF
#define	GRER0_VALUE 0x0F800003
#define	GRER1_VALUE 0x00000000
#define	GRER2_VALUE 0x0020000C
#define	GFER0_VALUE 0x00000020
#define	GFER1_VALUE 0x00000000
#define	GFER2_VALUE 0x00000001
#define	GAFR0L_VALUE 0x80000000
#define	GAFR0U_VALUE 0xA5000010
#define	GAFR1L_VALUE 0x69908018
#define	GAFR1U_VALUE 0xAAA5AAAA
#define	GAFR2L_VALUE 0xAAA0000A
#define	GAFR2U_VALUE 0x00000002

/* FFUART Register initial values (115200 bps, 8N1) */
#define	FFIER_VALUE	    0x00000057
#define	FFFCR_VALUE	    0x00000041
#define	FFLCR_VALUE_SETUP   0x00000083
#define	FFLCR_VALUE_USAGE   0x00000003
#define	FFMCR_VALUE	    0x00000000
#define	FFSPR_VALUE	    0x00000000
#define	FFISR_VALUE	    0x00000000
#define	FFDLL_VALUE	    0x00000000
#define	FFDLH_VALUE	    0x00000010

#define	CCCR_VALUE	    0x00000241
#define	CKEN_VALUE	    0x000118EC
#define	OSCC_VALUE	    0x00000020
#define	CLK_TO_10MS	    36864       // 3.686400 Mhz
#endif
