# RV32IM 5-Stage Pipelined Processor

This repository contains the implementation and verification of a RISC-V RV32IM processor with a classic 5-stage pipeline.
The design supports the base **RV32I** instruction set along with **M-extension** (multiplication and division). It also has a hazard unit for flushing/stalling the pipeline, a forwarding unit to prevent data hazards, and a branch target buffer for branch prediction.

---

## ğŸ“‘ Table of Contents

* [Block Diagram](#-block-diagram)
* [Repository Structure](#-repository-structure)
* [Pipeline Stages](#-pipeline-stages)
* [Supporting Modules](#-supporting-modules)
* [Supported Instructions](#-supported-instructions)
* [Performance Improvements](#-performance-improvements)
  * [M-Unit vs Shift-Add Multiply](#m-unit-vs-shift-add-multiply)
  * [BTB Speedup](#btb-speedup)
* [Timing](#-timing)
* [FPGA Resource Utilization](#-fpga-resource-utilization)
* [Power Consumption](#-power-consumption)
* [How to Run](#-how-to-run)
* [Test Example](#-test-example)
* [Future Work](#-future-work)
* [References](#-references)
* [License](#-license)
* [Contributions](#-contributions)

---

## ğŸ“Š Block Diagram

![RV32IM Core Top](imgs/rv32im_block_diagram.png)

---

## ğŸ“‚ Repository Structure

```
src/                 
  â”œâ”€â”€ fetch_stage/
  â”œâ”€â”€ decode_stage/
  â”œâ”€â”€ execute_stage/
  â”œâ”€â”€ mem_stage/
  â”œâ”€â”€ writeback_stage/ 
  â”œâ”€â”€ pipeline_registers/
  â”œâ”€â”€ branch_target_buffer/
  â”œâ”€â”€ m_unit_extension/ 
  â”œâ”€â”€ forwarding_unit.v
  â”œâ”€â”€ hazard_unit.v
  â”œâ”€â”€ rv32i_core.v
  â””â”€â”€ defines.vh
tb/                   Testbenches
programs/             Sample RISC-V programs
imgs/                 Block diagrams
LICENSE
README.md             Main documentation
```

---

## ğŸ”„ Pipeline Stages

Each stage has its own folder with detailed documentation:

* [Instruction Fetch (IF)](src/fetch_stage/README.md)
* [Instruction Decode (ID)](src/decode_stage/README.md)
* [Execute (EX)](src/execute_stage/README.md)
* [Memory Access (MEM)](src/mem_stage/README.md)
* [Write Back (WB)](src/writeback_stage/README.md)

### Special Notes

* In **IF/ID**, no extra instruction register is needed (instruction memory has 1-cycle latency).
* In **MEM/EX**, no pipeline register for memory result is required (synchronous read provides natural delay).
* **IF/ID** and **ID/EX** pipeline registers support **flush** and **enable** signals from the hazard unit. On flush, all signals turn into a NOP.

---

## ğŸ§© Supporting Modules

* [Branch Target Buffer (BTB)](src/branch_target_buffer/README.md) â€“ simple branch predictor with update mechanism.
* [M Unit](src/m_unit_extension/README.md) â€“ RV32M extension, hardware multiplier/divider.
* [Forwarding Unit](src/README.md) â€“ resolves data hazards by forwarding from MEM/WB.
* [Hazard Unit](src/README.md) â€“ detects load-use hazards, handles pipeline stalls and flushes.

---

## ğŸ“‘ Supported Instructions
The list of supported instructions by the processor is listed below. These are all the user instructions from rv32im.

![Instructions RV32I](imgs/rv32i_instructions.png)
![Instructions RV32IM](imgs/rv32im_instructions.png)

## âš¡ Performance Improvements

### M-Unit vs Shift-Add Multiply

* Traditional **shift-add multiply/shift-sub divide** requires **32 iterations** for a 32-bit multiply/divide.
* The dedicated **M-unit** executes multiplication in **1 cycles** and for division a maximum of **27 cycle**. This results in a **~21x speedup** for multiplication and **~9x speedup** for divison.
* This reduces CPI drastically for multiplication-heavy programs (e.g., matrix multiply).

| Test         | SW Implementation | HW Extension | Improvement | Speedup |
| ------------ | ----------------- | ------------ | ----------- | ------- |
| Multiply     |        231        |      10      |    95.7 %   |  21.3x  |
| Divide       |        350        |      41      |    88.3 %   |  8.54x  |

See [Mul/Div Tests](tb/README.md#test-categories) for more details

### BTB Speedup

* Without BTB: Every taken branch incurs a **2-cycle penalty**.
* With BTB: Correctly predicted branches avoid stalls. The improvement is workload dependant but on average for different test cases we can observe a **\~20â€“40%** improvement.

| Test               | Without BTB (Cycles) | With BTB (Cycles) | Improvement |
| ------------------ | -------------------- |------------------ |------------ |
| Forward Branch     |         45           |        33         |    26.7 %   |
| Long Forward Branch|         133          |        77         |    42.1 %   |
| Conditional Branch |         86           |        60         |    30.2 %   |
| Nested Branch      |         147          |        103        |    29.9 %   |
| Alternating Branch |         165          |        129        |    21.8 %   |

See [BTB Tests](tb/README.md#test-categories) for more details

---

## â± Timing

* Maximum clock frequency achieved: **70 MHz** on Nexys A7 (XC7A100T).
* Critical path: Execute stage (ALU + forwarding logic + PC Jump Address).

![Timing Summary](imgs/implementation/timing.png)

---

## ğŸ“Š FPGA Resource Utilization

* The results are Post-Implementation results for Nexys A7 (XC7A100T) at 70MHz.

| Resource        | Utilization |
| --------------- | ----------- |
| Slice LUTs      | 2063        |
| Slice Registers | 780         |
| BRAM            | 1           |
| DSP Blocks      | 4           |

![Utilization Summary](imgs/implementation/utilization.png)

---

### âš¡ Power Consumption

* **Dynamic Power:** 0.039â€¯W (due to switching activity during operation)
* **Static Power:** 0.091â€¯W (leakage and idle power)
* **Total Estimated Power:** 0.13â€¯W

ğŸ’¡ *These numbers come from Vivadoâ€™s post-implementation power report at 70â€¯MHz.*

![Power Summary](imgs/implementation/power.png)

---

## ğŸ“œ How to Run

1. Clone the repo:

   ```bash
   git clone https://github.com/TalhaIsrar/RISCV-RV32IM-5-Stage-Pipelined-Processor
   ```
2. Open **Vivado** project and add files from `src/` and `tb/`.
3. Compile RISC-V test programs from `programs/` and load them into instruction memory.

---

## ğŸ“Š Test Example
- The processor was tested using a variety of test assembly codes. To further test the processor real life examples were used. These can be found at [Example Programs](programs/tests/examples) with their [Results](imgs/tests/programs). One of these examples is below

### Modular Exponentiation 
For stressing **forwarding, hazards, BTB, and the M-extension**, a **Modular Exponentiation** program is ideal. It involves:

* **Multiplications** â†’ triggers your **M-unit**
* **Conditional branches in loops** â†’ triggers **BTB prediction**
* **Dependent instructions** â†’ triggers **forwarding and hazards**
* **Nested loops and iterative computation** â†’ ensures pipeline stalls occur if not handled

$$
result = (a^b) \mod m
$$

The result is saved in x7 register

### Example Test Numbers:

* Base `a = 7`
* Exponent `b = 13`
* Modulus `m = 20`

**Expected final result**:

$$
7^{13} \mod 20 = 7
$$

![Modular Exponentiation](imgs/tests/programs/exp_mod.png)

## ğŸ“Œ Future Work

* Support for CSR instructions
* More advanced branch predictors (gshare)
* Memory-mapped I/O support
* UVM-based verification

---


## ğŸ”— References

* [RISC-V ISA Manual](https://riscv.org/technical/specifications/)
* \[Computer Organization and Design RISC-V Edition â€“ Patterson & Hennessy]

---

## ğŸ“„ License

This project is released under the MIT License. See the [LICENSE](LICENSE) file for details.

---

## ğŸ¤ Contributions

Contributions, suggestions, and issue reports are welcome! Feel free to fork and open pull requests.

---

*Created by Talha Israr*  
