/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#define HDMIRX_P0_PHY_ATOP_0_BASE A_ADR

//Page P0_HDMIRX_PHY_ATOP_0
#define REG_0000_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x000)
    #define REG_0000_ATOP_0_GLOBAL_OV_EN Fld(1, 0, AC_MSKB0)
#define REG_0008_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x008)
    #define REG_0008_ATOP_0_PD_PHDAC_VRINGLDO Fld(4, 8, AC_MSKB1)
#define REG_000C_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x00C)
    #define REG_000C_ATOP_0_GC_EN_TAPF_SHIFT_L0_OV Fld(3, 0, AC_MSKB0)
    #define REG_000C_ATOP_0_GC_EN_TAPF_SHIFT_L1_OV Fld(3, 4, AC_MSKB0)
    #define REG_000C_ATOP_0_GC_EN_TAPF_SHIFT_L2_OV Fld(3, 8, AC_MSKB1)
    #define REG_000C_ATOP_0_GC_EN_TAPF_SHIFT_L3_OV Fld(3, 12, AC_MSKB1)
#define REG_0010_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x010)
    #define REG_0010_ATOP_0_PD_CML_DFF Fld(4, 0, AC_MSKB0)
    #define REG_0010_ATOP_0_PD_DFE Fld(4, 4, AC_MSKB0)
    #define REG_0010_ATOP_0_PD_DFE_VDAC Fld(4, 8, AC_MSKB1)
    #define REG_0010_ATOP_0_PD_DLEV_SAFF Fld(4, 12, AC_MSKB1)
#define REG_0014_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x014)
    #define REG_0014_ATOP_0_PD_VCO_VPUMP Fld(1, 11, AC_MSKB1)
    #define REG_0014_ATOP_0_PD_PHDAC_HF Fld(4, 12, AC_MSKB1)
#define REG_0018_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x018)
    #define REG_0018_ATOP_0_PGA_BW_L0 Fld(3, 0, AC_MSKB0)
    #define REG_0018_ATOP_0_PGA_BW_L1 Fld(3, 4, AC_MSKB0)
    #define REG_0018_ATOP_0_PGA_BW_L2 Fld(3, 8, AC_MSKB1)
    #define REG_0018_ATOP_0_PGA_BW_L3 Fld(3, 12, AC_MSKB1)
#define REG_0048_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x048)
    #define REG_0048_ATOP_0_SEL_ERR_ACC_LSB_DVSS Fld(4, 4, AC_MSKB0)
    #define REG_0048_ATOP_0_EN_PHD_FB_LF Fld(1, 15, AC_MSKB1)
#define REG_0060_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x060)
    #define REG_0060_ATOP_0_SQH_DEGLITCH_L0 Fld(8, 0, AC_FULLB0)
    #define REG_0060_ATOP_0_SQH_DEGLITCH_L1 Fld(8, 8, AC_FULLB1)
#define REG_0064_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x064)
    #define REG_0064_ATOP_0_SQH_DEGLITCH_L2 Fld(8, 0, AC_FULLB0)
    #define REG_0064_ATOP_0_SQH_DEGLITCH_L3 Fld(8, 8, AC_FULLB1)
#define REG_0068_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x068)
    #define REG_0068_ATOP_0_TEST_PGA_L0 Fld(8, 0, AC_FULLB0)
    #define REG_0068_ATOP_0_TEST_PGA_L1 Fld(8, 8, AC_FULLB1)
#define REG_006C_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x06C)
    #define REG_006C_ATOP_0_TEST_PGA_L2 Fld(8, 0, AC_FULLB0)
    #define REG_006C_ATOP_0_TEST_PGA_L3 Fld(8, 8, AC_FULLB1)
#define REG_0074_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x074)
    #define REG_0074_ATOP_0_TEST_DVICLK Fld(3, 12, AC_MSKB1)
#define REG_0080_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x080)
    #define REG_0080_ATOP_0_EN_IDAC_TAP_L0 Fld(12, 0, AC_MSKW10)
#define REG_0084_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x084)
    #define REG_0084_ATOP_0_EN_IDAC_TAP_L1 Fld(12, 0, AC_MSKW10)
#define REG_0088_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x088)
    #define REG_0088_ATOP_0_EN_IDAC_TAP_L2 Fld(12, 0, AC_MSKW10)
#define REG_008C_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x08C)
    #define REG_008C_ATOP_0_EN_IDAC_TAP_L3 Fld(12, 0, AC_MSKW10)
#define REG_00B0_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x0B0)
    #define REG_00B0_ATOP_0_RST_ERR_ACC_DVSS Fld(4, 12, AC_MSKB1)
#define REG_00B8_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x0B8)
    #define REG_00B8_ATOP_0_EN_MHL_BIST Fld(1, 2, AC_MSKB0)
    #define REG_00B8_ATOP_0_EN_MHL_LPF Fld(1, 3, AC_MSKB0)
    #define REG_00B8_ATOP_0_PD_BG Fld(1, 14, AC_MSKB1)
    #define REG_00B8_ATOP_0_PD_CLKIN Fld(1, 15, AC_MSKB1)
#define REG_00BC_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x0BC)
    #define REG_00BC_ATOP_0_PD_LANE_OV Fld(4, 0, AC_MSKB0)
    #define REG_00BC_ATOP_0_PD_PLL_OV Fld(4, 4, AC_MSKB0)
#define REG_0098_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x098)
    #define REG_0098_ATOP_0_PD_LANE_OV_EN Fld(1, 14, AC_MSKB1)
    #define REG_0098_ATOP_0_PD_PLL_OV_EN Fld(1, 15, AC_MSKB1)
#define REG_0100_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x100)
    #define REG_0100_ATOP_0_TEST_CAL_L0_0 Fld(16, 0, AC_FULLW10)
#define REG_0104_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x104)
    #define REG_0104_ATOP_0_TEST_CAL_L0_1 Fld(16, 0, AC_FULLW10)
#define REG_0108_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x108)
    #define REG_0108_ATOP_0_TEST_CAL_L1_0 Fld(16, 0, AC_FULLW10)
#define REG_010C_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x10C)
    #define REG_010C_ATOP_0_TEST_CAL_L1_1 Fld(16, 0, AC_FULLW10)
#define REG_0110_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x110)
    #define REG_0110_ATOP_0_TEST_CAL_L2_0 Fld(16, 0, AC_FULLW10)
#define REG_0114_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x114)
    #define REG_0114_ATOP_0_TEST_CAL_L2_1 Fld(16, 0, AC_FULLW10)
#define REG_0118_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x118)
    #define REG_0118_ATOP_0_TEST_CAL_L3_0 Fld(16, 0, AC_FULLW10)
#define REG_011C_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x11C)
    #define REG_011C_ATOP_0_TEST_CAL_L3_1 Fld(16, 0, AC_FULLW10)
#define REG_0120_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x120)
    #define REG_0120_ATOP_0_TEST_ATOP2 Fld(16, 0, AC_FULLW10)
#define REG_0128_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x128)
    #define REG_0128_ATOP_0_TEST_BIST_L0 Fld(8, 0, AC_FULLB0)
    #define REG_0128_ATOP_0_TEST_BIST_L1 Fld(8, 8, AC_FULLB1)
#define REG_012C_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x12C)
    #define REG_012C_ATOP_0_TEST_BIST_L2 Fld(8, 0, AC_FULLB0)
    #define REG_012C_ATOP_0_VBG_TRIM Fld(8, 8, AC_FULLB1)
#define REG_0140_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x140)
    #define REG_0140_ATOP_0_TEST_DFE_L0_0 Fld(16, 0, AC_FULLW10)
#define REG_0144_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x144)
    #define REG_0144_ATOP_0_TEST_DFE_L0_1 Fld(16, 0, AC_FULLW10)
#define REG_0148_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x148)
    #define REG_0148_ATOP_0_TEST_DFE_L0_2 Fld(16, 0, AC_FULLW10)
#define REG_014C_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x14C)
    #define REG_014C_ATOP_0_TEST_DFE_L0_3 Fld(16, 0, AC_FULLW10)
#define REG_0150_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x150)
    #define REG_0150_ATOP_0_TEST_DFE_L1_0 Fld(16, 0, AC_FULLW10)
#define REG_0154_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x154)
    #define REG_0154_ATOP_0_TEST_DFE_L1_1 Fld(16, 0, AC_FULLW10)
#define REG_0158_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x158)
    #define REG_0158_ATOP_0_TEST_DFE_L1_2 Fld(16, 0, AC_FULLW10)
#define REG_015C_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x15C)
    #define REG_015C_ATOP_0_TEST_DFE_L1_3 Fld(16, 0, AC_FULLW10)
#define REG_0160_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x160)
    #define REG_0160_ATOP_0_TEST_DFE_L2_0 Fld(16, 0, AC_FULLW10)
#define REG_0164_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x164)
    #define REG_0164_ATOP_0_TEST_DFE_L2_1 Fld(16, 0, AC_FULLW10)
#define REG_0168_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x168)
    #define REG_0168_ATOP_0_TEST_DFE_L2_2 Fld(16, 0, AC_FULLW10)
#define REG_016C_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x16C)
    #define REG_016C_ATOP_0_TEST_DFE_L2_3 Fld(16, 0, AC_FULLW10)
#define REG_0170_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x170)
    #define REG_0170_ATOP_0_TEST_DFE_L3_0 Fld(16, 0, AC_FULLW10)
#define REG_0174_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x174)
    #define REG_0174_ATOP_0_TEST_DFE_L3_1 Fld(16, 0, AC_FULLW10)
#define REG_0178_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x178)
    #define REG_0178_ATOP_0_TEST_DFE_L3_2 Fld(16, 0, AC_FULLW10)
#define REG_017C_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x17C)
    #define REG_017C_ATOP_0_TEST_DFE_L3_3 Fld(16, 0, AC_FULLW10)
#define REG_0180_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x180)
    #define REG_0180_ATOP_0_TEST_CH_L0_0 Fld(16, 0, AC_FULLW10)
#define REG_0184_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x184)
    #define REG_0184_ATOP_0_TEST_CH_L0_1 Fld(16, 0, AC_FULLW10)
#define REG_0188_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x188)
    #define REG_0188_ATOP_0_TEST_CH_L0_2 Fld(8, 0, AC_FULLB0)
#define REG_018C_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x18C)
    #define REG_018C_ATOP_0_TEST_CH_L1_0 Fld(16, 0, AC_FULLW10)
#define REG_0190_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x190)
    #define REG_0190_ATOP_0_TEST_CH_L1_1 Fld(16, 0, AC_FULLW10)
#define REG_0194_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x194)
    #define REG_0194_ATOP_0_TEST_CH_L1_2 Fld(8, 0, AC_FULLB0)
#define REG_0198_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x198)
    #define REG_0198_ATOP_0_TEST_CH_L2_0 Fld(16, 0, AC_FULLW10)
#define REG_019C_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x19C)
    #define REG_019C_ATOP_0_TEST_CH_L2_1 Fld(16, 0, AC_FULLW10)
#define REG_01A0_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1A0)
    #define REG_01A0_ATOP_0_TEST_CH_L2_2 Fld(8, 0, AC_FULLB0)
#define REG_01A4_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1A4)
    #define REG_01A4_ATOP_0_TEST_CH_L3_0 Fld(16, 0, AC_FULLW10)
#define REG_01A8_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1A8)
    #define REG_01A8_ATOP_0_TEST_CH_L3_1 Fld(16, 0, AC_FULLW10)
#define REG_01AC_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1AC)
    #define REG_01AC_ATOP_0_TEST_CH_L3_2 Fld(8, 0, AC_FULLB0)
#define REG_01B8_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1B8)
    #define REG_01B8_ATOP_0_EN_CLKO_VCODIV_L0 Fld(1, 4, AC_MSKB0)
    #define REG_01B8_ATOP_0_EN_CLKO_VCODIV_L1 Fld(1, 5, AC_MSKB0)
    #define REG_01B8_ATOP_0_EN_CLKO_VCODIV_L2 Fld(1, 6, AC_MSKB0)
    #define REG_01B8_ATOP_0_EN_CLKO_VCODIV_L3 Fld(1, 7, AC_MSKB0)
    #define REG_01B8_ATOP_0_CLKI_MHL3_ECBUS Fld(1, 12, AC_MSKB1)
    #define REG_01B8_ATOP_0_CLKI_MHL3_ECBUS_PR Fld(1, 13, AC_MSKB1)
    #define REG_01B8_ATOP_0_TEST_CLKIN Fld(2, 14, AC_MSKB1)
#define REG_01BC_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1BC)
    #define REG_01BC_ATOP_0_PD_LDO Fld(1, 5, AC_MSKB0)
    #define REG_01BC_ATOP_0_TEST_BIST_CK Fld(8, 8, AC_FULLB1)
#define REG_01C0_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1C0)
    #define REG_01C0_ATOP_0_TEST_PLL_L0_0 Fld(16, 0, AC_FULLW10)
#define REG_01C4_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1C4)
    #define REG_01C4_ATOP_0_TEST_PLL_L0_1 Fld(16, 0, AC_FULLW10)
#define REG_01C8_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1C8)
    #define REG_01C8_ATOP_0_TEST_PLL_L1_0 Fld(16, 0, AC_FULLW10)
#define REG_01CC_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1CC)
    #define REG_01CC_ATOP_0_TEST_PLL_L1_1 Fld(16, 0, AC_FULLW10)
#define REG_01D0_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1D0)
    #define REG_01D0_ATOP_0_TEST_PLL_L2_0 Fld(16, 0, AC_FULLW10)
#define REG_01D4_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1D4)
    #define REG_01D4_ATOP_0_TEST_PLL_L2_1 Fld(16, 0, AC_FULLW10)
#define REG_01D8_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1D8)
    #define REG_01D8_ATOP_0_TEST_PLL_L3_0 Fld(16, 0, AC_FULLW10)
#define REG_01DC_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1DC)
    #define REG_01DC_ATOP_0_TEST_PLL_L3_1 Fld(16, 0, AC_FULLW10)
#define REG_01E0_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1E0)
    #define REG_01E0_ATOP_0_TEST_ATOP_0 Fld(16, 0, AC_FULLW10)
#define REG_01E4_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1E4)
    #define REG_01E4_ATOP_0_TEST_ATOP_1 Fld(16, 0, AC_FULLW10)
#define REG_01E8_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1E8)
    #define REG_01E8_ATOP_0_TEST_ATOP_2 Fld(16, 0, AC_FULLW10)
#define REG_01EC_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1EC)
    #define REG_01EC_ATOP_0_TEST_ATOP_3 Fld(16, 0, AC_FULLW10)
#define REG_01F0_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1F0)
    #define REG_01F0_ATOP_0_TEST_PHDAC_L0 Fld(16, 0, AC_FULLW10)
#define REG_01F4_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1F4)
    #define REG_01F4_ATOP_0_TEST_PHDAC_L1 Fld(16, 0, AC_FULLW10)
#define REG_01F8_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1F8)
    #define REG_01F8_ATOP_0_TEST_PHDAC_L2 Fld(16, 0, AC_FULLW10)
#define REG_01FC_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE + 0x1FC)
    #define REG_01FC_ATOP_0_TEST_PHDAC_L3 Fld(16, 0, AC_FULLW10)

