	component ip is
		port (
			address    : in  std_logic                     := 'X';             -- address
			chipselect : in  std_logic                     := 'X';             -- chipselect
			byteenable : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			read       : in  std_logic                     := 'X';             -- read
			write      : in  std_logic                     := 'X';             -- write
			writedata  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			readdata   : out std_logic_vector(31 downto 0);                    -- readdata
			clk        : in  std_logic                     := 'X';             -- clk
			UART_RXD   : in  std_logic                     := 'X';             -- RXD
			UART_TXD   : out std_logic;                                        -- TXD
			irq        : out std_logic;                                        -- irq
			reset      : in  std_logic                     := 'X'              -- reset
		);
	end component ip;

