{"files":[{"patch":"@@ -146,0 +146,4 @@\n+constexpr Register t3 = x28;\n+constexpr Register t4 = x29;\n+constexpr Register t5 = x30;\n+constexpr Register t6 = x31;\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":4,"deletions":0,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -4485,1 +4485,1 @@\n-    reg_cache_regs += RegSet::of(x28, x29, x30, x31); \/\/ t3, t4, t5, t6\n+    reg_cache_regs += RegSet::of(t3, t4, t5, t6);\n@@ -5465,2 +5465,2 @@\n-    Register dstBackup = x31;\n-    Register length    = x28;     \/\/ t3, total length of src data in bytes\n+    Register dstBackup = t6;\n+    Register length    = t3;     \/\/ total length of src data in bytes\n@@ -5501,1 +5501,1 @@\n-      Register size      = x29;   \/\/ t4\n+      Register size      = t4;\n@@ -5553,1 +5553,1 @@\n-      Register combined32Bits = x29; \/\/ t5\n+      Register combined32Bits = t4;\n@@ -5711,4 +5711,4 @@\n-    Register temp0 = x28; \/\/ t3\n-    Register temp1 = x29; \/\/ t4\n-    Register temp2 = x30; \/\/ t5\n-    Register temp3 = x31; \/\/ t6\n+    Register temp0 = t3;\n+    Register temp1 = t4;\n+    Register temp2 = t5;\n+    Register temp3 = t6;\n@@ -6105,1 +6105,1 @@\n-                    c_rarg7, t2, x28, x29, x30, x31);   \/\/ misc tmps\n+                    c_rarg7, t2, t3, t4, t5, t6);       \/\/ misc tmps\n","filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp","additions":10,"deletions":10,"binary":false,"changes":20,"status":"modified"}]}