// Seed: 2091326802
module module_0 ();
  always_ff @(posedge 1'b0) begin
    disable id_1;
    if (1) begin
      id_1 <= 1;
    end else id_1 <= id_1;
  end
  logic [7:0] id_2 = id_2[1'b0];
  assign id_2 = id_2;
  wire id_3;
  wire id_4;
  assign id_2[""&1'b0] = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1
);
  assign id_3 = id_3[1==1'b0 : 1];
  module_0();
endmodule
