

================================================================
== Vitis HLS Report for 'load_layer_params_from_DRAM'
================================================================
* Date:           Wed Mar 29 09:30:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      617|      617|  6.170 us|  6.170 us|  617|  617|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170  |load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG  |      591|      591|   5.910 us|   5.910 us|  591|  591|       no|
        |grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191                                         |load_layer_params_from_DRAM_Pipeline_BIAS                                         |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    206|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     150|    486|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    368|    -|
|Register         |        -|    -|     228|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     378|   1060|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                           Instance                                          |                                      Module                                      | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191                                         |load_layer_params_from_DRAM_Pipeline_BIAS                                         |        0|   0|  76|   69|    0|
    |grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170  |load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG  |        0|   0|  74|  354|    0|
    |mul_6ns_10ns_15_1_1_U32                                                                      |mul_6ns_10ns_15_1_1                                                               |        0|   0|   0|   63|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                                        |                                                                                  |        0|   0| 150|  486|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln73_fu_227_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln91_fu_264_p2       |         +|   0|  0|  71|          64|          64|
    |select_ln96_1_fu_322_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln96_2_fu_330_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln96_3_fu_338_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln96_fu_314_p3    |    select|   0|  0|  16|           1|          16|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 206|         132|         192|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  113|         22|    1|         22|
    |ap_return_0        |    9|          2|   16|         32|
    |ap_return_1        |    9|          2|   16|         32|
    |ap_return_2        |    9|          2|   16|         32|
    |ap_return_3        |    9|          2|   16|         32|
    |m_axi_wt_ARADDR    |   25|          5|   64|        320|
    |m_axi_wt_ARBURST   |   14|          3|    2|          6|
    |m_axi_wt_ARCACHE   |   14|          3|    4|         12|
    |m_axi_wt_ARID      |   14|          3|    1|          3|
    |m_axi_wt_ARLEN     |   25|          5|   32|        160|
    |m_axi_wt_ARLOCK    |   14|          3|    2|          6|
    |m_axi_wt_ARPROT    |   14|          3|    3|          9|
    |m_axi_wt_ARQOS     |   14|          3|    4|         12|
    |m_axi_wt_ARREGION  |   14|          3|    4|         12|
    |m_axi_wt_ARSIZE    |   14|          3|    3|          9|
    |m_axi_wt_ARUSER    |   14|          3|    1|          3|
    |m_axi_wt_ARVALID   |   20|          4|    1|          4|
    |m_axi_wt_RREADY    |   14|          3|    1|          3|
    |wt_blk_n_AR        |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  368|         76|  188|        711|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                   Name                                                   | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                 |  21|   0|   21|          0|
    |ap_return_0_preg                                                                                          |  16|   0|   16|          0|
    |ap_return_1_preg                                                                                          |  16|   0|   16|          0|
    |ap_return_2_preg                                                                                          |  16|   0|   16|          0|
    |ap_return_3_preg                                                                                          |  16|   0|   16|          0|
    |grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg                                         |   1|   0|    1|          0|
    |grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln73_reg_423                                                                                          |  15|   0|   15|          0|
    |trunc_ln3_reg_439                                                                                         |  63|   0|   63|          0|
    |trunc_ln_reg_428                                                                                          |  63|   0|   63|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                     | 228|   0|  228|          0|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_return_0            |  out|   16|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_return_1            |  out|   16|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_return_2            |  out|   16|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|ap_return_3            |  out|   16|  ap_ctrl_hs|  load_layer_params_from_DRAM|  return value|
|weight_buf_0_address0  |  out|    7|   ap_memory|                 weight_buf_0|         array|
|weight_buf_0_ce0       |  out|    1|   ap_memory|                 weight_buf_0|         array|
|weight_buf_0_we0       |  out|    1|   ap_memory|                 weight_buf_0|         array|
|weight_buf_0_d0        |  out|   16|   ap_memory|                 weight_buf_0|         array|
|weight_buf_1_address0  |  out|    7|   ap_memory|                 weight_buf_1|         array|
|weight_buf_1_ce0       |  out|    1|   ap_memory|                 weight_buf_1|         array|
|weight_buf_1_we0       |  out|    1|   ap_memory|                 weight_buf_1|         array|
|weight_buf_1_d0        |  out|   16|   ap_memory|                 weight_buf_1|         array|
|weight_buf_2_address0  |  out|    7|   ap_memory|                 weight_buf_2|         array|
|weight_buf_2_ce0       |  out|    1|   ap_memory|                 weight_buf_2|         array|
|weight_buf_2_we0       |  out|    1|   ap_memory|                 weight_buf_2|         array|
|weight_buf_2_d0        |  out|   16|   ap_memory|                 weight_buf_2|         array|
|weight_buf_3_address0  |  out|    7|   ap_memory|                 weight_buf_3|         array|
|weight_buf_3_ce0       |  out|    1|   ap_memory|                 weight_buf_3|         array|
|weight_buf_3_we0       |  out|    1|   ap_memory|                 weight_buf_3|         array|
|weight_buf_3_d0        |  out|   16|   ap_memory|                 weight_buf_3|         array|
|weight_buf_4_address0  |  out|    7|   ap_memory|                 weight_buf_4|         array|
|weight_buf_4_ce0       |  out|    1|   ap_memory|                 weight_buf_4|         array|
|weight_buf_4_we0       |  out|    1|   ap_memory|                 weight_buf_4|         array|
|weight_buf_4_d0        |  out|   16|   ap_memory|                 weight_buf_4|         array|
|weight_buf_5_address0  |  out|    7|   ap_memory|                 weight_buf_5|         array|
|weight_buf_5_ce0       |  out|    1|   ap_memory|                 weight_buf_5|         array|
|weight_buf_5_we0       |  out|    1|   ap_memory|                 weight_buf_5|         array|
|weight_buf_5_d0        |  out|   16|   ap_memory|                 weight_buf_5|         array|
|weight_buf_6_address0  |  out|    7|   ap_memory|                 weight_buf_6|         array|
|weight_buf_6_ce0       |  out|    1|   ap_memory|                 weight_buf_6|         array|
|weight_buf_6_we0       |  out|    1|   ap_memory|                 weight_buf_6|         array|
|weight_buf_6_d0        |  out|   16|   ap_memory|                 weight_buf_6|         array|
|p_read                 |   in|   16|     ap_none|                       p_read|        scalar|
|p_read1                |   in|   16|     ap_none|                      p_read1|        scalar|
|p_read2                |   in|   16|     ap_none|                      p_read2|        scalar|
|p_read3                |   in|   16|     ap_none|                      p_read3|        scalar|
|m_axi_wt_AWVALID       |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_AWREADY       |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_AWADDR        |  out|   64|       m_axi|                           wt|       pointer|
|m_axi_wt_AWID          |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_AWLEN         |  out|   32|       m_axi|                           wt|       pointer|
|m_axi_wt_AWSIZE        |  out|    3|       m_axi|                           wt|       pointer|
|m_axi_wt_AWBURST       |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_AWLOCK        |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_AWCACHE       |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_AWPROT        |  out|    3|       m_axi|                           wt|       pointer|
|m_axi_wt_AWQOS         |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_AWREGION      |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_AWUSER        |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WVALID        |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WREADY        |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WDATA         |  out|   16|       m_axi|                           wt|       pointer|
|m_axi_wt_WSTRB         |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_WLAST         |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WID           |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_WUSER         |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_ARVALID       |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_ARREADY       |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_ARADDR        |  out|   64|       m_axi|                           wt|       pointer|
|m_axi_wt_ARID          |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_ARLEN         |  out|   32|       m_axi|                           wt|       pointer|
|m_axi_wt_ARSIZE        |  out|    3|       m_axi|                           wt|       pointer|
|m_axi_wt_ARBURST       |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_ARLOCK        |  out|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_ARCACHE       |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_ARPROT        |  out|    3|       m_axi|                           wt|       pointer|
|m_axi_wt_ARQOS         |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_ARREGION      |  out|    4|       m_axi|                           wt|       pointer|
|m_axi_wt_ARUSER        |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RVALID        |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RREADY        |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RDATA         |   in|   16|       m_axi|                           wt|       pointer|
|m_axi_wt_RLAST         |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RID           |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RFIFONUM      |   in|   10|       m_axi|                           wt|       pointer|
|m_axi_wt_RUSER         |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_RRESP         |   in|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_BVALID        |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_BREADY        |  out|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_BRESP         |   in|    2|       m_axi|                           wt|       pointer|
|m_axi_wt_BID           |   in|    1|       m_axi|                           wt|       pointer|
|m_axi_wt_BUSER         |   in|    1|       m_axi|                           wt|       pointer|
|weights                |   in|   64|     ap_none|                      weights|        scalar|
|bias                   |   in|   64|     ap_none|                         bias|        scalar|
|kernel_group           |   in|    4|     ap_none|                 kernel_group|        scalar|
+-----------------------+-----+-----+------------+-----------------------------+--------------+

