Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,17
design__inferred_latch__count,0
design__instance__count,3067
design__instance__area,35482.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.2113986611366272
power__switching__total,0.26929569244384766
power__leakage__total,0.0000018069903262585285
power__total,0.4806961715221405
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2551084693476851
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25570479790665224
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1294022703395362
timing__setup__ws__corner:nom_fast_1p32V_m40C,6.620848945382466
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.129402
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.937963
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26279393294186126
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26416122814650816
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6586049114713686
timing__setup__ws__corner:nom_slow_1p08V_125C,-5.958917083990261
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,-91.7153596806288
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,-5.958917083990261
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.658605
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,24
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.787420
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2580776221331404
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2589868948160244
timing__hold__ws__corner:nom_typ_1p20V_25C,0.32490688836784887
timing__setup__ws__corner:nom_typ_1p20V_25C,1.9538344828397818
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.324907
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.524895
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2551084693476851
clock__skew__worst_setup,0.25570479790665224
timing__hold__ws,0.1294022703395362
timing__setup__ws,-5.958917083990261
timing__hold__tns,0.0
timing__setup__tns,-91.7153596806288
timing__hold__wns,0
timing__setup__wns,-5.958917083990261
timing__hold_vio__count,0
timing__hold_r2r__ws,0.129402
timing__hold_r2r_vio__count,0
timing__setup_vio__count,24
timing__setup_r2r__ws,17.787420
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3067
design__instance__area__stdcell,35482.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.590299
design__instance__utilization__stdcell,0.590299
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:inverter,108
design__instance__area__class:inverter,607.824
design__instance__count__class:sequential_cell,64
design__instance__area__class:sequential_cell,3019.16
design__instance__count__class:multi_input_combinational_cell,2608
design__instance__area__class:multi_input_combinational_cell,28083.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,262
design__instance__area__class:timing_repair_buffer,3545.34
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,60979.6
design__violations,0
design__instance__count__class:clock_buffer,25
design__instance__area__class:clock_buffer,226.8
design__instance__count__setup_buffer,55
design__instance__count__hold_buffer,74
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3150
route__net__special,2
route__drc_errors__iter:0,1314
route__wirelength__iter:0,65493
route__drc_errors__iter:1,654
route__wirelength__iter:1,64844
route__drc_errors__iter:2,680
route__wirelength__iter:2,64718
route__drc_errors__iter:3,125
route__wirelength__iter:3,64388
route__drc_errors__iter:4,25
route__wirelength__iter:4,64354
route__drc_errors__iter:5,1
route__wirelength__iter:5,64356
route__drc_errors__iter:6,0
route__wirelength__iter:6,64357
route__drc_errors,0
route__wirelength,64357
route__vias,18965
route__vias__singlecut,18965
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,247.665
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,37
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,37
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,37
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,37
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.17314
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19715
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0268642
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0263845
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00262113
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0263845
design_powergrid__voltage__worst,0.0263845
design_powergrid__voltage__worst__net:VPWR,1.17314
design_powergrid__drop__worst,0.0268642
design_powergrid__drop__worst__net:VPWR,0.0268642
design_powergrid__voltage__worst__net:VGND,0.0263845
design_powergrid__drop__worst__net:VGND,0.0263845
ir__voltage__worst,1.1699999999999999289457264239899814128875732421875
ir__drop__avg,0.00285000000000000010269562977782697998918592929840087890625
ir__drop__worst,0.026900000000000000299760216648792265914380550384521484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
